I 000047 55 3976          1141291957141 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
  (_version v33)
  (_time 1141291957140 2006.03.02 10:32:37)
  (_source (\./src/inc_bitvector_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957110)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
      (line__55(_architecture 1 0 55 (_assignment (_simple)(_target(2)))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(4)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
    )
    (_subprogram
      (_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 7 -1
  )
)
I 000047 55 4001          1141291957219 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
  (_version v33)
  (_time 1141291957218 2006.03.02 10:32:37)
  (_source (\./src/to_integer_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957205)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_process
      (line__56(_architecture 0 0 56 (_assignment (_simple)(_target(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(1)))))
      (line__58(_architecture 2 0 58 (_assignment (_simple)(_target(2)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__64(_architecture 4 0 64 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
      (line__65(_architecture 5 0 65 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
    )
    (_subprogram
      (_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behave 7 -1
  )
)
I 000047 55 1317          1141291957313 behave
(_unit VHDL (takt_gen_test 0 20 (behave 0 25 ))
  (_version v33)
  (_time 1141291957312 2006.03.02 10:32:37)
  (_source (\./src/takt_gen_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957283)
    (_use )
  )
  (_component
    (takt_gen
      (_object
        (_generic (_internal puls ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
        (_generic (_internal pause ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
        (_port (_internal s ~extSTD.STANDARD.BIT 0 29 (_entity (_in ((i 1))))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation testobjekt 0 38 (_component takt_gen )
    (_generic
      ((puls)((ns 4621819117588971520)))
      ((pause)((ns 4626322717216342016)))
    )
    (_port
      ((s)(control))
      ((o)(outsig))
    )
  )
  (_object
    (_signal (_internal control ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 1 -1
  )
)
I 000047 55 2855          1141291957454 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
  (_version v33)
  (_time 1141291957453 2006.03.02 10:32:37)
  (_source (\./src/rotate_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957377)
    (_use )
  )
  (_component
    (takt_gen
      (_object
        (_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
        (_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
        (_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
    (rotate
      (_object
        (_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
        (_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
        (_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
      )
    )
  )
  (_instantiation tgen 0 47 (_component takt_gen )
    (_generic
      ((puls)((ns 4621819117588971520)))
      ((pause)((ns 4621819117588971520)))
    )
    (_port
      ((s)(control))
      ((o)(takt))
    )
  )
  (_instantiation testobjekt 0 56 (_component rotate )
    (_port
      ((direction)(dir))
      ((i)(input))
      ((o)(output))
      ((takt)(takt))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
    (_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
    (_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
      (line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 1 0 0 1 1 1 )
    (1 1 0 0 0 0 1 1 )
    (0 0 0 0 1 1 1 1 )
    (1 0 1 0 1 0 1 0 )
  )
  (_model . behave 3 -1
  )
)
I 000047 55 1707          1141291957532 behave
(_unit VHDL (nor2_test 0 20 (behave 0 25 ))
  (_version v33)
  (_time 1141291957531 2006.03.02 10:32:37)
  (_source (\./src/nor_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957517)
    (_use )
  )
  (_component
    (nor2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation testobjekt 0 38 (_component nor2 )
    (_generic
      ((tphl)((ns 4621819117588971520)))
      ((tplh)((ns 4624633867356078080)))
    )
    (_port
      ((i1)(sig1))
      ((i2)(sig2))
      ((o)(outsig))
    )
    (_use (_entity gat nor2)
      (_generic
        ((tphl)((ns 4621819117588971520)))
        ((tplh)((ns 4624633867356078080)))
      )
    )
  )
  (_object
    (_signal (_internal sig1 ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal sig2 ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 2 -1
  )
)
I 000047 55 1702          1150272201830 behave
(_unit VHDL (barrel4 0 13 (behave 0 20 ))
  (_version v33)
  (_time 1150272201830 2006.06.14 10:03:21)
  (_source (\./src/barrel4.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150272201768)
    (_use )
  )
  (_object
    (_port (_internal i0 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
    (_port (_internal i1 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
    (_port (_internal i2 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
    (_port (_internal i3 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
    (_port (_internal q0 ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
    (_port (_internal q1 ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
    (_port (_internal q2 ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
    (_port (_internal q3 ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
    (_port (_internal shift ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_signal (_internal h ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(9))(_sensitivity(8)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(4))(_sensitivity(3)(9)(2)(1)(0)))))
      (line__33(_architecture 2 0 33 (_assignment (_simple)(_target(5))(_sensitivity(3)(9)(2)(1)(0)))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_target(6))(_sensitivity(3)(9)(2)(1)(0)))))
      (line__45(_architecture 4 0 45 (_assignment (_simple)(_target(7))(_sensitivity(3)(9)(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behave 5 -1
  )
)
I 000047 55 1985          1150272205720 behave
(_unit VHDL (barrel4_test 0 1 (behave 0 4 ))
  (_version v33)
  (_time 1150272205720 2006.06.14 10:03:25)
  (_source (\./src/barrel4_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150272194721)
    (_use )
  )
  (_instantiation testobjekt 0 9 (_entity . barrel4)
    (_port
      ((i0)(i0))
      ((i1)(i1))
      ((i2)(i2))
      ((i3)(i3))
      ((q0)(q0))
      ((q1)(q1))
      ((q2)(q2))
      ((q3)(q3))
      ((shift)(shift))
    )
  )
  (_object
    (_signal (_internal i0 ~extSTD.STANDARD.BIT 0 5 (_architecture (_uni ((i 0))))))
    (_signal (_internal i1 ~extSTD.STANDARD.BIT 0 5 (_architecture (_uni ((i 0))))))
    (_signal (_internal i2 ~extSTD.STANDARD.BIT 0 5 (_architecture (_uni ((i 0))))))
    (_signal (_internal i3 ~extSTD.STANDARD.BIT 0 5 (_architecture (_uni ((i 0))))))
    (_signal (_internal q0 ~extSTD.STANDARD.BIT 0 5 (_architecture (_uni ((i 0))))))
    (_signal (_internal q1 ~extSTD.STANDARD.BIT 0 5 (_architecture (_uni ((i 0))))))
    (_signal (_internal q2 ~extSTD.STANDARD.BIT 0 5 (_architecture (_uni ((i 0))))))
    (_signal (_internal q3 ~extSTD.STANDARD.BIT 0 5 (_architecture (_uni ((i 0))))))
    (_signal (_internal shift ~extSTD.STANDARD.INTEGER 0 6 (_architecture (_uni ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((i0)(_string \"1"\)))(_target(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((i1)(_string \"0"\)))(_target(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((i2)(_string \"0"\)))(_target(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((i3)(_string \"0"\)))(_target(3)))))
      (line__19(_architecture 4 0 19 (_assignment (_simple)(_target(8)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behave 5 -1
  )
)
I 000047 55 1996          1150272326909 behave
(_unit VHDL (barrel4_test 0 1 (behave 0 15 ))
  (_version v33)
  (_time 1150272326908 2006.06.14 10:05:26)
  (_source (\./src/barrel4_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150272194721)
    (_use )
  )
  (_instantiation testobjekt 0 20 (_entity . barrel4)
    (_port
      ((i0)(i0))
      ((i1)(i1))
      ((i2)(i2))
      ((i3)(i3))
      ((q0)(q0))
      ((q1)(q1))
      ((q2)(q2))
      ((q3)(q3))
      ((shift)(shift))
    )
  )
  (_object
    (_signal (_internal i0 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal i3 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal q0 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal q1 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal q2 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal q3 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal shift ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
    (_process
      (line__33(_architecture 0 0 33 (_assignment (_simple)(_alias((i0)(_string \"1"\)))(_target(0)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((i1)(_string \"0"\)))(_target(1)))))
      (line__35(_architecture 2 0 35 (_assignment (_simple)(_alias((i2)(_string \"0"\)))(_target(2)))))
      (line__36(_architecture 3 0 36 (_assignment (_simple)(_alias((i3)(_string \"0"\)))(_target(3)))))
      (line__38(_architecture 4 0 38 (_assignment (_simple)(_target(8)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behave 5 -1
  )
)
V 000047 55 1996          1150273304112 behave
(_unit VHDL (barrel4_test 0 1 (behave 0 15 ))
  (_version v33)
  (_time 1150273304111 2006.06.14 10:21:44)
  (_source (\./src/barrel4_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150272194721)
    (_use )
  )
  (_instantiation testobjekt 0 20 (_entity . barrel4)
    (_port
      ((i0)(i0))
      ((i1)(i1))
      ((i2)(i2))
      ((i3)(i3))
      ((q0)(q0))
      ((q1)(q1))
      ((q2)(q2))
      ((q3)(q3))
      ((shift)(shift))
    )
  )
  (_object
    (_signal (_internal i0 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal i3 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal q0 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal q1 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal q2 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal q3 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal shift ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
    (_process
      (line__33(_architecture 0 0 33 (_assignment (_simple)(_alias((i0)(_string \"1"\)))(_target(0)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((i1)(_string \"0"\)))(_target(1)))))
      (line__35(_architecture 2 0 35 (_assignment (_simple)(_alias((i2)(_string \"0"\)))(_target(2)))))
      (line__36(_architecture 3 0 36 (_assignment (_simple)(_alias((i3)(_string \"0"\)))(_target(3)))))
      (line__38(_architecture 4 0 38 (_assignment (_simple)(_target(8)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behave 5 -1
  )
)
I 000047 55 1702          1150274715533 behave
(_unit VHDL (barrel4 0 13 (behave 0 20 ))
  (_version v33)
  (_time 1150274715533 2006.06.14 10:45:15)
  (_source (\./src/barrel4.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150272201768)
    (_use )
  )
  (_object
    (_port (_internal i0 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
    (_port (_internal i1 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
    (_port (_internal i2 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
    (_port (_internal i3 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
    (_port (_internal q0 ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
    (_port (_internal q1 ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
    (_port (_internal q2 ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
    (_port (_internal q3 ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
    (_port (_internal shift ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_signal (_internal h ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(9))(_sensitivity(8)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(4))(_sensitivity(9)(3)(2)(1)(0)))))
      (line__33(_architecture 2 0 33 (_assignment (_simple)(_target(5))(_sensitivity(9)(3)(2)(1)(0)))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_target(6))(_sensitivity(9)(3)(2)(1)(0)))))
      (line__45(_architecture 4 0 45 (_assignment (_simple)(_target(7))(_sensitivity(9)(3)(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behave 5 -1
  )
)
I 000047 55 679           1150277762751 behave
(_unit VHDL (and2 0 1 (behave 0 5 ))
  (_version v33)
  (_time 1150277762751 2006.06.14 11:36:02)
  (_source (\./src/and2.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150277762643)
    (_use )
  )
  (_object
    (_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
    (_process
      (line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 1 -1
  )
)
I 000047 55 1173          1150279587580 behave
(_unit VHDL (and2 0 19 (behave 0 25 ))
  (_version v33)
  (_time 1150279587580 2006.06.14 12:06:27)
  (_source (\./src/and2.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150279587534)
    (_use )
  )
  (_object
    (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 20 \0.0 ns\ (_entity ((ns 0)))))
    (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 20 \0.0 ns\ (_entity ((ns 0)))))
    (_port (_internal i1 ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
    (_port (_internal i2 ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
    (_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
    (_signal (_internal old_o ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ))))
    (_variable (_internal old_o ~extSTD.STANDARD.BIT 0 33 (_process 0 ((i 0)))))
    (_variable (_internal new_o ~extSTD.STANDARD.BIT 0 33 (_process 0 ((i 0)))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 1 -1
  )
)
I 000050 55 3230          1150279630548 structure
(_unit VHDL (and_reduction 0 16 (structure 0 23 ))
  (_version v33)
  (_time 1150279630548 2006.06.14 12:07:10)
  (_source (\./src/and_reduction.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150279189252)
    (_use )
  )
  (_component
    (and2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
  )
  (_generate gen_reduce 0 36 (_for ~INTEGER~range~1~to~{i_tmp'length-2}~13 )
    (_generate loop1st 0 38 (_if 2)
      (_instantiation and1 0 40 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 3)))
          ((i2)(i_tmp(_index 4)))
          ((o)(out_hilfe(_index 5)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_generate loopRest 0 51 (_if 6)
      (_instantiation and2 0 53 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 7)))
          ((i2)(out_hilfe(_index 8)))
          ((o)(out_hilfe(_index 9)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~{i_tmp'length-2}~13 0 37 (_architecture )))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~12 0 18 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_port (_internal i ~BIT_VECTOR~12 0 18 (_entity (_in ))))
    (_port (_internal result ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 10))))))
    (_signal (_internal i_tmp ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 11))))))
    (_signal (_internal out_hilfe ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~{i_tmp'length-2}~13 0 37 (_scalar (_to (i 1)(c 12)))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((i_tmp)(i)))(_target(2))(_sensitivity(0)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 13))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . structure 14 -1
  )
)
I 000050 55 1445          1150280083127 structure
(_unit VHDL (and_reduction_tb 0 17 (structure 0 21 ))
  (_version v33)
  (_time 1150280083126 2006.06.14 12:14:43)
  (_source (\./src/and_reduction_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150280022034)
    (_use )
  )
  (_component
    (and_reduction
      (_object
        (_port (_internal i ~BIT_VECTOR~13 0 28 (_entity (_in ))))
        (_port (_internal result ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation test 0 35 (_component and_reduction )
    (_port
      ((i)(i))
      ((result)(result))
    )
    (_use (_entity . and_reduction structure)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 22 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal i ~BIT_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal result ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR~13 0 28 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (1 1 1 1 )
    (1 0 1 1 )
    (1 0 0 0 )
    (0 0 0 0 )
  )
  (_model . structure 1 -1
  )
)
I 000050 55 3230          1150280380424 structure
(_unit VHDL (and_reduction 0 16 (structure 0 23 ))
  (_version v33)
  (_time 1150280380423 2006.06.14 12:19:40)
  (_source (\./src/and_reduction.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150279189252)
    (_use )
  )
  (_component
    (and2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
  )
  (_generate gen_reduce 0 36 (_for ~INTEGER~range~1~to~{i_tmp'length-2}~13 )
    (_generate loop1st 0 38 (_if 2)
      (_instantiation and1 0 40 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 3)))
          ((i2)(i_tmp(_index 4)))
          ((o)(out_hilfe(_index 5)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_generate loopRest 0 51 (_if 6)
      (_instantiation and2 0 53 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 7)))
          ((i2)(out_hilfe(_index 8)))
          ((o)(out_hilfe(_index 9)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_object
      (_constant (_internal j ~INTEGER~range~1~to~{i_tmp'length-2}~13 0 37 (_architecture )))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~12 0 18 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_port (_internal i ~BIT_VECTOR~12 0 18 (_entity (_in ))))
    (_port (_internal result ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 10))))))
    (_signal (_internal i_tmp ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 11))))))
    (_signal (_internal out_hilfe ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~{i_tmp'length-2}~13 0 37 (_scalar (_to (i 1)(c 12)))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((i_tmp)(i)))(_target(2))(_sensitivity(0)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 13))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . structure 14 -1
  )
)
I 000050 55 3230          1150280473221 structure
(_unit VHDL (and_reduction 0 16 (structure 0 23 ))
  (_version v33)
  (_time 1150280473220 2006.06.14 12:21:13)
  (_source (\./src/and_reduction.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150279189252)
    (_use )
  )
  (_component
    (and2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
  )
  (_generate gen_reduce 0 36 (_for ~INTEGER~range~0~to~{i_tmp'length-2}~13 )
    (_generate loop1st 0 38 (_if 2)
      (_instantiation and1 0 40 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 3)))
          ((i2)(i_tmp(_index 4)))
          ((o)(out_hilfe(_index 5)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_generate loopRest 0 51 (_if 6)
      (_instantiation and2 0 53 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 7)))
          ((i2)(out_hilfe(_index 8)))
          ((o)(out_hilfe(_index 9)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_object
      (_constant (_internal j ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_architecture )))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~12 0 18 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_port (_internal i ~BIT_VECTOR~12 0 18 (_entity (_in ))))
    (_port (_internal result ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 10))))))
    (_signal (_internal i_tmp ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 11))))))
    (_signal (_internal out_hilfe ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_scalar (_to (i 0)(c 12)))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((i_tmp)(i)))(_target(2))(_sensitivity(0)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 13))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . structure 14 -1
  )
)
I 000047 55 565           1150281798596 behave
(_unit VHDL (int_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150281798595 2006.06.14 12:43:18)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150281725127)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_subprogram
      (_internal sort 0 0 24 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behave 1 -1
  )
)
I 000047 55 565           1150282119283 behave
(_unit VHDL (int_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150282119283 2006.06.14 12:48:39)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150281725127)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_subprogram
      (_internal sort 0 0 24 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behave 1 -1
  )
)
I 000047 55 565           1150287644548 behave
(_unit VHDL (int_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150287644548 2006.06.14 14:20:44)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150281725127)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_subprogram
      (_internal sort 0 0 23 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behave 1 -1
  )
)
I 000047 55 888           1150287952548 behave
(_unit VHDL (int_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150287952548 2006.06.14 14:25:52)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150281725127)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
    )
    (_subprogram
      (_internal sort 1 0 24 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
  )
  (_model . behave 2 -1
  )
)
I 000047 55 892           1150288010315 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150288010314 2006.06.14 14:26:50)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
    )
    (_subprogram
      (_internal sort 1 0 24 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
  )
  (_model . behave 2 -1
  )
)
I 000047 55 3976          1150288028815 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
  (_version v33)
  (_time 1150288028814 2006.06.14 14:27:08)
  (_source (\./src/inc_bitvector_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957110)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
      (line__55(_architecture 1 0 55 (_assignment (_simple)(_target(2)))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(4)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
    )
    (_subprogram
      (_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 7 -1
  )
)
I 000047 55 4001          1150288028893 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
  (_version v33)
  (_time 1150288028892 2006.06.14 14:27:08)
  (_source (\./src/to_integer_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957205)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_process
      (line__56(_architecture 0 0 56 (_assignment (_simple)(_target(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(1)))))
      (line__58(_architecture 2 0 58 (_assignment (_simple)(_target(2)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__64(_architecture 4 0 64 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
      (line__65(_architecture 5 0 65 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
    )
    (_subprogram
      (_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behave 7 -1
  )
)
I 000047 55 1317          1150288029002 behave
(_unit VHDL (takt_gen_test 0 20 (behave 0 25 ))
  (_version v33)
  (_time 1150288029001 2006.06.14 14:27:09)
  (_source (\./src/takt_gen_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957283)
    (_use )
  )
  (_component
    (takt_gen
      (_object
        (_generic (_internal puls ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
        (_generic (_internal pause ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
        (_port (_internal s ~extSTD.STANDARD.BIT 0 29 (_entity (_in ((i 1))))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation testobjekt 0 38 (_component takt_gen )
    (_generic
      ((puls)((ns 4621819117588971520)))
      ((pause)((ns 4626322717216342016)))
    )
    (_port
      ((s)(control))
      ((o)(outsig))
    )
  )
  (_object
    (_signal (_internal control ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 1 -1
  )
)
I 000047 55 2855          1150288029112 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
  (_version v33)
  (_time 1150288029111 2006.06.14 14:27:09)
  (_source (\./src/rotate_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957377)
    (_use )
  )
  (_component
    (takt_gen
      (_object
        (_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
        (_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
        (_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
    (rotate
      (_object
        (_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
        (_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
        (_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
      )
    )
  )
  (_instantiation tgen 0 47 (_component takt_gen )
    (_generic
      ((puls)((ns 4621819117588971520)))
      ((pause)((ns 4621819117588971520)))
    )
    (_port
      ((s)(control))
      ((o)(takt))
    )
  )
  (_instantiation testobjekt 0 56 (_component rotate )
    (_port
      ((direction)(dir))
      ((i)(input))
      ((o)(output))
      ((takt)(takt))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
    (_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
    (_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
      (line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 1 0 0 1 1 1 )
    (1 1 0 0 0 0 1 1 )
    (0 0 0 0 1 1 1 1 )
    (1 0 1 0 1 0 1 0 )
  )
  (_model . behave 3 -1
  )
)
I 000047 55 1707          1150288029221 behave
(_unit VHDL (nor2_test 0 20 (behave 0 25 ))
  (_version v33)
  (_time 1150288029220 2006.06.14 14:27:09)
  (_source (\./src/nor_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957517)
    (_use )
  )
  (_component
    (nor2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation testobjekt 0 38 (_component nor2 )
    (_generic
      ((tphl)((ns 4621819117588971520)))
      ((tplh)((ns 4624633867356078080)))
    )
    (_port
      ((i1)(sig1))
      ((i2)(sig2))
      ((o)(outsig))
    )
    (_use (_entity gat nor2)
      (_generic
        ((tphl)((ns 4621819117588971520)))
        ((tplh)((ns 4624633867356078080)))
      )
    )
  )
  (_object
    (_signal (_internal sig1 ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal sig2 ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 2 -1
  )
)
I 000050 55 3230          1150288029315 structure
(_unit VHDL (and_reduction 0 16 (structure 0 23 ))
  (_version v33)
  (_time 1150288029314 2006.06.14 14:27:09)
  (_source (\./src/and_reduction.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150279189252)
    (_use )
  )
  (_component
    (and2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
  )
  (_generate gen_reduce 0 36 (_for ~INTEGER~range~0~to~{i_tmp'length-2}~13 )
    (_generate loop1st 0 38 (_if 2)
      (_instantiation and1 0 40 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 3)))
          ((i2)(i_tmp(_index 4)))
          ((o)(out_hilfe(_index 5)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_generate loopRest 0 51 (_if 6)
      (_instantiation and2 0 53 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 7)))
          ((i2)(out_hilfe(_index 8)))
          ((o)(out_hilfe(_index 9)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_object
      (_constant (_internal j ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_architecture )))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~12 0 18 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_port (_internal i ~BIT_VECTOR~12 0 18 (_entity (_in ))))
    (_port (_internal result ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 10))))))
    (_signal (_internal i_tmp ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 11))))))
    (_signal (_internal out_hilfe ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_scalar (_to (i 0)(c 12)))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((i_tmp)(i)))(_target(2))(_sensitivity(0)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 13))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . structure 14 -1
  )
)
I 000047 55 1173          1150288029396 behave
(_unit VHDL (and2 0 19 (behave 0 25 ))
  (_version v33)
  (_time 1150288029392 2006.06.14 14:27:09)
  (_source (\./src/and2.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150279587534)
    (_use )
  )
  (_object
    (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 20 \0.0 ns\ (_entity ((ns 0)))))
    (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 20 \0.0 ns\ (_entity ((ns 0)))))
    (_port (_internal i1 ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
    (_port (_internal i2 ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
    (_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
    (_signal (_internal old_o ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ))))
    (_variable (_internal old_o ~extSTD.STANDARD.BIT 0 33 (_process 0 ((i 0)))))
    (_variable (_internal new_o ~extSTD.STANDARD.BIT 0 33 (_process 0 ((i 0)))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 1 -1
  )
)
I 000047 55 892           1150288029487 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150288029486 2006.06.14 14:27:09)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
    )
    (_subprogram
      (_internal sort 1 0 24 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
  )
  (_model . behave 2 -1
  )
)
I 000050 55 1445          1150288080736 structure
(_unit VHDL (and_reduction_tb 0 17 (structure 0 21 ))
  (_version v33)
  (_time 1150288080751 2006.06.14 14:28:00)
  (_source (\./src/and_reduction_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150280022034)
    (_use )
  )
  (_component
    (and_reduction
      (_object
        (_port (_internal i ~BIT_VECTOR~13 0 28 (_entity (_in ))))
        (_port (_internal result ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation test 0 35 (_component and_reduction )
    (_port
      ((i)(i))
      ((result)(result))
    )
    (_use (_entity . and_reduction structure)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 22 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal i ~BIT_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal result ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR~13 0 28 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (1 1 1 1 )
    (1 0 1 1 )
    (1 0 0 0 )
    (0 0 0 0 )
  )
  (_model . structure 1 -1
  )
)
I 000050 55 1445          1150288146862 structure
(_unit VHDL (and_reduction_tb 0 17 (structure 0 21 ))
  (_version v33)
  (_time 1150288146861 2006.06.14 14:29:06)
  (_source (\./src/and_reduction_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150280022034)
    (_use )
  )
  (_component
    (and_reduction
      (_object
        (_port (_internal i ~BIT_VECTOR~13 0 28 (_entity (_in ))))
        (_port (_internal result ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation test 0 35 (_component and_reduction )
    (_port
      ((i)(i))
      ((result)(result))
    )
    (_use (_entity . and_reduction structure)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 22 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal i ~BIT_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal result ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR~13 0 28 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (1 1 1 1 )
    (1 0 1 1 )
    (1 0 0 0 )
    (0 0 0 0 )
  )
  (_model . structure 1 -1
  )
)
I 000047 55 892           1150288157331 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150288157330 2006.06.14 14:29:17)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
    )
    (_subprogram
      (_internal sort 1 0 24 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
  )
  (_model . behave 2 -1
  )
)
I 000047 55 860           1150288287674 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150288287673 2006.06.14 14:31:27)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 45 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal test ~int_vector{1~to~5}~13 0 45 (_process 0 )))
    (_process
      (line__44(_architecture 0 0 44 (_process )))
    )
    (_subprogram
      (_internal sort 1 0 23 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
  )
  (_model . behave 2 -1
  )
)
I 000047 55 860           1150288349799 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150288349798 2006.06.14 14:32:29)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 45 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal test ~int_vector{1~to~5}~13 0 45 (_process 0 )))
    (_process
      (line__44(_architecture 0 0 44 (_process )))
    )
    (_subprogram
      (_internal sort 1 0 23 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
  )
  (_model . behave 2 -1
  )
)
I 000047 55 869           1150288471206 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150288471205 2006.06.14 14:34:31)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 46 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal test ~int_vector{1~to~5}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple))))
    )
    (_subprogram
      (_internal sort 1 0 23 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
  )
  (_model . behave 2 -1
  )
)
I 000047 55 860           1150288493940 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150288493939 2006.06.14 14:34:53)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 46 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal test ~int_vector{1~to~5}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process )))
    )
    (_subprogram
      (_internal sort 1 0 23 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
  )
  (_model . behave 2 -1
  )
)
I 000047 55 1175          1150288621034 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150288621033 2006.06.14 14:37:01)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~int_vector{1~to~test'length}~13 0 48 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 48 (_process 1 )))
    (_process
      (line__46(_architecture 0 0 46 (_assignment (_simple)(_target(0)))))
      (line__47(_architecture 1 0 47 (_process (_simple)(_sensitivity(0)))))
    )
    (_subprogram
      (_internal sort 2 0 24 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
  )
  (_model . behave 3 -1
  )
)
I 000047 55 1320          1150288819643 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150288819642 2006.06.14 14:40:19)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~int_vector{1~to~test'length}~13 0 49 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 49 (_process 1 )))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(0)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_sensitivity(0)))))
    )
    (_subprogram
      (_internal sort 2 0 24 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
    (78 111 116 104 105 110 103 32 104 97 112 112 101 110 115 32 111 110 32 116 104 101 32 119 97 121 32 116 111 32 104 101 97 118 101 110 33 )
  )
  (_model . behave 3 -1
  )
)
I 000047 55 1384          1150288885674 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150288885673 2006.06.14 14:41:25)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~int_vector{1~to~test'length}~13 0 50 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 50 (_process 1 )))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_target(0)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_sensitivity(0)))))
    )
    (_subprogram
      (_internal sort 2 0 24 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
    (78 111 116 104 105 110 103 32 104 97 112 112 101 110 115 32 111 110 32 116 104 101 32 119 97 121 32 116 111 32 104 101 97 118 101 110 33 )
    (82 101 97 108 108 121 32 110 111 116 104 105 110 103 33 )
  )
  (_model . behave 3 -1
  )
)
I 000047 55 1233          1150289014643 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150289014642 2006.06.14 14:43:34)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~int_vector{1~to~test'length}~13 0 49 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 49 (_process 1 )))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(0)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_sensitivity(0)))))
    )
    (_subprogram
      (_internal sort 2 0 24 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
    (84 101 115 116 49 33 )
    (84 101 115 116 50 33 )
  )
  (_model . behave 3 -1
  )
)
I 000047 55 1233          1150289763142 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150289763142 2006.06.14 14:56:03)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~int_vector{1~to~test'length}~13 0 49 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 49 (_process 1 )))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(0)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_sensitivity(0)))))
    )
    (_subprogram
      (_internal sort 2 0 24 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
    (84 101 115 116 49 33 )
    (84 101 115 116 50 33 )
  )
  (_model . behave 3 -1
  )
)
I 000047 55 1222          1150289983284 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150289983283 2006.06.14 14:59:43)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_variable (_internal z ~extSTD.STANDARD.INTEGER 0 50 (_process 1 )))
    (_type (_internal ~int_vector{1~to~test'length}~13 0 51 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal vec_tmp ~int_vector{1~to~test'length}~13 0 51 (_process 1 )))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(0)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
    (84 101 115 116 49 33 )
    (84 101 115 116 50 33 )
  )
  (_model . behave 2 -1
  )
)
I 000047 55 1159          1150290099314 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150290099314 2006.06.14 15:01:39)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_variable (_internal z ~extSTD.STANDARD.INTEGER 0 50 (_process 1 )))
    (_type (_internal ~int_vector{1~to~test'length}~13 0 51 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal vec_tmp ~int_vector{1~to~test'length}~13 0 51 (_process 1 )))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(0)))))
      (line__48(_architecture 1 0 48 (_process (_wait_for)(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
  )
  (_model . behave 2 -1
  )
)
I 000047 55 3976          1150290292721 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
  (_version v33)
  (_time 1150290292736 2006.06.14 15:04:52)
  (_source (\./src/inc_bitvector_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957110)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
      (line__55(_architecture 1 0 55 (_assignment (_simple)(_target(2)))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(4)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
    )
    (_subprogram
      (_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 7 -1
  )
)
I 000047 55 4001          1150290293001 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
  (_version v33)
  (_time 1150290293001 2006.06.14 15:04:53)
  (_source (\./src/to_integer_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957205)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_process
      (line__56(_architecture 0 0 56 (_assignment (_simple)(_target(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(1)))))
      (line__58(_architecture 2 0 58 (_assignment (_simple)(_target(2)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__64(_architecture 4 0 64 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
      (line__65(_architecture 5 0 65 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
    )
    (_subprogram
      (_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behave 7 -1
  )
)
I 000047 55 1317          1150290293174 behave
(_unit VHDL (takt_gen_test 0 20 (behave 0 25 ))
  (_version v33)
  (_time 1150290293173 2006.06.14 15:04:53)
  (_source (\./src/takt_gen_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957283)
    (_use )
  )
  (_component
    (takt_gen
      (_object
        (_generic (_internal puls ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
        (_generic (_internal pause ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
        (_port (_internal s ~extSTD.STANDARD.BIT 0 29 (_entity (_in ((i 1))))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation testobjekt 0 38 (_component takt_gen )
    (_generic
      ((puls)((ns 4621819117588971520)))
      ((pause)((ns 4626322717216342016)))
    )
    (_port
      ((s)(control))
      ((o)(outsig))
    )
  )
  (_object
    (_signal (_internal control ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 1 -1
  )
)
I 000047 55 2855          1150290293254 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
  (_version v33)
  (_time 1150290293251 2006.06.14 15:04:53)
  (_source (\./src/rotate_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957377)
    (_use )
  )
  (_component
    (takt_gen
      (_object
        (_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
        (_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
        (_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
    (rotate
      (_object
        (_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
        (_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
        (_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
      )
    )
  )
  (_instantiation tgen 0 47 (_component takt_gen )
    (_generic
      ((puls)((ns 4621819117588971520)))
      ((pause)((ns 4621819117588971520)))
    )
    (_port
      ((s)(control))
      ((o)(takt))
    )
  )
  (_instantiation testobjekt 0 56 (_component rotate )
    (_port
      ((direction)(dir))
      ((i)(input))
      ((o)(output))
      ((takt)(takt))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
    (_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
    (_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
      (line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 1 0 0 1 1 1 )
    (1 1 0 0 0 0 1 1 )
    (0 0 0 0 1 1 1 1 )
    (1 0 1 0 1 0 1 0 )
  )
  (_model . behave 3 -1
  )
)
I 000047 55 1707          1150290293362 behave
(_unit VHDL (nor2_test 0 20 (behave 0 25 ))
  (_version v33)
  (_time 1150290293361 2006.06.14 15:04:53)
  (_source (\./src/nor_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957517)
    (_use )
  )
  (_component
    (nor2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation testobjekt 0 38 (_component nor2 )
    (_generic
      ((tphl)((ns 4621819117588971520)))
      ((tplh)((ns 4624633867356078080)))
    )
    (_port
      ((i1)(sig1))
      ((i2)(sig2))
      ((o)(outsig))
    )
    (_use (_entity gat nor2)
      (_generic
        ((tphl)((ns 4621819117588971520)))
        ((tplh)((ns 4624633867356078080)))
      )
    )
  )
  (_object
    (_signal (_internal sig1 ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal sig2 ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 2 -1
  )
)
I 000050 55 3230          1150290293548 structure
(_unit VHDL (and_reduction 0 16 (structure 0 23 ))
  (_version v33)
  (_time 1150290293548 2006.06.14 15:04:53)
  (_source (\./src/and_reduction.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150279189252)
    (_use )
  )
  (_component
    (and2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
  )
  (_generate gen_reduce 0 36 (_for ~INTEGER~range~0~to~{i_tmp'length-2}~13 )
    (_generate loop1st 0 38 (_if 2)
      (_instantiation and1 0 40 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 3)))
          ((i2)(i_tmp(_index 4)))
          ((o)(out_hilfe(_index 5)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_generate loopRest 0 51 (_if 6)
      (_instantiation and2 0 53 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 7)))
          ((i2)(out_hilfe(_index 8)))
          ((o)(out_hilfe(_index 9)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_object
      (_constant (_internal j ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_architecture )))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~12 0 18 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_port (_internal i ~BIT_VECTOR~12 0 18 (_entity (_in ))))
    (_port (_internal result ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 10))))))
    (_signal (_internal i_tmp ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 11))))))
    (_signal (_internal out_hilfe ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_scalar (_to (i 0)(c 12)))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((i_tmp)(i)))(_target(2))(_sensitivity(0)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 13))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . structure 14 -1
  )
)
I 000047 55 1173          1150290293674 behave
(_unit VHDL (and2 0 19 (behave 0 25 ))
  (_version v33)
  (_time 1150290293673 2006.06.14 15:04:53)
  (_source (\./src/and2.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150279587534)
    (_use )
  )
  (_object
    (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 20 \0.0 ns\ (_entity ((ns 0)))))
    (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 20 \0.0 ns\ (_entity ((ns 0)))))
    (_port (_internal i1 ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
    (_port (_internal i2 ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
    (_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
    (_signal (_internal old_o ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ))))
    (_variable (_internal old_o ~extSTD.STANDARD.BIT 0 33 (_process 0 ((i 0)))))
    (_variable (_internal new_o ~extSTD.STANDARD.BIT 0 33 (_process 0 ((i 0)))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 1 -1
  )
)
I 000050 55 1445          1150290293799 structure
(_unit VHDL (and_reduction_tb 0 17 (structure 0 21 ))
  (_version v33)
  (_time 1150290293798 2006.06.14 15:04:53)
  (_source (\./src/and_reduction_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150280022034)
    (_use )
  )
  (_component
    (and_reduction
      (_object
        (_port (_internal i ~BIT_VECTOR~13 0 28 (_entity (_in ))))
        (_port (_internal result ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation test 0 35 (_component and_reduction )
    (_port
      ((i)(i))
      ((result)(result))
    )
    (_use (_entity . and_reduction structure)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 22 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal i ~BIT_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal result ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR~13 0 28 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (1 1 1 1 )
    (1 0 1 1 )
    (1 0 0 0 )
    (0 0 0 0 )
  )
  (_model . structure 1 -1
  )
)
I 000050 55 3230          1150290294159 structure
(_unit VHDL (and_reduction 0 16 (structure 0 23 ))
  (_version v33)
  (_time 1150290294158 2006.06.14 15:04:54)
  (_source (\./src/and_reduction.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150279189252)
    (_use )
  )
  (_component
    (and2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
  )
  (_generate gen_reduce 0 36 (_for ~INTEGER~range~0~to~{i_tmp'length-2}~13 )
    (_generate loop1st 0 38 (_if 2)
      (_instantiation and1 0 40 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 3)))
          ((i2)(i_tmp(_index 4)))
          ((o)(out_hilfe(_index 5)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_generate loopRest 0 51 (_if 6)
      (_instantiation and2 0 53 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 7)))
          ((i2)(out_hilfe(_index 8)))
          ((o)(out_hilfe(_index 9)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_object
      (_constant (_internal j ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_architecture )))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~12 0 18 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_port (_internal i ~BIT_VECTOR~12 0 18 (_entity (_in ))))
    (_port (_internal result ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 10))))))
    (_signal (_internal i_tmp ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 11))))))
    (_signal (_internal out_hilfe ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_scalar (_to (i 0)(c 12)))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((i_tmp)(i)))(_target(2))(_sensitivity(0)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 13))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . structure 14 -1
  )
)
I 000050 55 3230          1150290294315 structure
(_unit VHDL (and_reduction 0 16 (structure 0 23 ))
  (_version v33)
  (_time 1150290294314 2006.06.14 15:04:54)
  (_source (\./src/and_reduction.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150279189252)
    (_use )
  )
  (_component
    (and2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
  )
  (_generate gen_reduce 0 36 (_for ~INTEGER~range~0~to~{i_tmp'length-2}~13 )
    (_generate loop1st 0 38 (_if 2)
      (_instantiation and1 0 40 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 3)))
          ((i2)(i_tmp(_index 4)))
          ((o)(out_hilfe(_index 5)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_generate loopRest 0 51 (_if 6)
      (_instantiation and2 0 53 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 7)))
          ((i2)(out_hilfe(_index 8)))
          ((o)(out_hilfe(_index 9)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_object
      (_constant (_internal j ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_architecture )))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~12 0 18 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_port (_internal i ~BIT_VECTOR~12 0 18 (_entity (_in ))))
    (_port (_internal result ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 10))))))
    (_signal (_internal i_tmp ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 11))))))
    (_signal (_internal out_hilfe ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_scalar (_to (i 0)(c 12)))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((i_tmp)(i)))(_target(2))(_sensitivity(0)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 13))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . structure 14 -1
  )
)
I 000047 55 3976          1150290315846 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
  (_version v33)
  (_time 1150290315845 2006.06.14 15:05:15)
  (_source (\./src/inc_bitvector_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957110)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
      (line__55(_architecture 1 0 55 (_assignment (_simple)(_target(2)))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(4)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
    )
    (_subprogram
      (_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 7 -1
  )
)
I 000047 55 4001          1150290315971 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
  (_version v33)
  (_time 1150290315970 2006.06.14 15:05:15)
  (_source (\./src/to_integer_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957205)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_process
      (line__56(_architecture 0 0 56 (_assignment (_simple)(_target(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(1)))))
      (line__58(_architecture 2 0 58 (_assignment (_simple)(_target(2)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__64(_architecture 4 0 64 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
      (line__65(_architecture 5 0 65 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
    )
    (_subprogram
      (_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behave 7 -1
  )
)
I 000047 55 1317          1150290316065 behave
(_unit VHDL (takt_gen_test 0 20 (behave 0 25 ))
  (_version v33)
  (_time 1150290316064 2006.06.14 15:05:16)
  (_source (\./src/takt_gen_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957283)
    (_use )
  )
  (_component
    (takt_gen
      (_object
        (_generic (_internal puls ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
        (_generic (_internal pause ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
        (_port (_internal s ~extSTD.STANDARD.BIT 0 29 (_entity (_in ((i 1))))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation testobjekt 0 38 (_component takt_gen )
    (_generic
      ((puls)((ns 4621819117588971520)))
      ((pause)((ns 4626322717216342016)))
    )
    (_port
      ((s)(control))
      ((o)(outsig))
    )
  )
  (_object
    (_signal (_internal control ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 1 -1
  )
)
I 000047 55 2855          1150290316237 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
  (_version v33)
  (_time 1150290316236 2006.06.14 15:05:16)
  (_source (\./src/rotate_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957377)
    (_use )
  )
  (_component
    (takt_gen
      (_object
        (_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
        (_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
        (_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
    (rotate
      (_object
        (_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
        (_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
        (_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
      )
    )
  )
  (_instantiation tgen 0 47 (_component takt_gen )
    (_generic
      ((puls)((ns 4621819117588971520)))
      ((pause)((ns 4621819117588971520)))
    )
    (_port
      ((s)(control))
      ((o)(takt))
    )
  )
  (_instantiation testobjekt 0 56 (_component rotate )
    (_port
      ((direction)(dir))
      ((i)(input))
      ((o)(output))
      ((takt)(takt))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
    (_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
    (_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
      (line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 1 0 0 1 1 1 )
    (1 1 0 0 0 0 1 1 )
    (0 0 0 0 1 1 1 1 )
    (1 0 1 0 1 0 1 0 )
  )
  (_model . behave 3 -1
  )
)
I 000047 55 1707          1150290316346 behave
(_unit VHDL (nor2_test 0 20 (behave 0 25 ))
  (_version v33)
  (_time 1150290316345 2006.06.14 15:05:16)
  (_source (\./src/nor_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957517)
    (_use )
  )
  (_component
    (nor2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation testobjekt 0 38 (_component nor2 )
    (_generic
      ((tphl)((ns 4621819117588971520)))
      ((tplh)((ns 4624633867356078080)))
    )
    (_port
      ((i1)(sig1))
      ((i2)(sig2))
      ((o)(outsig))
    )
    (_use (_entity gat nor2)
      (_generic
        ((tphl)((ns 4621819117588971520)))
        ((tplh)((ns 4624633867356078080)))
      )
    )
  )
  (_object
    (_signal (_internal sig1 ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal sig2 ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 2 -1
  )
)
I 000050 55 3230          1150290316456 structure
(_unit VHDL (and_reduction 0 16 (structure 0 23 ))
  (_version v33)
  (_time 1150290316455 2006.06.14 15:05:16)
  (_source (\./src/and_reduction.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150279189252)
    (_use )
  )
  (_component
    (and2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
  )
  (_generate gen_reduce 0 36 (_for ~INTEGER~range~0~to~{i_tmp'length-2}~13 )
    (_generate loop1st 0 38 (_if 2)
      (_instantiation and1 0 40 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 3)))
          ((i2)(i_tmp(_index 4)))
          ((o)(out_hilfe(_index 5)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_generate loopRest 0 51 (_if 6)
      (_instantiation and2 0 53 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 7)))
          ((i2)(out_hilfe(_index 8)))
          ((o)(out_hilfe(_index 9)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_object
      (_constant (_internal j ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_architecture )))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~12 0 18 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_port (_internal i ~BIT_VECTOR~12 0 18 (_entity (_in ))))
    (_port (_internal result ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 10))))))
    (_signal (_internal i_tmp ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 11))))))
    (_signal (_internal out_hilfe ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_scalar (_to (i 0)(c 12)))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((i_tmp)(i)))(_target(2))(_sensitivity(0)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 13))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . structure 14 -1
  )
)
I 000047 55 1173          1150290316549 behave
(_unit VHDL (and2 0 19 (behave 0 25 ))
  (_version v33)
  (_time 1150290316548 2006.06.14 15:05:16)
  (_source (\./src/and2.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150279587534)
    (_use )
  )
  (_object
    (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 20 \0.0 ns\ (_entity ((ns 0)))))
    (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 20 \0.0 ns\ (_entity ((ns 0)))))
    (_port (_internal i1 ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
    (_port (_internal i2 ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
    (_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
    (_signal (_internal old_o ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ))))
    (_variable (_internal old_o ~extSTD.STANDARD.BIT 0 33 (_process 0 ((i 0)))))
    (_variable (_internal new_o ~extSTD.STANDARD.BIT 0 33 (_process 0 ((i 0)))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 1 -1
  )
)
I 000050 55 1445          1150290316721 structure
(_unit VHDL (and_reduction_tb 0 17 (structure 0 21 ))
  (_version v33)
  (_time 1150290316720 2006.06.14 15:05:16)
  (_source (\./src/and_reduction_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150280022034)
    (_use )
  )
  (_component
    (and_reduction
      (_object
        (_port (_internal i ~BIT_VECTOR~13 0 28 (_entity (_in ))))
        (_port (_internal result ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation test 0 35 (_component and_reduction )
    (_port
      ((i)(i))
      ((result)(result))
    )
    (_use (_entity . and_reduction structure)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 22 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal i ~BIT_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal result ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR~13 0 28 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (1 1 1 1 )
    (1 0 1 1 )
    (1 0 0 0 )
    (0 0 0 0 )
  )
  (_model . structure 1 -1
  )
)
I 000047 55 1159          1150290316815 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150290316814 2006.06.14 15:05:16)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_variable (_internal z ~extSTD.STANDARD.INTEGER 0 57 (_process 1 )))
    (_type (_internal ~int_vector{1~to~test'length}~13 0 58 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal vec_tmp ~int_vector{1~to~test'length}~13 0 58 (_process 1 )))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
      (line__55(_architecture 1 0 55 (_process (_wait_for)(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
  )
  (_model . behave 2 -1
  )
)
I 000050 55 3230          1150290316955 structure
(_unit VHDL (and_reduction 0 16 (structure 0 23 ))
  (_version v33)
  (_time 1150290316955 2006.06.14 15:05:16)
  (_source (\./src/and_reduction.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150279189252)
    (_use )
  )
  (_component
    (and2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
  )
  (_generate gen_reduce 0 36 (_for ~INTEGER~range~0~to~{i_tmp'length-2}~13 )
    (_generate loop1st 0 38 (_if 2)
      (_instantiation and1 0 40 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 3)))
          ((i2)(i_tmp(_index 4)))
          ((o)(out_hilfe(_index 5)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_generate loopRest 0 51 (_if 6)
      (_instantiation and2 0 53 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 7)))
          ((i2)(out_hilfe(_index 8)))
          ((o)(out_hilfe(_index 9)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_object
      (_constant (_internal j ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_architecture )))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~12 0 18 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_port (_internal i ~BIT_VECTOR~12 0 18 (_entity (_in ))))
    (_port (_internal result ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 10))))))
    (_signal (_internal i_tmp ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 11))))))
    (_signal (_internal out_hilfe ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_scalar (_to (i 0)(c 12)))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((i_tmp)(i)))(_target(2))(_sensitivity(0)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 13))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . structure 14 -1
  )
)
I 000050 55 3230          1150290317111 structure
(_unit VHDL (and_reduction 0 16 (structure 0 23 ))
  (_version v33)
  (_time 1150290317111 2006.06.14 15:05:17)
  (_source (\./src/and_reduction.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1150279189252)
    (_use )
  )
  (_component
    (and2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
  )
  (_generate gen_reduce 0 36 (_for ~INTEGER~range~0~to~{i_tmp'length-2}~13 )
    (_generate loop1st 0 38 (_if 2)
      (_instantiation and1 0 40 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 3)))
          ((i2)(i_tmp(_index 4)))
          ((o)(out_hilfe(_index 5)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_generate loopRest 0 51 (_if 6)
      (_instantiation and2 0 53 (_component and2 )
        (_generic
          ((tphl)((ns 0)))
          ((tplh)((ns 0)))
        )
        (_port
          ((i1)(i_tmp(_index 7)))
          ((i2)(out_hilfe(_index 8)))
          ((o)(out_hilfe(_index 9)))
        )
        (_use (_entity . and2 behave)
          (_generic
            ((tphl)((ns 0)))
            ((tplh)((ns 0)))
          )
        )
      )
    )
    (_object
      (_constant (_internal j ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_architecture )))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~12 0 18 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_port (_internal i ~BIT_VECTOR~12 0 18 (_entity (_in ))))
    (_port (_internal result ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 10))))))
    (_signal (_internal i_tmp ~BIT_VECTOR{0~to~{i'length-1}}~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 11))))))
    (_signal (_internal out_hilfe ~BIT_VECTOR{0~to~{i'length-2}}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{i_tmp'length-2}~13 0 37 (_scalar (_to (i 0)(c 12)))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((i_tmp)(i)))(_target(2))(_sensitivity(0)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 13))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . structure 14 -1
  )
)
I 000047 55 1233          1150290840174 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150290840173 2006.06.14 15:14:00)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~int_vector{1~to~test'length}~13 0 49 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 49 (_process 1 )))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(0)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_sensitivity(0)))))
    )
    (_subprogram
      (_internal sort 2 0 24 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 5 3 7 2 )
    (84 101 115 116 49 33 )
    (84 101 115 116 50 33 )
  )
  (_model . behave 3 -1
  )
)
I 000047 55 1214          1150291016643 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1150291016642 2006.06.14 15:16:56)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~int_vector{1~to~test'length}~13 0 47 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 47 (_process 1 )))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
      (line__46(_architecture 1 0 46 (_process (_simple)(_sensitivity(0)))))
    )
    (_subprogram
      (_internal sort 2 0 24 (_architecture (_procedure )))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (11 100 9 8 1 )
    (3 3 2 9 4 )
    (1 5 3 7 2 )
  )
  (_model . behave 3 -1
  )
)
I 000047 55 4002          1154076712343 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
  (_version v33)
  (_time 1154076712359 2006.07.28 10:51:52)
  (_source (\./src/inc_bitvector_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957110)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
      (line__55(_architecture 1 0 55 (_assignment (_simple)(_target(2)))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(4)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
    )
    (_subprogram
      (_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_split (0)(2)(4)
  )
  (_model . behave 7 -1
  )
)
I 000047 55 4027          1154076713110 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
  (_version v33)
  (_time 1154076713109 2006.07.28 10:51:53)
  (_source (\./src/to_integer_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957205)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
    (_process
      (line__56(_architecture 0 0 56 (_assignment (_simple)(_target(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(1)))))
      (line__58(_architecture 2 0 58 (_assignment (_simple)(_target(2)))))
      (line__63(_architecture 3 0 63 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__64(_architecture 4 0 64 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
      (line__65(_architecture 5 0 65 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
    )
    (_subprogram
      (_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (0)(1)(2)
  )
  (_model . behave 7 -1
  )
)
I 000047 55 1317          1154076713235 behave
(_unit VHDL (takt_gen_test 0 20 (behave 0 25 ))
  (_version v33)
  (_time 1154076713234 2006.07.28 10:51:53)
  (_source (\./src/takt_gen_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957283)
    (_use )
  )
  (_component
    (takt_gen
      (_object
        (_generic (_internal puls ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
        (_generic (_internal pause ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
        (_port (_internal s ~extSTD.STANDARD.BIT 0 29 (_entity (_in ((i 1))))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation testobjekt 0 38 (_component takt_gen )
    (_generic
      ((puls)((ns 4621819117588971520)))
      ((pause)((ns 4626322717216342016)))
    )
    (_port
      ((s)(control))
      ((o)(outsig))
    )
  )
  (_object
    (_signal (_internal control ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 1 -1
  )
)
I 000047 55 2875          1154076713360 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
  (_version v33)
  (_time 1154076713359 2006.07.28 10:51:53)
  (_source (\./src/rotate_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957377)
    (_use )
  )
  (_component
    (takt_gen
      (_object
        (_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
        (_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
        (_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
    (rotate
      (_object
        (_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
        (_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
        (_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
      )
    )
  )
  (_instantiation tgen 0 47 (_component takt_gen )
    (_generic
      ((puls)((ns 4621819117588971520)))
      ((pause)((ns 4621819117588971520)))
    )
    (_port
      ((s)(control))
      ((o)(takt))
    )
  )
  (_instantiation testobjekt 0 56 (_component rotate )
    (_port
      ((direction)(dir))
      ((i)(input))
      ((o)(output))
      ((takt)(takt))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
    (_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
    (_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
      (line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_split (3)
  )
  (_static
    (0 0 1 0 0 1 1 1 )
    (1 1 0 0 0 0 1 1 )
    (0 0 0 0 1 1 1 1 )
    (1 0 1 0 1 0 1 0 )
  )
  (_model . behave 3 -1
  )
)
I 000047 55 1707          1154076713469 behave
(_unit VHDL (nor2_test 0 20 (behave 0 25 ))
  (_version v33)
  (_time 1154076713468 2006.07.28 10:51:53)
  (_source (\./src/nor_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957517)
    (_use )
  )
  (_component
    (nor2
      (_object
        (_generic (_internal tphl ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
        (_generic (_internal tplh ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
        (_port (_internal i1 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal i2 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation testobjekt 0 38 (_component nor2 )
    (_generic
      ((tphl)((ns 4621819117588971520)))
      ((tplh)((ns 4624633867356078080)))
    )
    (_port
      ((i1)(sig1))
      ((i2)(sig2))
      ((o)(outsig))
    )
    (_use (_entity gat nor2)
      (_generic
        ((tphl)((ns 4621819117588971520)))
        ((tplh)((ns 4624633867356078080)))
      )
    )
  )
  (_object
    (_signal (_internal sig1 ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal sig2 ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 2 -1
  )
)
I 000047 55 1148          1154076713578 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
  (_version v33)
  (_time 1154076713578 2006.07.28 10:51:53)
  (_source (\./src/intsort_proc.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1150288010299)
    (_use )
  )
  (_object
    (_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
    (_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~int_vector{1~to~test'length}~13 0 39 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
    (_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 39 (_process 1 )))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (0)
  )
  (_static
    (11 100 9 8 1 )
    (3 3 2 9 4 )
    (1 5 3 7 2 )
  )
  (_model . behave 2 -1
  )
)
I 000047 55 4002          1154077006735 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
  (_version v33)
  (_time 1154077006734 2006.07.28 10:56:46)
  (_source (\./src/inc_bitvector_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957110)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
      (line__55(_architecture 1 0 55 (_assignment (_simple)(_target(2)))))
      (line__56(_architecture 2 0 56 (_assignment (_simple)(_target(4)))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
    )
    (_subprogram
      (_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_split (0)(2)(4)
  )
  (_model . behave 7 -1
  )
)
I 000047 55 4032          1154077491376 behave
(_unit VHDL (inc_bit_vector_test 1 17 (behave 1 21 ))
  (_version v33)
  (_time 1154077491375 2006.07.28 11:04:51)
  (_source (\./src/inc_bitvector_tb.vhd\(\./src/inc-bitvector_tb.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957110)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 1 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 1 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 1 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 1 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 1 36 (_architecture (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 1 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 1 37 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 1 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 1 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 1 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 1 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 1 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 1 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 1 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 1 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 1 42 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 1 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 1 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 1 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 1 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 1 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 1 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 1 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 1 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 1 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 1 47 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__54(_architecture 0 1 54 (_assignment (_simple)(_target(0)))))
      (line__55(_architecture 1 1 55 (_assignment (_simple)(_target(2)))))
      (line__56(_architecture 2 1 56 (_assignment (_simple)(_target(4)))))
      (line__61(_architecture 3 1 61 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__62(_architecture 4 1 62 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
      (line__63(_architecture 5 1 63 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
    )
    (_subprogram
      (_internal inc_bit_vector 6 1 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_split (0)(2)(4)
  )
  (_model . behave 7 -1
  )
)
I 000047 55 1341          1154077491501 behave
(_unit VHDL (takt_gen_test 1 20 (behave 1 25 ))
  (_version v33)
  (_time 1154077491500 2006.07.28 11:04:51)
  (_source (\./src/takt_gen_tb.vhd\(\./src/taktgen_tb.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957283)
    (_use )
  )
  (_component
    (takt_gen
      (_object
        (_generic (_internal puls ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
        (_generic (_internal pause ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
        (_port (_internal s ~extSTD.STANDARD.BIT 1 29 (_entity (_in ((i 1))))))
        (_port (_internal o ~extSTD.STANDARD.BIT 1 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation testobjekt 1 38 (_component takt_gen )
    (_generic
      ((puls)((ns 4621819117588971520)))
      ((pause)((ns 4626322717216342016)))
    )
    (_port
      ((s)(control))
      ((o)(outsig))
    )
  )
  (_object
    (_signal (_internal control ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
    (_signal (_internal outsig ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 1 -1
  )
)
I 000047 55 2875          1154077491626 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
  (_version v33)
  (_time 1154077491625 2006.07.28 11:04:51)
  (_source (\./src/rotate_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957377)
    (_use )
  )
  (_component
    (takt_gen
      (_object
        (_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
        (_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
        (_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
    (rotate
      (_object
        (_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
        (_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
        (_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
      )
    )
  )
  (_instantiation tgen 0 47 (_component takt_gen )
    (_generic
      ((puls)((ns 4621819117588971520)))
      ((pause)((ns 4621819117588971520)))
    )
    (_port
      ((s)(control))
      ((o)(takt))
    )
  )
  (_instantiation testobjekt 0 56 (_component rotate )
    (_port
      ((direction)(dir))
      ((i)(input))
      ((o)(output))
      ((takt)(takt))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
    (_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
    (_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
      (line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_split (3)
  )
  (_static
    (0 0 1 0 0 1 1 1 )
    (1 1 0 0 0 0 1 1 )
    (0 0 0 0 1 1 1 1 )
    (1 0 1 0 1 0 1 0 )
  )
  (_model . behave 3 -1
  )
)
I 000047 55 4056          1154077491719 behave
(_unit VHDL (to_integer_test 1 17 (behave 1 21 ))
  (_version v33)
  (_time 1154077491718 2006.07.28 11:04:51)
  (_source (\./src/to_integer_tb.vhd\(\./src/to_integer_test.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957205)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 1 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 1 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 1 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 1 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 1 36 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 1 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 1 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 1 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 1 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 1 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 1 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 1 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 1 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 1 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 1 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 1 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 1 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 1 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 1 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 1 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 1 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 1 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 1 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~extSTD.STANDARD.INTEGER 1 49 (_architecture (_uni ((i 0))))))
    (_signal (_internal output_b ~extSTD.STANDARD.INTEGER 1 49 (_architecture (_uni ((i 0))))))
    (_signal (_internal output_c ~extSTD.STANDARD.INTEGER 1 49 (_architecture (_uni ((i 0))))))
    (_process
      (line__56(_architecture 0 1 56 (_assignment (_simple)(_target(0)))))
      (line__57(_architecture 1 1 57 (_assignment (_simple)(_target(1)))))
      (line__58(_architecture 2 1 58 (_assignment (_simple)(_target(2)))))
      (line__63(_architecture 3 1 63 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__64(_architecture 4 1 64 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
      (line__65(_architecture 5 1 65 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
    )
    (_subprogram
      (_internal to_integer 6 1 26 (_architecture (_function (_range(_to 0 2147483647 )))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (0)(1)(2)
  )
  (_model . behave 7 -1
  )
)
I 000047 55 4032          1154078012610 behave
(_unit VHDL (inc_bit_vector_test 1 17 (behave 1 21 ))
  (_version v33)
  (_time 1154078012609 2006.07.28 11:13:32)
  (_source (\./src/inc_bitvector_tb.vhd\(\./src/inc-bitvector_tb.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957110)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 1 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 1 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 1 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 1 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 1 36 (_architecture (_string \"11111111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 1 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 1 37 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 1 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 1 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 1 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 1 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 1 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 1 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 1 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 1 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 1 42 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 1 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 1 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 1 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 1 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 1 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 1 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 1 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 1 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 1 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 1 47 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__54(_architecture 0 1 54 (_assignment (_simple)(_target(0)))))
      (line__55(_architecture 1 1 55 (_assignment (_simple)(_target(2)))))
      (line__56(_architecture 2 1 56 (_assignment (_simple)(_target(4)))))
      (line__61(_architecture 3 1 61 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__62(_architecture 4 1 62 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
      (line__63(_architecture 5 1 63 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
    )
    (_subprogram
      (_internal inc_bit_vector 6 1 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_split (0)(2)(4)
  )
  (_model . behave 7 -1
  )
)
I 000047 55 1341          1154078012704 behave
(_unit VHDL (takt_gen_test 1 20 (behave 1 25 ))
  (_version v33)
  (_time 1154078012703 2006.07.28 11:13:32)
  (_source (\./src/takt_gen_tb.vhd\(\./src/taktgen_tb.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957283)
    (_use )
  )
  (_component
    (takt_gen
      (_object
        (_generic (_internal puls ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
        (_generic (_internal pause ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
        (_port (_internal s ~extSTD.STANDARD.BIT 1 29 (_entity (_in ((i 1))))))
        (_port (_internal o ~extSTD.STANDARD.BIT 1 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation testobjekt 1 38 (_component takt_gen )
    (_generic
      ((puls)((ns 4621819117588971520)))
      ((pause)((ns 4626322717216342016)))
    )
    (_port
      ((s)(control))
      ((o)(outsig))
    )
  )
  (_object
    (_signal (_internal control ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
    (_signal (_internal outsig ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behave 1 -1
  )
)
I 000047 55 2875          1154078012784 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
  (_version v33)
  (_time 1154078012781 2006.07.28 11:13:32)
  (_source (\./src/rotate_tb.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957377)
    (_use )
  )
  (_component
    (takt_gen
      (_object
        (_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
        (_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
        (_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
        (_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
    (rotate
      (_object
        (_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
        (_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
        (_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
      )
    )
  )
  (_instantiation tgen 0 47 (_component takt_gen )
    (_generic
      ((puls)((ns 4621819117588971520)))
      ((pause)((ns 4621819117588971520)))
    )
    (_port
      ((s)(control))
      ((o)(takt))
    )
  )
  (_instantiation testobjekt 0 56 (_component rotate )
    (_port
      ((direction)(dir))
      ((i)(input))
      ((o)(output))
      ((takt)(takt))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
    (_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
    (_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
    (_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
      (line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_split (3)
  )
  (_static
    (0 0 1 0 0 1 1 1 )
    (1 1 0 0 0 0 1 1 )
    (0 0 0 0 1 1 1 1 )
    (1 0 1 0 1 0 1 0 )
  )
  (_model . behave 3 -1
  )
)
I 000047 55 4054          1154078012907 behave
(_unit VHDL (to_integer_test 1 17 (behave 1 21 ))
  (_version v33)
  (_time 1154078012906 2006.07.28 11:13:32)
  (_source (\./src/to_integer_tb.vhd\(\./src/to-integer_tb.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1141291957205)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~7}~13 1 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 1 34 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~132 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 1 35 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~134 1 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 1 36 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{0~to~7}~136 1 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
    (_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 1 37 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~13 1 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 1 39 (_architecture (_string \"0001111100000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~138 1 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 1 40 (_architecture (_string \"0001000000000011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1310 1 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 1 41 (_architecture (_string \"0001000011110011"\))))
    (_type (_internal ~BIT_VECTOR{1~to~16}~1312 1 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
    (_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 1 42 (_architecture (_uni ((_others(i 0)))))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~13 1 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 1 44 (_architecture (_string \"10001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1314 1 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 1 45 (_architecture (_string \"00001111"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1316 1 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 1 46 (_architecture (_string \"01001100"\))))
    (_type (_internal ~BIT_VECTOR{8~downto~1}~1318 1 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
    (_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 1 47 (_architecture (_uni ((_others(i 0)))))))
    (_signal (_internal output_a ~extSTD.STANDARD.INTEGER 1 49 (_architecture (_uni ((i 0))))))
    (_signal (_internal output_b ~extSTD.STANDARD.INTEGER 1 49 (_architecture (_uni ((i 0))))))
    (_signal (_internal output_c ~extSTD.STANDARD.INTEGER 1 49 (_architecture (_uni ((i 0))))))
    (_process
      (line__56(_architecture 0 1 56 (_assignment (_simple)(_target(0)))))
      (line__57(_architecture 1 1 57 (_assignment (_simple)(_target(1)))))
      (line__58(_architecture 2 1 58 (_assignment (_simple)(_target(2)))))
      (line__63(_architecture 3 1 63 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__64(_architecture 4 1 64 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
      (line__65(_architecture 5 1 65 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
    )
    (_subprogram
      (_internal to_integer 6 1 26 (_architecture (_function (_range(_to 0 2147483647 )))))
    )
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (0)(1)(2)
  )
  (_model . behave 7 -1
  )
)
I 000045 55 636           1266500574517 not1
(_unit VHDL (not1 0 28 (not1 0 34 ))
	(_version v147)
	(_time 1266500574518 2010.02.18 14:42:54)
	(_source (\./src/Sources/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d2d5d280868482c1d3809788d5)
	(_entity
		(_time 1266500574515)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . not1 1 -1
	)
)
I 000046 55 528           1313937679077 intro
(_unit VHDL (intro 0 28 (intro 0 37 ))
	(_version v63)
	(_time 1313937679078 2011.08.21 16:41:19)
	(_source (\./src/intro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b65376b6c3d3b7c693b2d3133)
	(_entity
		(_time 1313937679075)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
I 000046 55 663           1313937691472 intro
(_unit VHDL (intro 0 28 (intro 0 37 ))
	(_version v63)
	(_time 1313937691473 2011.08.21 16:41:31)
	(_source (\./src/intro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dd89818fdc8b8dcadf8e9b8785)
	(_entity
		(_time 1313937679074)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000046 55 663           1313937748542 intro
(_unit VHDL (intro 0 28 (intro 0 37 ))
	(_version v63)
	(_time 1313937748543 2011.08.21 16:42:28)
	(_source (\./src/intro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c89a92959197d0c594819d9f)
	(_entity
		(_time 1313937679074)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000056 55 901           1313937748842 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1313937748843 2011.08.21 16:42:28)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fff0a3affca9afe8fffbb9a6f8)
	(_entity
		(_time 1313937748840)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(intro
			(_object
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component intro )
		(_port
			((in1)(in1))
			((out1)(out1))
		)
		(_use (_entity . intro)
		)
	)
	(_object
		(_signal (_internal in1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal out1 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
I 000038 55 351 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 37 (intro_tb))
	(_version v63)
	(_time 1313937748846 2011.08.21 16:42:28)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fff1aeafaca9a8e8fbfeeda5ab)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000056 55 1029          1313937837645 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1313937837646 2011.08.21 16:43:57)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eabaeab9eebcbafdeaefacb3ed)
	(_entity
		(_time 1313937748839)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(intro
			(_object
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component intro )
		(_port
			((in1)(in1))
			((out1)(out1))
		)
		(_use (_entity . intro)
		)
	)
	(_object
		(_signal (_internal in1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal out1 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 351 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 38 (intro_tb))
	(_version v63)
	(_time 1313937837649 2011.08.21 16:43:57)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eabbe7b9bebcbdfdeeebf8b0be)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000056 55 1029          1313937850492 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1313937850493 2011.08.21 16:44:10)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11154b16454741061114574816)
	(_entity
		(_time 1313937748839)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(intro
			(_object
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component intro )
		(_port
			((in1)(in1))
			((out1)(out1))
		)
		(_use (_entity . intro)
		)
	)
	(_object
		(_signal (_internal in1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal out1 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 351 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 38 (intro_tb))
	(_version v63)
	(_time 1313937850496 2011.08.21 16:44:10)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11144616154746061510034b45)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000046 55 663           1313937863487 intro
(_unit VHDL (intro 0 28 (intro 0 37 ))
	(_version v63)
	(_time 1313937863488 2011.08.21 16:44:23)
	(_source (\./src/intro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d78886858284c3d687928e8c)
	(_entity
		(_time 1313937679074)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000056 55 1029          1313937863804 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1313937863805 2011.08.21 16:44:23)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c0c050a0a5a5c1b0c094a550b)
	(_entity
		(_time 1313937748839)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(intro
			(_object
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component intro )
		(_port
			((in1)(in1))
			((out1)(out1))
		)
		(_use (_entity . intro)
		)
	)
	(_object
		(_signal (_internal in1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal out1 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 351 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 38 (intro_tb))
	(_version v63)
	(_time 1313937863808 2011.08.21 16:44:23)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b1a1f1c4c4d4c0c1f1a09414f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000046 55 684           1313937917860 intro
(_unit VHDL (intro 0 28 (intro 0 40 ))
	(_version v63)
	(_time 1313937917861 2011.08.21 16:45:17)
	(_source (\./src/intro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4247484015141255401104181a)
	(_entity
		(_time 1313937679074)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((out1)(in1)))(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000046 55 855           1313937920617 intro
(_unit VHDL (intro 0 28 (intro 0 40 ))
	(_version v63)
	(_time 1313937920618 2011.08.21 16:45:20)
	(_source (\./src/intro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b0e570d0c5d5b1c080c4d5153)
	(_entity
		(_time 1313937920615)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 30 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((out1)(in1)))(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000046 55 834           1313937932519 intro
(_unit VHDL (intro 0 28 (intro 0 40 ))
	(_version v63)
	(_time 1313937932520 2011.08.21 16:45:32)
	(_source (\./src/intro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a7a207b7e2c2a6d797d3c2022)
	(_entity
		(_time 1313937920614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 30 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000038 55 351 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 39 (intro_tb))
	(_version v63)
	(_time 1313937982160 2011.08.21 16:46:22)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71742070752726667570632b25)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000056 55 1041          1313937988563 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1313937988564 2011.08.21 16:46:28)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d6f636d6c3b3d7a6d6f2b346a)
	(_entity
		(_time 1313937748839)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(intro
			(_object
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component intro )
		(_port
			((in1)(in1_tb))
			((out1)(out1_tb))
		)
		(_use (_entity . intro)
		)
	)
	(_object
		(_signal (_internal in1_tb ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
		(_signal (_internal out1_tb ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 351 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 44 (intro_tb))
	(_version v63)
	(_time 1313938112473 2011.08.21 16:48:32)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8580d38b85d3d292818497dfd1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000056 55 1300          1313938116814 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1313938116815 2011.08.21 16:48:36)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75702f7425232562757a332c72)
	(_entity
		(_time 1313937748839)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(intro
			(_object
				(_generic (_internal delay ~extSTD.STANDARD.TIME 0 13 (_entity -1 )))
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 30 (_component intro )
		(_generic
			((delay)((ns 4630826316843712512)))
		)
		(_port
			((in1)(in1_tb))
			((out1)(out1_tb))
		)
		(_use (_entity . intro)
			(_generic
				((delay)((ns 4630826316843712512)))
			)
		)
	)
	(_object
		(_signal (_internal in1_tb ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
		(_signal (_internal out1_tb ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 351 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 44 (intro_tb))
	(_version v63)
	(_time 1313938116818 2011.08.21 16:48:36)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75712274752322627174672f21)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000046 55 861           1313938185669 intro
(_unit VHDL (intro 0 28 (intro 1 40 ))
	(_version v63)
	(_time 1313938185670 2011.08.21 16:49:45)
	(_source (\./src/intro.vhd\(\./src/Sources/intro.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70727071252620677377362a28)
	(_entity
		(_time 1313937920614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 30 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000056 55 1300          1313938197198 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1313938197199 2011.08.21 16:49:57)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 79787678252f296e79763f207e)
	(_entity
		(_time 1313937748839)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(intro
			(_object
				(_generic (_internal delay ~extSTD.STANDARD.TIME 0 13 (_entity -1 )))
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 30 (_component intro )
		(_generic
			((delay)((ns 4630826316843712512)))
		)
		(_port
			((in1)(in1_tb))
			((out1)(out1_tb))
		)
		(_use (_entity . intro)
			(_generic
				((delay)((ns 4630826316843712512)))
			)
		)
	)
	(_object
		(_signal (_internal in1_tb ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
		(_signal (_internal out1_tb ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 351 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 44 (intro_tb))
	(_version v63)
	(_time 1313938197202 2011.08.21 16:49:57)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 79797b78752f2e6e7d786b232d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000046 55 861           1313938222801 intro
(_unit VHDL (intro 0 28 (intro 1 40 ))
	(_version v63)
	(_time 1313938222802 2011.08.21 16:50:22)
	(_source (\./src/intro.vhd\(\./src/Sources/intro.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 782a2079252e286f7b7f3e2220)
	(_entity
		(_time 1313937920614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 30 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000056 55 1300          1313938223099 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v63)
	(_time 1313938223100 2011.08.21 16:50:23)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1f3faf6f5f7f1b6a1aee7f8a6)
	(_entity
		(_time 1313937748839)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(intro
			(_object
				(_generic (_internal delay ~extSTD.STANDARD.TIME 0 13 (_entity -1 )))
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 30 (_component intro )
		(_generic
			((delay)((ns 4630826316843712512)))
		)
		(_port
			((in1)(in1_tb))
			((out1)(out1_tb))
		)
		(_use (_entity . intro)
			(_generic
				((delay)((ns 4630826316843712512)))
			)
		)
	)
	(_object
		(_signal (_internal in1_tb ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
		(_signal (_internal out1_tb ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 351 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 44 (intro_tb))
	(_version v63)
	(_time 1313938223103 2011.08.21 16:50:23)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0e3e6e4b5e6e7a7b4b1a2eae4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000049 55 588           1393228132815 behavior
(_unit VHDL (not1 0 3 (behavior 0 7 ))
	(_version v147)
	(_time 1393228132816 2014.02.24 08:48:52)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code 89898d87d6dfd99a8888ccd38e)
	(_entity
		(_time 1393228132800)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 0 9 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 659           1393228239833 behavior
(_unit VHDL (and2 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393228239846 2014.02.24 08:50:39)
	(_source (\./src/and2.vhd\))
	(_use (std(standard)))
	(_code a1a7f3f6f5f6f1b2a3a0b0fba5)
	(_entity
		(_time 1393228239831)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 657           1393228291109 behavior
(_unit VHDL (or2 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393228291110 2014.02.24 08:51:31)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code df8d8d8c8b8d89c989dfcd808c)
	(_entity
		(_time 1393228291093)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 663           1393228368518 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393228368519 2014.02.24 08:52:48)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code 3e39353b3d68682d3c3c78656c)
	(_entity
		(_time 1393228368516)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 954           1393228933643 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393228933644 2014.02.24 09:02:13)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code c89fcd9dc19e98dfcc9cdd939b)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 11 (_component not1 )
		(_port
			((i1)(input))
			((o)(output))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 9 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 0 9 (_architecture (_uni ((i 0))))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1386          1393229161450 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393229161451 2014.02.24 09:06:01)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code a8affcffa1fef8bfacfdbdf3fb)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 11 (_component not1 )
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 9 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 9 (_internal (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 9 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 9 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 9 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 9 (_architecture (_uni ((i 0))))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(0)))))
			(line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 2625          1393229282147 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393229282148 2014.02.24 09:08:02)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code 2272212621747235272c377971)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 20 (_component not1 )
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation testob_and2 0 21 (_component and2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation testob_or2 0 22 (_component or2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation testob_xor2_s 0 23 (_component xor2_s )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(0)))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 588           1393229342256 behavior
(_unit VHDL (not1 0 3 (behavior 0 7 ))
	(_version v147)
	(_time 1393229342257 2014.02.24 09:09:02)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code edbfedbeefbbbdfeececa8b7ea)
	(_entity
		(_time 1393228132799)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 0 9 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 659           1393229342334 behavior
(_unit VHDL (and2 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393229342335 2014.02.24 09:09:02)
	(_source (\./src/and2.vhd\))
	(_use (std(standard)))
	(_code 3b696c3e3c6c6b28393a2a613f)
	(_entity
		(_time 1393228239830)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 657           1393229342412 behavior
(_unit VHDL (or2 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393229342413 2014.02.24 09:09:02)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code 89db898682dbdf9fdf899bd6da)
	(_entity
		(_time 1393228291092)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 663           1393229342490 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393229342491 2014.02.24 09:09:02)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code d7848985868181c4d5d5918c85)
	(_entity
		(_time 1393228368515)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2625          1393229342552 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393229342553 2014.02.24 09:09:02)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code 16451111114046011318034d45)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 20 (_component not1 )
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation testob_and2 0 21 (_component and2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation testob_or2 0 22 (_component or2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation testob_xor2_s 0 23 (_component xor2_s )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(0)))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 588           1393229890001 behavior
(_unit VHDL (not1 0 3 (behavior 0 7 ))
	(_version v147)
	(_time 1393229890002 2014.02.24 09:18:09)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code 9491909bc6c2c4879595d1ce93)
	(_entity
		(_time 1393228132799)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 0 9 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 659           1393229890079 behavior
(_unit VHDL (and2 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393229890080 2014.02.24 09:18:10)
	(_source (\./src/and2.vhd\))
	(_use (std(standard)))
	(_code e2e7b2b1b5b5b2f1e0e3f3b8e6)
	(_entity
		(_time 1393228239830)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 657           1393229890141 behavior
(_unit VHDL (or2 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393229890142 2014.02.24 09:18:10)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code 20252425227276367620327f73)
	(_entity
		(_time 1393228291092)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 663           1393229890204 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393229890205 2014.02.24 09:18:10)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code 5f5b055c5f09094c5d5d19040d)
	(_entity
		(_time 1393228368515)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 823           1393230378357 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393230378358 2014.02.24 09:26:18)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code 3d6a3d383f6b6d2e3c3378673a)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2988          1393230413927 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393230413928 2014.02.24 09:26:53)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code 2d282329787b7d3a282238767e)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 4621819117588971520)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 21 (_component not1 )
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4621819117588971520)))
				((tplh)((ns 4621819117588971520)))
			)
		)
	)
	(_instantiation testob_and2 0 22 (_component and2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation testob_or2 0 23 (_component or2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation testob_xor2_s 0 24 (_component xor2_s )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 823           1393230494984 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393230494985 2014.02.24 09:28:14)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code cfce9f9acf999fdccec18a95c8)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 659           1393230495062 behavior
(_unit VHDL (and2 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393230495063 2014.02.24 09:28:15)
	(_source (\./src/and2.vhd\))
	(_use (std(standard)))
	(_code 1d1c1a1a1c4a4d0e1f1c0c4719)
	(_entity
		(_time 1393228239830)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 657           1393230495125 behavior
(_unit VHDL (or2 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393230495126 2014.02.24 09:28:15)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code 5c5d0c5e0d0e0a4a0a5c4e030f)
	(_entity
		(_time 1393228291092)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 663           1393230495187 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393230495188 2014.02.24 09:28:15)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code 9a9a94959dcccc899898dcc1c8)
	(_entity
		(_time 1393228368515)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2988          1393230495250 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393230495251 2014.02.24 09:28:15)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code d8d9d98ad18e88cfddd7cd838b)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 4621819117588971520)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 4621819117588971520)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 21 (_component not1 )
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4621819117588971520)))
				((tplh)((ns 4621819117588971520)))
			)
		)
	)
	(_instantiation testob_and2 0 22 (_component and2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation testob_or2 0 23 (_component or2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation testob_xor2_s 0 24 (_component xor2_s )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 823           1393230758130 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393230758131 2014.02.24 09:32:38)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code b6b7eae2e6e0e6a5b7b8f3ecb1)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 823           1393230840748 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393230840749 2014.02.24 09:34:00)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code 7024767126262063717e352a77)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 659           1393230840812 behavior
(_unit VHDL (and2 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393230840813 2014.02.24 09:34:00)
	(_source (\./src/and2.vhd\))
	(_use (std(standard)))
	(_code aefafcf9aef9febdacafbff4aa)
	(_entity
		(_time 1393228239830)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 657           1393230840890 behavior
(_unit VHDL (or2 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393230840891 2014.02.24 09:34:00)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code fca8f9adadaeaaeaaafceea3af)
	(_entity
		(_time 1393228291092)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 663           1393230840953 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393230840954 2014.02.24 09:34:00)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code 3b6e673e3f6d6d2839397d6069)
	(_entity
		(_time 1393228368515)
	)
	(_object
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_process
			(line__7(_architecture 0 0 7 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2852          1393230841015 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393230841016 2014.02.24 09:34:01)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code 792d2a78712f296e7c766c222a)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 21 (_component not1 )
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation testob_and2 0 22 (_component and2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation testob_or2 0 23 (_component or2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation testob_xor2_s 0 24 (_component xor2_s )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(0)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 3048          1393231038728 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393231038729 2014.02.24 09:37:18)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code cd98cb98989b9ddac898d8969e)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 21 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4617315517961601024)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4617315517961601024)))
			)
		)
	)
	(_instantiation testob_and2 0 25 (_component and2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation testob_or2 0 26 (_component or2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation testob_xor2_s 0 27 (_component xor2_s )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(0)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 3048          1393231118132 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393231118133 2014.02.24 09:38:38)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code f9a9f9a9f1afa9eefcaceca2aa)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 21 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 25 (_component and2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation testob_or2 0 26 (_component or2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation testob_xor2_s 0 27 (_component xor2_s )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(0)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 823           1393231304288 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231304289 2014.02.24 09:41:44)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code 2570262176737536242b607f22)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 892           1393231304382 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231304383 2014.02.24 09:41:44)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code 83d6838c82d1d595d58c91dcd0)
	(_entity
		(_time 1393231304380)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 898           1393231304460 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231304461 2014.02.24 09:41:44)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code d1858f83868787c2d3dc978a83)
	(_entity
		(_time 1393231304458)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3736          1393231304538 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393231304539 2014.02.24 09:41:44)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code 1f4d181848494f08191b0a444c)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 24 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 28 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 32 (_component or2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation testob_xor2_s 0 33 (_component xor2_s )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(0)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 823           1393231349029 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231349030 2014.02.24 09:42:29)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code eaebebb9edbcbaf9ebe4afb0ed)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 892           1393231349123 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231349124 2014.02.24 09:42:29)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code 48494b4b421a1e5e1e475a171b)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 898           1393231349201 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231349202 2014.02.24 09:42:29)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code 9696cb99c6c0c085949bd0cdc4)
	(_entity
		(_time 1393231304457)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3736          1393231349263 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393231349264 2014.02.24 09:42:29)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code d4d58686d18284c3d2d0c18f87)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 24 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 28 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 32 (_component or2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation testob_xor2_s 0 33 (_component xor2_s )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(0)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 823           1393231429073 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231429074 2014.02.24 09:43:49)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code 96c2c599c6c0c6859798d3cc91)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393231429151 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231429152 2014.02.24 09:43:49)
	(_source (\./src/and2.vhd\))
	(_use (std(standard)))
	(_code e4b0e3b7b5b3b4f7e6eaf5bee0)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 892           1393231429213 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231429214 2014.02.24 09:43:49)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code 2377722622717535752c317c70)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 898           1393231429276 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231429277 2014.02.24 09:43:49)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code 61346e6136373772636c273a33)
	(_entity
		(_time 1393231304457)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3736          1393231429338 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393231429339 2014.02.24 09:43:49)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code a0f4a0f7a1f6f0b7a6a4b5fbf3)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 24 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 28 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 32 (_component or2 )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation testob_xor2_s 0 33 (_component xor2_s )
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(0)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 823           1393231552404 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231552405 2014.02.24 09:45:52)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code 5d52005e5f0b0d4e5c5318075a)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393231552484 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231552485 2014.02.24 09:45:52)
	(_source (\./src/and2.vhd\))
	(_use (std(standard)))
	(_code aba4a2fcacfcfbb8a9a5baf1af)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 892           1393231552547 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231552548 2014.02.24 09:45:52)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code e9e6b7bbe2bbbfffbfe6fbb6ba)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 898           1393231552609 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231552610 2014.02.24 09:45:52)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code 2826292c767e7e3b2a256e737a)
	(_entity
		(_time 1393231304457)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 4128          1393231552672 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393231552673 2014.02.24 09:45:52)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code 66696866613036716068733d35)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 24 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 28 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 32 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2_s 0 36 (_component xor2_s )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 823           1393231739257 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231739258 2014.02.24 09:48:59)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code 37366032666167243639726d30)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393231739337 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231739338 2014.02.24 09:48:59)
	(_source (\./src/and2.vhd\))
	(_use (std(standard)))
	(_code 8584868bd5d2d596878b94df81)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 892           1393231739400 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231739401 2014.02.24 09:48:59)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code c4c59090c29692d292cbd69b97)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393231739462 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393231739463 2014.02.24 09:48:59)
	(_source (\./src/xor2.vhd\))
	(_use (std(standard)))
	(_code 0202090456545411000d1a5805)
	(_entity
		(_time 1393231739460)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 4116          1393231739524 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393231739525 2014.02.24 09:48:59)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code 4041444241161057464e551b13)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 24 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 28 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 32 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 0 36 (_component xor2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 3708          1393232448854 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393232448855 2014.02.24 10:00:48)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code 191a171e464f4f0a194d5f424b)
	(_entity
		(_time 1393231304457)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 0 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 0 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 0 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 0 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 0 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 4987          1393232527338 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393232527339 2014.02.24 10:02:07)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code adaca2faf8fbfdbaaaabb8f6fe)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 0 40 (_component xor2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2_s 0 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 4987          1393232599927 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393232599928 2014.02.24 10:03:19)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code 38373b3d316e682f3f3e2d636b)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 0 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 0 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 4987          1393232901863 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393232901864 2014.02.24 10:08:21)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code aca8fdfbfefafcbbabaab9f7ff)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 0 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 0 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 3708          1393233807803 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393233807804 2014.02.24 10:23:27)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code e3e4e9b0b6b5b5f0e3b7a5b8b1)
	(_entity
		(_time 1393231304457)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 0 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 0 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 0 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 0 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 0 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 823           1393233807898 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393233807899 2014.02.24 10:23:27)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code 4046164216161053414e051a47)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393233807961 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393233807962 2014.02.24 10:23:27)
	(_source (\./src/and2.vhd\))
	(_use (std(standard)))
	(_code 7f797d7e7c282f6c7d716e257b)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 892           1393233808023 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393233808024 2014.02.24 10:23:28)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code bdbbe8e8ebefebabebb2afe2ee)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393233808085 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393233808086 2014.02.24 10:23:28)
	(_source (\./src/xor2.vhd\))
	(_use (std(standard)))
	(_code fbfcf0abffadade8f9f4e3a1fc)
	(_entity
		(_time 1393231739459)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 4987          1393233808148 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393233808149 2014.02.24 10:23:28)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code 3a3c393f6a6c6a2d3d3c2f6169)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 0 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 0 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 3708          1393234051699 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234051700 2014.02.24 10:27:31)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code affaf4f8aff9f9bcaffbe9f4fd)
	(_entity
		(_time 1393231304457)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 0 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 0 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 0 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 0 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 0 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 823           1393234051779 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234051780 2014.02.24 10:27:31)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code fda9fbadffabadeefcf3b8a7fa)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393234051856 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234051857 2014.02.24 10:27:31)
	(_source (\./src/and2.vhd\))
	(_use (std(standard)))
	(_code 4b1f1e494c1c1b5849455a114f)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 892           1393234051919 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234051920 2014.02.24 10:27:31)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code 8ade8885d9d8dc9cdc8598d5d9)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393234051981 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234051982 2014.02.24 10:27:31)
	(_source (\./src/xor2.vhd\))
	(_use (std(standard)))
	(_code c89d949d969e9edbcac7d092cf)
	(_entity
		(_time 1393231739459)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 4987          1393234052044 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393234052045 2014.02.24 10:27:32)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code 06525400015056110100135d55)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 0 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 0 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 796           1393234092911 behavior
(_unit VHDL (takt_gen 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234092912 2014.02.24 10:28:12)
	(_source (\./src/takt_gen.vhd\))
	(_use (std(standard)))
	(_code bebceeeaeae9b8a9baeff8e4e8)
	(_entity
		(_time 1393233808223)
	)
	(_object
		(_generic (_internal puls ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_generic (_internal pause ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_in ((i 1))))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 0 9 (_process (_wait_for)(_target(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3708          1393234102844 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234102845 2014.02.24 10:28:22)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code 909f9c9fc6c6c68390c4d6cbc2)
	(_entity
		(_time 1393231304457)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 0 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 0 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 0 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 0 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 0 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 823           1393234102924 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234102925 2014.02.24 10:28:22)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code ded08f8cdd888ecddfd09b84d9)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393234102987 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234102988 2014.02.24 10:28:22)
	(_source (\./src/and2.vhd\))
	(_use (std(standard)))
	(_code 1c12181b1a4b4c0f1e120d4618)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 892           1393234103049 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234103050 2014.02.24 10:28:23)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code 5a54095809080c4c0c55480509)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393234103127 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234103128 2014.02.24 10:28:23)
	(_source (\./src/xor2.vhd\))
	(_use (std(standard)))
	(_code a8a7a5fff6fefebbaaa7b0f2af)
	(_entity
		(_time 1393231739459)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 4987          1393234103236 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393234103237 2014.02.24 10:28:23)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code 16181711114046011110034d45)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 0 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 0 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 796           1393234103314 behavior
(_unit VHDL (takt_gen 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234103315 2014.02.24 10:28:23)
	(_source (\./src/takt_gen.vhd\))
	(_use (std(standard)))
	(_code 646b6664613362736035223e32)
	(_entity
		(_time 1393233808223)
	)
	(_object
		(_generic (_internal puls ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_generic (_internal pause ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_in ((i 1))))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 0 9 (_process (_wait_for)(_target(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3708          1393234113481 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234113482 2014.02.24 10:28:33)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code 1f4942181f49490c1f4b59444d)
	(_entity
		(_time 1393231304457)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 0 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 0 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 0 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 0 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 0 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 823           1393234113559 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234113560 2014.02.24 10:28:33)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code 6d3a6d6d6f3b3d7e6c6328376a)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393234113621 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234113622 2014.02.24 10:28:33)
	(_source (\./src/and2.vhd\))
	(_use (std(standard)))
	(_code abfcfffcacfcfbb8a9a5baf1af)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 892           1393234113684 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234113685 2014.02.24 10:28:33)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code eabde9b8b9b8bcfcbce5f8b5b9)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393234113793 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234113794 2014.02.24 10:28:33)
	(_source (\./src/xor2.vhd\))
	(_use (std(standard)))
	(_code 570109540601014455584f0d50)
	(_entity
		(_time 1393231739459)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 4987          1393234113871 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393234113872 2014.02.24 10:28:33)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code a5f2f4f2a1f3f5b2a2a3b0fef6)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 0 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 0 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 796           1393234113933 behavior
(_unit VHDL (takt_gen 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393234113934 2014.02.24 10:28:33)
	(_source (\./src/takt_gen.vhd\))
	(_use (std(standard)))
	(_code e3b5b1b0e1b4e5f4e7b2a5b9b5)
	(_entity
		(_time 1393233808223)
	)
	(_object
		(_generic (_internal puls ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_generic (_internal pause ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_in ((i 1))))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 0 9 (_process (_wait_for)(_target(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000047 55 1388          1393234238631 behave
(_unit VHDL (takt_gen_test 0 20 (behave 0 25 ))
	(_version v147)
	(_time 1393234238632 2014.02.24 10:30:38)
	(_source (\./src/TestBench/taktgen_tb.vhd\))
	(_use (std(standard)))
	(_code 353b3630316233223065736f63)
	(_entity
		(_time 1393234238615)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 29 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobjekt 0 38 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4626322717216342016)))
		)
		(_port
			((s)(control))
			((o)(outsig))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4626322717216342016)))
			)
		)
	)
	(_object
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 724           1393235135948 behave
(_unit VHDL (pmodell 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393235135949 2014.02.24 10:45:35)
	(_source (\./src/pmodell.vhd\))
	(_use (std(standard)))
	(_code c8cbc09d949fcadecdcadd92ca)
	(_entity
		(_time 1393235088352)
	)
	(_object
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_on)(_target(0))(_sensitivity(0)(1)))))
			(p2(_architecture 1 0 15 (_process (_wait_on)(_target(1))(_sensitivity(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 2 -1
	)
)
I 000049 55 2112          1393237956789 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393237956790 2014.02.24 11:32:36)
	(_source (\./src/diff_up.vhd\))
	(_use (std(standard)))
	(_code c1c2c694c99693d7c696879a95)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 0 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 0 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000047 55 1365          1393238497893 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393238497894 2014.02.24 11:41:37)
	(_source (\./src/diff_up_tb.vhd\))
	(_use (std(standard)))
	(_code 727d7373792520647575342926)
	(_entity
		(_time 1393238383058)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 0 6 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 0 6 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 0 13 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 10 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 0 10 (_architecture (_uni ((i 0))))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 1365          1393238571663 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393238571664 2014.02.24 11:42:51)
	(_source (\./src/diff_up_tb.vhd\))
	(_use (std(standard)))
	(_code 9fcb9e90c0c8cd899898d9c4cb)
	(_entity
		(_time 1393238383058)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 0 6 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 0 6 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 0 13 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 10 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 0 10 (_architecture (_uni ((i 0))))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000049 55 2112          1393238888782 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393238888783 2014.02.24 11:48:08)
	(_source (\./src/diff_up.vhd\))
	(_use (std(standard)))
	(_code 5e50095d02090c48590918050a)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 0 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 0 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
V 000057 55 2133          1393238888795 behavior_richtig
(_unit VHDL (diff_up 0 1 (behavior_richtig 0 31 ))
	(_version v147)
	(_time 1393238888796 2014.02.24 11:48:08)
	(_source (\./src/diff_up.vhd\))
	(_use (std(standard)))
	(_code 6d633a6d303a3f7b6a3a2b3639)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 33 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 33 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 38 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 38 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 39 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 0 45 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 0 49 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior_richtig 8 -1
	)
)
I 000049 55 2112          1393239130486 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393239130487 2014.02.24 11:52:10)
	(_source (\./src/diff_up.vhd\))
	(_use (std(standard)))
	(_code 8a8fdd84d2ddd89c8dddccd1de)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 0 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 0 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000049 55 2112          1393239142375 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393239142376 2014.02.24 11:52:22)
	(_source (\./src/diff_up.vhd\))
	(_use (std(standard)))
	(_code f9f9aca9f9aeabeffeaebfa2ad)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 0 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 0 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000049 55 2112          1393239177723 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393239177724 2014.02.24 11:52:57)
	(_source (\./src/diff_up.vhd\))
	(_use (std(standard)))
	(_code 0f5f0e0950585d19085849545b)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 0 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 0 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000049 55 2112          1393239209360 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393239209361 2014.02.24 11:53:29)
	(_source (\./src/diff_up.vhd\))
	(_use (std(standard)))
	(_code a4a5a0f3a9f3f6b2a3f3e2fff0)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 0 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 0 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000054 55 825           1393239209375 behavior_proc
(_unit VHDL (diff_up 0 1 (behavior_proc 0 31 ))
	(_version v147)
	(_time 1393239209376 2014.02.24 11:53:29)
	(_source (\./src/diff_up.vhd\))
	(_use (std(standard)))
	(_code b4b5b0e0b9e3e6a2b2e5f2efe0)
	(_entity
		(_time 1393237951219)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 0 33 (_process (_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior_proc 1 -1
	)
)
I 000049 55 2112          1393239223057 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393239223058 2014.02.24 11:53:43)
	(_source (\./src/diff_up.vhd\))
	(_use (std(standard)))
	(_code 25722721297277332272637e71)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 0 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 0 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000054 55 825           1393239223071 behavior_proc
(_unit VHDL (diff_up 0 1 (behavior_proc 0 31 ))
	(_version v147)
	(_time 1393239223072 2014.02.24 11:53:43)
	(_source (\./src/diff_up.vhd\))
	(_use (std(standard)))
	(_code 34633631396366223265726f60)
	(_entity
		(_time 1393237951219)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 0 33 (_process (_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior_proc 1 -1
	)
)
I 000047 55 1383          1393239456230 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393239456231 2014.02.24 11:57:36)
	(_source (\./src/diff_up_tb.vhd\))
	(_use (std(standard)))
	(_code fcf9fcaca6abaeeafbafbaa7a8)
	(_entity
		(_time 1393238383058)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 0 26 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up behavior_proc)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 1383          1393239463891 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393239463892 2014.02.24 11:57:43)
	(_source (\./src/diff_up_tb.vhd\))
	(_use (std(standard)))
	(_code e7e4e1b4e9b0b5f1e0b6a1bcb3)
	(_entity
		(_time 1393238383058)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 0 24 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up behavior_proc)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 1378          1393239586695 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393239586696 2014.02.24 11:59:46)
	(_source (\./src/diff_up_tb.vhd\))
	(_use (std(standard)))
	(_code 9b9e9d94c0ccc98d9ccaddc0cf)
	(_entity
		(_time 1393238383058)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 0 24 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up behavior)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 1388          1393242209846 behave
(_unit VHDL (takt_gen_test 0 20 (behave 0 25 ))
	(_version v147)
	(_time 1393242209847 2014.02.24 12:43:29)
	(_source (\./src/TestBench/taktgen_tb.vhd\))
	(_use (std(standard)))
	(_code 50545d53510756475500160a06)
	(_entity
		(_time 1393234238614)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 29 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobjekt 0 38 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4626322717216342016)))
		)
		(_port
			((s)(control))
			((o)(outsig))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4626322717216342016)))
			)
		)
	)
	(_object
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000049 55 3708          1393242209924 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393242209925 2014.02.24 12:43:29)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code 9e9a9f919dc8c88d9ecad8c5cc)
	(_entity
		(_time 1393231304457)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 0 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 0 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 0 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 0 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 0 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 823           1393242210002 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393242210003 2014.02.24 12:43:29)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code ece9b0bfe9babcffede2a9b6eb)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393242210065 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393242210066 2014.02.24 12:43:30)
	(_source (\./src/and2.vhd\))
	(_use (std(standard)))
	(_code 2a2f7a2e2e7d7a3928243b702e)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 892           1393242210127 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393242210128 2014.02.24 12:43:30)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code 696c6e68623b3f7f3f667b363a)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393242210189 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393242210190 2014.02.24 12:43:30)
	(_source (\./src/xor2.vhd\))
	(_use (std(standard)))
	(_code a7a3fef0f6f1f1b4a5a8bffda0)
	(_entity
		(_time 1393231739459)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 4987          1393242210267 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393242210268 2014.02.24 12:43:30)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code f5f0a3a5f1a3a5e2f2f3e0aea6)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 0 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 0 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 796           1393242210330 behavior
(_unit VHDL (takt_gen 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393242210331 2014.02.24 12:43:30)
	(_source (\./src/takt_gen.vhd\))
	(_use (std(standard)))
	(_code 34306231316332233065726e62)
	(_entity
		(_time 1393233808223)
	)
	(_object
		(_generic (_internal puls ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_generic (_internal pause ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_in ((i 1))))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 0 9 (_process (_wait_for)(_target(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000047 55 724           1393242210392 behave
(_unit VHDL (pmodell 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393242210393 2014.02.24 12:43:30)
	(_source (\./src/pmodell.vhd\))
	(_use (std(standard)))
	(_code 72762073242570647770672870)
	(_entity
		(_time 1393235088352)
	)
	(_object
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_on)(_target(0))(_sensitivity(0)(1)))))
			(p2(_architecture 1 0 15 (_process (_wait_on)(_target(1))(_sensitivity(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1378          1393242210455 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393242210456 2014.02.24 12:43:30)
	(_source (\./src/diff_up_tb.vhd\))
	(_use (std(standard)))
	(_code b0b5e6e4b9e7e2a6b7e1f6ebe4)
	(_entity
		(_time 1393238383058)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 0 24 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up behavior)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000049 55 2112          1393242210517 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393242210518 2014.02.24 12:43:30)
	(_source (\./src/diff_up.vhd\))
	(_use (std(standard)))
	(_code efeab9bcb0b8bdf9e8b8a9b4bb)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 0 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 0 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000054 55 825           1393242210521 behavior_proc
(_unit VHDL (diff_up 0 1 (behavior_proc 0 31 ))
	(_version v147)
	(_time 1393242210522 2014.02.24 12:43:30)
	(_source (\./src/diff_up.vhd\))
	(_use (std(standard)))
	(_code efeab9bcb0b8bdf9e9bea9b4bb)
	(_entity
		(_time 1393237951219)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 0 33 (_process (_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior_proc 1 -1
	)
)
I 000047 55 895           1393242628969 behave
(_unit VHDL (dt_b 0 1 (behave 0 5 ))
	(_version v147)
	(_time 1393242628970 2014.02.24 12:50:28)
	(_source (\./src/dt_b.vhd\))
	(_use (std(standard)))
	(_code 78772978742c7a6e7b7b6c232d)
	(_entity
		(_time 1393242628954)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 2 (_entity (_out ))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 0 6 (_architecture (_uni ((i 0))))))
		(_process
			(master(_architecture 0 0 9 (_process (_target(4))(_sensitivity(1))(_read(0)))))
			(slave(_architecture 1 0 15 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 910           1393242685537 behave
(_unit VHDL (dt_b 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393242685538 2014.02.24 12:51:25)
	(_source (\./src/dt_b.vhd\))
	(_use (std(standard)))
	(_code 6e6f386f3f3a6c786d607a353b)
	(_entity
		(_time 1393242685535)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 0 9 (_architecture (_uni ((i 0))))))
		(_process
			(master(_architecture 0 0 12 (_process (_target(4))(_sensitivity(1))(_read(0)))))
			(slave(_architecture 1 0 18 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 2198          1393243126781 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393243126782 2014.02.24 12:58:46)
	(_source (\./src/dt_b_tb.vhd\))
	(_use (std(standard)))
	(_code 0f0a0c085d5b0d190f5c49545a)
	(_entity
		(_time 1393243126765)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 0 30 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 0 38 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(4)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1388          1393243708959 behave
(_unit VHDL (takt_gen_test 0 20 (behave 0 25 ))
	(_version v147)
	(_time 1393243708960 2014.02.24 13:08:28)
	(_source (\./src/TestBench/taktgen_tb.vhd\))
	(_use (std(standard)))
	(_code 33353e36316435243663756965)
	(_entity
		(_time 1393234238614)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 29 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobjekt 0 38 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4626322717216342016)))
		)
		(_port
			((s)(control))
			((o)(outsig))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4626322717216342016)))
			)
		)
	)
	(_object
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000049 55 3708          1393243709037 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393243709038 2014.02.24 13:08:29)
	(_source (\./src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code 8187808fd6d7d79281d5c7dad3)
	(_entity
		(_time 1393231304457)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 0 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 0 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 0 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 0 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 0 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 823           1393243709115 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393243709116 2014.02.24 13:08:29)
	(_source (\./src/not1.vhd\))
	(_use (std(standard)))
	(_code cfc8939acf999fdccec18a95c8)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393243709193 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393243709194 2014.02.24 13:08:29)
	(_source (\./src/and2.vhd\))
	(_use (std(standard)))
	(_code 1d1a4d1a1c4a4d0e1f130c4719)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 892           1393243709256 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393243709257 2014.02.24 13:08:29)
	(_source (\./src/or2.vhd\))
	(_use (std(standard)))
	(_code 5c5b5b5e0d0e0a4a0a534e030f)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 894           1393243709318 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393243709319 2014.02.24 13:08:29)
	(_source (\./src/xor2.vhd\))
	(_use (std(standard)))
	(_code 9a9cc3959dcccc89989582c09d)
	(_entity
		(_time 1393231739459)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 4987          1393243709381 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393243709382 2014.02.24 13:08:29)
	(_source (\./src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code d8df8e8ad18e88cfdfdecd838b)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 0 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 0 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 796           1393243709443 behavior
(_unit VHDL (takt_gen 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393243709444 2014.02.24 13:08:29)
	(_source (\./src/takt_gen.vhd\))
	(_use (std(standard)))
	(_code 17114110114011001346514d41)
	(_entity
		(_time 1393233808223)
	)
	(_object
		(_generic (_internal puls ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_generic (_internal pause ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_in ((i 1))))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 0 9 (_process (_wait_for)(_target(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000047 55 724           1393243709505 behave
(_unit VHDL (pmodell 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393243709506 2014.02.24 13:08:29)
	(_source (\./src/pmodell.vhd\))
	(_use (std(standard)))
	(_code 55530756040257435057400f57)
	(_entity
		(_time 1393235088352)
	)
	(_object
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_on)(_target(0))(_sensitivity(0)(1)))))
			(p2(_architecture 1 0 15 (_process (_wait_on)(_target(1))(_sensitivity(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1378          1393243709568 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393243709569 2014.02.24 13:08:29)
	(_source (\./src/diff_up_tb.vhd\))
	(_use (std(standard)))
	(_code 9493c29b99c3c68293c5d2cfc0)
	(_entity
		(_time 1393238383058)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 0 24 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up behavior)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000049 55 2112          1393243709630 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393243709631 2014.02.24 13:08:29)
	(_source (\./src/diff_up.vhd\))
	(_use (std(standard)))
	(_code d2d58480d98580c4d585948986)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 0 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 0 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000054 55 825           1393243709634 behavior_proc
(_unit VHDL (diff_up 0 1 (behavior_proc 0 31 ))
	(_version v147)
	(_time 1393243709635 2014.02.24 13:08:29)
	(_source (\./src/diff_up.vhd\))
	(_use (std(standard)))
	(_code d2d58480d98580c4d483948986)
	(_entity
		(_time 1393237951219)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 0 33 (_process (_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior_proc 1 -1
	)
)
I 000047 55 2198          1393243709708 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393243709709 2014.02.24 13:08:29)
	(_source (\./src/dt_b_tb.vhd\))
	(_use (std(standard)))
	(_code 20277725247422362073667b75)
	(_entity
		(_time 1393243126764)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 0 30 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 0 38 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_target(4)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 910           1393243709786 behave
(_unit VHDL (dt_b 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393243709787 2014.02.24 13:08:29)
	(_source (\./src/dt_b.vhd\))
	(_use (std(standard)))
	(_code 6e69396f3f3a6c786d617a353b)
	(_entity
		(_time 1393242685534)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 0 9 (_architecture (_uni ((i 0))))))
		(_process
			(master(_architecture 0 0 12 (_process (_target(4))(_sensitivity(1))(_read(0)))))
			(slave(_architecture 1 0 19 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1404          1393244663615 behave
(_unit VHDL (schiebe_reg 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393244663616 2014.02.24 13:24:23)
	(_source (\./src/schiebe_register.vhd\))
	(_use (std(standard)))
	(_code 5b0d09580a0c074d530c4e0108)
	(_entity
		(_time 1393244622290)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 0 20 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_inout ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 1816          1393244877758 behave
(_unit VHDL (schiebe_reg 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393244877759 2014.02.24 13:27:57)
	(_source (\./src/schiebe_register.vhd\))
	(_use (std(standard)))
	(_code d98b8f8bd38e85cfd2dbcc838a)
	(_entity
		(_time 1393244622290)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 0 20 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 0 28 (_for ~INTEGER~range~0~to~breite-2~13 )
		(_instantiation msflipflop 0 29 (_entity . dt_b)
			(_port
				((d)(o(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-2~13 0 28 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-2~13 0 28 (_scalar (_to (i 0)(c 3)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 2739          1393245167949 behave
(_unit VHDL (sch_la_tb 0 1 (behave 0 5 ))
	(_version v147)
	(_time 1393245167950 2014.02.24 13:32:47)
	(_source (\./src/sch_la_tb.vhd\))
	(_use (std(standard)))
	(_code 6b693b6b3a3c377e3e6e28313b)
	(_entity
		(_time 1393245146340)
	)
	(_component
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 9 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~13 0 13 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation sch_reg 0 32 (_component schiebe_reg )
		(_generic
			((breite)(_code 3))
		)
		(_port
			((i)(input))
			((takt)(takt))
			((o)(output))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)(_code 4))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation takt_g 0 42 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 \4\ (_entity ((i 4)))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 6 -1
	)
)
I 000047 55 1417          1393245372259 behave
(_unit VHDL (latch 0 1 (behave 0 10 ))
	(_version v147)
	(_time 1393245372260 2014.02.24 13:36:12)
	(_source (\./src/latch.vhd\))
	(_use (std(standard)))
	(_code 757477747123256377276d2f77)
	(_entity
		(_time 1393245372257)
	)
	(_generate gen 0 21 (_for ~INTEGER~range~0~to~breite-1~13 )
		(_instantiation msflipflop 0 22 (_entity . dt_b)
			(_port
				((d)(i(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-1~13 0 21 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-1~13 0 21 (_scalar (_to (i 0)(c 4)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 3749          1393245525729 behave
(_unit VHDL (sch_la_tb 0 1 (behave 0 5 ))
	(_version v147)
	(_time 1393245525730 2014.02.24 13:38:45)
	(_source (\./src/sch_la_tb.vhd\))
	(_use (std(standard)))
	(_code f7a4f5a7f3a0abe2a5f8b4ada7)
	(_entity
		(_time 1393245146340)
	)
	(_component
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 9 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~13 0 13 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~132 0 32 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 33 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation sch_reg 0 44 (_component schiebe_reg )
		(_generic
			((breite)(_code 5))
		)
		(_port
			((i)(input))
			((takt)(takt))
			((o)(output_schiebe))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)(_code 6))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation la1 0 54 (_component latch )
		(_generic
			((breite)(_code 7))
		)
		(_port
			((takt)(takt))
			((i)(output_schiebe))
			((o)(output_latch))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)(_code 8))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation takt_g 0 64 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 \4\ (_entity ((i 4)))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~136 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 9))))))
		(_signal (_internal output_schiebe ~BIT_VECTOR{0~to~breite-1}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal output_latch ~BIT_VECTOR{0~to~breite-1}~136 0 41 (_architecture (_uni ))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 10 -1
	)
)
I 000050 55 1523          1393315202285 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393315202286 2014.02.25 09:00:02)
	(_source (\./src/UD_counter.vhd\))
	(_use (std(standard)))
	(_code 3b6d383e6d6f392d3b6f7d606f)
	(_entity
		(_time 1393315090056)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni ))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni ))))
		(_process
			(NZ(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(6))(_read(0)))))
			(ZS(_architecture 1 0 45 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 54 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000050 55 1558          1393315304385 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 1 7 ))
	(_version v147)
	(_time 1393315304386 2014.02.25 09:01:44)
	(_source (\./src/UD_counter.vhd\(\./src/09_Counter/UD_counter.vhd\)))
	(_use (std(standard)))
	(_code 12161215144610041246544946)
	(_entity
		(_time 1393315090056)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 1 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 1 10 (_architecture (_uni ))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 1 10 (_architecture (_uni ))))
		(_process
			(NZ(_architecture 0 1 13 (_process (_simple)(_target(7))(_sensitivity(6))(_read(0)))))
			(ZS(_architecture 1 1 45 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 1 54 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 2797          1393315526935 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393315526936 2014.02.25 09:05:26)
	(_source (\./src/09_Counter/ud_counter_TB.vhd\))
	(_use (std(standard)))
	(_code 69673d69643d6b7f696b2f323d)
	(_entity
		(_time 1393315507808)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(0)))
			((count1)(output(1)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 2797          1393315870213 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393315870214 2014.02.25 09:11:10)
	(_source (\./src/09_Counter/ud_counter_TB.vhd\))
	(_use (std(standard)))
	(_code 590a5b5a540d5b4f595b1f020d)
	(_entity
		(_time 1393315507808)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(0)))
			((count1)(output(1)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1558          1393315874099 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 1 7 ))
	(_version v147)
	(_time 1393315874100 2014.02.25 09:11:14)
	(_source (\./src/UD_counter.vhd\(\./src/09_Counter/UD_counter.vhd\)))
	(_use (std(standard)))
	(_code 85d7868b84d1879385d1c3ded1)
	(_entity
		(_time 1393315090056)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 1 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 1 10 (_architecture (_uni ))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 1 10 (_architecture (_uni ))))
		(_process
			(NZ(_architecture 0 1 13 (_process (_simple)(_target(7))(_sensitivity(6))(_read(0)))))
			(ZS(_architecture 1 1 45 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 1 54 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 2797          1393315919105 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393315919106 2014.02.25 09:11:59)
	(_source (\./src/09_Counter/ud_counter_TB.vhd\))
	(_use (std(standard)))
	(_code 535d5050540751455351150807)
	(_entity
		(_time 1393315507808)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(1)))
			((count1)(output(0)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1592          1393315980021 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 1 7 ))
	(_version v147)
	(_time 1393315980022 2014.02.25 09:13:00)
	(_source (\./src/UD_counter.vhd\(\./src/09_Counter/UD_counter.vhd\)))
	(_use (std(standard)))
	(_code 4a454b481f1e485c4a1e0c111e)
	(_entity
		(_time 1393315090056)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 1 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 1 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 1 10 (_architecture (_uni (_string \"000"\)))))
		(_process
			(NZ(_architecture 0 1 13 (_process (_simple)(_target(7))(_sensitivity(6))(_read(0)))))
			(ZS(_architecture 1 1 45 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 1 54 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 2797          1393316128941 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393316128942 2014.02.25 09:15:28)
	(_source (\./src/09_Counter/ud_counter_TB.vhd\))
	(_use (std(standard)))
	(_code 00545406045402160002465b54)
	(_entity
		(_time 1393315507808)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(1)))
			((count1)(output(0)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 2797          1393316155149 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393316155150 2014.02.25 09:15:55)
	(_source (\./src/09_Counter/ud_counter_TB.vhd\))
	(_use (std(standard)))
	(_code 61656461643563776163273a35)
	(_entity
		(_time 1393315507808)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(1)))
			((count1)(output(0)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 2797          1393316268919 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393316268920 2014.02.25 09:17:48)
	(_source (\./src/09_Counter/ud_counter_TB.vhd\))
	(_use (std(standard)))
	(_code cc9e9a999b98cedaccce8a9798)
	(_entity
		(_time 1393315507808)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(1)))
			((count1)(output(0)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 2797          1393316656985 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393316656986 2014.02.25 09:24:16)
	(_source (\./src/09_Counter/ud_counter_TB.vhd\))
	(_use (std(standard)))
	(_code a1f2acf6a4f5a3b7a1a3e7faf5)
	(_entity
		(_time 1393315507808)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(1)))
			((count1)(output(0)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1592          1393317033663 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 1 7 ))
	(_version v147)
	(_time 1393317033664 2014.02.25 09:30:33)
	(_source (\./src/UD_counter.vhd\(\./src/09_Counter/UD_counter.vhd\)))
	(_use (std(standard)))
	(_code 0907040f045d0b1f0e0e4f525d)
	(_entity
		(_time 1393315090056)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 1 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 1 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 1 10 (_architecture (_uni (_string \"000"\)))))
		(_process
			(NZ(_architecture 0 1 13 (_process (_simple)(_target(7))(_sensitivity(6))(_read(0)))))
			(ZS(_architecture 1 1 51 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 1 60 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000050 55 1685          1393317181457 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 1 7 ))
	(_version v147)
	(_time 1393317181458 2014.02.25 09:33:01)
	(_source (\./src/UD_counter.vhd\(\./src/09_Counter/UD_counter.vhd\)))
	(_use (std(standard)))
	(_code 5c0f505f0b085e4a5b591a0708)
	(_entity
		(_time 1393315090056)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 1 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 1 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 1 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal test ~extSTD.STANDARD.BIT 1 11 (_architecture (_uni ((i 0))))))
		(_process
			(NZ(_architecture 0 1 14 (_process (_simple)(_target(7)(8))(_sensitivity(6))(_read(8)(0)))))
			(ZS(_architecture 1 1 53 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 1 62 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000050 55 1685          1393317225995 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 1 7 ))
	(_version v147)
	(_time 1393317225996 2014.02.25 09:33:45)
	(_source (\./src/UD_counter.vhd\(\./src/09_Counter/UD_counter.vhd\)))
	(_use (std(standard)))
	(_code 56595455540254405153100d02)
	(_entity
		(_time 1393315090056)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 1 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 1 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 1 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal test ~extSTD.STANDARD.BIT 1 11 (_architecture (_uni ((i 0))))))
		(_process
			(NZ(_architecture 0 1 14 (_process (_simple)(_target(7)(8))(_sensitivity(6)(0))(_read(8)))))
			(ZS(_architecture 1 1 53 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 1 62 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000050 55 1585          1393317590099 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 1 7 ))
	(_version v147)
	(_time 1393317590100 2014.02.25 09:39:50)
	(_source (\./src/UD_counter.vhd\(\./src/09_Counter/UD_counter.vhd\)))
	(_use (std(standard)))
	(_code a1a7a1f6a4f5a3b7a6a6e7faf5)
	(_entity
		(_time 1393315090056)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 1 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 1 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 1 10 (_architecture (_uni (_string \"000"\)))))
		(_process
			(NZ(_architecture 0 1 13 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(ZS(_architecture 1 1 51 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 1 60 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000050 55 1175          1393319455360 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393319455361 2014.02.25 10:10:55)
	(_source (\./src/10_SP/sp_automat.vhd\))
	(_use (std(standard)))
	(_code d9d68e8bd48ddbcfd98e9f828d)
	(_entity
		(_time 1393319443860)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 a b c d e warte (_to (i 0)(i 5)))))
		(_signal (_internal akt_zust Zustaende 0 9 (_architecture (_uni ))))
		(_signal (_internal next_zust Zustaende 0 9 (_architecture (_uni ))))
		(_process
			(NZ(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(4)(0)))))
			(ZS(_architecture 1 0 43 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 52 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 887           1393319704024 behave
(_unit VHDL (sp_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393319704025 2014.02.25 10:15:04)
	(_source (\./src/10_SP/sp_umsetzer.vhd\))
	(_use (std(standard)))
	(_code 3331373730673124373d776861)
	(_entity
		(_time 1393319704022)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_out ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000046 55 814           1393319706377 intro
(_unit VHDL (intro 0 28 (intro 1 40 ))
	(_version v147)
	(_time 1393319706378 2014.02.25 10:15:06)
	(_source (\./src/intro.vhd\(\./src/sources/intro.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67676e67353137706460213d3f)
	(_entity
		(_time 1313937920614)
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 30 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000047 55 3912          1393319706489 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393319706490 2014.02.25 10:15:06)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code d4d4dd86858383c18084c68e8c)
	(_entity
		(_time 1393319706487)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_target(2)))))
			(line__56(_architecture 2 0 56 (_assignment (_simple)(_target(4)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 1511          1393319706629 behave
(_unit VHDL (takt_gen_test 0 20 (behave 1 25 ))
	(_version v147)
	(_time 1393319706630 2014.02.25 10:15:06)
	(_source (\./src/TestBench/taktgen_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/testbench/taktgen_tb.vhd\)))
	(_use (std(standard)))
	(_code 60616560613766776530263a36)
	(_entity
		(_time 1393234238614)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 29 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobjekt 1 38 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4626322717216342016)))
		)
		(_port
			((s)(control))
			((o)(outsig))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4626322717216342016)))
			)
		)
	)
	(_object
		(_signal (_internal control ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
		(_signal (_internal outsig ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 1 45 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2977          1393319706801 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
	(_version v147)
	(_time 1393319706802 2014.02.25 10:15:06)
	(_source (\./src/testbench/rotate_tb.vhd\))
	(_use (std(standard)))
	(_code 0c0d0c0a095a5c1a0e0e185658)
	(_entity
		(_time 1393319706799)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
		(rotate
			(_object
				(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
				(_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
				(_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
			)
		)
	)
	(_instantiation tgen 0 47 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4621819117588971520)))
		)
		(_port
			((s)(control))
			((o)(takt))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4621819117588971520)))
			)
		)
	)
	(_instantiation testobjekt 0 56 (_component rotate )
		(_port
			((direction)(dir))
			((i)(input))
			((o)(output))
			((takt)(takt))
		)
		(_use (_implicit)
			(_port
				((direction)(direction))
				((i)(i))
				((o)(o))
				((takt)(takt))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
		(_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(65536 16843008 )
		(257 16842752 )
		(0 16843009 )
		(65537 65537 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 3937          1393319706894 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393319706895 2014.02.25 10:15:06)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 69686f69363d6b7f636e2c323c)
	(_entity
		(_time 1393319706892)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_target(2)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000056 55 1253          1393319706972 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1393319706973 2014.02.25 10:15:06)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b7bce3e5e1e7a0b7b8f1eeb0)
	(_entity
		(_time 1313937748839)
	)
	(_component
		(intro
			(_object
				(_generic (_internal delay ~extSTD.STANDARD.TIME 0 13 (_entity -1 )))
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 30 (_component intro )
		(_generic
			((delay)((ns 4630826316843712512)))
		)
		(_port
			((in1)(in1_tb))
			((out1)(out1_tb))
		)
		(_use (_entity . intro)
			(_generic
				((delay)((ns 4630826316843712512)))
			)
		)
	)
	(_object
		(_signal (_internal in1_tb ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
		(_signal (_internal out1_tb ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 352 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 44 (intro_tb))
	(_version v147)
	(_time 1393319706986 2014.02.25 10:15:06)
	(_source (\./src/testbench/intro_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c6c192c59190d0c3c6d59d93)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000049 55 3817          1393319707035 behavior
(_unit VHDL (xor2_s 0 1 (behavior 1 6 ))
	(_version v147)
	(_time 1393319707036 2014.02.25 10:15:07)
	(_source (\./src/xor2_s.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2_s.vhd\)))
	(_use (std(standard)))
	(_code f6f7fca6a6a0a0e5f6a2b0ada4)
	(_entity
		(_time 1393231304457)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 1 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 1 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 1 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 1 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 1 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 930           1393319707097 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393319707098 2014.02.25 10:15:07)
	(_source (\./src/not1.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/not1.vhd\)))
	(_use (std(standard)))
	(_code 3434623166626427353a716e33)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1001          1393319707173 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393319707174 2014.02.25 10:15:07)
	(_source (\./src/and2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/and2.vhd\)))
	(_use (std(standard)))
	(_code 8282808cd5d5d291808c93d886)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 998           1393319707222 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393319707223 2014.02.25 10:15:07)
	(_source (\./src/or2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/or2.vhd\)))
	(_use (std(standard)))
	(_code b1b1e4e4b2e3e7a7e7bea3eee2)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1001          1393319707284 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393319707285 2014.02.25 10:15:07)
	(_source (\./src/xor2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2.vhd\)))
	(_use (std(standard)))
	(_code efeee4bcefb9b9fcede0f7b5e8)
	(_entity
		(_time 1393231739459)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 5099          1393319707360 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393319707361 2014.02.25 10:15:07)
	(_source (\./src/gatter_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/gatter_tb.vhd\)))
	(_use (std(standard)))
	(_code 3d3d3e38686b6d2a3a3b28666e)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 1 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 1 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 1 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 1 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 1 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 1 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 1 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 907           1393319707422 behavior
(_unit VHDL (takt_gen 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393319707423 2014.02.25 10:15:07)
	(_source (\./src/takt_gen.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/takt_gen.vhd\)))
	(_use (std(standard)))
	(_code 7c7d7c7d2e2b7a6b782d3a262a)
	(_entity
		(_time 1393233808223)
	)
	(_object
		(_generic (_internal puls ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_generic (_internal pause ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_in ((i 1))))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 1 9 (_process (_wait_for)(_target(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000047 55 834           1393319707471 behave
(_unit VHDL (pmodell 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393319707472 2014.02.25 10:15:07)
	(_source (\./src/pmodell.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/pmodell.vhd\)))
	(_use (std(standard)))
	(_code abaaaffcadfca9bdaea9bef1a9)
	(_entity
		(_time 1393235088352)
	)
	(_object
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 1 5 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extSTD.STANDARD.INTEGER 1 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 1 7 (_process (_wait_on)(_target(0))(_sensitivity(0)(1)))))
			(p2(_architecture 1 1 15 (_process (_wait_on)(_target(1))(_sensitivity(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1491          1393319707534 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393319707535 2014.02.25 10:15:07)
	(_source (\./src/diff_up_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up_tb.vhd\)))
	(_use (std(standard)))
	(_code f9f9f9a9f9aeabeffea8bfa2ad)
	(_entity
		(_time 1393238383058)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 1 24 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up behavior)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 1 28 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000049 55 2222          1393319707610 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393319707611 2014.02.25 10:15:07)
	(_source (\./src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code 37373632396065213060716c63)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 1 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 1 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 1 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000054 55 935           1393319707614 behavior_proc
(_unit VHDL (diff_up 0 1 (behavior_proc 0 31 ))
	(_version v147)
	(_time 1393319707615 2014.02.25 10:15:07)
	(_source (\./src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code 37373632396065213166716c63)
	(_entity
		(_time 1393237951219)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 1 33 (_process (_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior_proc 1 -1
	)
)
I 000047 55 2308          1393319707690 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393319707691 2014.02.25 10:15:07)
	(_source (\./src/dt_b_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/dt_b_tb.vhd\)))
	(_use (std(standard)))
	(_code 8585848a84d1879385d6c3ded0)
	(_entity
		(_time 1393243126764)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 1 30 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 1 38 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(4)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1017          1393319707752 behave
(_unit VHDL (dt_b 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393319707753 2014.02.25 10:15:07)
	(_source (\./src/dt_b.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/dt_b.vhd\)))
	(_use (std(standard)))
	(_code c3c3c297c497c1d5c0ccd79896)
	(_entity
		(_time 1393242685534)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 1 9 (_architecture (_uni ((i 0))))))
		(_process
			(master(_architecture 0 1 12 (_process (_target(4))(_sensitivity(1))(_read(0)))))
			(slave(_architecture 1 1 19 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 3861          1393319707813 behave
(_unit VHDL (sch_la_tb 0 1 (behave 0 5 ))
	(_version v147)
	(_time 1393319707814 2014.02.25 10:15:07)
	(_source (\./src/sch_la_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/sch_la_tb.vhd\)))
	(_use (std(standard)))
	(_code 0203070403555e17500d415852)
	(_entity
		(_time 1393245146340)
	)
	(_component
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 9 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~13 1 13 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 29 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 31 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~132 1 32 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 1 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 1 33 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation sch_reg 1 44 (_component schiebe_reg )
		(_generic
			((breite)(_code 5))
		)
		(_port
			((i)(input))
			((takt)(takt))
			((o)(output_schiebe))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)(_code 6))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation la1 1 54 (_component latch )
		(_generic
			((breite)(_code 7))
		)
		(_port
			((takt)(takt))
			((i)(output_schiebe))
			((o)(output_latch))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)(_code 8))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation takt_g 1 64 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 \4\ (_entity ((i 4)))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~136 1 40 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 9))))))
		(_signal (_internal output_schiebe ~BIT_VECTOR{0~to~breite-1}~136 1 40 (_architecture (_uni ))))
		(_signal (_internal output_latch ~BIT_VECTOR{0~to~breite-1}~136 1 41 (_architecture (_uni ))))
		(_process
			(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 1 1 73 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 1935          1393319707891 behave
(_unit VHDL (schiebe_reg 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393319707892 2014.02.25 10:15:07)
	(_source (\./src/schiebe_register.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/schiebe_register.vhd\)))
	(_use (std(standard)))
	(_code 5051555353070c465b52450a03)
	(_entity
		(_time 1393244622290)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 1 20 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 1 28 (_for ~INTEGER~range~0~to~breite-2~13 )
		(_instantiation msflipflop 1 29 (_entity . dt_b)
			(_port
				((d)(o(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-2~13 1 28 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-2~13 1 28 (_scalar (_to (i 0)(c 3)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 1525          1393319707953 behave
(_unit VHDL (latch 0 1 (behave 0 10 ))
	(_version v147)
	(_time 1393319707954 2014.02.25 10:15:07)
	(_source (\./src/latch.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/latch.vhd\)))
	(_use (std(standard)))
	(_code 8e8edb80dad8de988cdc96d48c)
	(_entity
		(_time 1393245372256)
	)
	(_generate gen 1 21 (_for ~INTEGER~range~0~to~breite-1~13 )
		(_instantiation msflipflop 1 22 (_entity . dt_b)
			(_port
				((d)(i(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-1~13 1 21 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-1~13 1 21 (_scalar (_to (i 0)(c 4)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 5 -1
	)
)
I 000050 55 1561          1393319708017 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393319708018 2014.02.25 10:15:08)
	(_source (\./src/09_counter/ud_counter.vhd\))
	(_use (std(standard)))
	(_code cdccce989d99cfdbcaca8b9699)
	(_entity
		(_time 1393319708015)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_process
			(NZ(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(0)(6)))))
			(ZS(_architecture 1 0 51 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 60 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000050 55 1175          1393319708098 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393319708099 2014.02.25 10:15:08)
	(_source (\./src/10_sp/sp_automat.vhd\))
	(_use (std(standard)))
	(_code 1b1a191c4d4f190d1b4c5d404f)
	(_entity
		(_time 1393319708096)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 a b c d e warte (_to (i 0)(i 5)))))
		(_signal (_internal akt_zust Zustaende 0 9 (_architecture (_uni ))))
		(_signal (_internal next_zust Zustaende 0 9 (_architecture (_uni ))))
		(_process
			(NZ(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(4)(0)))))
			(ZS(_architecture 1 0 43 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 52 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000046 55 814           1393319787328 intro
(_unit VHDL (intro 0 28 (intro 1 40 ))
	(_version v147)
	(_time 1393319787329 2014.02.25 10:16:27)
	(_source (\./src/intro.vhd\(\./src/sources/intro.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9b94c1949ccdcb8c989cddc1c3)
	(_entity
		(_time 1313937920614)
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 30 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000047 55 3912          1393319787404 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393319787405 2014.02.25 10:16:27)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code e9e6b3bab5bebefcbdb9fbb3b1)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_target(2)))))
			(line__56(_architecture 2 0 56 (_assignment (_simple)(_target(4)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 1511          1393319787484 behave
(_unit VHDL (takt_gen_test 0 20 (behave 1 25 ))
	(_version v147)
	(_time 1393319787485 2014.02.25 10:16:27)
	(_source (\./src/TestBench/taktgen_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/testbench/taktgen_tb.vhd\)))
	(_use (std(standard)))
	(_code 37396732316031203267716d61)
	(_entity
		(_time 1393234238614)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 29 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobjekt 1 38 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4626322717216342016)))
		)
		(_port
			((s)(control))
			((o)(outsig))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4626322717216342016)))
			)
		)
	)
	(_object
		(_signal (_internal control ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
		(_signal (_internal outsig ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 1 45 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2977          1393319787574 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
	(_version v147)
	(_time 1393319787575 2014.02.25 10:16:27)
	(_source (\./src/testbench/rotate_tb.vhd\))
	(_use (std(standard)))
	(_code 959bc39ac6c3c583979781cfc1)
	(_entity
		(_time 1393319706798)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
		(rotate
			(_object
				(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
				(_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
				(_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
			)
		)
	)
	(_instantiation tgen 0 47 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4621819117588971520)))
		)
		(_port
			((s)(control))
			((o)(takt))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4621819117588971520)))
			)
		)
	)
	(_instantiation testobjekt 0 56 (_component rotate )
		(_port
			((direction)(dir))
			((i)(input))
			((o)(output))
			((takt)(takt))
		)
		(_use (_implicit)
			(_port
				((direction)(direction))
				((i)(i))
				((o)(o))
				((takt)(takt))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
		(_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(65536 16843008 )
		(257 16842752 )
		(0 16843009 )
		(65537 65537 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 3937          1393319787641 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393319787642 2014.02.25 10:16:27)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code d3dd83818687d1c5d9d4968886)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_target(2)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000056 55 1253          1393319787716 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1393319787717 2014.02.25 10:16:27)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 212e7d2575777136212e677826)
	(_entity
		(_time 1313937748839)
	)
	(_component
		(intro
			(_object
				(_generic (_internal delay ~extSTD.STANDARD.TIME 0 13 (_entity -1 )))
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 30 (_component intro )
		(_generic
			((delay)((ns 4630826316843712512)))
		)
		(_port
			((in1)(in1_tb))
			((out1)(out1_tb))
		)
		(_use (_entity . intro)
			(_generic
				((delay)((ns 4630826316843712512)))
			)
		)
	)
	(_object
		(_signal (_internal in1_tb ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
		(_signal (_internal out1_tb ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 352 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 44 (intro_tb))
	(_version v147)
	(_time 1393319787720 2014.02.25 10:16:27)
	(_source (\./src/testbench/intro_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 212f7025257776362520337b75)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000049 55 3817          1393319787765 behavior
(_unit VHDL (xor2_s 0 1 (behavior 1 6 ))
	(_version v147)
	(_time 1393319787766 2014.02.25 10:16:27)
	(_source (\./src/xor2_s.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2_s.vhd\)))
	(_use (std(standard)))
	(_code 505e0d53060606435004160b02)
	(_entity
		(_time 1393231304457)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 1 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 1 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 1 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 1 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 1 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 930           1393319787827 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393319787828 2014.02.25 10:16:27)
	(_source (\./src/not1.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/not1.vhd\)))
	(_use (std(standard)))
	(_code 9e919e919dc8ce8d9f90dbc499)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1001          1393319787903 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393319787904 2014.02.25 10:16:27)
	(_source (\./src/and2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/and2.vhd\)))
	(_use (std(standard)))
	(_code ddd2898fdc8a8dcedfd3cc87d9)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 998           1393319787952 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393319787953 2014.02.25 10:16:27)
	(_source (\./src/or2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/or2.vhd\)))
	(_use (std(standard)))
	(_code 1b141b1d4b494d0d4d14094448)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1001          1393319788014 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393319788015 2014.02.25 10:16:28)
	(_source (\./src/xor2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2.vhd\)))
	(_use (std(standard)))
	(_code 4a4414484d1c1c59484552104d)
	(_entity
		(_time 1393231739459)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 5099          1393319788090 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393319788091 2014.02.25 10:16:28)
	(_source (\./src/gatter_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/gatter_tb.vhd\)))
	(_use (std(standard)))
	(_code 9897c99791cec88f9f9e8dc3cb)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 1 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 1 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 1 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 1 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 1 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 1 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 1 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 907           1393319788139 behavior
(_unit VHDL (takt_gen 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393319788140 2014.02.25 10:16:28)
	(_source (\./src/takt_gen.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/takt_gen.vhd\)))
	(_use (std(standard)))
	(_code c7c99592c190c1d0c396819d91)
	(_entity
		(_time 1393233808223)
	)
	(_object
		(_generic (_internal puls ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_generic (_internal pause ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_in ((i 1))))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 1 9 (_process (_wait_for)(_target(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000047 55 834           1393319788214 behave
(_unit VHDL (pmodell 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393319788215 2014.02.25 10:16:28)
	(_source (\./src/pmodell.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/pmodell.vhd\)))
	(_use (std(standard)))
	(_code 15431512444217031017004f17)
	(_entity
		(_time 1393235088352)
	)
	(_object
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 1 5 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extSTD.STANDARD.INTEGER 1 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 1 7 (_process (_wait_on)(_target(0))(_sensitivity(0)(1)))))
			(p2(_architecture 1 1 15 (_process (_wait_on)(_target(1))(_sensitivity(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1491          1393319788264 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393319788265 2014.02.25 10:16:28)
	(_source (\./src/diff_up_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up_tb.vhd\)))
	(_use (std(standard)))
	(_code 43144741491411554412051817)
	(_entity
		(_time 1393238383058)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 1 24 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up behavior)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 1 28 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000049 55 2222          1393319788326 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393319788327 2014.02.25 10:16:28)
	(_source (\./src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code 82d5868c89d5d09485d5c4d9d6)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 1 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 1 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 1 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000054 55 935           1393319788341 behavior_proc
(_unit VHDL (diff_up 0 1 (behavior_proc 0 31 ))
	(_version v147)
	(_time 1393319788342 2014.02.25 10:16:28)
	(_source (\./src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code 91c6959e99c6c38797c0d7cac5)
	(_entity
		(_time 1393237951219)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 1 33 (_process (_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior_proc 1 -1
	)
)
I 000047 55 2308          1393319788420 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393319788421 2014.02.25 10:16:28)
	(_source (\./src/dt_b_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/dt_b_tb.vhd\)))
	(_use (std(standard)))
	(_code df88db8c8d8bddc9df8c99848a)
	(_entity
		(_time 1393243126764)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 1 30 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 1 38 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(4)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1017          1393319788467 behave
(_unit VHDL (dt_b 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393319788468 2014.02.25 10:16:28)
	(_source (\./src/dt_b.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/dt_b.vhd\)))
	(_use (std(standard)))
	(_code 1e491b184f4a1c081d110a454b)
	(_entity
		(_time 1393242685534)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 1 9 (_architecture (_uni ((i 0))))))
		(_process
			(master(_architecture 0 1 12 (_process (_target(4))(_sensitivity(1))(_read(0)))))
			(slave(_architecture 1 1 19 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 3861          1393319788543 behave
(_unit VHDL (sch_la_tb 0 1 (behave 0 5 ))
	(_version v147)
	(_time 1393319788544 2014.02.25 10:16:28)
	(_source (\./src/sch_la_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/sch_la_tb.vhd\)))
	(_use (std(standard)))
	(_code 5c0a5e5f0c0b00490e531f060c)
	(_entity
		(_time 1393245146340)
	)
	(_component
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 9 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~13 1 13 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 29 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 31 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~132 1 32 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 1 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 1 33 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation sch_reg 1 44 (_component schiebe_reg )
		(_generic
			((breite)(_code 5))
		)
		(_port
			((i)(input))
			((takt)(takt))
			((o)(output_schiebe))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)(_code 6))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation la1 1 54 (_component latch )
		(_generic
			((breite)(_code 7))
		)
		(_port
			((takt)(takt))
			((i)(output_schiebe))
			((o)(output_latch))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)(_code 8))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation takt_g 1 64 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 \4\ (_entity ((i 4)))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~136 1 40 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 9))))))
		(_signal (_internal output_schiebe ~BIT_VECTOR{0~to~breite-1}~136 1 40 (_architecture (_uni ))))
		(_signal (_internal output_latch ~BIT_VECTOR{0~to~breite-1}~136 1 41 (_architecture (_uni ))))
		(_process
			(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 1 1 73 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 1935          1393319788591 behave
(_unit VHDL (schiebe_reg 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393319788592 2014.02.25 10:16:28)
	(_source (\./src/schiebe_register.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/schiebe_register.vhd\)))
	(_use (std(standard)))
	(_code 9bcd9994caccc78d90998ec1c8)
	(_entity
		(_time 1393244622290)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 1 20 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 1 28 (_for ~INTEGER~range~0~to~breite-2~13 )
		(_instantiation msflipflop 1 29 (_entity . dt_b)
			(_port
				((d)(o(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-2~13 1 28 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-2~13 1 28 (_scalar (_to (i 0)(c 3)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 1525          1393319788667 behave
(_unit VHDL (latch 0 1 (behave 0 10 ))
	(_version v147)
	(_time 1393319788668 2014.02.25 10:16:28)
	(_source (\./src/latch.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/latch.vhd\)))
	(_use (std(standard)))
	(_code d98e8b8bd18f89cfdb8bc183db)
	(_entity
		(_time 1393245372256)
	)
	(_generate gen 1 21 (_for ~INTEGER~range~0~to~breite-1~13 )
		(_instantiation msflipflop 1 22 (_entity . dt_b)
			(_port
				((d)(i(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-1~13 1 21 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-1~13 1 21 (_scalar (_to (i 0)(c 4)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 5 -1
	)
)
I 000050 55 1561          1393319788732 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393319788733 2014.02.25 10:16:28)
	(_source (\./src/09_counter/ud_counter.vhd\))
	(_use (std(standard)))
	(_code 17411010144315011010514c43)
	(_entity
		(_time 1393319788730)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_process
			(NZ(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(0)(6)))))
			(ZS(_architecture 1 0 51 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 60 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000050 55 1175          1393319788813 drei_proc
(_unit VHDL (sp_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393319788814 2014.02.25 10:16:28)
	(_source (\./src/10_sp/sp_automat.vhd\))
	(_use (std(standard)))
	(_code 65336464603167736733703e30)
	(_entity
		(_time 1393319788811)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 a b c d e warte (_to (i 0)(i 5)))))
		(_signal (_internal akt_zust Zustaende 0 9 (_architecture (_uni ))))
		(_signal (_internal next_zust Zustaende 0 9 (_architecture (_uni ))))
		(_process
			(NZ(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
			(ZS(_architecture 1 0 43 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 52 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 3499          1393320186766 behave
(_unit VHDL (sp_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393320186767 2014.02.25 10:23:06)
	(_source (\./src/10_SP/sp_umsetzer.vhd\))
	(_use (std(standard)))
	(_code dc89db8f8f88decbddd398878e)
	(_entity
		(_time 1393320186764)
	)
	(_component
		(sp_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Automat 0 44 (_component sp_automat )
		(_port
			((start)(start))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_automat drei_proc)
			(_port
				((start)(start))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 52 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 62 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 41 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 2797          1393320220319 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393320220320 2014.02.25 10:23:40)
	(_source (\./src/09_Counter/ud_counter_TB.vhd\))
	(_use (std(standard)))
	(_code f0f4f2a0f4a4f2e6f0f2b6aba4)
	(_entity
		(_time 1393315507808)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(1)))
			((count1)(output(0)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 2170          1393320635193 behave
(_unit VHDL (sp_umsetzer_tb 0 3 (behave 0 6 ))
	(_version v147)
	(_time 1393320635194 2014.02.25 10:30:35)
	(_source (\./src/10_SP/sp_umsetzer_TB.vhd\))
	(_use (std(standard)))
	(_code b4bbe4e1b0e0b6a3b2b2f0efe6)
	(_entity
		(_time 1393320635176)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 20 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 12 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Label1 0 33 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 40 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 28 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000046 55 814           1393320675314 intro
(_unit VHDL (intro 0 28 (intro 1 40 ))
	(_version v147)
	(_time 1393320675315 2014.02.25 10:31:15)
	(_source (\./src/intro.vhd\(\./src/sources/intro.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70747071252620677377362a28)
	(_entity
		(_time 1313937920614)
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 30 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000047 55 3912          1393320675383 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393320675384 2014.02.25 10:31:15)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code aeaaaef9aef9f9bbfafebcf4f6)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_target(2)))))
			(line__56(_architecture 2 0 56 (_assignment (_simple)(_target(4)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 1511          1393320675462 behave
(_unit VHDL (takt_gen_test 0 20 (behave 1 25 ))
	(_version v147)
	(_time 1393320675463 2014.02.25 10:31:15)
	(_source (\./src/TestBench/taktgen_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/testbench/taktgen_tb.vhd\)))
	(_use (std(standard)))
	(_code fcf9f1acaeabfaebf9acbaa6aa)
	(_entity
		(_time 1393234238614)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 29 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobjekt 1 38 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4626322717216342016)))
		)
		(_port
			((s)(control))
			((o)(outsig))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4626322717216342016)))
			)
		)
	)
	(_object
		(_signal (_internal control ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
		(_signal (_internal outsig ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 1 45 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2977          1393320675518 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
	(_version v147)
	(_time 1393320675519 2014.02.25 10:31:15)
	(_source (\./src/testbench/rotate_tb.vhd\))
	(_use (std(standard)))
	(_code 3a3f693f3d6c6a2c38382e606e)
	(_entity
		(_time 1393319706798)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
		(rotate
			(_object
				(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
				(_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
				(_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
			)
		)
	)
	(_instantiation tgen 0 47 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4621819117588971520)))
		)
		(_port
			((s)(control))
			((o)(takt))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4621819117588971520)))
			)
		)
	)
	(_instantiation testobjekt 0 56 (_component rotate )
		(_port
			((direction)(dir))
			((i)(input))
			((o)(output))
			((takt)(takt))
		)
		(_use (_implicit)
			(_port
				((direction)(direction))
				((i)(i))
				((o)(o))
				((takt)(takt))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
		(_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(65536 16843008 )
		(257 16842752 )
		(0 16843009 )
		(65537 65537 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 3937          1393320675585 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393320675586 2014.02.25 10:31:15)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 797c2c78262d7b6f737e3c222c)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_target(2)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000056 55 1253          1393320675648 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1393320675649 2014.02.25 10:31:15)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b3efe3e5e1e7a0b7b8f1eeb0)
	(_entity
		(_time 1313937748839)
	)
	(_component
		(intro
			(_object
				(_generic (_internal delay ~extSTD.STANDARD.TIME 0 13 (_entity -1 )))
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 30 (_component intro )
		(_generic
			((delay)((ns 4630826316843712512)))
		)
		(_port
			((in1)(in1_tb))
			((out1)(out1_tb))
		)
		(_use (_entity . intro)
			(_generic
				((delay)((ns 4630826316843712512)))
			)
		)
	)
	(_object
		(_signal (_internal in1_tb ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
		(_signal (_internal out1_tb ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 352 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 44 (intro_tb))
	(_version v147)
	(_time 1393320675655 2014.02.25 10:31:15)
	(_source (\./src/testbench/intro_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c29292c59190d0c3c6d59d93)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000049 55 3817          1393320675704 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393320675705 2014.02.25 10:31:15)
	(_source (\./src/xor2_s.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2_s.vhd\)))
	(_use (std(standard)))
	(_code f6f3afa6a6a0a0e5f6a2b0ada4)
	(_entity
		(_time 1393231304457)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 1 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 1 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 1 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 1 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 1 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 930           1393320675769 behavior
(_unit VHDL (not1 0 1 (behavior 1 6 ))
	(_version v147)
	(_time 1393320675770 2014.02.25 10:31:15)
	(_source (\./src/not1.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/not1.vhd\)))
	(_use (std(standard)))
	(_code 3430333166626427353a716e33)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1001          1393320675826 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393320675827 2014.02.25 10:31:15)
	(_source (\./src/and2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/and2.vhd\)))
	(_use (std(standard)))
	(_code 7276217325252261707c632876)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 998           1393320675882 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393320675883 2014.02.25 10:31:15)
	(_source (\./src/or2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/or2.vhd\)))
	(_use (std(standard)))
	(_code a1a5a5f7a2f3f7b7f7aeb3fef2)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1001          1393320675943 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393320675944 2014.02.25 10:31:15)
	(_source (\./src/xor2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2.vhd\)))
	(_use (std(standard)))
	(_code e0e5bab3b6b6b6f3e2eff8bae7)
	(_entity
		(_time 1393231739459)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 5099          1393320676005 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393320676006 2014.02.25 10:31:16)
	(_source (\./src/gatter_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/gatter_tb.vhd\)))
	(_use (std(standard)))
	(_code 1e1a4a194a484e0919180b454d)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 1 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 1 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 1 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 1 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 1 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 1 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 1 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 907           1393320676066 behavior
(_unit VHDL (takt_gen 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393320676067 2014.02.25 10:31:16)
	(_source (\./src/takt_gen.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/takt_gen.vhd\)))
	(_use (std(standard)))
	(_code 5c590b5f0e0b5a4b580d1a060a)
	(_entity
		(_time 1393233808223)
	)
	(_object
		(_generic (_internal puls ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_generic (_internal pause ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_in ((i 1))))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 1 9 (_process (_wait_for)(_target(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000047 55 834           1393320676129 behave
(_unit VHDL (pmodell 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393320676130 2014.02.25 10:31:16)
	(_source (\./src/pmodell.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/pmodell.vhd\)))
	(_use (std(standard)))
	(_code 9b9ec8949dcc998d9e998ec199)
	(_entity
		(_time 1393235088352)
	)
	(_object
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 1 5 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extSTD.STANDARD.INTEGER 1 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 1 7 (_process (_wait_on)(_target(0))(_sensitivity(0)(1)))))
			(p2(_architecture 1 1 15 (_process (_wait_on)(_target(1))(_sensitivity(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1491          1393320676186 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393320676187 2014.02.25 10:31:16)
	(_source (\./src/diff_up_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up_tb.vhd\)))
	(_use (std(standard)))
	(_code d9dd8e8bd98e8bcfde889f828d)
	(_entity
		(_time 1393238383058)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 1 24 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up behavior)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 1 28 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000049 55 2222          1393320676243 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393320676244 2014.02.25 10:31:16)
	(_source (\./src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code 080c580e095f5a1e0f5f4e535c)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 1 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 1 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 1 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000054 55 935           1393320676248 behavior_proc
(_unit VHDL (diff_up 0 1 (behavior_proc 0 31 ))
	(_version v147)
	(_time 1393320676249 2014.02.25 10:31:16)
	(_source (\./src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code 181c481f194f4a0e1e495e434c)
	(_entity
		(_time 1393237951219)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 1 33 (_process (_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior_proc 1 -1
	)
)
I 000047 55 2308          1393320676324 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393320676325 2014.02.25 10:31:16)
	(_source (\./src/dt_b_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/dt_b_tb.vhd\)))
	(_use (std(standard)))
	(_code 66623667643264706635203d33)
	(_entity
		(_time 1393243126764)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 1 30 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 1 38 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(4)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1017          1393320676386 behave
(_unit VHDL (dt_b 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393320676387 2014.02.25 10:31:16)
	(_source (\./src/dt_b.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/dt_b.vhd\)))
	(_use (std(standard)))
	(_code 9490c49a94c09682979b80cfc1)
	(_entity
		(_time 1393242685534)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 1 9 (_architecture (_uni ((i 0))))))
		(_process
			(master(_architecture 0 1 12 (_process (_target(4))(_sensitivity(1))(_read(0)))))
			(slave(_architecture 1 1 19 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 3861          1393320676451 behave
(_unit VHDL (sch_la_tb 0 1 (behave 0 5 ))
	(_version v147)
	(_time 1393320676452 2014.02.25 10:31:16)
	(_source (\./src/sch_la_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/sch_la_tb.vhd\)))
	(_use (std(standard)))
	(_code e2e7b5b1e3b5bef7b0eda1b8b2)
	(_entity
		(_time 1393245146340)
	)
	(_component
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 9 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~13 1 13 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 29 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 31 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~132 1 32 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 1 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 1 33 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation sch_reg 1 44 (_component schiebe_reg )
		(_generic
			((breite)(_code 5))
		)
		(_port
			((i)(input))
			((takt)(takt))
			((o)(output_schiebe))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)(_code 6))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation la1 1 54 (_component latch )
		(_generic
			((breite)(_code 7))
		)
		(_port
			((takt)(takt))
			((i)(output_schiebe))
			((o)(output_latch))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)(_code 8))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation takt_g 1 64 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 \4\ (_entity ((i 4)))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~136 1 40 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 9))))))
		(_signal (_internal output_schiebe ~BIT_VECTOR{0~to~breite-1}~136 1 40 (_architecture (_uni ))))
		(_signal (_internal output_latch ~BIT_VECTOR{0~to~breite-1}~136 1 41 (_architecture (_uni ))))
		(_process
			(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 1 1 73 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 1935          1393320676512 behave
(_unit VHDL (schiebe_reg 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393320676513 2014.02.25 10:31:16)
	(_source (\./src/schiebe_register.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/schiebe_register.vhd\)))
	(_use (std(standard)))
	(_code 2124772523767d372a23347b72)
	(_entity
		(_time 1393244622290)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 1 20 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 1 28 (_for ~INTEGER~range~0~to~breite-2~13 )
		(_instantiation msflipflop 1 29 (_entity . dt_b)
			(_port
				((d)(o(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-2~13 1 28 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-2~13 1 28 (_scalar (_to (i 0)(c 3)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 1525          1393320676574 behave
(_unit VHDL (latch 0 1 (behave 0 10 ))
	(_version v147)
	(_time 1393320676575 2014.02.25 10:31:16)
	(_source (\./src/latch.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/latch.vhd\)))
	(_use (std(standard)))
	(_code 5f5b595c08090f495d0d47055d)
	(_entity
		(_time 1393245372256)
	)
	(_generate gen 1 21 (_for ~INTEGER~range~0~to~breite-1~13 )
		(_instantiation msflipflop 1 22 (_entity . dt_b)
			(_port
				((d)(i(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-1~13 1 21 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-1~13 1 21 (_scalar (_to (i 0)(c 4)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2797          1393320676634 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393320676635 2014.02.25 10:31:16)
	(_source (\./src/09_Counter/ud_counter_TB.vhd\))
	(_use (std(standard)))
	(_code 8e8bde80dfda8c988e8cc8d5da)
	(_entity
		(_time 1393315507808)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(1)))
			((count1)(output(0)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1561          1393320676697 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393320676698 2014.02.25 10:31:16)
	(_source (\./src/09_counter/ud_counter.vhd\))
	(_use (std(standard)))
	(_code ccc99c999b98cedacbcb8a9798)
	(_entity
		(_time 1393319788729)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_process
			(NZ(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(0)(6)))))
			(ZS(_architecture 1 0 51 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 60 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 2170          1393320676771 behave
(_unit VHDL (sp_umsetzer_tb 0 3 (behave 0 6 ))
	(_version v147)
	(_time 1393320676772 2014.02.25 10:31:16)
	(_source (\./src/10_SP/sp_umsetzer_TB.vhd\))
	(_use (std(standard)))
	(_code 1a1f4f1c4b4e180d1c1c5e4148)
	(_entity
		(_time 1393320635175)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 20 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 12 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Label1 0 33 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 40 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 28 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 3499          1393320676783 behave
(_unit VHDL (sp_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393320676784 2014.02.25 10:31:16)
	(_source (\./src/10_SP/sp_umsetzer.vhd\))
	(_use (std(standard)))
	(_code 2a2f7f2f7b7e283d2b256e7178)
	(_entity
		(_time 1393320186763)
	)
	(_component
		(sp_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Automat 0 44 (_component sp_automat )
		(_port
			((start)(start))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_automat drei_proc)
			(_port
				((start)(start))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 52 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 62 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 41 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1175          1393320676843 drei_proc
(_unit VHDL (sp_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393320676844 2014.02.25 10:31:16)
	(_source (\./src/10_sp/sp_automat.vhd\))
	(_use (std(standard)))
	(_code 686d3d69603c6a7e6a3e7d333d)
	(_entity
		(_time 1393319788810)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 a b c d e warte (_to (i 0)(i 5)))))
		(_signal (_internal akt_zust Zustaende 0 9 (_architecture (_uni ))))
		(_signal (_internal next_zust Zustaende 0 9 (_architecture (_uni ))))
		(_process
			(NZ(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
			(ZS(_architecture 1 0 43 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 52 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 2170          1393320739560 behave
(_unit VHDL (sp_umsetzer_tb 0 3 (behave 0 7 ))
	(_version v147)
	(_time 1393320739561 2014.02.25 10:32:19)
	(_source (\./src/10_SP/sp_umsetzer_TB.vhd\))
	(_use (std(standard)))
	(_code 42474541401640554444061910)
	(_entity
		(_time 1393320635175)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Label1 0 34 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 41 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 29 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 2170          1393320746565 behave
(_unit VHDL (sp_umsetzer_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393320746566 2014.02.25 10:32:26)
	(_source (\./src/10_SP/sp_umsetzer_TB.vhd\))
	(_use (std(standard)))
	(_code 9e9acb90cbca9c899899dac5cc)
	(_entity
		(_time 1393320746549)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Label1 0 34 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 41 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 29 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 2170          1393320787967 behave
(_unit VHDL (sp_umsetzer_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393320787968 2014.02.25 10:33:07)
	(_source (\./src/10_SP/sp_umsetzer_TB.vhd\))
	(_use (std(standard)))
	(_code 590b5b5b500d5b4e5f5e1d020b)
	(_entity
		(_time 1393320787952)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Label1 0 34 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 41 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 29 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 2170          1393320952872 behave
(_unit VHDL (sp_umsetzer_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393320952873 2014.02.25 10:35:52)
	(_source (\./src/10_SP/sp_umsetzer_TB.vhd\))
	(_use (std(standard)))
	(_code 8584838a80d187928382c1ded7)
	(_entity
		(_time 1393320787951)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Label1 0 34 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 41 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 29 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 2962          1393321249535 behave
(_unit VHDL (sp_umsetzer_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393321249536 2014.02.25 10:40:49)
	(_source (\./src/10_SP/sp_umsetzer_TB.vhd\))
	(_use (std(standard)))
	(_code beeceeebebeabca9bfbdfae5ec)
	(_entity
		(_time 1393320787951)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 30 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
			)
		)
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation takt_generator 0 44 (_component takt_gen )
		(_generic
			((puls)((ns 4647503709213818880)))
			((pause)((ns 4647503709213818880)))
		)
		(_port
			((s)((i 1)))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4647503709213818880)))
				((pause)((ns 4647503709213818880)))
			)
			(_port
				((s)(s))
				((o)(o))
			)
		)
	)
	(_instantiation Label1 0 54 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 61 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 39 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 40 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000047 55 2962          1393321375643 behave
(_unit VHDL (sp_umsetzer_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393321375644 2014.02.25 10:42:55)
	(_source (\./src/10_SP/sp_umsetzer_TB.vhd\))
	(_use (std(standard)))
	(_code 6d3e676c39396f7a6c6e29363f)
	(_entity
		(_time 1393320787951)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 30 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
			)
		)
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation takt_generator 0 44 (_component takt_gen )
		(_generic
			((puls)((ns 4647503709213818880)))
			((pause)((ns 4647503709213818880)))
		)
		(_port
			((s)((i 1)))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4647503709213818880)))
				((pause)((ns 4647503709213818880)))
			)
			(_port
				((s)(s))
				((o)(o))
			)
		)
	)
	(_instantiation Label1 0 54 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 61 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 39 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 40 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000047 55 2170          1393321398761 behave
(_unit VHDL (sp_umsetzer_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393321398762 2014.02.25 10:43:18)
	(_source (\./src/10_SP/sp_umsetzer_TB.vhd\))
	(_use (std(standard)))
	(_code bcb8bce9efe8beabbdbff8e7ee)
	(_entity
		(_time 1393320787951)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Label1 0 54 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 61 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 39 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 40 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000050 55 1189          1393321879084 drei_proc
(_unit VHDL (sp_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393321879085 2014.02.25 10:51:19)
	(_source (\./src/10_sp/sp_automat.vhd\))
	(_use (std(standard)))
	(_code 222d2927207620342074377977)
	(_entity
		(_time 1393319788810)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 a b c d e warte (_to (i 0)(i 5)))))
		(_signal (_internal akt_zust Zustaende 0 9 (_architecture (_uni ((i 5))))))
		(_signal (_internal next_zust Zustaende 0 9 (_architecture (_uni ((i 5))))))
		(_process
			(NZ(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(4)(0)))))
			(ZS(_architecture 1 0 43 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 52 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000050 55 1191          1393322175322 drei_proc
(_unit VHDL (sp_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393322175323 2014.02.25 10:56:15)
	(_source (\./src/10_sp/sp_automat.vhd\))
	(_use (std(standard)))
	(_code 585f0f5a500c5a4e5a0a4d030d)
	(_entity
		(_time 1393319788810)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 a b c d e f warte (_to (i 0)(i 6)))))
		(_signal (_internal akt_zust Zustaende 0 9 (_architecture (_uni ((i 6))))))
		(_signal (_internal next_zust Zustaende 0 9 (_architecture (_uni ((i 6))))))
		(_process
			(NZ(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(4)(0)))))
			(ZS(_architecture 1 0 47 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 56 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000050 55 1378          1393329071718 drei_proc
(_unit VHDL (sp_parity_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393329071719 2014.02.25 12:51:11)
	(_source (\./src/11_Parity/sp_parity_automat.vhd\))
	(_use (std(standard)))
	(_code 77747c77702375607077662c24)
	(_entity
		(_time 1393329056130)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal daten ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 warten bit1_u bit1_g bit1_u_sent_t4 bit1_g_sent_t4 bit2_u bit2_g bit3_u bit3_g bit4_u bit4_g sent_t4 (_to (i 0)(i 11)))))
		(_signal (_internal akt_zust Zustaende 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal next_zust Zustaende 0 16 (_architecture (_uni ((i 0))))))
		(_process
			(NZ(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(5)(0)(1)))))
			(ZS(_architecture 1 0 101 (_process (_target(5))(_sensitivity(2)(3)(6))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 110 (_process (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 3683          1393329209173 behave
(_unit VHDL (sp_umsetzer 0 1 (behave 1 11 ))
	(_version v147)
	(_time 1393329209186 2014.02.25 12:53:29)
	(_source (\./src/10_SP/sp_umsetzer.vhd\(\./src/11_Parity/sp_parity_umsetzer.vhd\)))
	(_use (std(standard)))
	(_code 8283808d80d6809583d7c6d9d0)
	(_entity
		(_time 1393320186763)
	)
	(_component
		(sp_parity_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal daten ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 17 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 1 18 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 35 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 37 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 38 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 1 39 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 1 39 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 25 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 27 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 1 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 1 28 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 1 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 1 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation automat1 1 46 (_component sp_parity_automat )
		(_port
			((start)(start))
			((daten)(daten_in))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_parity_automat drei_proc)
			(_port
				((start)(start))
				((daten)(daten))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 1 55 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 1 65 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 1 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 1 43 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 2177          1393329331518 behave
(_unit VHDL (sp_parity_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393329331519 2014.02.25 12:55:31)
	(_source (\./src/11_Parity/sp_parity_TB.vhd\))
	(_use (std(standard)))
	(_code 8185d48e80d58396828490dad2)
	(_entity
		(_time 1393329331503)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 34 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation parity_umsetzer 0 42 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 29 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 2174          1393329935771 behave
(_unit VHDL (sp_umsetzer_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393329935772 2014.02.25 13:05:35)
	(_source (\./src/10_SP/sp_umsetzer_TB.vhd\))
	(_use (std(standard)))
	(_code 1e1e15184b4a1c0918195a454c)
	(_entity
		(_time 1393320787951)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 34 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 41 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 29 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 3683          1393330298902 behave
(_unit VHDL (sp_umsetzer 0 1 (behave 1 11 ))
	(_version v147)
	(_time 1393330298903 2014.02.25 13:11:38)
	(_source (\./src/10_SP/sp_umsetzer.vhd\(\./src/11_Parity/sp_parity_umsetzer.vhd\)))
	(_use (std(standard)))
	(_code b1b6b0e4b0e5b3a6b0e4f5eae3)
	(_entity
		(_time 1393320186763)
	)
	(_component
		(sp_parity_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal daten ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 17 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 1 18 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 35 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 37 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 38 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 1 39 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 1 39 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 25 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 27 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 1 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 1 28 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 1 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 1 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation automat1 1 46 (_component sp_parity_automat )
		(_port
			((start)(start))
			((daten)(daten_in))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_parity_automat drei_proc)
			(_port
				((start)(start))
				((daten)(daten))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 1 55 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 1 65 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 1 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 1 43 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 3659          1393330325143 behave
(_unit VHDL (sp_parity_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393330325155 2014.02.25 13:12:05)
	(_source (\./src/11_Parity/sp_parity_umsetzer.vhd\))
	(_use (std(standard)))
	(_code 40414a43401442574415511b13)
	(_entity
		(_time 1393330325141)
	)
	(_component
		(sp_parity_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 35 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 38 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 39 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 25 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 28 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation automat1 0 46 (_component sp_parity_automat )
		(_port
			((start)(start))
			((daten)(daten_in))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_parity_automat drei_proc)
			(_port
				((start)(start))
				((daten)(daten))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 55 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 65 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 43 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000046 55 814           1393330347729 intro
(_unit VHDL (intro 0 28 (intro 1 40 ))
	(_version v147)
	(_time 1393330347730 2014.02.25 13:12:27)
	(_source (\./src/intro.vhd\(\./src/sources/intro.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d38656d6c3b3d7a6e6a2b3735)
	(_entity
		(_time 1313937920614)
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 30 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000047 55 3912          1393330347807 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393330347808 2014.02.25 13:12:27)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code bbeeb3efbcececaeefeba9e1e3)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_target(2)))))
			(line__56(_architecture 2 0 56 (_assignment (_simple)(_target(4)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 1511          1393330347901 behave
(_unit VHDL (takt_gen_test 0 20 (behave 1 25 ))
	(_version v147)
	(_time 1393330347902 2014.02.25 13:12:27)
	(_source (\./src/TestBench/taktgen_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/testbench/taktgen_tb.vhd\)))
	(_use (std(standard)))
	(_code 194d1f1e114e1f0e1c495f434f)
	(_entity
		(_time 1393234238614)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 29 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobjekt 1 38 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4626322717216342016)))
		)
		(_port
			((s)(control))
			((o)(outsig))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4626322717216342016)))
			)
		)
	)
	(_object
		(_signal (_internal control ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
		(_signal (_internal outsig ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 1 45 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2977          1393330347963 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
	(_version v147)
	(_time 1393330347964 2014.02.25 13:12:27)
	(_source (\./src/testbench/rotate_tb.vhd\))
	(_use (std(standard)))
	(_code 57035754060107415555430d03)
	(_entity
		(_time 1393319706798)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
		(rotate
			(_object
				(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
				(_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
				(_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
			)
		)
	)
	(_instantiation tgen 0 47 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4621819117588971520)))
		)
		(_port
			((s)(control))
			((o)(takt))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4621819117588971520)))
			)
		)
	)
	(_instantiation testobjekt 0 56 (_component rotate )
		(_port
			((direction)(dir))
			((i)(input))
			((o)(output))
			((takt)(takt))
		)
		(_use (_implicit)
			(_port
				((direction)(direction))
				((i)(i))
				((o)(o))
				((takt)(takt))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
		(_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(65536 16843008 )
		(257 16842752 )
		(0 16843009 )
		(65537 65537 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 3937          1393330348028 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393330348029 2014.02.25 13:12:28)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 96c29099c6c294809c91d3cdc3)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 49 (_architecture (_uni ((i 0))))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_target(2)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000056 55 1253          1393330348105 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1393330348106 2014.02.25 13:12:28)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4b1efb7b5b2b4f3e4eba2bde3)
	(_entity
		(_time 1313937748839)
	)
	(_component
		(intro
			(_object
				(_generic (_internal delay ~extSTD.STANDARD.TIME 0 13 (_entity -1 )))
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 30 (_component intro )
		(_generic
			((delay)((ns 4630826316843712512)))
		)
		(_port
			((in1)(in1_tb))
			((out1)(out1_tb))
		)
		(_use (_entity . intro)
			(_generic
				((delay)((ns 4630826316843712512)))
			)
		)
	)
	(_object
		(_signal (_internal in1_tb ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
		(_signal (_internal out1_tb ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 352 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 44 (intro_tb))
	(_version v147)
	(_time 1393330348109 2014.02.25 13:12:28)
	(_source (\./src/testbench/intro_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4b0e2b7e5b2b3f3e0e5f6beb0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000049 55 3817          1393330348152 behavior
(_unit VHDL (xor2_s 0 1 (behavior 1 6 ))
	(_version v147)
	(_time 1393330348153 2014.02.25 13:12:28)
	(_source (\./src/xor2_s.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2_s.vhd\)))
	(_use (std(standard)))
	(_code 12461915464444011246544940)
	(_entity
		(_time 1393231304457)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 1 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 1 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 1 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 1 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 1 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 930           1393330348215 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393330348216 2014.02.25 13:12:28)
	(_source (\./src/not1.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/not1.vhd\)))
	(_use (std(standard)))
	(_code 5104075206070142505f140b56)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1001          1393330348290 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393330348291 2014.02.25 13:12:28)
	(_source (\./src/and2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/and2.vhd\)))
	(_use (std(standard)))
	(_code 9fca9d909cc8cf8c9d918ec59b)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 998           1393330348340 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393330348341 2014.02.25 13:12:28)
	(_source (\./src/or2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/or2.vhd\)))
	(_use (std(standard)))
	(_code ce9b9b9a999c98d898c1dc919d)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1001          1393330348402 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393330348403 2014.02.25 13:12:28)
	(_source (\./src/xor2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2.vhd\)))
	(_use (std(standard)))
	(_code 0c58000a095a5a1f0e0314560b)
	(_entity
		(_time 1393231739459)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 5099          1393330348478 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393330348479 2014.02.25 13:12:28)
	(_source (\./src/gatter_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/gatter_tb.vhd\)))
	(_use (std(standard)))
	(_code 5a0f59590a0c0a4d5d5c4f0109)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 1 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 1 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 1 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 1 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 1 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 1 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 1 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 907           1393330348527 behavior
(_unit VHDL (takt_gen 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393330348528 2014.02.25 13:12:28)
	(_source (\./src/takt_gen.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/takt_gen.vhd\)))
	(_use (std(standard)))
	(_code 89dd898781de8f9e8dd8cfd3df)
	(_entity
		(_time 1393233808223)
	)
	(_object
		(_generic (_internal puls ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_generic (_internal pause ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_in ((i 1))))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 1 9 (_process (_wait_for)(_target(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000047 55 834           1393330348602 behave
(_unit VHDL (pmodell 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393330348603 2014.02.25 13:12:28)
	(_source (\./src/pmodell.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/pmodell.vhd\)))
	(_use (std(standard)))
	(_code d783d3858480d5c1d2d5c28dd5)
	(_entity
		(_time 1393235088352)
	)
	(_object
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 1 5 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extSTD.STANDARD.INTEGER 1 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 1 7 (_process (_wait_on)(_target(0))(_sensitivity(0)(1)))))
			(p2(_architecture 1 1 15 (_process (_wait_on)(_target(1))(_sensitivity(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1491          1393330348665 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393330348666 2014.02.25 13:12:28)
	(_source (\./src/diff_up_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up_tb.vhd\)))
	(_use (std(standard)))
	(_code 15401412194247031244534e41)
	(_entity
		(_time 1393238383058)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 1 24 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up behavior)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 1 28 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000049 55 2222          1393330348727 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393330348728 2014.02.25 13:12:28)
	(_source (\./src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code 54015557590306425303120f00)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 1 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 1 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 1 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000054 55 935           1393330348731 behavior_proc
(_unit VHDL (diff_up 0 1 (behavior_proc 0 31 ))
	(_version v147)
	(_time 1393330348732 2014.02.25 13:12:28)
	(_source (\./src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code 54015557590306425205120f00)
	(_entity
		(_time 1393237951219)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 1 33 (_process (_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior_proc 1 -1
	)
)
I 000047 55 2308          1393330348808 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393330348809 2014.02.25 13:12:28)
	(_source (\./src/dt_b_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/dt_b_tb.vhd\)))
	(_use (std(standard)))
	(_code a2f7a3f4a4f6a0b4a2f1e4f9f7)
	(_entity
		(_time 1393243126764)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 1 30 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 1 38 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(4)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1017          1393330348854 behave
(_unit VHDL (dt_b 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393330348867 2014.02.25 13:12:28)
	(_source (\./src/dt_b.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/dt_b.vhd\)))
	(_use (std(standard)))
	(_code e0b5e1b2e4b4e2f6e3eff4bbb5)
	(_entity
		(_time 1393242685534)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 1 9 (_architecture (_uni ((i 0))))))
		(_process
			(master(_architecture 0 1 12 (_process (_target(4))(_sensitivity(1))(_read(0)))))
			(slave(_architecture 1 1 19 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 3861          1393330348930 behave
(_unit VHDL (sch_la_tb 0 1 (behave 0 5 ))
	(_version v147)
	(_time 1393330348931 2014.02.25 13:12:28)
	(_source (\./src/sch_la_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/sch_la_tb.vhd\)))
	(_use (std(standard)))
	(_code 1e4a1b194849420b4c115d444e)
	(_entity
		(_time 1393245146340)
	)
	(_component
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 9 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~13 1 13 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 29 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 31 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~132 1 32 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 1 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 1 33 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation sch_reg 1 44 (_component schiebe_reg )
		(_generic
			((breite)(_code 5))
		)
		(_port
			((i)(input))
			((takt)(takt))
			((o)(output_schiebe))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)(_code 6))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation la1 1 54 (_component latch )
		(_generic
			((breite)(_code 7))
		)
		(_port
			((takt)(takt))
			((i)(output_schiebe))
			((o)(output_latch))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)(_code 8))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation takt_g 1 64 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 \4\ (_entity ((i 4)))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~136 1 40 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 9))))))
		(_signal (_internal output_schiebe ~BIT_VECTOR{0~to~breite-1}~136 1 40 (_architecture (_uni ))))
		(_signal (_internal output_latch ~BIT_VECTOR{0~to~breite-1}~136 1 41 (_architecture (_uni ))))
		(_process
			(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 1 1 73 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 1935          1393330348993 behave
(_unit VHDL (schiebe_reg 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393330348994 2014.02.25 13:12:28)
	(_source (\./src/schiebe_register.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/schiebe_register.vhd\)))
	(_use (std(standard)))
	(_code 5d09585e0a0a014b565f48070e)
	(_entity
		(_time 1393244622290)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 1 20 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 1 28 (_for ~INTEGER~range~0~to~breite-2~13 )
		(_instantiation msflipflop 1 29 (_entity . dt_b)
			(_port
				((d)(o(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-2~13 1 28 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-2~13 1 28 (_scalar (_to (i 0)(c 3)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 1525          1393330349055 behave
(_unit VHDL (latch 0 1 (behave 0 10 ))
	(_version v147)
	(_time 1393330349056 2014.02.25 13:12:29)
	(_source (\./src/latch.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/latch.vhd\)))
	(_use (std(standard)))
	(_code 9bcece94c8cdcb8d99c983c199)
	(_entity
		(_time 1393245372256)
	)
	(_generate gen 1 21 (_for ~INTEGER~range~0~to~breite-1~13 )
		(_instantiation msflipflop 1 22 (_entity . dt_b)
			(_port
				((d)(i(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-1~13 1 21 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-1~13 1 21 (_scalar (_to (i 0)(c 4)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2797          1393330349117 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393330349118 2014.02.25 13:12:29)
	(_source (\./src/09_Counter/ud_counter_TB.vhd\))
	(_use (std(standard)))
	(_code da8ed9888f8ed8ccdad89c818e)
	(_entity
		(_time 1393315507808)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(1)))
			((count1)(output(0)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1561          1393330349179 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393330349180 2014.02.25 13:12:29)
	(_source (\./src/09_counter/ud_counter.vhd\))
	(_use (std(standard)))
	(_code 184c1a1f144c1a0e1f1f5e434c)
	(_entity
		(_time 1393319788729)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_process
			(NZ(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(ZS(_architecture 1 0 51 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 60 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 2174          1393330349244 behave
(_unit VHDL (sp_umsetzer_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393330349245 2014.02.25 13:12:29)
	(_source (\./src/10_SP/sp_umsetzer_TB.vhd\))
	(_use (std(standard)))
	(_code 56025254500254415051120d04)
	(_entity
		(_time 1393320787951)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 34 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 41 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 29 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 3499          1393330349260 behave
(_unit VHDL (sp_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393330349261 2014.02.25 13:12:29)
	(_source (\./src/10_SP/sp_umsetzer.vhd\))
	(_use (std(standard)))
	(_code 66326267603264716769223d34)
	(_entity
		(_time 1393320186763)
	)
	(_component
		(sp_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Automat 0 44 (_component sp_automat )
		(_port
			((start)(start))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_automat drei_proc)
			(_port
				((start)(start))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 52 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 62 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 41 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1191          1393330349335 drei_proc
(_unit VHDL (sp_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393330349336 2014.02.25 13:12:29)
	(_source (\./src/10_sp/sp_automat.vhd\))
	(_use (std(standard)))
	(_code b4e0b0e1b0e0b6a2b6e6a1efe1)
	(_entity
		(_time 1393319788810)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 a b c d e f warte (_to (i 0)(i 6)))))
		(_signal (_internal akt_zust Zustaende 0 9 (_architecture (_uni ((i 6))))))
		(_signal (_internal next_zust Zustaende 0 9 (_architecture (_uni ((i 6))))))
		(_process
			(NZ(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(4)(0)))))
			(ZS(_architecture 1 0 47 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 56 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000050 55 1378          1393330349398 drei_proc
(_unit VHDL (sp_parity_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393330349399 2014.02.25 13:12:29)
	(_source (\./src/11_Parity/sp_parity_automat.vhd\))
	(_use (std(standard)))
	(_code f2a6f6a3f0a6f0e5f5f2e3a9a1)
	(_entity
		(_time 1393329056130)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal daten ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 warten bit1_u bit1_g bit1_u_sent_t4 bit1_g_sent_t4 bit2_u bit2_g bit3_u bit3_g bit4_u bit4_g sent_t4 (_to (i 0)(i 11)))))
		(_signal (_internal akt_zust Zustaende 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal next_zust Zustaende 0 16 (_architecture (_uni ((i 0))))))
		(_process
			(NZ(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)))))
			(ZS(_architecture 1 0 101 (_process (_target(5))(_sensitivity(2)(3)(6))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 110 (_process (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 3659          1393330349461 behave
(_unit VHDL (sp_parity_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393330349462 2014.02.25 13:12:29)
	(_source (\./src/11_Parity/sp_parity_umsetzer.vhd\))
	(_use (std(standard)))
	(_code 31653a35306533263564206a62)
	(_entity
		(_time 1393330325140)
	)
	(_component
		(sp_parity_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 35 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 38 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 39 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 25 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 28 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation automat1 0 46 (_component sp_parity_automat )
		(_port
			((start)(start))
			((daten)(daten_in))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_parity_automat drei_proc)
			(_port
				((start)(start))
				((daten)(daten))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 55 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 65 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 43 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 2177          1393330349523 behave
(_unit VHDL (sp_parity_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393330349524 2014.02.25 13:12:29)
	(_source (\./src/11_Parity/sp_parity_TB.vhd\))
	(_use (std(standard)))
	(_code 6f3b646e393b6d786c6a7e343c)
	(_entity
		(_time 1393329331502)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 34 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation parity_umsetzer 0 42 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 29 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 2198          1393330480859 behave
(_unit VHDL (sp_parity_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393330480860 2014.02.25 13:14:40)
	(_source (\./src/11_Parity/sp_parity_TB.vhd\))
	(_use (std(standard)))
	(_code 693d6368603d6b7e6a6b78323a)
	(_entity
		(_time 1393329331502)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 24 (_entity (_inout ))))
			)
		)
		(sp_parity_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 35 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation parity_umsetzer 0 43 (_component sp_parity_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_parity_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 30 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 30 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 527           1393331359690 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393331359691 2014.02.25 13:29:19)
	(_source (\./src/test1.vhd\))
	(_use (std(standard)))
	(_code 686c6e69623f3d7e3d3d7b3339)
	(_entity
		(_time 1393331353385)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_internal (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 551           1393331388207 behave
(_unit VHDL (transport_test 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393331388208 2014.02.25 13:29:48)
	(_source (\./src/test1.vhd\(\./src/test/test1.vhd\)))
	(_use (std(standard)))
	(_code cd9bc8999b9a98db9898de969c)
	(_entity
		(_time 1393331353385)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 1 5 (_internal (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 1 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 551           1393331451980 behave
(_unit VHDL (transport_test 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393331451981 2014.02.25 13:30:51)
	(_source (\./src/test1.vhd\(\./src/test/test1.vhd\)))
	(_use (std(standard)))
	(_code eae4bfb8b9bdbffcbfbff9b1bb)
	(_entity
		(_time 1393331353385)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 1 5 (_internal (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 1 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 551           1393331527983 behave
(_unit VHDL (transport_test 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393331527984 2014.02.25 13:32:07)
	(_source (\./src/test1.vhd\(\./src/test/test1.vhd\)))
	(_use (std(standard)))
	(_code ce9ac99a99999bd89b9bdd959f)
	(_entity
		(_time 1393331353385)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 1 5 (_internal (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 1 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 536           1393331618676 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393331618677 2014.02.25 13:33:38)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code 090c0b0e025e5c1f5c5c1a5258)
	(_entity
		(_time 1393331618674)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 536           1393331745769 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393331745770 2014.02.25 13:35:45)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code 7f797d7f2b282a692a2a6c242e)
	(_entity
		(_time 1393331618673)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 536           1393331821538 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393331821539 2014.02.25 13:37:01)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code 797d2879722e2c6f2c2d6a2228)
	(_entity
		(_time 1393331618673)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 536           1393331853346 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393331853347 2014.02.25 13:37:33)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code baefefefe9edefacefeea9e1eb)
	(_entity
		(_time 1393331618673)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 536           1393331926932 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393331926933 2014.02.25 13:38:46)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code 2b787e2e7b7c7e3d7e7f38707a)
	(_entity
		(_time 1393331618673)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 536           1393331984808 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393331984809 2014.02.25 13:39:44)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code 40151743421715561514531b11)
	(_entity
		(_time 1393331618673)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 536           1393332044665 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393332044666 2014.02.25 13:40:44)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code 11471317124644074445024a40)
	(_entity
		(_time 1393331618673)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 536           1393332079890 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393332079891 2014.02.25 13:41:19)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code aaaff8fcf9fdffbcfffeb9f1fb)
	(_entity
		(_time 1393331618673)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 536           1393332134193 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393332134194 2014.02.25 13:42:14)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code cacdcd9e999d9fdc9f9ed9919b)
	(_entity
		(_time 1393331618673)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 536           1393332169839 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393332169840 2014.02.25 13:42:49)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code 08075a0f025f5d1e5d5c1b5359)
	(_entity
		(_time 1393331618673)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 536           1393332228228 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393332228229 2014.02.25 13:43:48)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code 20202725227775367574337b71)
	(_entity
		(_time 1393331618673)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 536           1393332261661 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393332261662 2014.02.25 13:44:21)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code b7e6b6e2b2e0e2a1e2e3a4ece6)
	(_entity
		(_time 1393331618673)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 536           1393332376321 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393332376322 2014.02.25 13:46:16)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code 9bce9a95cbccce8dcec888c0ca)
	(_entity
		(_time 1393331618673)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2198          1393399526124 behave
(_unit VHDL (sp_parity_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393399526125 2014.02.26 08:25:26)
	(_source (\./src/11_Parity/sp_parity_TB.vhd\))
	(_use (std(standard)))
	(_code 2f292a2a797b2d382c2d3e747c)
	(_entity
		(_time 1393329331502)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 24 (_entity (_inout ))))
			)
		)
		(sp_parity_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 35 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation parity_umsetzer 0 43 (_component sp_parity_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_parity_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 30 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 30 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000031 55 626 0 numeric_conv
(_unit VHDL (numeric_conv 0 1 (numeric_conv 0 5 ))
	(_version v147)
	(_time 1393400951410 2014.02.26 08:49:11)
	(_source (\./src/13_to_int/to_int.vhd\))
	(_use (std(standard)))
	(_code c6949692c591c6d0c2c2d49c9e)
	(_entity
		(_time 1393400720481)
	)
	(_object
		(_subprogram
			(_internal to_integer 0 0 2 (_entity (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . numeric_conv 1 -1
	)
)
I 000047 55 3937          1393401003998 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393401003999 2014.02.26 08:50:03)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 3264353766663024383d776967)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 42 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 43 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 44 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 44 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 45 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 47 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 48 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 49 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 50 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 52 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 52 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 53 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 53 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 54 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 55 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(2)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__73(_architecture 5 0 73 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3937          1393401100000 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393401100001 2014.02.26 08:51:39)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 35336030666137233f3a706e60)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 42 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 43 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 44 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 44 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 45 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 47 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 48 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 49 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 50 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 52 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 52 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 53 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 53 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 54 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 55 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(2)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__73(_architecture 5 0 73 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3937          1393401124255 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393401124256 2014.02.26 08:52:04)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code f7f7fba7a6a3f5e1fdf8b2aca2)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 42 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 43 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 44 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 44 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 45 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 47 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 48 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 49 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 50 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 52 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 52 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 53 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 53 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 54 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 55 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(2)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__73(_architecture 5 0 73 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3937          1393401508315 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393401508316 2014.02.26 08:58:28)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 32303337666630243866776967)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 44 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 45 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 46 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 49 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 50 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 51 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 52 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 54 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 55 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 56 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 57 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 59 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 59 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 59 (_architecture (_uni ((i 0))))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3937          1393401634846 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393401634847 2014.02.26 09:00:34)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 76757177262274607b76332d23)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 55 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 55 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 56 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 56 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 57 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 57 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 58 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 58 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 60 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 60 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 61 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 61 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 62 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 62 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 63 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 63 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 65 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 65 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 66 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 66 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 67 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 67 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 68 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 68 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 70 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 70 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 70 (_architecture (_uni ((i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(0)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(1)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(2)))))
			(line__84(_architecture 3 0 84 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__85(_architecture 4 0 85 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__86(_architecture 5 0 86 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3937          1393401778387 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393401778388 2014.02.26 09:02:58)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 37373732666335213a60726c62)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 59 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 59 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 60 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 60 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 61 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 61 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 62 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 62 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 64 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 64 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 65 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 65 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 66 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 66 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 67 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 67 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 69 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 69 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 70 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 70 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 71 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 71 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 72 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 72 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 74 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 74 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 74 (_architecture (_uni ((i 0))))))
		(_process
			(line__81(_architecture 0 0 81 (_assignment (_simple)(_target(0)))))
			(line__82(_architecture 1 0 82 (_assignment (_simple)(_target(1)))))
			(line__83(_architecture 2 0 83 (_assignment (_simple)(_target(2)))))
			(line__88(_architecture 3 0 88 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__89(_architecture 4 0 89 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__90(_architecture 5 0 90 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3937          1393402566796 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393402566797 2014.02.26 09:16:06)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 13134414464711051e13564846)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 55 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 55 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 56 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 56 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 57 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 57 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 58 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 58 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 60 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 60 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 61 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 61 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 62 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 62 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 63 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 63 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 65 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 65 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 66 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 66 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 67 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 67 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 68 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 68 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 70 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 70 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 70 (_architecture (_uni ((i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(0)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(1)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(2)))))
			(line__84(_architecture 3 0 84 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__85(_architecture 4 0 85 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__86(_architecture 5 0 86 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3937          1393402605404 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393402605405 2014.02.26 09:16:45)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code e5e3e3b6b6b1e7f3e8e5a0beb0)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 55 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 55 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 56 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 56 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 57 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 57 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 58 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 58 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 60 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 60 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 61 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 61 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 62 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 62 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 63 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 63 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 65 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 65 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 66 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 66 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 67 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 67 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 68 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 68 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 70 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 70 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 70 (_architecture (_uni ((i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(0)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(1)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(2)))))
			(line__84(_architecture 3 0 84 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__85(_architecture 4 0 85 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__86(_architecture 5 0 86 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3937          1393402788312 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393402788313 2014.02.26 09:19:48)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 6536356536316773686b203e30)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 57 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 57 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 58 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 58 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 59 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 59 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 60 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 60 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 62 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 62 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 63 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 63 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 64 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 64 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 65 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 65 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 67 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 67 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 68 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 68 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 69 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 69 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 70 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 70 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 72 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 72 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 72 (_architecture (_uni ((i 0))))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_target(0)))))
			(line__80(_architecture 1 0 80 (_assignment (_simple)(_target(1)))))
			(line__81(_architecture 2 0 81 (_assignment (_simple)(_target(2)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3937          1393402971699 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393402971700 2014.02.26 09:22:51)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code c791ca929693c5d1cd92829c92)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 45 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 46 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 47 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 48 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 50 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 51 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 52 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 53 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 55 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 56 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 57 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 58 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 60 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 60 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 60 (_architecture (_uni ((i 0))))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(0)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(1)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__76(_architecture 5 0 76 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3937          1393403420158 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393403420159 2014.02.26 09:30:20)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 8f808a818fdb8d9985dacad4da)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 45 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 46 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 47 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 48 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 50 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 51 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 52 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 53 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 55 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 56 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 57 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 58 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 60 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 60 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 60 (_architecture (_uni ((i 0))))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(0)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(1)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__76(_architecture 5 0 76 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3937          1393403455962 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393403455963 2014.02.26 09:30:55)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 6a6d3a6a6d3e687c603f2f313f)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 45 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 46 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 47 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 48 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 50 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 51 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 52 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 53 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 55 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 56 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 57 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 58 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 60 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 60 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 60 (_architecture (_uni ((i 0))))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(0)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(1)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(2)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__76(_architecture 5 0 76 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3937          1393403463637 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393403463638 2014.02.26 09:31:03)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 65603365363167736f6a203e30)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 42 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 43 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 44 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 44 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 45 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 47 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 48 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 49 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 50 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 52 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 52 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 53 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 53 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 54 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 55 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(2)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__73(_architecture 5 0 73 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3937          1393403531230 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393403531231 2014.02.26 09:32:11)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 70747771262472667a7f352b25)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 42 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 43 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 44 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 44 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 45 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 47 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 48 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 49 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 50 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 52 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 52 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 53 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 53 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 54 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 55 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(2)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__73(_architecture 5 0 73 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 1658          1393405027962 behave
(_unit VHDL (barrel4 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393405027975 2014.02.26 09:57:07)
	(_source (\./src/14_barrel/barrel_rot.vhd\))
	(_use (std(standard)))
	(_code 3f396c3a686969283f3d2a653d)
	(_entity
		(_time 1393404992191)
	)
	(_object
		(_port (_internal i0 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i3 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q2 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q3 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal shift ~extSTD.STANDARD.INTEGER 0 5 (_entity (_in ))))
		(_signal (_internal shifter ~extSTD.STANDARD.INTEGER 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(9))(_sensitivity(8)))))
			(line__13(_architecture 1 0 13 (_assignment (_simple)(_target(4))(_sensitivity(9)(0)(1)(2)(3)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(9)(0)(1)(2)(3)))))
			(line__24(_architecture 3 0 24 (_assignment (_simple)(_target(6))(_sensitivity(9)(0)(1)(2)(3)))))
			(line__30(_architecture 4 0 30 (_assignment (_simple)(_target(7))(_sensitivity(9)(0)(1)(2)(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2071          1393405478001 behave
(_unit VHDL (barrel_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393405478002 2014.02.26 10:04:38)
	(_source (\./src/14_barrel/barrel_TB.vhd\))
	(_use (std(standard)))
	(_code 2f7c252b787979382f213a752d)
	(_entity
		(_time 1393405456924)
	)
	(_component
		(barrel4
			(_object
				(_port (_internal i0 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal i3 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal q0 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal q1 ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal q2 ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal q3 ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal shift ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
			)
		)
	)
	(_instantiation Shifter 0 24 (_component barrel4 )
		(_port
			((i0)(input(0)))
			((i1)(input(1)))
			((i2)(input(2)))
			((i3)(input(3)))
			((q0)(output(0)))
			((q1)(output(1)))
			((q2)(output(2)))
			((q3)(output(3)))
			((shift)(shift))
		)
		(_use (_entity . barrel4 behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 19 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~3}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ((i 0))))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16842753 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 2071          1393405551493 behave
(_unit VHDL (barrel_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393405551494 2014.02.26 10:05:51)
	(_source (\./src/14_barrel/barrel_TB.vhd\))
	(_use (std(standard)))
	(_code 4345464141151554434d561941)
	(_entity
		(_time 1393405456924)
	)
	(_component
		(barrel4
			(_object
				(_port (_internal i0 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal i3 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal q0 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal q1 ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal q2 ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal q3 ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal shift ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
			)
		)
	)
	(_instantiation Shifter 0 24 (_component barrel4 )
		(_port
			((i0)(input(0)))
			((i1)(input(1)))
			((i2)(input(2)))
			((i3)(input(3)))
			((q0)(output(0)))
			((q1)(output(1)))
			((q2)(output(2)))
			((q3)(output(3)))
			((shift)(shift))
		)
		(_use (_entity . barrel4 behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 19 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~3}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ((i 0))))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16842753 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1603          1393406721938 behave
(_unit VHDL (rotate 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393406721939 2014.02.26 10:25:21)
	(_source (\./src/rotate.vhd\))
	(_use (std(standard)))
	(_code 5f0d5e5c5f090f495f584b050b)
	(_entity
		(_time 1393406692217)
	)
	(_object
		(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal o ~BIT_VECTOR~121 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 0 9 (_internal (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_signal (_internal in_tmp ~BIT_VECTOR{0~to~i'length-1}~13 0 10 (_internal (_uni ))))
		(_signal (_internal out_tmp ~BIT_VECTOR{0~to~i'length-1}~13 0 10 (_internal (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(4)))))
			(line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((in_tmp)(i)))(_target(5)))))
			(line__14(_architecture 2 0 14 (_assignment (_simple)(_target(6)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 1821          1393407148864 behave
(_unit VHDL (rotate 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393407148865 2014.02.26 10:32:28)
	(_source (\./src/rotate.vhd\(\./src/15_rotate/rotate.vhd\)))
	(_use (std(standard)))
	(_code 1e1f1b191d484e081e1e0a444a)
	(_entity
		(_time 1393406692217)
	)
	(_object
		(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal o ~BIT_VECTOR~121 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 1 9 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
		(_signal (_internal in_tmp ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_architecture (_uni ))))
		(_signal (_internal out_tmp ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__13(_architecture 1 1 13 (_assignment (_simple)(_alias((in_tmp)(i)))(_target(5))(_sensitivity(1)))))
			(p1(_architecture 2 1 15 (_process (_target(6))(_sensitivity(3))(_read(4)(5)))))
			(line__23(_architecture 3 1 23 (_assignment (_simple)(_alias((o)(out_tmp)))(_target(2))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (6)
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2889          1393407157646 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
	(_version v147)
	(_time 1393407157647 2014.02.26 10:32:37)
	(_source (\./src/testbench/rotate_tb.vhd\))
	(_use (std(standard)))
	(_code 6d62666d6f3b3d7b6f6f793739)
	(_entity
		(_time 1393319706798)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
		(rotate
			(_object
				(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
				(_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
				(_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
			)
		)
	)
	(_instantiation tgen 0 47 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4621819117588971520)))
		)
		(_port
			((s)(control))
			((o)(takt))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4621819117588971520)))
			)
		)
	)
	(_instantiation testobjekt 0 56 (_component rotate )
		(_port
			((direction)(dir))
			((i)(input))
			((o)(output))
			((takt)(takt))
		)
		(_use (_entity . rotate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
		(_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(65536 16843008 )
		(257 16842752 )
		(0 16843009 )
		(65537 65537 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 1821          1393407357460 behave
(_unit VHDL (rotate 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393407357461 2014.02.26 10:35:57)
	(_source (\./src/rotate.vhd\(\./src/15_rotate/rotate.vhd\)))
	(_use (std(standard)))
	(_code fbf5fcabffadabedfbfbefa1af)
	(_entity
		(_time 1393406692217)
	)
	(_object
		(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal o ~BIT_VECTOR~121 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 1 9 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
		(_signal (_internal in_tmp ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_architecture (_uni ))))
		(_signal (_internal out_tmp ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__13(_architecture 1 1 13 (_assignment (_simple)(_alias((in_tmp)(i)))(_target(5))(_sensitivity(1)))))
			(p1(_architecture 2 1 15 (_process (_target(6))(_sensitivity(3))(_read(4)(5)))))
			(line__23(_architecture 3 1 23 (_assignment (_simple)(_alias((o)(out_tmp)))(_target(2))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (6)
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2575          1393409073036 behave
(_unit VHDL (end_reduce 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393409073037 2014.02.26 11:04:33)
	(_source (\./src/end_reduce.vhd\))
	(_use (std(standard)))
	(_code 80d5868ed5d7d095d4d692dad4)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate first_gen 0 26 (_if 2)
		(_instantiation and_first 0 27 (_component and2 )
			(_port
				((i1)(i_temp(0)))
				((i2)(i_temp(1)))
				((o)(intern(0)))
			)
			(_use (_entity . and2 behavior)
			)
		)
	)
	(_generate gen_loop 0 35 (_for ~INTEGER~range~1~to~i_temp'length-1~13 )
		(_instantiation and_gen 0 36 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~1~to~i_temp'length-1~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 0 7 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-2}~13 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 7))))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length-2}~13 0 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~i_temp'length-1~13 0 35 (_scalar (_to (i 1)(c 8)))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(1))(_sensitivity(2(0))(3(_index 9))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 2610          1393409159099 behave
(_unit VHDL (end_reduce 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393409159100 2014.02.26 11:05:59)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code b2b5b4e6e5e5e2a7e6e4a0e8e6)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_generate first_gen 1 26 (_if 2)
		(_instantiation and_first 1 27 (_component and2 )
			(_port
				((i1)(i_temp(0)))
				((i2)(i_temp(1)))
				((o)(intern(0)))
			)
			(_use (_entity . and2 behavior)
			)
		)
	)
	(_generate gen_loop 1 35 (_for ~INTEGER~range~1~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 36 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~1~to~i_temp'length-1~13 1 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-2}~13 1 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 7))))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length-2}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~i_temp'length-1~13 1 35 (_scalar (_to (i 1)(c 8)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(1))(_sensitivity(2(0))(3(_index 9))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 3559          1393409714858 behave
(_unit VHDL (end_reduce_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393409714859 2014.02.26 11:15:14)
	(_source (\./src/and_reduce_TB.vhd\))
	(_use (std(standard)))
	(_code aba5fbfcacfcfbbefeffb9f1ff)
	(_entity
		(_time 1393409667775)
	)
	(_component
		(end_reduce
			(_object
				(_port (_internal i ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal result ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
	)
	(_instantiation end_red_test1 0 28 (_component end_reduce )
		(_port
			((i)(i1))
			((result)(result1))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test2 0 33 (_component end_reduce )
		(_port
			((i)(i2))
			((result)(result2))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test3 0 38 (_component end_reduce )
		(_port
			((i)(i3))
			((result)(result3))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test4 0 43 (_component end_reduce )
		(_port
			((i)(i4))
			((result)(result4))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test5 0 48 (_component end_reduce )
		(_port
			((i)(i5))
			((result)(result5))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 0))))))
		(_signal (_internal i1 ~BIT_VECTOR{0~to~0}~13 0 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal result1 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_target(1)))))
			(line__56(_architecture 2 0 56 (_assignment (_simple)(_target(2)))))
			(line__57(_architecture 3 0 57 (_assignment (_simple)(_target(3)))))
			(line__58(_architecture 4 0 58 (_assignment (_simple)(_target(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)(4)
	)
	(_static
		(1 )
		(0 )
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 3597          1393409724715 behave
(_unit VHDL (end_reduce_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393409724716 2014.02.26 11:15:24)
	(_source (\./src/and_reduce_TB.vhd\(\./src/16_and_red/and_reduce_TB.vhd\)))
	(_use (std(standard)))
	(_code 2f7b2f2b2c787f3a7a7b3d757b)
	(_entity
		(_time 1393409667775)
	)
	(_component
		(end_reduce
			(_object
				(_port (_internal i ~BIT_VECTOR~13 1 8 (_entity (_in ))))
				(_port (_internal result ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
	)
	(_instantiation end_red_test1 1 28 (_component end_reduce )
		(_port
			((i)(i1))
			((result)(result1))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test2 1 33 (_component end_reduce )
		(_port
			((i)(i2))
			((result)(result2))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test3 1 38 (_component end_reduce )
		(_port
			((i)(i3))
			((result)(result3))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test4 1 43 (_component end_reduce )
		(_port
			((i)(i4))
			((result)(result4))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test5 1 48 (_component end_reduce )
		(_port
			((i)(i5))
			((result)(result5))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 0))))))
		(_signal (_internal i1 ~BIT_VECTOR{0~to~0}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 1 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 1 16 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 1 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 1 17 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 1 17 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 1 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 1 18 (_architecture (_uni ))))
		(_signal (_internal result1 ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 1 23 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 1 54 (_assignment (_simple)(_target(0)))))
			(line__55(_architecture 1 1 55 (_assignment (_simple)(_target(1)))))
			(line__56(_architecture 2 1 56 (_assignment (_simple)(_target(2)))))
			(line__57(_architecture 3 1 57 (_assignment (_simple)(_target(3)))))
			(line__58(_architecture 4 1 58 (_assignment (_simple)(_target(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)(4)
	)
	(_static
		(1 )
		(0 )
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
I 000046 55 814           1393409819718 intro
(_unit VHDL (intro 0 28 (intro 1 40 ))
	(_version v147)
	(_time 1393409819719 2014.02.26 11:16:59)
	(_source (\./src/intro.vhd\(\./src/sources/intro.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a6e6b6a6e3c3a7d696d2c3032)
	(_entity
		(_time 1313937920614)
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 30 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000047 55 3912          1393409819810 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393409819811 2014.02.26 11:16:59)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code c8ccc99d959f9fdd9c98da9290)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 34 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 35 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 36 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 37 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 39 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 40 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 41 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 42 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 44 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 45 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 45 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 46 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 47 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 47 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_target(2)))))
			(line__56(_architecture 2 0 56 (_assignment (_simple)(_target(4)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 1511          1393409819898 behave
(_unit VHDL (takt_gen_test 0 20 (behave 0 25 ))
	(_version v147)
	(_time 1393409819899 2014.02.26 11:16:59)
	(_source (\./src/TestBench/taktgen_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/testbench/taktgen_tb.vhd\)))
	(_use (std(standard)))
	(_code 26232b22217120312376607c70)
	(_entity
		(_time 1393234238614)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 29 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobjekt 1 38 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4626322717216342016)))
		)
		(_port
			((s)(control))
			((o)(outsig))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4626322717216342016)))
			)
		)
	)
	(_object
		(_signal (_internal control ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
		(_signal (_internal outsig ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 1 45 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2889          1393409819959 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
	(_version v147)
	(_time 1393409819960 2014.02.26 11:16:59)
	(_source (\./src/testbench/rotate_tb.vhd\))
	(_use (std(standard)))
	(_code 64616f64363234726666703e30)
	(_entity
		(_time 1393319706798)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
		(rotate
			(_object
				(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
				(_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
				(_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
			)
		)
	)
	(_instantiation tgen 0 47 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4621819117588971520)))
		)
		(_port
			((s)(control))
			((o)(takt))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4621819117588971520)))
			)
		)
	)
	(_instantiation testobjekt 0 56 (_component rotate )
		(_port
			((direction)(dir))
			((i)(input))
			((o)(output))
			((takt)(takt))
		)
		(_use (_entity . rotate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
		(_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(65536 16843008 )
		(257 16842752 )
		(0 16843009 )
		(65537 65537 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 3937          1393409820038 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393409820039 2014.02.26 11:17:00)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code b2b7bfe6e6e6b0a4b8bdf7e9e7)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 42 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 43 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 44 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 44 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 45 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 47 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 48 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 49 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 50 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 52 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 52 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 53 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 53 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 54 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 55 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(2)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__73(_architecture 5 0 73 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000056 55 1253          1393409820106 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1393409820107 2014.02.26 11:17:00)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0f4f0a0a5a6a0e7f0ffb6a9f7)
	(_entity
		(_time 1313937748839)
	)
	(_component
		(intro
			(_object
				(_generic (_internal delay ~extSTD.STANDARD.TIME 0 13 (_entity -1 )))
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 30 (_component intro )
		(_generic
			((delay)((ns 4630826316843712512)))
		)
		(_port
			((in1)(in1_tb))
			((out1)(out1_tb))
		)
		(_use (_entity . intro)
			(_generic
				((delay)((ns 4630826316843712512)))
			)
		)
	)
	(_object
		(_signal (_internal in1_tb ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
		(_signal (_internal out1_tb ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 352 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 44 (intro_tb))
	(_version v147)
	(_time 1393409820124 2014.02.26 11:17:00)
	(_source (\./src/testbench/intro_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00055506055657170401125a54)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000049 55 3817          1393409820167 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393409820168 2014.02.26 11:17:00)
	(_source (\./src/xor2_s.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2_s.vhd\)))
	(_use (std(standard)))
	(_code 2f2a762b2f79793c2f7b69747d)
	(_entity
		(_time 1393231304457)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 1 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 1 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 1 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 1 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 1 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 930           1393409820237 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393409820238 2014.02.26 11:17:00)
	(_source (\./src/not1.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/not1.vhd\)))
	(_use (std(standard)))
	(_code 7d79797c7f2b2d6e7c7338277a)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1001          1393409820298 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393409820299 2014.02.26 11:17:00)
	(_source (\./src/and2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/and2.vhd\)))
	(_use (std(standard)))
	(_code aca8fcfbaafbfcbfaea2bdf6a8)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 998           1393409820360 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393409820361 2014.02.26 11:17:00)
	(_source (\./src/or2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/or2.vhd\)))
	(_use (std(standard)))
	(_code eaeeedb8b9b8bcfcbce5f8b5b9)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1001          1393409820421 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393409820422 2014.02.26 11:17:00)
	(_source (\./src/xor2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2.vhd\)))
	(_use (std(standard)))
	(_code 282d722c767e7e3b2a2730722f)
	(_entity
		(_time 1393231739459)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 5099          1393409820483 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393409820484 2014.02.26 11:17:00)
	(_source (\./src/gatter_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/gatter_tb.vhd\)))
	(_use (std(standard)))
	(_code 67633267613137706061723c34)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 1 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 1 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 1 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 1 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 1 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 1 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 1 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 907           1393409820545 behavior
(_unit VHDL (takt_gen 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393409820546 2014.02.26 11:17:00)
	(_source (\./src/takt_gen.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/takt_gen.vhd\)))
	(_use (std(standard)))
	(_code a5a0f3f2a1f2a3b2a1f4e3fff3)
	(_entity
		(_time 1393233808223)
	)
	(_object
		(_generic (_internal puls ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_generic (_internal pause ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_in ((i 1))))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 1 9 (_process (_wait_for)(_target(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000047 55 834           1393409820606 behave
(_unit VHDL (pmodell 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393409820607 2014.02.26 11:17:00)
	(_source (\./src/pmodell.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/pmodell.vhd\)))
	(_use (std(standard)))
	(_code e4e1b6b7b4b3e6f2e1e6f1bee6)
	(_entity
		(_time 1393235088352)
	)
	(_object
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 1 5 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extSTD.STANDARD.INTEGER 1 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 1 7 (_process (_wait_on)(_target(0))(_sensitivity(0)(1)))))
			(p2(_architecture 1 1 15 (_process (_wait_on)(_target(1))(_sensitivity(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1491          1393409820667 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393409820668 2014.02.26 11:17:00)
	(_source (\./src/diff_up_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up_tb.vhd\)))
	(_use (std(standard)))
	(_code 22267526297570342573647976)
	(_entity
		(_time 1393238383058)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 1 24 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up behavior)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 1 28 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000049 55 2222          1393409820728 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393409820729 2014.02.26 11:17:00)
	(_source (\./src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code 60643760693732766737263b34)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 1 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 1 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 1 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000054 55 935           1393409820741 behavior_proc
(_unit VHDL (diff_up 0 1 (behavior_proc 0 31 ))
	(_version v147)
	(_time 1393409820742 2014.02.26 11:17:00)
	(_source (\./src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code 70742771792722667621362b24)
	(_entity
		(_time 1393237951219)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 1 33 (_process (_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior_proc 1 -1
	)
)
I 000047 55 2308          1393409820813 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393409820814 2014.02.26 11:17:00)
	(_source (\./src/dt_b_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/dt_b_tb.vhd\)))
	(_use (std(standard)))
	(_code aeaaf9f8fffaacb8aefde8f5fb)
	(_entity
		(_time 1393243126764)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 1 30 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 1 38 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(4)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1017          1393409820875 behave
(_unit VHDL (dt_b 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393409820876 2014.02.26 11:17:00)
	(_source (\./src/dt_b.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/dt_b.vhd\)))
	(_use (std(standard)))
	(_code ede9babfbdb9effbeee2f9b6b8)
	(_entity
		(_time 1393242685534)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 1 9 (_architecture (_uni ((i 0))))))
		(_process
			(master(_architecture 0 1 12 (_process (_target(4))(_sensitivity(1))(_read(0)))))
			(slave(_architecture 1 1 19 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 3861          1393409820941 behave
(_unit VHDL (sch_la_tb 0 1 (behave 0 5 ))
	(_version v147)
	(_time 1393409820942 2014.02.26 11:17:00)
	(_source (\./src/sch_la_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/sch_la_tb.vhd\)))
	(_use (std(standard)))
	(_code 3b3e6c3e6a6c672e693478616b)
	(_entity
		(_time 1393245146340)
	)
	(_component
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 9 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~13 1 13 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 29 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 31 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~132 1 32 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 1 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 1 33 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation sch_reg 1 44 (_component schiebe_reg )
		(_generic
			((breite)(_code 5))
		)
		(_port
			((i)(input))
			((takt)(takt))
			((o)(output_schiebe))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)(_code 6))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation la1 1 54 (_component latch )
		(_generic
			((breite)(_code 7))
		)
		(_port
			((takt)(takt))
			((i)(output_schiebe))
			((o)(output_latch))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)(_code 8))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation takt_g 1 64 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 \4\ (_entity ((i 4)))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~136 1 40 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 9))))))
		(_signal (_internal output_schiebe ~BIT_VECTOR{0~to~breite-1}~136 1 40 (_architecture (_uni ))))
		(_signal (_internal output_latch ~BIT_VECTOR{0~to~breite-1}~136 1 41 (_architecture (_uni ))))
		(_process
			(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 1 1 73 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 1935          1393409821010 behave
(_unit VHDL (schiebe_reg 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393409821011 2014.02.26 11:17:01)
	(_source (\./src/schiebe_register.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/schiebe_register.vhd\)))
	(_use (std(standard)))
	(_code 797c2e78732e256f727b6c232a)
	(_entity
		(_time 1393244622290)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 1 20 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 1 28 (_for ~INTEGER~range~0~to~breite-2~13 )
		(_instantiation msflipflop 1 29 (_entity . dt_b)
			(_port
				((d)(o(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-2~13 1 28 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-2~13 1 28 (_scalar (_to (i 0)(c 3)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 1525          1393409821081 behave
(_unit VHDL (latch 0 1 (behave 0 10 ))
	(_version v147)
	(_time 1393409821082 2014.02.26 11:17:01)
	(_source (\./src/latch.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/latch.vhd\)))
	(_use (std(standard)))
	(_code c7c3c092c19197d1c595df9dc5)
	(_entity
		(_time 1393245372256)
	)
	(_generate gen 1 21 (_for ~INTEGER~range~0~to~breite-1~13 )
		(_instantiation msflipflop 1 22 (_entity . dt_b)
			(_port
				((d)(i(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-1~13 1 21 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-1~13 1 21 (_scalar (_to (i 0)(c 4)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2797          1393409821168 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393409821169 2014.02.26 11:17:01)
	(_source (\./src/09_Counter/ud_counter_TB.vhd\))
	(_use (std(standard)))
	(_code 15104512144117031517534e41)
	(_entity
		(_time 1393315507808)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(1)))
			((count1)(output(0)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1561          1393409821270 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393409821271 2014.02.26 11:17:01)
	(_source (\./src/09_counter/ud_counter.vhd\))
	(_use (std(standard)))
	(_code 8287d28c84d680948585c4d9d6)
	(_entity
		(_time 1393319788729)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_process
			(NZ(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(0)(6)))))
			(ZS(_architecture 1 0 51 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 60 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 2174          1393409821363 behave
(_unit VHDL (sp_umsetzer_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393409821364 2014.02.26 11:17:01)
	(_source (\./src/10_SP/sp_umsetzer_TB.vhd\))
	(_use (std(standard)))
	(_code e0e5b6b2e0b4e2f7e6e7a4bbb2)
	(_entity
		(_time 1393320787951)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 34 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 41 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 29 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 3499          1393409821386 behave
(_unit VHDL (sp_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393409821387 2014.02.26 11:17:01)
	(_source (\./src/10_SP/sp_umsetzer.vhd\))
	(_use (std(standard)))
	(_code f0f5a6a1f0a4f2e7f1ffb4aba2)
	(_entity
		(_time 1393320186763)
	)
	(_component
		(sp_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Automat 0 44 (_component sp_automat )
		(_port
			((start)(start))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_automat drei_proc)
			(_port
				((start)(start))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 52 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 62 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 41 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1191          1393409821469 drei_proc
(_unit VHDL (sp_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393409821470 2014.02.26 11:17:01)
	(_source (\./src/10_sp/sp_automat.vhd\))
	(_use (std(standard)))
	(_code 4d48184e19194f5b4f1f581618)
	(_entity
		(_time 1393319788810)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 a b c d e f warte (_to (i 0)(i 6)))))
		(_signal (_internal akt_zust Zustaende 0 9 (_architecture (_uni ((i 6))))))
		(_signal (_internal next_zust Zustaende 0 9 (_architecture (_uni ((i 6))))))
		(_process
			(NZ(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
			(ZS(_architecture 1 0 47 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 56 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000050 55 1378          1393409821539 drei_proc
(_unit VHDL (sp_parity_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393409821540 2014.02.26 11:17:01)
	(_source (\./src/11_Parity/sp_parity_automat.vhd\))
	(_use (std(standard)))
	(_code 8c89d983dfd88e9b8b8c9dd7df)
	(_entity
		(_time 1393329056130)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal daten ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 warten bit1_u bit1_g bit1_u_sent_t4 bit1_g_sent_t4 bit2_u bit2_g bit3_u bit3_g bit4_u bit4_g sent_t4 (_to (i 0)(i 11)))))
		(_signal (_internal akt_zust Zustaende 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal next_zust Zustaende 0 16 (_architecture (_uni ((i 0))))))
		(_process
			(NZ(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)))))
			(ZS(_architecture 1 0 101 (_process (_target(5))(_sensitivity(2)(3)(6))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 110 (_process (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 3659          1393409821604 behave
(_unit VHDL (sp_parity_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393409821605 2014.02.26 11:17:01)
	(_source (\./src/11_Parity/sp_parity_umsetzer.vhd\))
	(_use (std(standard)))
	(_code cacf9f9e9b9ec8ddce9fdb9199)
	(_entity
		(_time 1393330325140)
	)
	(_component
		(sp_parity_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 35 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 38 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 39 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 25 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 28 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation automat1 0 46 (_component sp_parity_automat )
		(_port
			((start)(start))
			((daten)(daten_in))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_parity_automat drei_proc)
			(_port
				((start)(start))
				((daten)(daten))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 55 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 65 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 43 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 2198          1393409821668 behave
(_unit VHDL (sp_parity_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393409821669 2014.02.26 11:17:01)
	(_source (\./src/11_Parity/sp_parity_TB.vhd\))
	(_use (std(standard)))
	(_code 080c0b0f005c0a1f0b0a19535b)
	(_entity
		(_time 1393329331502)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 24 (_entity (_inout ))))
			)
		)
		(sp_parity_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 35 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation parity_umsetzer 0 43 (_component sp_parity_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_parity_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 30 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 30 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 532           1393409821680 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393409821681 2014.02.26 11:17:01)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code 181c1c1e124f4d0e4d4b0b4349)
	(_entity
		(_time 1393409821678)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_internal (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000031 55 626 0 numeric_conv
(_unit VHDL (numeric_conv 0 1 (numeric_conv 0 5 ))
	(_version v147)
	(_time 1393409821747 2014.02.26 11:17:01)
	(_source (\./src/13_to_int/to_int.vhd\))
	(_use (std(standard)))
	(_code 56530354550156405252440c0e)
	(_entity
		(_time 1393400720481)
	)
	(_object
		(_subprogram
			(_internal to_integer 0 0 2 (_entity (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . numeric_conv 1 -1
	)
)
I 000047 55 2071          1393409821807 behave
(_unit VHDL (barrel_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393409821808 2014.02.26 11:17:01)
	(_source (\./src/14_barrel/barrel_TB.vhd\))
	(_use (std(standard)))
	(_code 9590979a91c3c382959b80cf97)
	(_entity
		(_time 1393405456924)
	)
	(_component
		(barrel4
			(_object
				(_port (_internal i0 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal i3 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal q0 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal q1 ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal q2 ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal q3 ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal shift ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
			)
		)
	)
	(_instantiation Shifter 0 24 (_component barrel4 )
		(_port
			((i0)(input(0)))
			((i1)(input(1)))
			((i2)(input(2)))
			((i3)(input(3)))
			((q0)(output(0)))
			((q1)(output(1)))
			((q2)(output(2)))
			((q3)(output(3)))
			((shift)(shift))
		)
		(_use (_entity . barrel4 behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 19 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~3}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ((i 0))))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16842753 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1658          1393409821868 behave
(_unit VHDL (barrel4 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393409821869 2014.02.26 11:17:01)
	(_source (\./src/14_barrel/barrel_rot.vhd\))
	(_use (std(standard)))
	(_code d3d6d181d18585c4d3d1c689d1)
	(_entity
		(_time 1393404992191)
	)
	(_object
		(_port (_internal i0 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i3 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q2 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q3 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal shift ~extSTD.STANDARD.INTEGER 0 5 (_entity (_in ))))
		(_signal (_internal shifter ~extSTD.STANDARD.INTEGER 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(9))(_sensitivity(8)))))
			(line__13(_architecture 1 0 13 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)(9)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(9)))))
			(line__24(_architecture 3 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)(9)))))
			(line__30(_architecture 4 0 30 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)(2)(3)(9)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1821          1393409821934 behave
(_unit VHDL (rotate 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393409821935 2014.02.26 11:17:01)
	(_source (\./src/rotate.vhd\(\./src/15_rotate/rotate.vhd\)))
	(_use (std(standard)))
	(_code 12161115464442041212064846)
	(_entity
		(_time 1393406692217)
	)
	(_object
		(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal o ~BIT_VECTOR~121 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 1 9 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
		(_signal (_internal in_tmp ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_architecture (_uni ))))
		(_signal (_internal out_tmp ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__13(_architecture 1 1 13 (_assignment (_simple)(_alias((in_tmp)(i)))(_target(5))(_sensitivity(1)))))
			(p1(_architecture 2 1 15 (_process (_target(6))(_sensitivity(3))(_read(4)(5)))))
			(line__23(_architecture 3 1 23 (_assignment (_simple)(_alias((o)(out_tmp)))(_target(2))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (6)
	)
	(_model . behave 5 -1
	)
)
I 000047 55 3597          1393409822002 behave
(_unit VHDL (end_reduce_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393409822003 2014.02.26 11:17:02)
	(_source (\./src/and_reduce_TB.vhd\(\./src/16_and_red/and_reduce_tb.vhd\)))
	(_use (std(standard)))
	(_code 60656460353730753534723a34)
	(_entity
		(_time 1393409667775)
	)
	(_component
		(end_reduce
			(_object
				(_port (_internal i ~BIT_VECTOR~13 1 8 (_entity (_in ))))
				(_port (_internal result ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
	)
	(_instantiation end_red_test1 1 28 (_component end_reduce )
		(_port
			((i)(i1))
			((result)(result1))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test2 1 33 (_component end_reduce )
		(_port
			((i)(i2))
			((result)(result2))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test3 1 38 (_component end_reduce )
		(_port
			((i)(i3))
			((result)(result3))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test4 1 43 (_component end_reduce )
		(_port
			((i)(i4))
			((result)(result4))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test5 1 48 (_component end_reduce )
		(_port
			((i)(i5))
			((result)(result5))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 0))))))
		(_signal (_internal i1 ~BIT_VECTOR{0~to~0}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 1 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 1 16 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 1 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 1 17 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 1 17 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 1 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 1 18 (_architecture (_uni ))))
		(_signal (_internal result1 ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 1 23 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 1 54 (_assignment (_simple)(_target(0)))))
			(line__55(_architecture 1 1 55 (_assignment (_simple)(_target(1)))))
			(line__56(_architecture 2 1 56 (_assignment (_simple)(_target(2)))))
			(line__57(_architecture 3 1 57 (_assignment (_simple)(_target(3)))))
			(line__58(_architecture 4 1 58 (_assignment (_simple)(_target(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)(4)
	)
	(_static
		(1 )
		(0 )
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2610          1393409822070 behave
(_unit VHDL (end_reduce 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393409822071 2014.02.26 11:17:02)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code 9e9b9a919ec9ce8bcac88cc4ca)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_generate first_gen 1 26 (_if 2)
		(_instantiation and_first 1 27 (_component and2 )
			(_port
				((i1)(i_temp(0)))
				((i2)(i_temp(1)))
				((o)(intern(0)))
			)
			(_use (_entity . and2 behavior)
			)
		)
	)
	(_generate gen_loop 1 35 (_for ~INTEGER~range~1~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 36 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~1~to~i_temp'length-1~13 1 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-2}~13 1 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 7))))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length-2}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~i_temp'length-1~13 1 35 (_scalar (_to (i 1)(c 8)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(1))(_sensitivity(2(0))(3(_index 9))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 3072          1393409863514 behave
(_unit VHDL (end_reduce_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393409863515 2014.02.26 11:17:43)
	(_source (\./src/and_reduce_TB.vhd\(\./src/16_and_red/and_reduce_TB.vhd\)))
	(_use (std(standard)))
	(_code 782a7e79252f286d2d7b6a222c)
	(_entity
		(_time 1393409667775)
	)
	(_component
		(end_reduce
			(_object
				(_port (_internal i ~BIT_VECTOR~13 1 8 (_entity (_in ))))
				(_port (_internal result ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
	)
	(_instantiation end_red_test2 1 26 (_component end_reduce )
		(_port
			((i)(i2))
			((result)(result2))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test3 1 31 (_component end_reduce )
		(_port
			((i)(i3))
			((result)(result3))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test4 1 36 (_component end_reduce )
		(_port
			((i)(i4))
			((result)(result4))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test5 1 41 (_component end_reduce )
		(_port
			((i)(i5))
			((result)(result5))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 1 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 1 16 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 1 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 1 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 1 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ((i 0))))))
		(_process
			(line__47(_architecture 0 1 47 (_assignment (_simple)(_target(0)))))
			(line__48(_architecture 1 1 48 (_assignment (_simple)(_target(1)))))
			(line__49(_architecture 2 1 49 (_assignment (_simple)(_target(2)))))
			(line__50(_architecture 3 1 50 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)
	)
	(_static
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 1821          1393409908383 behave
(_unit VHDL (rotate 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393409908390 2014.02.26 11:18:28)
	(_source (\./src/rotate.vhd\(\./src/15_rotate/rotate.vhd\)))
	(_use (std(standard)))
	(_code bab5baeebdeceaacbabaaee0ee)
	(_entity
		(_time 1393406692217)
	)
	(_object
		(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal o ~BIT_VECTOR~121 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 1 9 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
		(_signal (_internal in_tmp ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_architecture (_uni ))))
		(_signal (_internal out_tmp ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__13(_architecture 1 1 13 (_assignment (_simple)(_alias((in_tmp)(i)))(_target(5))(_sensitivity(1)))))
			(p1(_architecture 2 1 15 (_process (_target(6))(_sensitivity(3))(_read(4)(5)))))
			(line__23(_architecture 3 1 23 (_assignment (_simple)(_alias((o)(out_tmp)))(_target(2))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (6)
	)
	(_model . behave 5 -1
	)
)
I 000047 55 3072          1393409945671 behave
(_unit VHDL (end_reduce_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393409945672 2014.02.26 11:19:05)
	(_source (\./src/and_reduce_TB.vhd\(\./src/16_and_red/and_reduce_tb.vhd\)))
	(_use (std(standard)))
	(_code 5e595f5d5e090e4b0b5d4c040a)
	(_entity
		(_time 1393409667775)
	)
	(_component
		(end_reduce
			(_object
				(_port (_internal i ~BIT_VECTOR~13 1 8 (_entity (_in ))))
				(_port (_internal result ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
	)
	(_instantiation end_red_test2 1 26 (_component end_reduce )
		(_port
			((i)(i2))
			((result)(result2))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test3 1 31 (_component end_reduce )
		(_port
			((i)(i3))
			((result)(result3))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test4 1 36 (_component end_reduce )
		(_port
			((i)(i4))
			((result)(result4))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test5 1 41 (_component end_reduce )
		(_port
			((i)(i5))
			((result)(result5))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 1 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 1 16 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 1 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 1 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 1 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ((i 0))))))
		(_process
			(line__47(_architecture 0 1 47 (_assignment (_simple)(_target(0)))))
			(line__48(_architecture 1 1 48 (_assignment (_simple)(_target(1)))))
			(line__49(_architecture 2 1 49 (_assignment (_simple)(_target(2)))))
			(line__50(_architecture 3 1 50 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)
	)
	(_static
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 2610          1393409945743 behave
(_unit VHDL (end_reduce 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393409945744 2014.02.26 11:19:05)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code acabadfbaafbfcb9f8fabef6f8)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_generate first_gen 1 26 (_if 2)
		(_instantiation and_first 1 27 (_component and2 )
			(_port
				((i1)(i_temp(0)))
				((i2)(i_temp(1)))
				((o)(intern(0)))
			)
			(_use (_entity . and2 behavior)
			)
		)
	)
	(_generate gen_loop 1 35 (_for ~INTEGER~range~1~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 36 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~1~to~i_temp'length-1~13 1 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-2}~13 1 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 7))))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length-2}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~i_temp'length-1~13 1 35 (_scalar (_to (i 1)(c 8)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(1))(_sensitivity(2(0))(3(_index 9))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 2554          1393410053102 behave
(_unit VHDL (end_reduce 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393410053103 2014.02.26 11:20:53)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code 0c58010a0a5b5c1958031e5658)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation and_first 1 26 (_component and2 )
		(_port
			((i1)(i_temp(0)))
			((i2)(i_temp(1)))
			((o)(intern(0)))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_generate gen_loop 1 33 (_for ~INTEGER~range~1~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 34 (_component and2 )
			(_port
				((i1)(intern(_index 2)))
				((i2)(i_temp(_index 3)))
				((o)(intern(_index 4)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~1~to~i_temp'length-1~13 1 33 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-2}~13 1 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length-2}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~i_temp'length-1~13 1 33 (_scalar (_to (i 1)(c 7)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 8))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 2446          1393410116237 behave
(_unit VHDL (end_reduce 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393410116238 2014.02.26 11:21:56)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code aafdfafdaefdfabffea5b8f0fe)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation and_first 1 26 (_component and2 )
		(_port
			((i1)(i_temp(0)))
			((i2)(i_temp(1)))
			((o)(intern(0)))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_generate gen_loop 1 33 (_for ~INTEGER~range~1~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 34 (_component and2 )
			(_port
				((i1)(intern(_index 2)))
				((i2)(i_temp(_index 3)))
				((o)(intern(_index 4)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~1~to~i_temp'length-1~13 1 33 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length-1}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~i_temp'length-1~13 1 33 (_scalar (_to (i 1)(c 6)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 7))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 2446          1393410188705 behave
(_unit VHDL (end_reduce 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393410188706 2014.02.26 11:23:08)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code b8edb4ece5efe8adecb7aae2ec)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation and_first 1 26 (_component and2 )
		(_port
			((i1)(i_temp(0)))
			((i2)(i_temp(1)))
			((o)(intern(0)))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_generate gen_loop 1 33 (_for ~INTEGER~range~1~to~i_temp'length-2~13 )
		(_instantiation and_gen 1 34 (_component and2 )
			(_port
				((i1)(intern(_index 2)))
				((i2)(i_temp(_index 3)))
				((o)(intern(_index 4)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~1~to~i_temp'length-2~13 1 33 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length-1}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~i_temp'length-2~13 1 33 (_scalar (_to (i 1)(c 6)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 7))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 2446          1393410471812 behave
(_unit VHDL (end_reduce 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393410471813 2014.02.26 11:27:51)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code 9f98c8909cc8cf8acb908dc5cb)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation and_first 1 26 (_component and2 )
		(_port
			((i1)(i_temp(0)))
			((i2)(i_temp(1)))
			((o)(intern(0)))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_generate gen_loop 1 33 (_for ~INTEGER~range~2~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 34 (_component and2 )
			(_port
				((i1)(intern(_index 2)))
				((i2)(i_temp(_index 3)))
				((o)(intern(_index 4)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~2~to~i_temp'length-1~13 1 33 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length-1}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2~to~i_temp'length-1~13 1 33 (_scalar (_to (i 2)(c 6)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 7))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 3111          1393410514031 behave
(_unit VHDL (end_reduce_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393410514032 2014.02.26 11:28:34)
	(_source (\./src/and_reduce_TB.vhd\(\./src/16_and_red/and_reduce_TB.vhd\)))
	(_use (std(standard)))
	(_code 94c1919bc5c3c481c19786cec0)
	(_entity
		(_time 1393409667775)
	)
	(_component
		(end_reduce
			(_object
				(_port (_internal i ~BIT_VECTOR~13 1 8 (_entity (_in ))))
				(_port (_internal result ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
	)
	(_instantiation end_red_test2 1 26 (_component end_reduce )
		(_port
			((i)(i2))
			((result)(result2))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test3 1 31 (_component end_reduce )
		(_port
			((i)(i3))
			((result)(result3))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test4 1 36 (_component end_reduce )
		(_port
			((i)(i4))
			((result)(result4))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test5 1 41 (_component end_reduce )
		(_port
			((i)(i5))
			((result)(result5))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 1 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 1 16 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 1 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 1 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 1 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ((i 0))))))
		(_process
			(line__47(_architecture 0 1 47 (_assignment (_simple)(_target(0)))))
			(line__48(_architecture 1 1 48 (_assignment (_simple)(_target(1)))))
			(line__49(_architecture 2 1 49 (_assignment (_simple)(_target(2)))))
			(line__50(_architecture 3 1 50 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)
	)
	(_static
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 2346          1393413184111 behave
(_unit VHDL (end_reduce 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393413184218 2014.02.26 12:13:04)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code 22237126757572377626307876)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~1~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 29 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~1~to~i_temp'length-1~13 1 28 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length-1}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~i_temp'length-1~13 1 28 (_scalar (_to (i 1)(c 7)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(3(0))))))
			(line__25(_architecture 2 1 25 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 8))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 2346          1393413253786 behave
(_unit VHDL (end_reduce 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393413253787 2014.02.26 12:14:13)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code ebe5bbb8ecbcbbfebfeff9b1bf)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~0~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 29 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length-1}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(3(0))))))
			(line__25(_architecture 2 1 25 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 8))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 2451          1393413320439 behave
(_unit VHDL (end_reduce 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393413320440 2014.02.26 12:15:20)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code 3e31383b3e696e2b6a3a2c646a)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~0~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 29 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length}~13 1 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 7))))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_scalar (_to (i 0)(c 8)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(3(0))))))
			(line__25(_architecture 2 1 25 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 9))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 3544          1393413463816 behave
(_unit VHDL (end_reduce_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393413463817 2014.02.26 12:17:43)
	(_source (\./src/and_reduce_TB.vhd\(\./src/16_and_red/and_reduce_TB.vhd\)))
	(_use (std(standard)))
	(_code 63366563353433763636713937)
	(_entity
		(_time 1393409667775)
	)
	(_component
		(end_reduce
			(_object
				(_port (_internal i ~BIT_VECTOR~13 1 8 (_entity (_in ))))
				(_port (_internal result ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
	)
	(_instantiation end_red_test1 1 27 (_component end_reduce )
		(_port
			((i)(i1))
			((result)(result1))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test2 1 33 (_component end_reduce )
		(_port
			((i)(i2))
			((result)(result2))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test3 1 38 (_component end_reduce )
		(_port
			((i)(i3))
			((result)(result3))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test4 1 43 (_component end_reduce )
		(_port
			((i)(i4))
			((result)(result4))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test5 1 48 (_component end_reduce )
		(_port
			((i)(i5))
			((result)(result5))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 0))))))
		(_signal (_internal i1 ~BIT_VECTOR{0~to~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 1 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 1 16 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 1 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 1 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal result1 ~extSTD.STANDARD.BIT 1 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 1 54 (_assignment (_simple)(_target(1)))))
			(line__55(_architecture 1 1 55 (_assignment (_simple)(_target(2)))))
			(line__56(_architecture 2 1 56 (_assignment (_simple)(_target(3)))))
			(line__57(_architecture 3 1 57 (_assignment (_simple)(_target(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (1)(2)(3)(4)
	)
	(_static
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 3636          1393413490366 behave
(_unit VHDL (end_reduce_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393413490367 2014.02.26 12:18:10)
	(_source (\./src/and_reduce_TB.vhd\(\./src/16_and_red/and_reduce_TB.vhd\)))
	(_use (std(standard)))
	(_code 0a0e5d0c0e5d5a1f5f5e18505e)
	(_entity
		(_time 1393409667775)
	)
	(_component
		(end_reduce
			(_object
				(_port (_internal i ~BIT_VECTOR~13 1 8 (_entity (_in ))))
				(_port (_internal result ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
	)
	(_instantiation end_red_test1 1 27 (_component end_reduce )
		(_port
			((i)(i1))
			((result)(result1))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test2 1 33 (_component end_reduce )
		(_port
			((i)(i2))
			((result)(result2))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test3 1 38 (_component end_reduce )
		(_port
			((i)(i3))
			((result)(result3))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test4 1 43 (_component end_reduce )
		(_port
			((i)(i4))
			((result)(result4))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test5 1 48 (_component end_reduce )
		(_port
			((i)(i5))
			((result)(result5))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 0))))))
		(_signal (_internal i1 ~BIT_VECTOR{0~to~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 1 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 1 16 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 1 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 1 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal result1 ~extSTD.STANDARD.BIT 1 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 1 54 (_assignment (_simple)(_target(0)))))
			(line__55(_architecture 1 1 55 (_assignment (_simple)(_target(1)))))
			(line__56(_architecture 2 1 56 (_assignment (_simple)(_target(2)))))
			(line__57(_architecture 3 1 57 (_assignment (_simple)(_target(3)))))
			(line__58(_architecture 4 1 58 (_assignment (_simple)(_target(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)(4)
	)
	(_static
		(1 )
		(0 )
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2398          1393413840574 behave
(_unit VHDL (end_reduce 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393413840575 2014.02.26 12:24:00)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code 19171f1e454e490c4d1d0b434d)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~1~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 29 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~1~to~i_temp'length-1~13 1 28 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length-1}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~i_temp'length-1~13 1 28 (_scalar (_to (i 1)(c 7)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_alias((intern(0))(i_temp(0))))(_target(3(0)))(_sensitivity(2(0))))))
			(line__25(_architecture 2 1 25 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 8))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 2346          1393413931185 behave
(_unit VHDL (end_reduce 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393413931186 2014.02.26 12:25:31)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code 06550600555156135202145c52)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~0~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 29 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length-1}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(3(0))))))
			(line__25(_architecture 2 1 25 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 8))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 2346          1393413933783 behave
(_unit VHDL (end_reduce 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393413933784 2014.02.26 12:25:33)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code 33606036656463266737216967)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~0~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 29 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length-1}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(3(0))))))
			(line__25(_architecture 2 1 25 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 8))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 2346          1393413947633 behave
(_unit VHDL (end_reduce 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393413947634 2014.02.26 12:25:47)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code 50545053050700450454420a04)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~0~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 29 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length-1}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(3(0))))))
			(line__25(_architecture 2 1 25 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 8))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 2451          1393413964283 behave
(_unit VHDL (end_reduce 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393413964284 2014.02.26 12:26:04)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code 55555656050205400151470f01)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~0~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 29 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length}~13 1 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 7))))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_scalar (_to (i 0)(c 8)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(3(0))))))
			(line__25(_architecture 2 1 25 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 9))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 930           1393416605725 behave
(_unit VHDL (parity_gen 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393416605726 2014.02.26 13:10:05)
	(_source (\./src/parity_gen.vhd\))
	(_use (std(standard)))
	(_code a4f1a0f3a1f2f2b2adf0b0fffc)
	(_entity
		(_time 1393416605715)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 0 9 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 0 9 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 1136          1393416644857 behave
(_unit VHDL (parity_gen 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393416644858 2014.02.26 13:10:44)
	(_source (\./src/parity_gen.vhd\))
	(_use (std(standard)))
	(_code 797a2d78712f2f6f702a6d2221)
	(_entity
		(_time 1393416605714)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 0 9 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 0 9 (_internal (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 0 11 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3(_range 3))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 2390          1393416907244 behave
(_unit VHDL (parity_gen 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393416907245 2014.02.26 13:15:07)
	(_source (\./src/parity_gen.vhd\))
	(_use (std(standard)))
	(_code 7370267271252565787667282b)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 0 25 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 0 26 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 1)))
				((i2)(temp(_index 2)))
				((o)(temp(_index 3)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 0 25 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 0 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 0 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 0 25 (_scalar (_to (i 0)(c 6)))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(3(_range 7)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 2433          1393416926264 behave
(_unit VHDL (parity_gen 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393416926265 2014.02.26 13:15:26)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code bcb2b4e8eeeaeaaab7b9a8e7e4)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 25 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 26 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 1)))
				((i2)(temp(_index 2)))
				((o)(temp(_index 3)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 25 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 25 (_scalar (_to (i 0)(c 6)))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(3(_range 7)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 3310          1393417310748 behave
(_unit VHDL (parity_gen_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393417310749 2014.02.26 13:21:50)
	(_source (\./src/17_parity_parallel/parity_gen_TB.vhd\))
	(_use (std(standard)))
	(_code ababadfcf8fdfdbda6acbff0f3)
	(_entity
		(_time 1393417253208)
	)
	(_component
		(parity_gen
			(_object
				(_port (_internal d ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal p ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
	)
	(_instantiation par1 0 29 (_component parity_gen )
		(_port
			((d)(i2))
			((s)(s))
			((p)(result2))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par2 0 36 (_component parity_gen )
		(_port
			((d)(i3))
			((s)(s))
			((p)(result3))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par3 0 43 (_component parity_gen )
		(_port
			((d)(i4))
			((s)(s))
			((p)(result4))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par4 0 50 (_component parity_gen )
		(_port
			((d)(i5))
			((s)(s))
			((p)(result5))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 25 (_architecture (_uni ((i 0))))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(8)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(0)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(1)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_target(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)
	)
	(_static
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2809          1393417443350 behave
(_unit VHDL (parity_gen 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393417443351 2014.02.26 13:24:03)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code a4a4f7f3a1f2f2b2aff2b0fffc)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 25 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 26 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 1)))
				((i2)(temp(_index 2)))
				((o)(temp(_index 3)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_instantiation xor_par 1 34 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 4)))
				((i2)(s))
				((o)(p))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 25 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 25 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(3(_range 8)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 3310          1393417478238 behave
(_unit VHDL (parity_gen_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393417478239 2014.02.26 13:24:38)
	(_source (\./src/17_parity_parallel/parity_gen_TB.vhd\))
	(_use (std(standard)))
	(_code e6e1e2b5e1b0b0f0ebe1f2bdbe)
	(_entity
		(_time 1393417253208)
	)
	(_component
		(parity_gen
			(_object
				(_port (_internal d ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal p ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
	)
	(_instantiation par1 0 29 (_component parity_gen )
		(_port
			((d)(i2))
			((s)(s))
			((p)(result2))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par2 0 36 (_component parity_gen )
		(_port
			((d)(i3))
			((s)(s))
			((p)(result3))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par3 0 43 (_component parity_gen )
		(_port
			((d)(i4))
			((s)(s))
			((p)(result4))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par4 0 50 (_component parity_gen )
		(_port
			((d)(i5))
			((s)(s))
			((p)(result5))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 25 (_architecture (_uni ((i 0))))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(8)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(0)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(1)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_target(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)
	)
	(_static
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2809          1393417478310 behave
(_unit VHDL (parity_gen 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393417478311 2014.02.26 13:24:38)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code 34333131316262223f62206f6c)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 25 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 26 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 1)))
				((i2)(temp(_index 2)))
				((o)(temp(_index 3)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_instantiation xor_par 1 34 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 4)))
				((i2)(s))
				((o)(p))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 25 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 25 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(3(_range 8)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 3310          1393417568847 behave
(_unit VHDL (parity_gen_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393417568848 2014.02.26 13:26:08)
	(_source (\./src/17_parity_parallel/parity_gen_TB.vhd\))
	(_use (std(standard)))
	(_code e3e2e5b0e1b5b5f5eee4f7b8bb)
	(_entity
		(_time 1393417253208)
	)
	(_component
		(parity_gen
			(_object
				(_port (_internal d ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal p ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
	)
	(_instantiation par1 0 29 (_component parity_gen )
		(_port
			((d)(i2))
			((s)(s))
			((p)(result2))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par2 0 36 (_component parity_gen )
		(_port
			((d)(i3))
			((s)(s))
			((p)(result3))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par3 0 43 (_component parity_gen )
		(_port
			((d)(i4))
			((s)(s))
			((p)(result4))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par4 0 50 (_component parity_gen )
		(_port
			((d)(i5))
			((s)(s))
			((p)(result5))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 25 (_architecture (_uni ((i 0))))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(8)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(0)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(1)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_target(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)
	)
	(_static
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2433          1393417765571 behave
(_unit VHDL (parity_gen 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393417765572 2014.02.26 13:29:25)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code 50515753510606465b06440b08)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 25 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 26 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 1)))
				((i2)(temp(_index 2)))
				((o)(temp(_index 3)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 25 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 25 (_scalar (_to (i 0)(c 6)))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(3(_range 7)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 2555          1393417810080 behave
(_unit VHDL (parity_gen 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393417810081 2014.02.26 13:30:10)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code 2b2d2e2f787d7d3d207f3f7073)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 25 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 26 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 2)))
				((i2)(temp(_index 3)))
				((o)(temp(_index 4)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 25 (_architecture )))
			(_process
				(line__42(_architecture 1 1 42 (_assignment (_simple)(_target(2))(_sensitivity(3(_index 5))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 7))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 25 (_scalar (_to (i 0)(c 8)))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(3(_range 9)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 2555          1393417869090 behave
(_unit VHDL (parity_gen 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393417869091 2014.02.26 13:31:09)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code b2e3e0e6b1e4e4a4b9e0a6e9ea)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 27 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 28 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 2)))
				((i2)(temp(_index 3)))
				((o)(temp(_index 4)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 27 (_architecture )))
			(_process
				(line__44(_architecture 1 1 44 (_assignment (_simple)(_target(2))(_sensitivity(3(_index 5))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 7))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 27 (_scalar (_to (i 0)(c 8)))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(3(_range 9)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 2569          1393417935057 behave
(_unit VHDL (parity_gen 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393417935058 2014.02.26 13:32:15)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code 67363367613131716c35733c3f)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 27 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 28 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 2)))
				((i2)(temp(_index 3)))
				((o)(temp(_index 4)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 27 (_architecture )))
			(_process
				(line__44(_architecture 1 1 44 (_assignment (_simple)(_alias((p)(temp(0))))(_target(2))(_sensitivity(3(0))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 27 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(3(_range 8)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 2555          1393417949247 behave
(_unit VHDL (parity_gen 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393417949248 2014.02.26 13:32:29)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code dbdfdf89888d8dcdd089cf8083)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 27 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 28 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 2)))
				((i2)(temp(_index 3)))
				((o)(temp(_index 4)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 27 (_architecture )))
			(_process
				(line__44(_architecture 1 1 44 (_assignment (_simple)(_alias((p)(_string \"1"\)))(_target(2)))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 24 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 27 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(3(_range 8)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 2534          1393418036646 behave
(_unit VHDL (parity_gen 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393418036647 2014.02.26 13:33:56)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code 3b346a3e686d6d2d306a2f6063)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 29 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 2)))
				((i2)(temp(_index 3)))
				((o)(temp(_index 4)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 28 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 28 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_alias((p)(_string \"1"\)))(_target(2)))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(3(_range 8)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 2534          1393418054868 behave
(_unit VHDL (parity_gen 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393418054869 2014.02.26 13:34:14)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code 683b6968613e3e7e63397c3330)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 29 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 2)))
				((i2)(temp(_index 3)))
				((o)(temp(_index 4)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 28 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 28 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(2))(_sensitivity(3(_index 8))))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(3(_range 9)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 2925          1393418230894 behave
(_unit VHDL (parity_gen 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393418230895 2014.02.26 13:37:10)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code 0807090e015e5e1e020f1c5350)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 29 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 30 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 2)))
				((i2)(temp(_index 3)))
				((o)(temp(_index 4)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_instantiation xor_par 1 38 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 5)))
				((i2)(s))
				((o)(temp(_index 6)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 29 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-1}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 7))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-1}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 26 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 8))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 29 (_scalar (_to (i 0)(c 9)))))
		(_process
			(line__25(_architecture 0 1 25 (_assignment (_simple)(_target(2))(_sensitivity(3(_index 10))))))
			(line__26(_architecture 1 1 26 (_assignment (_simple)(_target(3(_range 11)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 2991          1393418303345 behave
(_unit VHDL (parity_gen 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393418303346 2014.02.26 13:38:23)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code 06085500015050100c03125d5e)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 30 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 31 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 2)))
				((i2)(temp(_index 3)))
				((o)(temp(_index 4)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 30 (_architecture )))
		)
	)
	(_instantiation xor_par 1 40 (_component xor2 )
		(_generic
			((tphl)((ns 4617315517961601024)))
			((tplh)((ns 4617315517961601024)))
		)
		(_port
			((i1)(temp(_index 5)))
			((i2)(s))
			((o)(output))
		)
		(_use (_entity . xor2 behavior)
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 27 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 7))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 30 (_scalar (_to (i 0)(c 8)))))
		(_process
			(line__26(_architecture 0 1 26 (_assignment (_simple)(_alias((p)(output)))(_target(2))(_sensitivity(4)))))
			(line__27(_architecture 1 1 27 (_assignment (_simple)(_target(3(_range 9)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 2792          1393418336185 behave
(_unit VHDL (parity_gen 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393418336186 2014.02.26 13:38:56)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code 4d4b1e4f181b1b5b474a591615)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 29 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 1)))
				((i2)(temp(_index 2)))
				((o)(temp(_index 3)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 28 (_architecture )))
		)
	)
	(_instantiation xor_par 1 38 (_component xor2 )
		(_generic
			((tphl)((ns 4617315517961601024)))
			((tplh)((ns 4617315517961601024)))
		)
		(_port
			((i1)(temp(_index 4)))
			((i2)(s))
			((o)(p))
		)
		(_use (_entity . xor2 behavior)
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 28 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__25(_architecture 0 1 25 (_assignment (_simple)(_target(3(_range 8)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 3310          1393484963543 behave
(_unit VHDL (parity_gen_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393484963544 2014.02.27 08:09:23)
	(_source (\./src/17_parity_parallel/parity_gen_TB.vhd\))
	(_use (std(standard)))
	(_code 0a050e0c5a5c5c1c070d1e5152)
	(_entity
		(_time 1393417253208)
	)
	(_component
		(parity_gen
			(_object
				(_port (_internal d ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal p ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
	)
	(_instantiation par1 0 29 (_component parity_gen )
		(_port
			((d)(i2))
			((s)(s))
			((p)(result2))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par2 0 36 (_component parity_gen )
		(_port
			((d)(i3))
			((s)(s))
			((p)(result3))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par3 0 43 (_component parity_gen )
		(_port
			((d)(i4))
			((s)(s))
			((p)(result4))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par4 0 50 (_component parity_gen )
		(_port
			((d)(i5))
			((s)(s))
			((p)(result5))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 25 (_architecture (_uni ((i 0))))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(8)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(0)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(1)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_target(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)
	)
	(_static
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2792          1393484963748 behave
(_unit VHDL (parity_gen 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393484963749 2014.02.27 08:09:23)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code d5dad187d18383c3dfd3c18e8d)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 30 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 1)))
				((i2)(temp(_index 2)))
				((o)(temp(_index 3)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 28 (_architecture )))
		)
	)
	(_instantiation xor_par 1 39 (_component xor2 )
		(_generic
			((tphl)((ns 4617315517961601024)))
			((tplh)((ns 4617315517961601024)))
		)
		(_port
			((i1)(temp(_index 4)))
			((i2)(s))
			((o)(p))
		)
		(_use (_entity . xor2 behavior)
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 28 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__25(_architecture 0 1 25 (_assignment (_simple)(_target(3(_range 8)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000031 55 620 0 numeric_conv
(_unit VHDL (numeric_conv 0 1 (numeric_conv 0 5 ))
	(_version v147)
	(_time 1393488960055 2014.02.27 09:16:00)
	(_source (\./src/increment.vhd\))
	(_use (std(standard)))
	(_code 99989a9795ce998f9d988bc3c1)
	(_entity
		(_time 1393488546558)
	)
	(_object
		(_subprogram
			(_internal inc_1 0 0 2 (_entity (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numeric_conv 1 -1
	)
)
I 000047 55 3983          1393489038382 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393489038383 2014.02.27 09:17:18)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code 91c5999ec5c6c684c4c683cbc9)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 45 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 46 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 47 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 48 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 48 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 50 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 51 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 52 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 53 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 53 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 55 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 56 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 57 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 58 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 58 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(0)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(2)))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(4)))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__73(_architecture 4 0 73 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3983          1393489129954 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393489129955 2014.02.27 09:18:49)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code 45424b47151212501012571f1d)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 45 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 46 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 47 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 48 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 48 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 50 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 51 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 52 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 53 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 53 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 55 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 56 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 57 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 58 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 58 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(0)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(2)))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(4)))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__73(_architecture 4 0 73 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3983          1393489367076 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393489367077 2014.02.27 09:22:47)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code 87d38b89d5d0d092d2d395dddf)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 46 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 47 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 48 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 51 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 52 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 53 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 54 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 56 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 57 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 58 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(2)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(4)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3983          1393489596066 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393489596067 2014.02.27 09:26:36)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code 090c040f555e5e1c5c5d1b5351)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 46 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 47 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 48 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 51 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 52 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 53 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 54 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 56 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 57 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 58 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(2)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(4)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3983          1393489621380 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393489621381 2014.02.27 09:27:01)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code e0efefb3b5b7b7f5b5b4f2bab8)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 46 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 47 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 48 (_architecture (_string \"10111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 51 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 52 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 53 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 54 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 56 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 57 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 58 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(2)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(4)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3983          1393489636761 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393489636762 2014.02.27 09:27:16)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code f6a4fda6a5a1a1e3a3a2e4acae)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 46 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 47 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 48 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 51 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 52 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 53 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 54 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 56 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 57 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 58 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(2)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(4)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3983          1393489849342 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393489849343 2014.02.27 09:30:49)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code 5c5b545f5a0b0b4909084e0604)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 46 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 47 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 48 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 51 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 52 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 53 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 54 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 56 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 57 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 58 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(2)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(4)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3983          1393489970133 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393489970146 2014.02.27 09:32:50)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code 44174446151313511110561e1c)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 46 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 47 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 48 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 51 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 52 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 53 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 54 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 56 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 57 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 58 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(2)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(4)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3983          1393490055106 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393490055107 2014.02.27 09:34:15)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code 22272e2675757537777630787a)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 46 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 47 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 48 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 51 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 52 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 53 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 54 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 56 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 57 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 58 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(2)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(4)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 3983          1393490068616 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393490068617 2014.02.27 09:34:28)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code e7e7e7b4b5b0b0f2b2b3f5bdbf)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 46 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 47 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 48 (_architecture (_string \"01111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 51 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 52 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 53 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 54 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 56 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 57 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 58 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(2)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(4)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 1253          1393492416990 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393492416991 2014.02.27 10:13:36)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code 5f5a005c5c090f48580c19040c)
	(_entity
		(_time 1393319706579)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 86 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 86 (_process 1 )))
		(_process
			(line__83(_architecture 0 0 83 (_assignment (_simple)(_target(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal merge 2 0 23 (_architecture (_procedure )))
			(_internal sort 3 0 66 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)
	)
	(_static
		(11 100 9 8 1 )
		(3 3 2 9 4 )
		(1 5 3 7 2 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 1253          1393492451575 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393492451576 2014.02.27 10:14:11)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code 792c7678252f296e7e2a3f222a)
	(_entity
		(_time 1393319706579)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 86 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 86 (_process 1 )))
		(_process
			(line__83(_architecture 0 0 83 (_assignment (_simple)(_target(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal merge 2 0 23 (_architecture (_procedure )))
			(_internal sort 3 0 66 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)
	)
	(_static
		(11 100 9 8 1 )
		(3 3 2 9 4 )
		(1 5 3 7 2 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 1315          1393492957951 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393492957952 2014.02.27 10:22:37)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code 747a7d75252224637170322f27)
	(_entity
		(_time 1393319706579)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 106 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 106 (_process 1 )))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_target(0)))))
			(line__105(_architecture 1 0 105 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal min 2 0 22 (_architecture (_function )))
			(_internal merge 3 0 32 (_architecture (_procedure )))
			(_internal sort 4 0 75 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)
	)
	(_static
		(11 100 9 8 1 )
		(3 3 2 9 4 )
		(1 5 3 7 2 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1309          1393492969136 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393492969137 2014.02.27 10:22:49)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code 26717c22757076312027607d75)
	(_entity
		(_time 1393319706579)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 95 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 95 (_process 1 )))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(0)))))
			(line__94(_architecture 1 0 94 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal min 2 0 22 (_architecture (_function )))
			(_internal merge 3 0 32 (_architecture (_procedure )))
			(_internal sort 4 0 75 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)
	)
	(_static
		(11 100 9 8 1 )
		(3 3 2 9 4 )
		(1 5 3 7 2 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 3983          1393492979136 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393492979137 2014.02.27 10:22:59)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code 35673f30656262206061276f6d)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 46 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 47 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 48 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 51 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 52 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 53 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 54 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 56 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 57 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 58 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(2)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(4)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 1309          1393493100880 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393493100881 2014.02.27 10:25:00)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code c4939891959294d3c2c5829f97)
	(_entity
		(_time 1393319706579)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 95 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 95 (_process 1 )))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(0)))))
			(line__94(_architecture 1 0 94 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal min 2 0 22 (_architecture (_function )))
			(_internal merge 3 0 32 (_architecture (_procedure )))
			(_internal sort 4 0 75 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)
	)
	(_static
		(11 100 9 8 1 )
		(3 3 2 9 4 )
		(1 5 3 7 2 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1309          1393493432394 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393493432395 2014.02.27 10:30:32)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code c2969f97959492d5c4c3849991)
	(_entity
		(_time 1393319706579)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 95 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 95 (_process 1 )))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(0)))))
			(line__94(_architecture 1 0 94 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal min 2 0 22 (_architecture (_function )))
			(_internal merge 3 0 32 (_architecture (_procedure )))
			(_internal sort 4 0 75 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)
	)
	(_static
		(11 100 9 8 1 )
		(3 3 2 9 4 )
		(1 5 3 7 2 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1309          1393493724209 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393493724210 2014.02.27 10:35:24)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code aaafa2fdaefcfabdacabecf1f9)
	(_entity
		(_time 1393319706579)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 95 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 95 (_process 1 )))
		(_process
			(line__92(_architecture 0 0 92 (_assignment (_simple)(_target(0)))))
			(line__94(_architecture 1 0 94 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal min 2 0 22 (_architecture (_function )))
			(_internal merge 3 0 32 (_architecture (_procedure )))
			(_internal sort 4 0 75 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)
	)
	(_static
		(11 100 9 8 1 )
		(3 3 2 9 4 )
		(1 5 3 7 2 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1309          1393493943747 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393493943748 2014.02.27 10:39:03)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code 7c72277d7a2a2c6b7a723a272f)
	(_entity
		(_time 1393319706579)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 96 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 96 (_process 1 )))
		(_process
			(line__93(_architecture 0 0 93 (_assignment (_simple)(_target(0)))))
			(line__95(_architecture 1 0 95 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal min 2 0 22 (_architecture (_function )))
			(_internal merge 3 0 32 (_architecture (_procedure )))
			(_internal sort 4 0 75 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)
	)
	(_static
		(11 100 9 8 1 )
		(3 3 2 9 4 )
		(1 5 3 7 2 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1309          1393493975173 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393493975174 2014.02.27 10:39:35)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code 46404944151016514012001d15)
	(_entity
		(_time 1393319706579)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{1~to~5}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_signal (_internal test ~int_vector{1~to~5}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 99 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 99 (_process 1 )))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0)))))
			(line__98(_architecture 1 0 98 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal min 2 0 22 (_architecture (_function )))
			(_internal merge 3 0 32 (_architecture (_procedure )))
			(_internal sort 4 0 75 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)
	)
	(_static
		(11 100 9 8 1 )
		(3 3 2 9 4 )
		(1 5 3 7 2 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1321          1393494014833 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393494014834 2014.02.27 10:40:14)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code 3d6a35383c6b6d2a3b697b666e)
	(_entity
		(_time 1393319706579)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{5~downto~1}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_downto (i 5)(i 1))))))
		(_signal (_internal test ~int_vector{5~downto~1}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 99 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 99 (_process 1 )))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0)))))
			(line__98(_architecture 1 0 98 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal min 2 0 22 (_architecture (_function )))
			(_internal merge 3 0 32 (_architecture (_procedure )))
			(_internal sort 4 0 75 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)
	)
	(_static
		(11 100 9 8 1 )
		(3 3 2 9 4 )
		(1 5 3 7 2 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1324          1393494032721 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393494032722 2014.02.27 10:40:32)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code 23702d27757573342577657870)
	(_entity
		(_time 1393319706579)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{10~downto~6}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_downto (i 10)(i 6))))))
		(_signal (_internal test ~int_vector{10~downto~6}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 99 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 5))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 99 (_process 1 )))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0)))))
			(line__98(_architecture 1 0 98 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal min 2 0 22 (_architecture (_function )))
			(_internal merge 3 0 32 (_architecture (_procedure )))
			(_internal sort 4 0 75 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)
	)
	(_static
		(11 100 9 8 1 )
		(3 3 2 9 4 )
		(1 5 3 7 2 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1302          1393494109944 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393494109945 2014.02.27 10:41:49)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code d7d0da85858187c0d183918c84)
	(_entity
		(_time 1393319706579)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{1~to~20}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 20))))))
		(_signal (_internal test ~int_vector{1~to~20}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 99 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 20))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 99 (_process 1 )))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0)))))
			(line__98(_architecture 1 0 98 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal min 2 0 22 (_architecture (_function )))
			(_internal merge 3 0 32 (_architecture (_procedure )))
			(_internal sort 4 0 75 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(1 5 3 7 2 10 23 74 1 7 9 345 34 2 23 72 13 16 37 50 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 3055          1393503220992 behave
(_unit VHDL (voll_add 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393503220993 2014.02.27 13:13:40)
	(_source (\./src/voll_add.vhd\))
	(_use (std(standard)))
	(_code adabf9faaffaaabbfafcebf7fd)
	(_entity
		(_time 1393503220990)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 32 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 33 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 37 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 10 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 21 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 22 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor_1 0 44 (_component xor2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_h_add1))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation xor_2 0 50 (_component xor2 )
		(_port
			((i1)(out_h_add1))
			((i2)(c_in))
			((o)(s))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation and_1 0 57 (_component and2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_and1))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation and_2 0 64 (_component and2 )
		(_port
			((i1)(c_in))
			((i2)(out_h_add1))
			((o)(out_and2))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation or_1 0 71 (_component or2 )
		(_port
			((i1)(out_and1))
			((i2)(out_and2))
			((o)(c_out))
		)
		(_use (_entity . or2 behavior)
		)
	)
	(_object
		(_port (_internal a ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal b ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal out_h_add1 ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and1 ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000047 55 3086          1393503241348 behave
(_unit VHDL (voll_add 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393503241349 2014.02.27 13:14:01)
	(_source (\./src/voll_add.vhd\(\./src/20_multi/voll_add.vhd\)))
	(_use (std(standard)))
	(_code 33326736666434256462756963)
	(_entity
		(_time 1393503220989)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 32 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 33 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 35 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 36 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 37 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 10 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 21 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 22 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor_1 1 44 (_component xor2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_h_add1))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation xor_2 1 50 (_component xor2 )
		(_port
			((i1)(out_h_add1))
			((i2)(c_in))
			((o)(s))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation and_1 1 57 (_component and2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_and1))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation and_2 1 64 (_component and2 )
		(_port
			((i1)(c_in))
			((i2)(out_h_add1))
			((o)(out_and2))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation or_1 1 71 (_component or2 )
		(_port
			((i1)(out_and1))
			((i2)(out_and2))
			((o)(c_out))
		)
		(_use (_entity . or2 behavior)
		)
	)
	(_object
		(_port (_internal a ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal b ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal out_h_add1 ~extSTD.STANDARD.BIT 1 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and1 ~extSTD.STANDARD.BIT 1 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 1 41 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000047 55 2230          1393503539232 behave
(_unit VHDL (weiss_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393503539233 2014.02.27 13:18:59)
	(_source (\./src/weiss_box.vhd\))
	(_use (std(standard)))
	(_code cf9ece9a9c9892d8cfcadc96c8)
	(_entity
		(_time 1393503539230)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation mult 0 35 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 0 42 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000047 55 1291          1393503668273 behave
(_unit VHDL (grau_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393503668274 2014.02.27 13:21:08)
	(_source (\./src/grau_box.vhd\))
	(_use (std(standard)))
	(_code d3808180d28486c4d785958980)
	(_entity
		(_time 1393503668257)
	)
	(_component
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation voll 0 21 (_component voll_add )
		(_port
			((a)(s_in))
			((b)(c_in))
			((c_in)(u_in))
			((c_out)(c_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal u_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
I 000047 55 1291          1393503686324 behave
(_unit VHDL (grau_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393503686325 2014.02.27 13:21:26)
	(_source (\./src/grau_box.vhd\))
	(_use (std(standard)))
	(_code 55505757520200425103130f06)
	(_entity
		(_time 1393503686322)
	)
	(_component
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation voll 0 21 (_component voll_add )
		(_port
			((a)(s_in))
			((b)(c_in))
			((c_in)(u_in))
			((c_out)(u_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal u_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal u_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
I 000047 55 1291          1393503694686 behave
(_unit VHDL (grau_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393503694687 2014.02.27 13:21:34)
	(_source (\./src/grau_box.vhd\))
	(_use (std(standard)))
	(_code fefdfcafa9a9abe9faa8b8a4ad)
	(_entity
		(_time 1393503686321)
	)
	(_component
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation voll 0 21 (_component voll_add )
		(_port
			((a)(s_in))
			((b)(c_in))
			((c_in)(u_in))
			((c_out)(u_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal u_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal u_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
I 000047 55 2262          1393503705106 behave
(_unit VHDL (weiss_box 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393503705107 2014.02.27 13:21:45)
	(_source (\./src/weiss_box.vhd\(\./src/20_multi/weiss_box.vhd\)))
	(_use (std(standard)))
	(_code b3b3e1e7b5e4eea4b3b6a0eab4)
	(_entity
		(_time 1393503539229)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 1 23 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 26 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation mult 1 35 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 1 42 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 1 31 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000047 55 1322          1393503705122 behave
(_unit VHDL (grau_box 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393503705123 2014.02.27 13:21:45)
	(_source (\./src/grau_box.vhd\(\./src/20_multi/grau_box.vhd\)))
	(_use (std(standard)))
	(_code c3c29197c29496d4c795859990)
	(_entity
		(_time 1393503686321)
	)
	(_component
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation voll 1 21 (_component voll_add )
		(_port
			((a)(s_in))
			((b)(c_in))
			((c_in)(u_in))
			((c_out)(u_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal u_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal u_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
I 000047 55 3086          1393503705138 behave
(_unit VHDL (voll_add 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393503705139 2014.02.27 13:21:45)
	(_source (\./src/voll_add.vhd\(\./src/20_multi/voll_add.vhd\)))
	(_use (std(standard)))
	(_code d2d281808685d5c48583948882)
	(_entity
		(_time 1393503220989)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 32 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 33 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 35 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 36 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 37 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 10 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 21 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 22 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor_1 1 44 (_component xor2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_h_add1))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation xor_2 1 50 (_component xor2 )
		(_port
			((i1)(out_h_add1))
			((i2)(c_in))
			((o)(s))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation and_1 1 57 (_component and2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_and1))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation and_2 1 64 (_component and2 )
		(_port
			((i1)(c_in))
			((i2)(out_h_add1))
			((o)(out_and2))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation or_1 1 71 (_component or2 )
		(_port
			((i1)(out_and1))
			((i2)(out_and2))
			((o)(c_out))
		)
		(_use (_entity . or2 behavior)
		)
	)
	(_object
		(_port (_internal a ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal b ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal out_h_add1 ~extSTD.STANDARD.BIT 1 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and1 ~extSTD.STANDARD.BIT 1 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 1 41 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000047 55 4160          1393506365367 behave
(_unit VHDL (mult 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393506365368 2014.02.27 14:06:05)
	(_source (\./src/multi.vhd\))
	(_use (std(standard)))
	(_code 7077227075277767707e342b24)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 0 40 (_for ~INTEGER~range~0~to~b'length-1~13 )
		(_generate zeilen 0 41 (_for ~INTEGER~range~0~to~a'length-1~13 )
			(_instantiation weiss 0 42 (_component weiss_box )
				(_port
					((a_in)(a(_index 0)))
					((b_in)(b(_index 1)))
					((s_in)(s_int(_index 2(_index 3))))
					((c_in)(c_int(_index 4(_index 5))))
					((s_out)(s_int(_index 6(_index 7))))
					((c_out)(c_int(_index 8(_index 9))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a'length-1~13 0 41 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~13 0 40 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a'length-1~13 0 41 (_scalar (_to (i 0)(c 10)))))
		)
	)
	(_generate grau_gen 0 56 (_for ~INTEGER~range~0~to~a'length-2~13 )
		(_instantiation grau 0 57 (_component grau_box )
			(_port
				((s_in)(s_int(_index 11(_index 12))))
				((c_in)(c_int(_index 13(_index 14))))
				((u_in)(u(_index 15)))
				((s_out)(s(_index 16)))
				((u_out)(u(_index 17)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a'length-2~13 0 56 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 0 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 18))(_to (i 0)(c 19))))))
		(_signal (_internal s_int BitMatrix 0 33 (_architecture (_uni (_code 20)))))
		(_signal (_internal c_int BitMatrix 0 33 (_architecture (_uni (_code 21)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 22))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 0 35 (_architecture (_uni (_code 23)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~13 0 40 (_scalar (_to (i 0)(c 24)))))
		(_type (_internal ~INTEGER~range~0~to~a'length-2~13 0 56 (_scalar (_to (i 0)(c 25)))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 26 -1
	)
)
I 000047 55 4160          1393506382729 behave
(_unit VHDL (mult 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393506382730 2014.02.27 14:06:22)
	(_source (\./src/multi.vhd\))
	(_use (std(standard)))
	(_code 4340464045144454434d071817)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 0 40 (_for ~INTEGER~range~0~to~b'length-1~13 )
		(_generate zeilen 0 41 (_for ~INTEGER~range~0~to~a'length-1~13 )
			(_instantiation weiss 0 42 (_component weiss_box )
				(_port
					((a_in)(a(_index 0)))
					((b_in)(b(_index 1)))
					((s_in)(s_int(_index 2(_index 3))))
					((c_in)(c_int(_index 4(_index 5))))
					((s_out)(s_int(_index 6(_index 7))))
					((c_out)(c_int(_index 8(_index 9))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a'length-1~13 0 41 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~13 0 40 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a'length-1~13 0 41 (_scalar (_to (i 0)(c 10)))))
		)
	)
	(_generate grau_gen 0 56 (_for ~INTEGER~range~0~to~a'length-2~13 )
		(_instantiation grau 0 57 (_component grau_box )
			(_port
				((s_in)(s_int(_index 11(_index 12))))
				((c_in)(c_int(_index 13(_index 14))))
				((u_in)(u(_index 15)))
				((s_out)(s(_index 16)))
				((u_out)(u(_index 17)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a'length-2~13 0 56 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 0 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 18))(_to (i 0)(c 19))))))
		(_signal (_internal s_int BitMatrix 0 33 (_architecture (_uni (_code 20)))))
		(_signal (_internal c_int BitMatrix 0 33 (_architecture (_uni (_code 21)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 22))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 0 35 (_architecture (_uni (_code 23)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~13 0 40 (_scalar (_to (i 0)(c 24)))))
		(_type (_internal ~INTEGER~range~0~to~a'length-2~13 0 56 (_scalar (_to (i 0)(c 25)))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 26 -1
	)
)
I 000047 55 4704          1393506547397 behave
(_unit VHDL (mult 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393506547398 2014.02.27 14:09:07)
	(_source (\./src/multi.vhd\))
	(_use (std(standard)))
	(_code 86d4868985d1819186d2c2ddd2)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 0 40 (_for ~INTEGER~range~0~to~b'length-1~13 )
		(_generate zeilen 0 41 (_for ~INTEGER~range~0~to~a'length-1~13 )
			(_instantiation weiss 0 42 (_component weiss_box )
				(_port
					((a_in)(a(_index 2)))
					((b_in)(b(_index 3)))
					((s_in)(s_int(_index 4(_index 5))))
					((c_in)(c_int(_index 6(_index 7))))
					((s_out)(s_int(_index 8(_index 9))))
					((c_out)(c_int(_index 10(_index 11))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a'length-1~13 0 41 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~13 0 40 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a'length-1~13 0 41 (_scalar (_to (i 0)(c 12)))))
		)
	)
	(_generate grau_gen 0 56 (_for ~INTEGER~range~0~to~a'length-2~13 )
		(_instantiation grau 0 57 (_component grau_box )
			(_port
				((s_in)(s_int(_index 13(_index 14))))
				((c_in)(c_int(_index 15(_index 16))))
				((u_in)(u(_index 17)))
				((s_out)(s(_index 18)))
				((u_out)(u(_index 19)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a'length-2~13 0 56 (_architecture )))
		)
	)
	(_generate sig_map 0 70 (_for ~INTEGER~range~0~to~b'length-1~131 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~131 0 70 (_architecture )))
			(_process
				(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(2(_index 20)))(_sensitivity(3(_index 21(_index 22)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 0 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 23))(_to (i 0)(c 24))))))
		(_signal (_internal s_int BitMatrix 0 33 (_architecture (_uni (_code 25)))))
		(_signal (_internal c_int BitMatrix 0 33 (_architecture (_uni (_code 26)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 27))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 0 35 (_architecture (_uni (_code 28)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~13 0 40 (_scalar (_to (i 0)(c 29)))))
		(_type (_internal ~INTEGER~range~0~to~a'length-2~13 0 56 (_scalar (_to (i 0)(c 30)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~131 0 70 (_scalar (_to (i 0)(c 31)))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(2(_index 32)))(_sensitivity(7(_index 33))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 34 -1
	)
)
I 000047 55 4732          1393506595709 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393506595710 2014.02.27 14:09:55)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 3f303a3b6c6838283f6b7b646b)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 40 (_for ~INTEGER~range~0~to~b'length-1~13 )
		(_generate zeilen 1 41 (_for ~INTEGER~range~0~to~a'length-1~13 )
			(_instantiation weiss 1 42 (_component weiss_box )
				(_port
					((a_in)(a(_index 2)))
					((b_in)(b(_index 3)))
					((s_in)(s_int(_index 4(_index 5))))
					((c_in)(c_int(_index 6(_index 7))))
					((s_out)(s_int(_index 8(_index 9))))
					((c_out)(c_int(_index 10(_index 11))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a'length-1~13 1 41 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~13 1 40 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a'length-1~13 1 41 (_scalar (_to (i 0)(c 12)))))
		)
	)
	(_generate grau_gen 1 56 (_for ~INTEGER~range~0~to~a'length-2~13 )
		(_instantiation grau 1 57 (_component grau_box )
			(_port
				((s_in)(s_int(_index 13(_index 14))))
				((c_in)(c_int(_index 15(_index 16))))
				((u_in)(u(_index 17)))
				((s_out)(s(_index 18)))
				((u_out)(u(_index 19)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a'length-2~13 1 56 (_architecture )))
		)
	)
	(_generate sig_map 1 70 (_for ~INTEGER~range~0~to~b'length-1~131 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~131 1 70 (_architecture )))
			(_process
				(line__71(_architecture 1 1 71 (_assignment (_simple)(_target(2(_index 20)))(_sensitivity(3(_index 21(_index 22)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 23))(_to (i 0)(c 24))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 25)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 26)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 27))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 28)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~13 1 40 (_scalar (_to (i 0)(c 29)))))
		(_type (_internal ~INTEGER~range~0~to~a'length-2~13 1 56 (_scalar (_to (i 0)(c 30)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~131 1 70 (_scalar (_to (i 0)(c 31)))))
		(_process
			(line__68(_architecture 0 1 68 (_assignment (_simple)(_target(2(_index 32)))(_sensitivity(7(_index 33))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 34 -1
	)
)
I 000047 55 1762          1393506712407 behave
(_unit VHDL (mult_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393506712408 2014.02.27 14:11:52)
	(_source (\./src/mult_tb.vhd\))
	(_use (std(standard)))
	(_code 1010461615471707151d564b45)
	(_entity
		(_time 1393506712397)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 0 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 0 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 0 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 0 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 0 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~7}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~7}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~15}~13 0 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(0)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16843009 16843009 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1792          1393506722799 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393506722806 2014.02.27 14:12:02)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code b5bbb0e0b5e2b2a2b0b8f3eee0)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~7}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~7}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~15}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16843009 16843009 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1792          1393506893887 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393506893888 2014.02.27 14:14:53)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 04005703055303130109425f51)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~7}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~7}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~15}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16843009 16843009 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1783          1393507015269 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393507015276 2014.02.27 14:16:55)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 2c2a79297a7b2b3b29216a7779)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~3}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(257 )
		(1 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1783          1393507051497 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393507051498 2014.02.27 14:17:31)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code aba5aafdfcfcacbcaea6edf0fe)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~3}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(1 )
		(257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1792          1393507082639 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393507082640 2014.02.27 14:18:02)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 4d4b114e1c1a4a5a48400b1618)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~3}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~3}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~7}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(65537 )
		(16843009 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 4732          1393571713758 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393571713759 2014.02.28 08:15:13)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code adfff8fbfcfaaabaadf9e9f6f9)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 40 (_for ~INTEGER~range~0~to~b'length-1~13 )
		(_generate zeilen 1 41 (_for ~INTEGER~range~0~to~a'length-1~13 )
			(_instantiation weiss 1 42 (_component weiss_box )
				(_port
					((a_in)(a(_index 2)))
					((b_in)(b(_index 3)))
					((s_in)(s_int(_index 4(_index 5))))
					((c_in)(c_int(_index 6(_index 7))))
					((s_out)(s_int(_index 8(_index 9))))
					((c_out)(c_int(_index 10(_index 11))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a'length-1~13 1 41 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~13 1 40 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a'length-1~13 1 41 (_scalar (_to (i 0)(c 12)))))
		)
	)
	(_generate grau_gen 1 56 (_for ~INTEGER~range~0~to~a'length-2~13 )
		(_instantiation grau 1 57 (_component grau_box )
			(_port
				((s_in)(s_int(_index 13(_index 14))))
				((c_in)(c_int(_index 15(_index 16))))
				((u_in)(u(_index 17)))
				((s_out)(s(_index 18)))
				((u_out)(u(_index 19)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a'length-2~13 1 56 (_architecture )))
		)
	)
	(_generate sig_map 1 70 (_for ~INTEGER~range~0~to~b'length-1~131 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~131 1 70 (_architecture )))
			(_process
				(line__71(_architecture 1 1 71 (_assignment (_simple)(_target(2(_index 20)))(_sensitivity(3(_index 21(_index 22)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 23))(_to (i 0)(c 24))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 25)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 26)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 27))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 28)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~13 1 40 (_scalar (_to (i 0)(c 29)))))
		(_type (_internal ~INTEGER~range~0~to~a'length-2~13 1 56 (_scalar (_to (i 0)(c 30)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~131 1 70 (_scalar (_to (i 0)(c 31)))))
		(_process
			(line__68(_architecture 0 1 68 (_assignment (_simple)(_target(2(_index 32)))(_sensitivity(7(_index 33))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 34 -1
	)
)
I 000047 55 1789          1393572201717 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393572201729 2014.02.28 08:23:21)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code efedb8bdbcb8e8f8eae2a9b4ba)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~3}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~3}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~7}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(65537 )
		(65792 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1792          1393572291488 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393572291489 2014.02.28 08:24:51)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 92c5c49c95c59585979fd4c9c7)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~3}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~3}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~7}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16777472 )
		(65792 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1792          1393572349578 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393572349579 2014.02.28 08:25:49)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 818fd08e85d68696848cc7dad4)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~3}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~3}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~7}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16777472 )
		(65792 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 4732          1393572914377 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393572914378 2014.02.28 08:35:14)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code c3c79497c594c4d4c397879897)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 40 (_for ~INTEGER~range~0~to~b'length-1~13 )
		(_generate zeilen 1 41 (_for ~INTEGER~range~0~to~a'length-1~13 )
			(_instantiation weiss 1 42 (_component weiss_box )
				(_port
					((a_in)(a(_index 2)))
					((b_in)(b(_index 3)))
					((s_in)(s_int(_index 4(_index 5))))
					((c_in)(c_int(_index 6(_index 7))))
					((s_out)(s_int(_index 8(_index 9))))
					((c_out)(c_int(_index 10(_index 11))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a'length-1~13 1 41 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~13 1 40 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a'length-1~13 1 41 (_scalar (_to (i 0)(c 12)))))
		)
	)
	(_generate grau_gen 1 56 (_for ~INTEGER~range~0~to~a'length-2~13 )
		(_instantiation grau 1 57 (_component grau_box )
			(_port
				((s_in)(s_int(_index 13(_index 14))))
				((c_in)(c_int(_index 15(_index 16))))
				((u_in)(u(_index 17)))
				((s_out)(s(_index 18)))
				((u_out)(u(_index 19)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a'length-2~13 1 56 (_architecture )))
		)
	)
	(_generate sig_map 1 70 (_for ~INTEGER~range~0~to~b'length-1~131 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~131 1 70 (_architecture )))
			(_process
				(line__71(_architecture 1 1 71 (_assignment (_simple)(_target(2(_index 20)))(_sensitivity(3(_index 21(_index 22)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 23))(_to (i 0)(c 24))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 25)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 26)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 27))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 28)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~13 1 40 (_scalar (_to (i 0)(c 29)))))
		(_type (_internal ~INTEGER~range~0~to~a'length-2~13 1 56 (_scalar (_to (i 0)(c 30)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~131 1 70 (_scalar (_to (i 0)(c 31)))))
		(_process
			(line__68(_architecture 0 1 68 (_assignment (_simple)(_target(2(_index 32)))(_sensitivity(7(_index 33))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 34 -1
	)
)
I 000047 55 2224          1393573512963 behave
(_unit VHDL (weiss_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393573512964 2014.02.28 08:45:12)
	(_source (\./src/weiss_TB.vhd\))
	(_use (std(standard)))
	(_code 0201030405555f15030c115b05)
	(_entity
		(_time 1393573489514)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation wbox 0 24 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(2)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 2534          1393573732719 behave
(_unit VHDL (weiss_box 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393573732720 2014.02.28 08:48:52)
	(_source (\./src/weiss_box.vhd\(\./src/20_multi/weiss_box.vhd\)))
	(_use (std(standard)))
	(_code 7127767075262c667173622876)
	(_entity
		(_time 1393503539229)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 1 23 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 26 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation mult 1 35 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 1 42 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 1 31 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 1 51 (_assignment (_simple)(_alias((a_out)(a_in)))(_target(6))(_sensitivity(0)))))
			(line__52(_architecture 1 1 52 (_assignment (_simple)(_alias((b_out)(b_in)))(_target(7))(_sensitivity(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1773          1393573969212 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393573969213 2014.02.28 08:52:49)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 4247454145154555474f041917)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~0}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~1}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(1 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 4729          1393574072502 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393574072503 2014.02.28 08:54:32)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code ca9fc89e9e9dcdddca9e8e919e)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 40 (_for ~INTEGER~range~0~to~b'length-1~13 )
		(_generate zeilen 1 41 (_for ~INTEGER~range~0~to~a'length-1~13 )
			(_instantiation weiss 1 42 (_component weiss_box )
				(_port
					((a_in)(a(_index 2)))
					((b_in)(b(_index 3)))
					((s_in)(s_int(_index 4(_index 5))))
					((c_in)(c_int(_index 6(_index 7))))
					((s_out)(s_int(_index 8(_index 9))))
					((c_out)(c_int(_index 10(_index 11))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a'length-1~13 1 41 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~13 1 40 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a'length-1~13 1 41 (_scalar (_to (i 0)(c 12)))))
		)
	)
	(_generate grau_gen 1 56 (_for ~INTEGER~range~0~to~a'length-2~13 )
		(_instantiation grau 1 57 (_component grau_box )
			(_port
				((s_in)(s_int(_index 13(_index 14))))
				((c_in)(c_int(_index 15(_index 16))))
				((u_in)(u(_index 17)))
				((s_out)(s(_index 18)))
				((u_out)(u(_index 19)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a'length-2~13 1 56 (_architecture )))
		)
	)
	(_generate sig_map 1 70 (_for ~INTEGER~range~1~to~b'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b'length-1~13 1 70 (_architecture )))
			(_process
				(line__71(_architecture 1 1 71 (_assignment (_simple)(_target(2(_index 20)))(_sensitivity(3(_index 21(_index 22)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 23))(_to (i 0)(c 24))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 25)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 26)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 27))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 28)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~13 1 40 (_scalar (_to (i 0)(c 29)))))
		(_type (_internal ~INTEGER~range~0~to~a'length-2~13 1 56 (_scalar (_to (i 0)(c 30)))))
		(_type (_internal ~INTEGER~range~1~to~b'length-1~13 1 70 (_scalar (_to (i 1)(c 31)))))
		(_process
			(line__68(_architecture 0 1 68 (_assignment (_simple)(_target(2(_index 32)))(_sensitivity(7(_index 33))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 34 -1
	)
)
I 000047 55 4729          1393574124699 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393574124700 2014.02.28 08:55:24)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code a0afa6f6a5f7a7b7a0f4e4fbf4)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 40 (_for ~INTEGER~range~0~to~b'length-1~13 )
		(_generate zeilen 1 41 (_for ~INTEGER~range~0~to~a'length-1~13 )
			(_instantiation weiss 1 42 (_component weiss_box )
				(_port
					((a_in)(a(_index 2)))
					((b_in)(b(_index 3)))
					((s_in)(s_int(_index 4(_index 5))))
					((c_in)(c_int(_index 6(_index 7))))
					((s_out)(s_int(_index 8(_index 9))))
					((c_out)(c_int(_index 10(_index 11))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a'length-1~13 1 41 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~13 1 40 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a'length-1~13 1 41 (_scalar (_to (i 0)(c 12)))))
		)
	)
	(_generate grau_gen 1 56 (_for ~INTEGER~range~0~to~a'length-2~13 )
		(_instantiation grau 1 57 (_component grau_box )
			(_port
				((s_in)(s_int(_index 13(_index 14))))
				((c_in)(c_int(_index 15(_index 16))))
				((u_in)(u(_index 17)))
				((s_out)(s(_index 18)))
				((u_out)(u(_index 19)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a'length-2~13 1 56 (_architecture )))
		)
	)
	(_generate sig_map 1 70 (_for ~INTEGER~range~1~to~b'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b'length-1~13 1 70 (_architecture )))
			(_process
				(line__71(_architecture 1 1 71 (_assignment (_simple)(_target(2(_index 20)))(_sensitivity(3(_index 21(_index 22)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 23))(_to (i 0)(c 24))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 25)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 26)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 27))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 28)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~13 1 40 (_scalar (_to (i 0)(c 29)))))
		(_type (_internal ~INTEGER~range~0~to~a'length-2~13 1 56 (_scalar (_to (i 0)(c 30)))))
		(_type (_internal ~INTEGER~range~1~to~b'length-1~13 1 70 (_scalar (_to (i 1)(c 31)))))
		(_process
			(line__68(_architecture 0 1 68 (_assignment (_simple)(_target(2(_index 32)))(_sensitivity(7(_index 33))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 34 -1
	)
)
I 000031 55 651 0 numeric_conv
(_unit VHDL (numeric_conv 0 1 (numeric_conv 1 5 ))
	(_version v147)
	(_time 1393574173199 2014.02.28 08:56:13)
	(_source (\./src/increment.vhd\(\./src/sources/increment.vhd\)))
	(_use (std(standard)))
	(_code 15164913154215031114074f4d)
	(_entity
		(_time 1393488546558)
	)
	(_object
		(_subprogram
			(_internal inc_1 0 0 2 (_entity (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numeric_conv 1 -1
	)
)
I 000046 55 814           1393574173324 intro
(_unit VHDL (intro 0 28 (intro 1 40 ))
	(_version v147)
	(_time 1393574173325 2014.02.28 08:56:13)
	(_source (\./src/intro.vhd\(\./src/sources/intro.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9291929dc5c4c2859195d4c8ca)
	(_entity
		(_time 1313937920614)
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 30 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000047 55 3983          1393574173465 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393574173466 2014.02.28 08:56:13)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code 1e1d46191e49490b4b4a0c4446)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 46 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 47 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 48 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 51 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 52 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 53 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 54 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 56 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 57 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 58 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(2)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(4)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 1302          1393574173556 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393574173557 2014.02.28 08:56:13)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code 7c7f247d7a2a2c6b7a283a272f)
	(_entity
		(_time 1393319706579)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{1~to~20}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 20))))))
		(_signal (_internal test ~int_vector{1~to~20}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 99 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 20))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 99 (_process 1 )))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0)))))
			(line__98(_architecture 1 0 98 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal min 2 0 22 (_architecture (_function )))
			(_internal merge 3 0 32 (_architecture (_procedure )))
			(_internal sort 4 0 75 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(1 5 3 7 2 10 23 74 1 7 9 345 34 2 23 72 13 16 37 50 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1511          1393574173652 behave
(_unit VHDL (takt_gen_test 0 20 (behave 1 25 ))
	(_version v147)
	(_time 1393574173653 2014.02.28 08:56:13)
	(_source (\./src/TestBench/taktgen_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/testbench/taktgen_tb.vhd\)))
	(_use (std(standard)))
	(_code d9db8c8bd18edfcedc899f838f)
	(_entity
		(_time 1393234238614)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 29 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobjekt 1 38 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4626322717216342016)))
		)
		(_port
			((s)(control))
			((o)(outsig))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4626322717216342016)))
			)
		)
	)
	(_object
		(_signal (_internal control ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
		(_signal (_internal outsig ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 1 45 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2889          1393574173745 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
	(_version v147)
	(_time 1393574173746 2014.02.28 08:56:13)
	(_source (\./src/testbench/rotate_tb.vhd\))
	(_use (std(standard)))
	(_code 37356732666167213535236d63)
	(_entity
		(_time 1393319706798)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
		(rotate
			(_object
				(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
				(_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
				(_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
			)
		)
	)
	(_instantiation tgen 0 47 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4621819117588971520)))
		)
		(_port
			((s)(control))
			((o)(takt))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4621819117588971520)))
			)
		)
	)
	(_instantiation testobjekt 0 56 (_component rotate )
		(_port
			((direction)(dir))
			((i)(input))
			((o)(output))
			((takt)(takt))
		)
		(_use (_entity . rotate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
		(_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(65536 16843008 )
		(257 16842752 )
		(0 16843009 )
		(65537 65537 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 3937          1393574173855 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393574173856 2014.02.28 08:56:13)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code a4a6f2f3f6f0a6b2aeabe1fff1)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 42 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 43 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 44 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 44 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 45 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 47 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 48 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 49 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 50 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 52 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 52 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 53 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 53 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 54 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 55 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(2)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__73(_architecture 5 0 73 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000056 55 1253          1393574173948 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1393574173949 2014.02.28 08:56:13)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0201580455545215020d445b05)
	(_entity
		(_time 1313937748839)
	)
	(_component
		(intro
			(_object
				(_generic (_internal delay ~extSTD.STANDARD.TIME 0 13 (_entity -1 )))
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 30 (_component intro )
		(_generic
			((delay)((ns 4630826316843712512)))
		)
		(_port
			((in1)(in1_tb))
			((out1)(out1_tb))
		)
		(_use (_entity . intro)
			(_generic
				((delay)((ns 4630826316843712512)))
			)
		)
	)
	(_object
		(_signal (_internal in1_tb ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
		(_signal (_internal out1_tb ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 352 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 44 (intro_tb))
	(_version v147)
	(_time 1393574173962 2014.02.28 08:56:13)
	(_source (\./src/testbench/intro_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11134616154746061510034b45)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000049 55 3817          1393574174011 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393574174012 2014.02.28 08:56:14)
	(_source (\./src/xor2_s.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2_s.vhd\)))
	(_use (std(standard)))
	(_code 40421b42161616534014061b12)
	(_entity
		(_time 1393231304457)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 1 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 1 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 1 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 1 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 1 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 930           1393574174101 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393574174102 2014.02.28 08:56:14)
	(_source (\./src/not1.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/not1.vhd\)))
	(_use (std(standard)))
	(_code 9e9d98919dc8ce8d9f90dbc499)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1001          1393574174180 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393574174181 2014.02.28 08:56:14)
	(_source (\./src/and2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/and2.vhd\)))
	(_use (std(standard)))
	(_code ecefbebfeabbbcffeee2fdb6e8)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 998           1393574174229 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393574174230 2014.02.28 08:56:14)
	(_source (\./src/or2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/or2.vhd\)))
	(_use (std(standard)))
	(_code 1b18191d4b494d0d4d14094448)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1001          1393574174291 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393574174292 2014.02.28 08:56:14)
	(_source (\./src/xor2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2.vhd\)))
	(_use (std(standard)))
	(_code 696b3569363f3f7a6b6671336e)
	(_entity
		(_time 1393231739459)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 5099          1393574174367 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393574174368 2014.02.28 08:56:14)
	(_source (\./src/gatter_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/gatter_tb.vhd\)))
	(_use (std(standard)))
	(_code a7a4f4f0a1f1f7b0a0a1b2fcf4)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 1 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 1 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 1 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 1 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 1 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 1 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 1 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 907           1393574174430 behavior
(_unit VHDL (takt_gen 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393574174431 2014.02.28 08:56:14)
	(_source (\./src/takt_gen.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/takt_gen.vhd\)))
	(_use (std(standard)))
	(_code e5e7b5b6e1b2e3f2e1b4a3bfb3)
	(_entity
		(_time 1393233808223)
	)
	(_object
		(_generic (_internal puls ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_generic (_internal pause ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_in ((i 1))))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 1 9 (_process (_wait_for)(_target(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000047 55 834           1393574174491 behave
(_unit VHDL (pmodell 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393574174492 2014.02.28 08:56:14)
	(_source (\./src/pmodell.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/pmodell.vhd\)))
	(_use (std(standard)))
	(_code 24267120747326322126317e26)
	(_entity
		(_time 1393235088352)
	)
	(_object
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 1 5 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extSTD.STANDARD.INTEGER 1 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 1 7 (_process (_wait_on)(_target(0))(_sensitivity(0)(1)))))
			(p2(_architecture 1 1 15 (_process (_wait_on)(_target(1))(_sensitivity(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1491          1393574174554 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393574174555 2014.02.28 08:56:14)
	(_source (\./src/diff_up_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up_tb.vhd\)))
	(_use (std(standard)))
	(_code 62613362693530746533243936)
	(_entity
		(_time 1393238383058)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 1 24 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up behavior)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 1 28 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000049 55 2222          1393574174633 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393574174634 2014.02.28 08:56:14)
	(_source (\./src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code b0b3e1e4b9e7e2a6b7e7f6ebe4)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 1 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 1 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 1 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000054 55 935           1393574174637 behavior_proc
(_unit VHDL (diff_up 0 1 (behavior_proc 0 31 ))
	(_version v147)
	(_time 1393574174638 2014.02.28 08:56:14)
	(_source (\./src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code b0b3e1e4b9e7e2a6b6e1f6ebe4)
	(_entity
		(_time 1393237951219)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 1 33 (_process (_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior_proc 1 -1
	)
)
I 000047 55 2308          1393574174713 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393574174714 2014.02.28 08:56:14)
	(_source (\./src/dt_b_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/dt_b_tb.vhd\)))
	(_use (std(standard)))
	(_code fefdafafafaafce8feadb8a5ab)
	(_entity
		(_time 1393243126764)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 1 30 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 1 38 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(4)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1017          1393574174772 behave
(_unit VHDL (dt_b 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393574174773 2014.02.28 08:56:14)
	(_source (\./src/dt_b.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/dt_b.vhd\)))
	(_use (std(standard)))
	(_code 3d3e6f396d693f2b3e32296668)
	(_entity
		(_time 1393242685534)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 1 9 (_architecture (_uni ((i 0))))))
		(_process
			(master(_architecture 0 1 12 (_process (_target(4))(_sensitivity(1))(_read(0)))))
			(slave(_architecture 1 1 19 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 3861          1393574174835 behave
(_unit VHDL (sch_la_tb 0 1 (behave 0 5 ))
	(_version v147)
	(_time 1393574174836 2014.02.28 08:56:14)
	(_source (\./src/sch_la_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/sch_la_tb.vhd\)))
	(_use (std(standard)))
	(_code 7b792e7a2a2c276e297438212b)
	(_entity
		(_time 1393245146340)
	)
	(_component
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 9 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~13 1 13 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 29 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 31 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~132 1 32 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 1 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 1 33 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation sch_reg 1 44 (_component schiebe_reg )
		(_generic
			((breite)(_code 5))
		)
		(_port
			((i)(input))
			((takt)(takt))
			((o)(output_schiebe))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)(_code 6))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation la1 1 54 (_component latch )
		(_generic
			((breite)(_code 7))
		)
		(_port
			((takt)(takt))
			((i)(output_schiebe))
			((o)(output_latch))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)(_code 8))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation takt_g 1 64 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 \4\ (_entity ((i 4)))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~136 1 40 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 9))))))
		(_signal (_internal output_schiebe ~BIT_VECTOR{0~to~breite-1}~136 1 40 (_architecture (_uni ))))
		(_signal (_internal output_latch ~BIT_VECTOR{0~to~breite-1}~136 1 41 (_architecture (_uni ))))
		(_process
			(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 1 1 73 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 1935          1393574174898 behave
(_unit VHDL (schiebe_reg 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393574174899 2014.02.28 08:56:14)
	(_source (\./src/schiebe_register.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/schiebe_register.vhd\)))
	(_use (std(standard)))
	(_code b9bbecedb3eee5afb2bbace3ea)
	(_entity
		(_time 1393244622290)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 1 20 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 1 28 (_for ~INTEGER~range~0~to~breite-2~13 )
		(_instantiation msflipflop 1 29 (_entity . dt_b)
			(_port
				((d)(o(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-2~13 1 28 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-2~13 1 28 (_scalar (_to (i 0)(c 3)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 1525          1393574174960 behave
(_unit VHDL (latch 0 1 (behave 0 10 ))
	(_version v147)
	(_time 1393574174961 2014.02.28 08:56:14)
	(_source (\./src/latch.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/latch.vhd\)))
	(_use (std(standard)))
	(_code f8fbfda8f1aea8eefaaae0a2fa)
	(_entity
		(_time 1393245372256)
	)
	(_generate gen 1 21 (_for ~INTEGER~range~0~to~breite-1~13 )
		(_instantiation msflipflop 1 22 (_entity . dt_b)
			(_port
				((d)(i(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-1~13 1 21 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-1~13 1 21 (_scalar (_to (i 0)(c 4)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2797          1393574175040 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393574175041 2014.02.28 08:56:15)
	(_source (\./src/09_Counter/ud_counter_TB.vhd\))
	(_use (std(standard)))
	(_code 46474344441244504644001d12)
	(_entity
		(_time 1393315507808)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(1)))
			((count1)(output(0)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1561          1393574175147 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393574175148 2014.02.28 08:56:15)
	(_source (\./src/09_counter/ud_counter.vhd\))
	(_use (std(standard)))
	(_code b3b2b6e7b4e7b1a5b4b4f5e8e7)
	(_entity
		(_time 1393319788729)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_process
			(NZ(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(0)(6)))))
			(ZS(_architecture 1 0 51 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 60 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 2174          1393574175272 behave
(_unit VHDL (sp_umsetzer_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393574175273 2014.02.28 08:56:15)
	(_source (\./src/10_SP/sp_umsetzer_TB.vhd\))
	(_use (std(standard)))
	(_code 30313234306432273637746b62)
	(_entity
		(_time 1393320787951)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 34 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 41 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 29 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 3499          1393574175290 behave
(_unit VHDL (sp_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393574175291 2014.02.28 08:56:15)
	(_source (\./src/10_SP/sp_umsetzer.vhd\))
	(_use (std(standard)))
	(_code 3f3e3d3b696b3d283e307b646d)
	(_entity
		(_time 1393320186763)
	)
	(_component
		(sp_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Automat 0 44 (_component sp_automat )
		(_port
			((start)(start))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_automat drei_proc)
			(_port
				((start)(start))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 52 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 62 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 41 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1191          1393574175399 drei_proc
(_unit VHDL (sp_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393574175400 2014.02.28 08:56:15)
	(_source (\./src/10_sp/sp_automat.vhd\))
	(_use (std(standard)))
	(_code adacaffbf9f9afbbafffb8f6f8)
	(_entity
		(_time 1393319788810)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 a b c d e f warte (_to (i 0)(i 6)))))
		(_signal (_internal akt_zust Zustaende 0 9 (_architecture (_uni ((i 6))))))
		(_signal (_internal next_zust Zustaende 0 9 (_architecture (_uni ((i 6))))))
		(_process
			(NZ(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
			(ZS(_architecture 1 0 47 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 56 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000050 55 1378          1393574175493 drei_proc
(_unit VHDL (sp_parity_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393574175494 2014.02.28 08:56:15)
	(_source (\./src/11_Parity/sp_parity_automat.vhd\))
	(_use (std(standard)))
	(_code 0a0b0b0d5b5e081d0d0a1b5159)
	(_entity
		(_time 1393329056130)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal daten ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 warten bit1_u bit1_g bit1_u_sent_t4 bit1_g_sent_t4 bit2_u bit2_g bit3_u bit3_g bit4_u bit4_g sent_t4 (_to (i 0)(i 11)))))
		(_signal (_internal akt_zust Zustaende 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal next_zust Zustaende 0 16 (_architecture (_uni ((i 0))))))
		(_process
			(NZ(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)))))
			(ZS(_architecture 1 0 101 (_process (_target(5))(_sensitivity(2)(3)(6))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 110 (_process (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 3659          1393574175617 behave
(_unit VHDL (sp_parity_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393574175618 2014.02.28 08:56:15)
	(_source (\./src/11_Parity/sp_parity_umsetzer.vhd\))
	(_use (std(standard)))
	(_code 8786868880d3859083d296dcd4)
	(_entity
		(_time 1393330325140)
	)
	(_component
		(sp_parity_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 35 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 38 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 39 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 25 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 28 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation automat1 0 46 (_component sp_parity_automat )
		(_port
			((start)(start))
			((daten)(daten_in))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_parity_automat drei_proc)
			(_port
				((start)(start))
				((daten)(daten))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 55 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 65 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 43 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 2198          1393574175725 behave
(_unit VHDL (sp_parity_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393574175726 2014.02.28 08:56:15)
	(_source (\./src/11_Parity/sp_parity_TB.vhd\))
	(_use (std(standard)))
	(_code f4f5f5a5f0a0f6e3f7f6e5afa7)
	(_entity
		(_time 1393329331502)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 24 (_entity (_inout ))))
			)
		)
		(sp_parity_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 35 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation parity_umsetzer 0 43 (_component sp_parity_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_parity_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 30 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 30 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 532           1393574175758 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393574175759 2014.02.28 08:56:15)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code 13121415124446054640004842)
	(_entity
		(_time 1393409821677)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_internal (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000031 55 626 0 numeric_conv
(_unit VHDL (numeric_conv 0 1 (numeric_conv 0 5 ))
	(_version v147)
	(_time 1393574175837 2014.02.28 08:56:15)
	(_source (\./src/13_to_int/to_int.vhd\))
	(_use (std(standard)))
	(_code 61613760653661776565733b39)
	(_entity
		(_time 1393574175834)
	)
	(_object
		(_subprogram
			(_internal to_integer 0 0 2 (_entity (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . numeric_conv 1 -1
	)
)
I 000047 55 2071          1393574175898 behave
(_unit VHDL (barrel_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393574175899 2014.02.28 08:56:15)
	(_source (\./src/14_barrel/barrel_TB.vhd\))
	(_use (std(standard)))
	(_code a0a0a1f7a1f6f6b7a0aeb5faa2)
	(_entity
		(_time 1393405456924)
	)
	(_component
		(barrel4
			(_object
				(_port (_internal i0 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal i3 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal q0 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal q1 ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal q2 ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal q3 ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal shift ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
			)
		)
	)
	(_instantiation Shifter 0 24 (_component barrel4 )
		(_port
			((i0)(input(0)))
			((i1)(input(1)))
			((i2)(input(2)))
			((i3)(input(3)))
			((q0)(output(0)))
			((q1)(output(1)))
			((q2)(output(2)))
			((q3)(output(3)))
			((shift)(shift))
		)
		(_use (_entity . barrel4 behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 19 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~3}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ((i 0))))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16842753 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1658          1393574175973 behave
(_unit VHDL (barrel4 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393574175974 2014.02.28 08:56:15)
	(_source (\./src/14_barrel/barrel_rot.vhd\))
	(_use (std(standard)))
	(_code eeeeefbdbab8b8f9eeecfbb4ec)
	(_entity
		(_time 1393404992191)
	)
	(_object
		(_port (_internal i0 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i3 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q2 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q3 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal shift ~extSTD.STANDARD.INTEGER 0 5 (_entity (_in ))))
		(_signal (_internal shifter ~extSTD.STANDARD.INTEGER 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(9))(_sensitivity(8)))))
			(line__13(_architecture 1 0 13 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)(9)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(9)))))
			(line__24(_architecture 3 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)(9)))))
			(line__30(_architecture 4 0 30 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)(2)(3)(9)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1821          1393574176039 behave
(_unit VHDL (rotate 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393574176040 2014.02.28 08:56:16)
	(_source (\./src/rotate.vhd\(\./src/15_rotate/rotate.vhd\)))
	(_use (std(standard)))
	(_code 2c2d2a28297a7c3a2c2c387678)
	(_entity
		(_time 1393406692217)
	)
	(_object
		(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal o ~BIT_VECTOR~121 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 1 9 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
		(_signal (_internal in_tmp ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_architecture (_uni ))))
		(_signal (_internal out_tmp ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__13(_architecture 1 1 13 (_assignment (_simple)(_alias((in_tmp)(i)))(_target(5))(_sensitivity(1)))))
			(p1(_architecture 2 1 15 (_process (_target(6))(_sensitivity(3))(_read(4)(5)))))
			(line__23(_architecture 3 1 23 (_assignment (_simple)(_alias((o)(out_tmp)))(_target(2))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (6)
	)
	(_model . behave 5 -1
	)
)
I 000047 55 3636          1393574176115 behave
(_unit VHDL (end_reduce_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393574176116 2014.02.28 08:56:16)
	(_source (\./src/and_reduce_TB.vhd\(\./src/16_and_red/and_reduce_tb.vhd\)))
	(_use (std(standard)))
	(_code 7a7a7b7b7e2d2a6f2f2e68202e)
	(_entity
		(_time 1393409667775)
	)
	(_component
		(end_reduce
			(_object
				(_port (_internal i ~BIT_VECTOR~13 1 8 (_entity (_in ))))
				(_port (_internal result ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
	)
	(_instantiation end_red_test1 1 27 (_component end_reduce )
		(_port
			((i)(i1))
			((result)(result1))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test2 1 33 (_component end_reduce )
		(_port
			((i)(i2))
			((result)(result2))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test3 1 38 (_component end_reduce )
		(_port
			((i)(i3))
			((result)(result3))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test4 1 43 (_component end_reduce )
		(_port
			((i)(i4))
			((result)(result4))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test5 1 48 (_component end_reduce )
		(_port
			((i)(i5))
			((result)(result5))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 0))))))
		(_signal (_internal i1 ~BIT_VECTOR{0~to~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 1 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 1 16 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 1 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 1 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal result1 ~extSTD.STANDARD.BIT 1 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 1 54 (_assignment (_simple)(_target(0)))))
			(line__55(_architecture 1 1 55 (_assignment (_simple)(_target(1)))))
			(line__56(_architecture 2 1 56 (_assignment (_simple)(_target(2)))))
			(line__57(_architecture 3 1 57 (_assignment (_simple)(_target(3)))))
			(line__58(_architecture 4 1 58 (_assignment (_simple)(_target(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)(4)
	)
	(_static
		(1 )
		(0 )
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2451          1393574176177 behave
(_unit VHDL (end_reduce 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393574176178 2014.02.28 08:56:16)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code b9b9b8ede5eee9acedbdabe3ed)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~0~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 29 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length}~13 1 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 7))))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_scalar (_to (i 0)(c 8)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(3(0))))))
			(line__25(_architecture 2 1 25 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 9))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 3310          1393574176241 behave
(_unit VHDL (parity_gen_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393574176242 2014.02.28 08:56:16)
	(_source (\./src/17_parity_parallel/parity_gen_TB.vhd\))
	(_use (std(standard)))
	(_code f7f6f3a7f1a1a1e1faf0e3acaf)
	(_entity
		(_time 1393417253208)
	)
	(_component
		(parity_gen
			(_object
				(_port (_internal d ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal p ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
	)
	(_instantiation par1 0 29 (_component parity_gen )
		(_port
			((d)(i2))
			((s)(s))
			((p)(result2))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par2 0 36 (_component parity_gen )
		(_port
			((d)(i3))
			((s)(s))
			((p)(result3))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par3 0 43 (_component parity_gen )
		(_port
			((d)(i4))
			((s)(s))
			((p)(result4))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par4 0 50 (_component parity_gen )
		(_port
			((d)(i5))
			((s)(s))
			((p)(result5))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 25 (_architecture (_uni ((i 0))))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(8)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(0)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(1)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_target(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)
	)
	(_static
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2792          1393574176302 behave
(_unit VHDL (parity_gen 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393574176303 2014.02.28 08:56:16)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code 35343030316363233f33216e6d)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 30 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 1)))
				((i2)(temp(_index 2)))
				((o)(temp(_index 3)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 28 (_architecture )))
		)
	)
	(_instantiation xor_par 1 39 (_component xor2 )
		(_generic
			((tphl)((ns 4617315517961601024)))
			((tplh)((ns 4617315517961601024)))
		)
		(_port
			((i1)(temp(_index 4)))
			((i2)(s))
			((o)(p))
		)
		(_use (_entity . xor2 behavior)
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 28 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__25(_architecture 0 1 25 (_assignment (_simple)(_target(3(_range 8)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 2255          1393574176363 behave
(_unit VHDL (weiss_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393574176364 2014.02.28 08:56:16)
	(_source (\./src/weiss_TB.vhd\(\./src/20_multi/weiss_tb.vhd\)))
	(_use (std(standard)))
	(_code 7475767575232963757a672d73)
	(_entity
		(_time 1393573489514)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation wbox 1 24 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 1 36 (_assignment (_simple)(_target(0)))))
			(line__37(_architecture 1 1 37 (_assignment (_simple)(_target(1)))))
			(line__38(_architecture 2 1 38 (_assignment (_simple)(_target(2)))))
			(line__39(_architecture 3 1 39 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 1773          1393574176413 behave
(_unit VHDL (mult_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393574176414 2014.02.28 08:56:16)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code a3a3f2f5a5f4a4b4a6aee5f8f6)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~0}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~1}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(1 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 4729          1393574176489 behave
(_unit VHDL (mult 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393574176490 2014.02.28 08:56:16)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code f1f1a0a0f5a6f6e6f1a5b5aaa5)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 40 (_for ~INTEGER~range~0~to~b'length-1~13 )
		(_generate zeilen 1 41 (_for ~INTEGER~range~0~to~a'length-1~13 )
			(_instantiation weiss 1 42 (_component weiss_box )
				(_port
					((a_in)(a(_index 2)))
					((b_in)(b(_index 3)))
					((s_in)(s_int(_index 4(_index 5))))
					((c_in)(c_int(_index 6(_index 7))))
					((s_out)(s_int(_index 8(_index 9))))
					((c_out)(c_int(_index 10(_index 11))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a'length-1~13 1 41 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~13 1 40 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a'length-1~13 1 41 (_scalar (_to (i 0)(c 12)))))
		)
	)
	(_generate grau_gen 1 56 (_for ~INTEGER~range~0~to~a'length-2~13 )
		(_instantiation grau 1 57 (_component grau_box )
			(_port
				((s_in)(s_int(_index 13(_index 14))))
				((c_in)(c_int(_index 15(_index 16))))
				((u_in)(u(_index 17)))
				((s_out)(s(_index 18)))
				((u_out)(u(_index 19)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a'length-2~13 1 56 (_architecture )))
		)
	)
	(_generate sig_map 1 70 (_for ~INTEGER~range~1~to~b'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b'length-1~13 1 70 (_architecture )))
			(_process
				(line__71(_architecture 1 1 71 (_assignment (_simple)(_target(2(_index 20)))(_sensitivity(3(_index 21(_index 22)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 23))(_to (i 0)(c 24))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 25)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 26)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 27))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 28)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~13 1 40 (_scalar (_to (i 0)(c 29)))))
		(_type (_internal ~INTEGER~range~0~to~a'length-2~13 1 56 (_scalar (_to (i 0)(c 30)))))
		(_type (_internal ~INTEGER~range~1~to~b'length-1~13 1 70 (_scalar (_to (i 1)(c 31)))))
		(_process
			(line__68(_architecture 0 1 68 (_assignment (_simple)(_target(2(_index 32)))(_sensitivity(7(_index 33))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 34 -1
	)
)
I 000047 55 2534          1393574176566 behave
(_unit VHDL (weiss_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393574176567 2014.02.28 08:56:16)
	(_source (\./src/weiss_box.vhd\(\./src/20_multi/weiss_box.vhd\)))
	(_use (std(standard)))
	(_code 3f3e3e3a6c6862283f3d2c6638)
	(_entity
		(_time 1393503539229)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 1 23 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 26 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation mult 1 35 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 1 42 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 1 31 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 1 51 (_assignment (_simple)(_alias((a_out)(a_in)))(_target(6))(_sensitivity(0)))))
			(line__52(_architecture 1 1 52 (_assignment (_simple)(_alias((b_out)(b_in)))(_target(7))(_sensitivity(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1322          1393574176616 behave
(_unit VHDL (grau_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393574176617 2014.02.28 08:56:16)
	(_source (\./src/grau_box.vhd\(\./src/20_multi/grau_box.vhd\)))
	(_use (std(standard)))
	(_code 6e6e6f6f39393b796a3828343d)
	(_entity
		(_time 1393503686321)
	)
	(_component
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation voll 1 21 (_component voll_add )
		(_port
			((a)(s_in))
			((b)(c_in))
			((c_in)(u_in))
			((c_out)(u_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal u_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal u_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
I 000047 55 3086          1393574176631 behave
(_unit VHDL (voll_add 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393574176632 2014.02.28 08:56:16)
	(_source (\./src/voll_add.vhd\(\./src/20_multi/voll_add.vhd\)))
	(_use (std(standard)))
	(_code 7d7c7d7c7f2a7a6b2a2c3b272d)
	(_entity
		(_time 1393503220989)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 32 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 33 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 35 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 36 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 37 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 10 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 21 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 22 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor_1 1 44 (_component xor2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_h_add1))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation xor_2 1 50 (_component xor2 )
		(_port
			((i1)(out_h_add1))
			((i2)(c_in))
			((o)(s))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation and_1 1 57 (_component and2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_and1))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation and_2 1 64 (_component and2 )
		(_port
			((i1)(c_in))
			((i2)(out_h_add1))
			((o)(out_and2))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation or_1 1 71 (_component or2 )
		(_port
			((i1)(out_and1))
			((i2)(out_and2))
			((o)(c_out))
		)
		(_use (_entity . or2 behavior)
		)
	)
	(_object
		(_port (_internal a ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal b ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal out_h_add1 ~extSTD.STANDARD.BIT 1 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and1 ~extSTD.STANDARD.BIT 1 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 1 41 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000047 55 4723          1393574232385 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393574232386 2014.02.28 08:57:12)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 484a1c4b451f4f5f481c0c131c)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 40 (_for ~INTEGER~range~0~to~b'length-1~13 )
		(_generate zeilen 1 41 (_for ~INTEGER~range~0~to~a'length-1~13 )
			(_instantiation weiss 1 42 (_component weiss_box )
				(_port
					((a_in)(a(_index 2)))
					((b_in)(b(_index 3)))
					((s_in)(s_int(_index 4(_index 5))))
					((c_in)(c_int(_index 6(_index 7))))
					((s_out)(s_int(_index 8(_index 9))))
					((c_out)(c_int(_index 10(_index 11))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a'length-1~13 1 41 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~13 1 40 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a'length-1~13 1 41 (_scalar (_to (i 0)(c 12)))))
		)
	)
	(_generate grau_gen 1 56 (_for ~INTEGER~range~0~to~a'length-2~13 )
		(_instantiation grau 1 57 (_component grau_box )
			(_port
				((s_in)(s_int(_index 13(_index 14))))
				((c_in)(c_int(_index 15(_index 16))))
				((u_in)(u(_index 17)))
				((s_out)(s(_index 18)))
				((u_out)(u(_index 19)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a'length-2~13 1 56 (_architecture )))
		)
	)
	(_generate sig_map 1 70 (_for ~INTEGER~range~1~to~b'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b'length~13 1 70 (_architecture )))
			(_process
				(line__71(_architecture 1 1 71 (_assignment (_simple)(_target(2(_index 20)))(_sensitivity(3(_index 21(_index 22)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 23))(_to (i 0)(c 24))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 25)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 26)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 27))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 28)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~13 1 40 (_scalar (_to (i 0)(c 29)))))
		(_type (_internal ~INTEGER~range~0~to~a'length-2~13 1 56 (_scalar (_to (i 0)(c 30)))))
		(_type (_internal ~INTEGER~range~1~to~b'length~13 1 70 (_scalar (_to (i 1)(c 31)))))
		(_process
			(line__68(_architecture 0 1 68 (_assignment (_simple)(_target(2(_index 32)))(_sensitivity(7(_index 33))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 34 -1
	)
)
I 000047 55 4723          1393574233337 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393574233338 2014.02.28 08:57:13)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code fffda8aeaca8f8e8ffabbba4ab)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 40 (_for ~INTEGER~range~0~to~b'length-1~13 )
		(_generate zeilen 1 41 (_for ~INTEGER~range~0~to~a'length-1~13 )
			(_instantiation weiss 1 42 (_component weiss_box )
				(_port
					((a_in)(a(_index 2)))
					((b_in)(b(_index 3)))
					((s_in)(s_int(_index 4(_index 5))))
					((c_in)(c_int(_index 6(_index 7))))
					((s_out)(s_int(_index 8(_index 9))))
					((c_out)(c_int(_index 10(_index 11))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a'length-1~13 1 41 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b'length-1~13 1 40 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a'length-1~13 1 41 (_scalar (_to (i 0)(c 12)))))
		)
	)
	(_generate grau_gen 1 56 (_for ~INTEGER~range~0~to~a'length-2~13 )
		(_instantiation grau 1 57 (_component grau_box )
			(_port
				((s_in)(s_int(_index 13(_index 14))))
				((c_in)(c_int(_index 15(_index 16))))
				((u_in)(u(_index 17)))
				((s_out)(s(_index 18)))
				((u_out)(u(_index 19)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a'length-2~13 1 56 (_architecture )))
		)
	)
	(_generate sig_map 1 70 (_for ~INTEGER~range~1~to~b'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b'length~13 1 70 (_architecture )))
			(_process
				(line__71(_architecture 1 1 71 (_assignment (_simple)(_target(2(_index 20)))(_sensitivity(3(_index 21(_index 22)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 23))(_to (i 0)(c 24))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 25)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 26)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 27))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 28)))))
		(_type (_internal ~INTEGER~range~0~to~b'length-1~13 1 40 (_scalar (_to (i 0)(c 29)))))
		(_type (_internal ~INTEGER~range~0~to~a'length-2~13 1 56 (_scalar (_to (i 0)(c 30)))))
		(_type (_internal ~INTEGER~range~1~to~b'length~13 1 70 (_scalar (_to (i 1)(c 31)))))
		(_process
			(line__68(_architecture 0 1 68 (_assignment (_simple)(_target(2(_index 32)))(_sensitivity(7(_index 33))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 34 -1
	)
)
I 000047 55 1785          1393574289840 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393574289841 2014.02.28 08:58:09)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code b7b3e3e2b5e0b0a0b2baf1ece2)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~3}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(256 )
		(257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1785          1393574553863 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393574553864 2014.02.28 09:02:33)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 17134b1115401000121a514c42)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~3}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(256 )
		(257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 5209          1393574565813 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393574565814 2014.02.28 09:02:45)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code c4c79690c593c3d3c496809f90)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 42 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 43 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 44 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 2)))
					((b_in)(b_tmp(_index 3)))
					((s_in)(s_int(_index 4(_index 5))))
					((c_in)(c_int(_index 6(_index 7))))
					((s_out)(s_int(_index 8(_index 9))))
					((c_out)(c_int(_index 10(_index 11))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 43 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 42 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 43 (_scalar (_to (i 0)(c 12)))))
		)
	)
	(_generate grau_gen 1 58 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 59 (_component grau_box )
			(_port
				((s_in)(s_int(_index 13(_index 14))))
				((c_in)(c_int(_index 15(_index 16))))
				((u_in)(u(_index 17)))
				((s_out)(s(_index 18)))
				((u_out)(u(_index 19)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 58 (_architecture )))
		)
	)
	(_generate sig_map 1 72 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 72 (_architecture )))
			(_process
				(line__73(_architecture 1 1 73 (_assignment (_simple)(_target(2(_index 20)))(_sensitivity(3(_index 21(_index 22)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 23))(_to (i 0)(c 24))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 25)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 26)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 27))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 28)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_downto (c 29 )(i 0))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 30 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 42 (_scalar (_to (i 0)(c 31)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 58 (_scalar (_to (i 0)(c 32)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 72 (_scalar (_to (i 1)(c 33)))))
		(_process
			(line__70(_architecture 0 1 70 (_assignment (_simple)(_target(2(_index 34)))(_sensitivity(7(_index 35))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 36 -1
	)
)
I 000047 55 5431          1393574640097 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393574640098 2014.02.28 09:04:00)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code f4f5a8a5f5a3f3e3f4a7b0afa0)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 43 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 44 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 45 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 4)))
					((b_in)(b_tmp(_index 5)))
					((s_in)(s_int(_index 6(_index 7))))
					((c_in)(c_int(_index 8(_index 9))))
					((s_out)(s_int(_index 10(_index 11))))
					((c_out)(c_int(_index 12(_index 13))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_scalar (_to (i 0)(c 14)))))
		)
	)
	(_generate grau_gen 1 59 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 60 (_component grau_box )
			(_port
				((s_in)(s_int(_index 15(_index 16))))
				((c_in)(c_int(_index 17(_index 18))))
				((u_in)(u(_index 19)))
				((s_out)(s(_index 20)))
				((u_out)(u(_index 21)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_architecture )))
		)
	)
	(_generate sig_map 1 73 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_architecture )))
			(_process
				(line__74(_architecture 3 1 74 (_assignment (_simple)(_target(2(_index 22)))(_sensitivity(3(_index 23(_index 24)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 25))(_to (i 0)(c 26))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 27)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 29))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 30)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_downto (c 31 )(i 0))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_scalar (_to (i 0)(c 33)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_scalar (_to (i 1)(c 35)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__42(_architecture 1 1 42 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__71(_architecture 2 1 71 (_assignment (_simple)(_target(2(_index 36)))(_sensitivity(7(_index 37))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 38 -1
	)
)
I 000047 55 5405          1393574769264 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393574769265 2014.02.28 09:06:09)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 8584d08a85d2829285d6c1ded1)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 43 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 44 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 45 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 4)))
					((b_in)(b_tmp(_index 5)))
					((s_in)(s_int(_index 6(_index 7))))
					((c_in)(c_int(_index 8(_index 9))))
					((s_out)(s_int(_index 10(_index 11))))
					((c_out)(c_int(_index 12(_index 13))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_scalar (_to (i 0)(c 14)))))
		)
	)
	(_generate grau_gen 1 59 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 60 (_component grau_box )
			(_port
				((s_in)(s_int(_index 15(_index 16))))
				((c_in)(c_int(_index 17(_index 18))))
				((u_in)(u(_index 19)))
				((s_out)(s(_index 20)))
				((u_out)(u(_index 21)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_architecture )))
		)
	)
	(_generate sig_map 1 73 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_architecture )))
			(_process
				(line__74(_architecture 3 1 74 (_assignment (_simple)(_target(2(_index 22)))(_sensitivity(3(_index 23(_index 24)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 25))(_to (i 0)(c 26))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 27)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 29))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 30)))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length-1}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 31))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{0~to~a'length-1}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~b'length-1}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 32))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{0~to~b'length-1}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_scalar (_to (i 0)(c 33)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_scalar (_to (i 1)(c 35)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__42(_architecture 1 1 42 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__71(_architecture 2 1 71 (_assignment (_simple)(_target(2(_index 36)))(_sensitivity(7(_index 37))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 38 -1
	)
)
I 000047 55 5431          1393574839199 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393574839200 2014.02.28 09:07:19)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code b4bae2e1b5e3b3a3b4e7f0efe0)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 43 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 44 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 45 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 4)))
					((b_in)(b_tmp(_index 5)))
					((s_in)(s_int(_index 6(_index 7))))
					((c_in)(c_int(_index 8(_index 9))))
					((s_out)(s_int(_index 10(_index 11))))
					((c_out)(c_int(_index 12(_index 13))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_scalar (_to (i 0)(c 14)))))
		)
	)
	(_generate grau_gen 1 59 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 60 (_component grau_box )
			(_port
				((s_in)(s_int(_index 15(_index 16))))
				((c_in)(c_int(_index 17(_index 18))))
				((u_in)(u(_index 19)))
				((s_out)(s(_index 20)))
				((u_out)(u(_index 21)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_architecture )))
		)
	)
	(_generate sig_map 1 73 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_architecture )))
			(_process
				(line__74(_architecture 3 1 74 (_assignment (_simple)(_target(2(_index 22)))(_sensitivity(3(_index 23(_index 24)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 25))(_to (i 0)(c 26))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 27)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 29))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 30)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_downto (c 31 )(i 0))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_scalar (_to (i 0)(c 33)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_scalar (_to (i 1)(c 35)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__42(_architecture 1 1 42 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__71(_architecture 2 1 71 (_assignment (_simple)(_target(2(_index 36)))(_sensitivity(7(_index 37))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 38 -1
	)
)
I 000047 55 5431          1393574861087 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393574861088 2014.02.28 09:07:41)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 33616f37356434243360776867)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 43 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 44 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 45 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 4)))
					((b_in)(b_tmp(_index 5)))
					((s_in)(s_int(_index 6(_index 7))))
					((c_in)(c_int(_index 8(_index 9))))
					((s_out)(s_int(_index 10(_index 11))))
					((c_out)(c_int(_index 12(_index 13))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_scalar (_to (i 0)(c 14)))))
		)
	)
	(_generate grau_gen 1 59 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 60 (_component grau_box )
			(_port
				((s_in)(s_int(_index 15(_index 16))))
				((c_in)(c_int(_index 17(_index 18))))
				((u_in)(u(_index 19)))
				((s_out)(s(_index 20)))
				((u_out)(u(_index 21)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_architecture )))
		)
	)
	(_generate sig_map 1 73 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_architecture )))
			(_process
				(line__74(_architecture 3 1 74 (_assignment (_simple)(_target(2(_index 22)))(_sensitivity(3(_index 23(_index 24)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 25))(_to (i 0)(c 26))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 27)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 29))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 30)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_downto (c 31 )(i 0))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_scalar (_to (i 0)(c 33)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_scalar (_to (i 1)(c 35)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__42(_architecture 1 1 42 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__71(_architecture 2 1 71 (_assignment (_simple)(_target(2(_index 36)))(_sensitivity(7(_index 37))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 38 -1
	)
)
I 000047 55 5641          1393574993154 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393574993155 2014.02.28 09:09:53)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 1a481d1c4e4d1d0d1a495e414e)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 43 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 44 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 45 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 4)))
					((b_in)(b_tmp(_index 5)))
					((s_in)(s_int(_index 6(_index 7))))
					((c_in)(c_int(_index 8(_index 9))))
					((s_out)(s_int(_index 10(_index 11))))
					((c_out)(c_int(_index 12(_index 13))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_scalar (_to (i 0)(c 14)))))
		)
	)
	(_generate grau_gen 1 59 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 60 (_component grau_box )
			(_port
				((s_in)(s_int(_index 15(_index 16))))
				((c_in)(c_int(_index 17(_index 18))))
				((u_in)(u(_index 19)))
				((s_out)(s(_index 20)))
				((u_out)(u(_index 21)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_architecture )))
		)
	)
	(_generate sig_map 1 73 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_architecture )))
			(_process
				(line__74(_architecture 3 1 74 (_assignment (_simple)(_target(2(_index 22)))(_sensitivity(3(_index 23(_index 24)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 25))(_to (i 0)(c 26))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 27)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 29))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 30)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_downto (c 31 )(i 0))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{a'left~to~a'right}~13 1 41 (_array ~extSTD.STANDARD.BIT ((_to (c 33 )(c 34))))))
		(_type (_internal ~BIT_VECTOR{b'left~to~b'right}~13 1 42 (_array ~extSTD.STANDARD.BIT ((_to (c 35 )(c 36))))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_scalar (_to (i 0)(c 37)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_scalar (_to (i 0)(c 38)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_scalar (_to (i 1)(c 39)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(8))(_sensitivity(0(_range 40))))))
			(line__42(_architecture 1 1 42 (_assignment (_simple)(_target(9))(_sensitivity(1(_range 41))))))
			(line__71(_architecture 2 1 71 (_assignment (_simple)(_target(2(_index 42)))(_sensitivity(7(_index 43))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 44 -1
	)
)
I 000047 55 5641          1393575003390 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393575003391 2014.02.28 09:10:03)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 13154315154414041340574847)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 43 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 44 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 45 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 4)))
					((b_in)(b_tmp(_index 5)))
					((s_in)(s_int(_index 6(_index 7))))
					((c_in)(c_int(_index 8(_index 9))))
					((s_out)(s_int(_index 10(_index 11))))
					((c_out)(c_int(_index 12(_index 13))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_scalar (_to (i 0)(c 14)))))
		)
	)
	(_generate grau_gen 1 59 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 60 (_component grau_box )
			(_port
				((s_in)(s_int(_index 15(_index 16))))
				((c_in)(c_int(_index 17(_index 18))))
				((u_in)(u(_index 19)))
				((s_out)(s(_index 20)))
				((u_out)(u(_index 21)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_architecture )))
		)
	)
	(_generate sig_map 1 73 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_architecture )))
			(_process
				(line__74(_architecture 3 1 74 (_assignment (_simple)(_target(2(_index 22)))(_sensitivity(3(_index 23(_index 24)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 25))(_to (i 0)(c 26))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 27)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 29))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 30)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_downto (c 31 )(i 0))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{a'left~to~a'right}~13 1 41 (_array ~extSTD.STANDARD.BIT ((_to (c 33 )(c 34))))))
		(_type (_internal ~BIT_VECTOR{b'left~to~b'right}~13 1 42 (_array ~extSTD.STANDARD.BIT ((_to (c 35 )(c 36))))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_scalar (_to (i 0)(c 37)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_scalar (_to (i 0)(c 38)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_scalar (_to (i 1)(c 39)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(8))(_sensitivity(0(_range 40))))))
			(line__42(_architecture 1 1 42 (_assignment (_simple)(_target(9))(_sensitivity(1(_range 41))))))
			(line__71(_architecture 2 1 71 (_assignment (_simple)(_target(2(_index 42)))(_sensitivity(7(_index 43))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 44 -1
	)
)
I 000047 55 5641          1393575040939 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393575040940 2014.02.28 09:10:40)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code c1ce9395c596c6d6c192859a95)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 43 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 44 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 45 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 4)))
					((b_in)(b_tmp(_index 5)))
					((s_in)(s_int(_index 6(_index 7))))
					((c_in)(c_int(_index 8(_index 9))))
					((s_out)(s_int(_index 10(_index 11))))
					((c_out)(c_int(_index 12(_index 13))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_scalar (_to (i 0)(c 14)))))
		)
	)
	(_generate grau_gen 1 59 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 60 (_component grau_box )
			(_port
				((s_in)(s_int(_index 15(_index 16))))
				((c_in)(c_int(_index 17(_index 18))))
				((u_in)(u(_index 19)))
				((s_out)(s(_index 20)))
				((u_out)(u(_index 21)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_architecture )))
		)
	)
	(_generate sig_map 1 73 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_architecture )))
			(_process
				(line__74(_architecture 3 1 74 (_assignment (_simple)(_target(2(_index 22)))(_sensitivity(3(_index 23(_index 24)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 25))(_to (i 0)(c 26))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 27)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 29))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 30)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_downto (c 31 )(i 0))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{a'right~to~a'left}~13 1 41 (_array ~extSTD.STANDARD.BIT ((_to (c 33 )(c 34))))))
		(_type (_internal ~BIT_VECTOR{b'right~to~b'left}~13 1 42 (_array ~extSTD.STANDARD.BIT ((_to (c 35 )(c 36))))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_scalar (_to (i 0)(c 37)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_scalar (_to (i 0)(c 38)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_scalar (_to (i 1)(c 39)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_target(8))(_sensitivity(0(_range 40))))))
			(line__42(_architecture 1 1 42 (_assignment (_simple)(_target(9))(_sensitivity(1(_range 41))))))
			(line__71(_architecture 2 1 71 (_assignment (_simple)(_target(2(_index 42)))(_sensitivity(7(_index 43))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 44 -1
	)
)
I 000047 55 5431          1393575190128 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393575190129 2014.02.28 09:13:10)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 80d2808f85d7879780d3c4dbd4)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 43 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 44 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 45 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 4)))
					((b_in)(b_tmp(_index 5)))
					((s_in)(s_int(_index 6(_index 7))))
					((c_in)(c_int(_index 8(_index 9))))
					((s_out)(s_int(_index 10(_index 11))))
					((c_out)(c_int(_index 12(_index 13))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_scalar (_to (i 0)(c 14)))))
		)
	)
	(_generate grau_gen 1 59 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 60 (_component grau_box )
			(_port
				((s_in)(s_int(_index 15(_index 16))))
				((c_in)(c_int(_index 17(_index 18))))
				((u_in)(u(_index 19)))
				((s_out)(s(_index 20)))
				((u_out)(u(_index 21)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_architecture )))
		)
	)
	(_generate sig_map 1 73 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_architecture )))
			(_process
				(line__74(_architecture 3 1 74 (_assignment (_simple)(_target(2(_index 22)))(_sensitivity(3(_index 23(_index 24)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 25))(_to (i 0)(c 26))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 27)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 29))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 30)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_downto (c 31 )(i 0))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_scalar (_to (i 0)(c 33)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_scalar (_to (i 1)(c 35)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__42(_architecture 1 1 42 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__71(_architecture 2 1 71 (_assignment (_simple)(_target(2(_index 36)))(_sensitivity(7(_index 37))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 38 -1
	)
)
I 000047 55 5405          1393575256037 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393575256038 2014.02.28 09:14:16)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code f7a5f6a6f5a0f0e0f7a4b3aca3)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 43 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 44 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 45 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 4)))
					((b_in)(b_tmp(_index 5)))
					((s_in)(s_int(_index 6(_index 7))))
					((c_in)(c_int(_index 8(_index 9))))
					((s_out)(s_int(_index 10(_index 11))))
					((c_out)(c_int(_index 12(_index 13))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_scalar (_to (i 0)(c 14)))))
		)
	)
	(_generate grau_gen 1 59 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 60 (_component grau_box )
			(_port
				((s_in)(s_int(_index 15(_index 16))))
				((c_in)(c_int(_index 17(_index 18))))
				((u_in)(u(_index 19)))
				((s_out)(s(_index 20)))
				((u_out)(u(_index 21)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_architecture )))
		)
	)
	(_generate sig_map 1 73 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_architecture )))
			(_process
				(line__74(_architecture 3 1 74 (_assignment (_simple)(_target(2(_index 22)))(_sensitivity(3(_index 23(_index 24)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 25))(_to (i 0)(c 26))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 27)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 29))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 30)))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length-1}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 31))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{0~to~a'length-1}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~b'length-1}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 32))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{0~to~b'length-1}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_scalar (_to (i 0)(c 33)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_scalar (_to (i 1)(c 35)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__42(_architecture 1 1 42 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__71(_architecture 2 1 71 (_assignment (_simple)(_target(2(_index 36)))(_sensitivity(7(_index 37))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 38 -1
	)
)
I 000047 55 5431          1393575379399 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393575379400 2014.02.28 09:16:19)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code dc89888f8a8bdbcbdc8f988788)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 43 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 44 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 45 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 4)))
					((b_in)(b_tmp(_index 5)))
					((s_in)(s_int(_index 6(_index 7))))
					((c_in)(c_int(_index 8(_index 9))))
					((s_out)(s_int(_index 10(_index 11))))
					((c_out)(c_int(_index 12(_index 13))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_scalar (_to (i 0)(c 14)))))
		)
	)
	(_generate grau_gen 1 59 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 60 (_component grau_box )
			(_port
				((s_in)(s_int(_index 15(_index 16))))
				((c_in)(c_int(_index 17(_index 18))))
				((u_in)(u(_index 19)))
				((s_out)(s(_index 20)))
				((u_out)(u(_index 21)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_architecture )))
		)
	)
	(_generate sig_map 1 73 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_architecture )))
			(_process
				(line__74(_architecture 3 1 74 (_assignment (_simple)(_target(2(_index 22)))(_sensitivity(3(_index 23(_index 24)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 25))(_to (i 0)(c 26))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 27)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 29))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 30)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_downto (c 31 )(i 0))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_scalar (_to (i 0)(c 33)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_scalar (_to (i 1)(c 35)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__42(_architecture 1 1 42 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__71(_architecture 2 1 71 (_assignment (_simple)(_target(2(_index 36)))(_sensitivity(7(_index 37))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 38 -1
	)
)
I 000047 55 1783          1393575401816 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393575401817 2014.02.28 09:16:41)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 6e69326f3e3969796b6328353b)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~3}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(1 )
		(257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1785          1393575529288 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393575529289 2014.02.28 09:18:49)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 5a5c5f580e0d5d4d5f571c010f)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~3}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(256 )
		(257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1797          1393575720607 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393575720608 2014.02.28 09:22:00)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code b2e2e3e7b5e5b5a5b7bff4e9e7)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{3~downto~0}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(256 )
		(257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1785          1393575740513 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393575740514 2014.02.28 09:22:20)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 74762374752373637179322f21)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~3}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(256 )
		(257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1797          1393575771042 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393575771043 2014.02.28 09:22:51)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code b5e1b0e0b5e2b2a2b0b8f3eee0)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{3~downto~0}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(256 )
		(257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 5405          1393575812426 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393575812427 2014.02.28 09:23:32)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 60636761653767776033243b34)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 43 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 44 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 45 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 4)))
					((b_in)(b_tmp(_index 5)))
					((s_in)(s_int(_index 6(_index 7))))
					((c_in)(c_int(_index 8(_index 9))))
					((s_out)(s_int(_index 10(_index 11))))
					((c_out)(c_int(_index 12(_index 13))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 44 (_scalar (_to (i 0)(c 14)))))
		)
	)
	(_generate grau_gen 1 59 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 60 (_component grau_box )
			(_port
				((s_in)(s_int(_index 15(_index 16))))
				((c_in)(c_int(_index 17(_index 18))))
				((u_in)(u(_index 19)))
				((s_out)(s(_index 20)))
				((u_out)(u(_index 21)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_architecture )))
		)
	)
	(_generate sig_map 1 73 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_architecture )))
			(_process
				(line__74(_architecture 3 1 74 (_assignment (_simple)(_target(2(_index 22)))(_sensitivity(3(_index 23(_index 24)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 25))(_to (i 0)(c 26))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 27)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 29))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 30)))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length-1}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 31))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{0~to~a'length-1}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~b'length-1}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 32))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{0~to~b'length-1}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 43 (_scalar (_to (i 0)(c 33)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 59 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 73 (_scalar (_to (i 1)(c 35)))))
		(_process
			(line__41(_architecture 0 1 41 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__42(_architecture 1 1 42 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__71(_architecture 2 1 71 (_assignment (_simple)(_target(2(_index 36)))(_sensitivity(7(_index 37))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 38 -1
	)
)
I 000047 55 1785          1393575958754 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393575958755 2014.02.28 09:25:58)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code f9f6aaa8f5aefeeefcf4bfa2ac)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal a ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{0~to~1}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal s ~BIT_VECTOR{0~to~3}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(256 )
		(257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 5725          1393575971313 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393575971314 2014.02.28 09:26:11)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 07525a00055000100601435c53)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 45 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 46 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 47 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 5)))
					((b_in)(b_tmp(_index 6)))
					((s_in)(s_int(_index 7(_index 8))))
					((c_in)(c_int(_index 9(_index 10))))
					((s_out)(s_int(_index 11(_index 12))))
					((c_out)(c_int(_index 13(_index 14))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_scalar (_to (i 0)(c 15)))))
		)
	)
	(_generate grau_gen 1 61 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 62 (_component grau_box )
			(_port
				((s_in)(s_int(_index 16(_index 17))))
				((c_in)(c_int(_index 18(_index 19))))
				((u_in)(u(_index 20)))
				((s_out)(s_tmp(_index 21)))
				((u_out)(u(_index 22)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_architecture )))
		)
	)
	(_generate sig_map 1 75 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_architecture )))
			(_process
				(line__76(_architecture 4 1 76 (_assignment (_simple)(_target(10(_index 23)))(_sensitivity(3(_index 24(_index 25)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 26))(_to (i 0)(c 27))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 29)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 30))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 31)))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length-1}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 32))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{0~to~a'length-1}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~b'length-1}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 33))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{0~to~b'length-1}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~s'length-1}~13 1 38 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 34))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{0~to~s'length-1}~13 1 38 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_scalar (_to (i 0)(c 35)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_scalar (_to (i 0)(c 36)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_scalar (_to (i 1)(c 37)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__43(_architecture 1 1 43 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__44(_architecture 2 1 44 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__73(_architecture 3 1 73 (_assignment (_simple)(_target(10(_index 38)))(_sensitivity(7(_index 39))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 40 -1
	)
)
I 000047 55 1813          1393576067658 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393576067659 2014.02.28 09:27:47)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 6163346065366676646c273a34)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{1~downto~0}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{1~downto~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{3~downto~0}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(256 )
		(257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 5764          1393576214656 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393576214657 2014.02.28 09:30:14)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 99989b9795ce9e8e989fddc2cd)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 45 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 46 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 47 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 5)))
					((b_in)(b_tmp(_index 6)))
					((s_in)(s_int(_index 7(_index 8))))
					((c_in)(c_int(_index 9(_index 10))))
					((s_out)(s_int(_index 11(_index 12))))
					((c_out)(c_int(_index 13(_index 14))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_scalar (_to (i 0)(c 15)))))
		)
	)
	(_generate grau_gen 1 61 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 62 (_component grau_box )
			(_port
				((s_in)(s_int(_index 16(_index 17))))
				((c_in)(c_int(_index 18(_index 19))))
				((u_in)(u(_index 20)))
				((s_out)(s_tmp(_index 21)))
				((u_out)(u(_index 22)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_architecture )))
		)
	)
	(_generate sig_map 1 75 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_architecture )))
			(_process
				(line__76(_architecture 4 1 76 (_assignment (_simple)(_target(10(_index 23)))(_sensitivity(3(_index 24(_index 25)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 26))(_to (i 0)(c 27))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 29)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 30))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 31)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 33 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_array ~extSTD.STANDARD.BIT ((_downto (c 34 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_scalar (_to (i 0)(c 35)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_scalar (_to (i 0)(c 36)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_scalar (_to (i 1)(c 37)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__43(_architecture 1 1 43 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__44(_architecture 2 1 44 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__73(_architecture 3 1 73 (_assignment (_simple)(_target(10(_index 38)))(_sensitivity(7(_index 39))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 40 -1
	)
)
I 000047 55 1813          1393576217634 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393576217635 2014.02.28 09:30:17)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 3d333b396c6a3a2a38307b6668)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{1~downto~0}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{1~downto~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{3~downto~0}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(256 )
		(257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1817          1393576284700 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393576284701 2014.02.28 09:31:24)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 353a6031356232223038736e60)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{3~downto~0}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{3~downto~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{7~downto~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{7~downto~0}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(65537 )
		(65792 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1873          1393576339424 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393576339425 2014.02.28 09:32:19)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code fbfba9aaacacfcecfef6bda0ae)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 16 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{3~downto~0}~13 1 13 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{3~downto~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{7~downto~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{7~downto~0}~13 1 14 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_target(1)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (1)(0)
	)
	(_static
		(65793 )
		(16843009 )
		(65537 )
		(1 )
		(65792 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 5764          1393576556450 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393576556451 2014.02.28 09:35:56)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code bfebedeaece8b8a8beb9fbe4eb)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 45 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 46 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 47 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 5)))
					((b_in)(b_tmp(_index 6)))
					((s_in)(s_int(_index 7(_index 8))))
					((c_in)(c_int(_index 9(_index 10))))
					((s_out)(s_int(_index 11(_index 12))))
					((c_out)(c_int(_index 13(_index 14))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_scalar (_to (i 0)(c 15)))))
		)
	)
	(_generate grau_gen 1 61 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 62 (_component grau_box )
			(_port
				((s_in)(s_int(_index 16(_index 17))))
				((c_in)(c_int(_index 18(_index 19))))
				((u_in)(u(_index 20)))
				((s_out)(s_tmp(_index 21)))
				((u_out)(u(_index 22)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_architecture )))
		)
	)
	(_generate sig_map 1 75 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_architecture )))
			(_process
				(line__76(_architecture 4 1 76 (_assignment (_simple)(_target(10(_index 23)))(_sensitivity(3(_index 24(_index 25)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 26))(_to (i 0)(c 27))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 29)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 30))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length}~13 1 35 (_architecture (_uni (_code 31)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 33 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_array ~extSTD.STANDARD.BIT ((_downto (c 34 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_scalar (_to (i 0)(c 35)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_scalar (_to (i 0)(c 36)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_scalar (_to (i 1)(c 37)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__43(_architecture 1 1 43 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__44(_architecture 2 1 44 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__73(_architecture 3 1 73 (_assignment (_simple)(_target(10(_index 38)))(_sensitivity(7(_index 39))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 40 -1
	)
)
I 000047 55 5768          1393576643092 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393576643093 2014.02.28 09:37:23)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 32346f36356535253334766966)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 45 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 46 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 47 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 5)))
					((b_in)(b_tmp(_index 6)))
					((s_in)(s_int(_index 7(_index 8))))
					((c_in)(c_int(_index 9(_index 10))))
					((s_out)(s_int(_index 11(_index 12))))
					((c_out)(c_int(_index 13(_index 14))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_scalar (_to (i 0)(c 15)))))
		)
	)
	(_generate grau_gen 1 61 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 62 (_component grau_box )
			(_port
				((s_in)(s_int(_index 16(_index 17))))
				((c_in)(c_int(_index 18(_index 19))))
				((u_in)(u(_index 20)))
				((s_out)(s_tmp(_index 21)))
				((u_out)(u(_index 22)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_architecture )))
		)
	)
	(_generate sig_map 1 75 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_architecture )))
			(_process
				(line__76(_architecture 4 1 76 (_assignment (_simple)(_target(10(_index 23)))(_sensitivity(3(_index 24(_index 25)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 26))(_to (i 0)(c 27))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 29)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~a'length-1}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 30))))))
		(_signal (_internal u ~BIT_VECTOR{0~to~a'length-1}~13 1 35 (_architecture (_uni (_code 31)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 33 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_array ~extSTD.STANDARD.BIT ((_downto (c 34 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_scalar (_to (i 0)(c 35)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_scalar (_to (i 0)(c 36)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_scalar (_to (i 1)(c 37)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__43(_architecture 1 1 43 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__44(_architecture 2 1 44 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__73(_architecture 3 1 73 (_assignment (_simple)(_target(10(_index 38)))(_sensitivity(7(_index 39))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 40 -1
	)
)
I 000047 55 5662          1393576738421 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393576738422 2014.02.28 09:38:58)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 9697969895c191819790d2cdc2)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 45 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 46 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 47 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 5)))
					((b_in)(b_tmp(_index 6)))
					((s_in)(s_int(_index 7(_index 8))))
					((c_in)(c_int(_index 9(_index 10))))
					((s_out)(s_int(_index 11(_index 12))))
					((c_out)(c_int(_index 13(_index 14))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_scalar (_to (i 0)(c 15)))))
		)
	)
	(_generate grau_gen 1 61 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 62 (_component grau_box )
			(_port
				((s_in)(s_int(_index 16(_index 17))))
				((c_in)(c_int(_index 18(_index 19))))
				((u_in)(u(_index 20)))
				((s_out)(s_tmp(_index 21)))
				((u_out)(u(_index 22)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_architecture )))
		)
	)
	(_generate sig_map 1 75 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_architecture )))
			(_process
				(line__76(_architecture 4 1 76 (_assignment (_simple)(_target(10(_index 23)))(_sensitivity(3(_index 24(_index 25)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 26))(_to (i 0)(c 27))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 29)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_downto (c 30 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 1 35 (_architecture (_uni (_code 31)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_array ~extSTD.STANDARD.BIT ((_downto (c 33 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_scalar (_to (i 0)(c 35)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_scalar (_to (i 1)(c 36)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__43(_architecture 1 1 43 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__44(_architecture 2 1 44 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__73(_architecture 3 1 73 (_assignment (_simple)(_target(10(_index 37)))(_sensitivity(7(_index 38))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 39 -1
	)
)
I 000047 55 2041          1393576818840 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393576818841 2014.02.28 09:40:18)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code b9edeaecb5eebeaebcb5ffe2ec)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 17 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{7~downto~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{7~downto~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal b ~BIT_VECTOR{3~downto~0}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{15~downto~0}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 15)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{15~downto~0}~13 1 15 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(1)))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (1)(0)
	)
	(_static
		(65793 )
		(16843009 )
		(65537 )
		(1 16843009 )
		(16843009 16843009 )
		(65537 65537 )
		(65792 65537 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1985          1393576914499 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393576914500 2014.02.28 09:41:54)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 65616564653262726069233e30)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 17 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{3~downto~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_signal (_internal b ~BIT_VECTOR{1~downto~0}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{5~downto~0}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 5)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{5~downto~0}~13 1 15 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(1)))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (1)(0)
	)
	(_static
		(257 )
		(0 )
		(256 )
		(1 )
		(16843009 )
		(65792 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1985          1393576934968 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393576934969 2014.02.28 09:42:14)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 5859585a550f5f4f5d541e030d)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 17 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{3~downto~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_signal (_internal b ~BIT_VECTOR{1~downto~0}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{5~downto~0}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 5)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{5~downto~0}~13 1 15 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(1)))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (1)(0)
	)
	(_static
		(257 )
		(0 )
		(256 )
		(1 )
		(16843009 )
		(65792 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 5662          1393577200652 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393577200653 2014.02.28 09:46:40)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 2d232b287c7a2a3a2c2b697679)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 45 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 46 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 47 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 5)))
					((b_in)(b_tmp(_index 6)))
					((s_in)(s_int(_index 7(_index 8))))
					((c_in)(c_int(_index 9(_index 10))))
					((s_out)(s_int(_index 11(_index 12))))
					((c_out)(c_int(_index 13(_index 14))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_scalar (_to (i 0)(c 15)))))
		)
	)
	(_generate grau_gen 1 61 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 62 (_component grau_box )
			(_port
				((s_in)(s_int(_index 16(_index 17))))
				((c_in)(c_int(_index 18(_index 19))))
				((u_in)(u(_index 20)))
				((s_out)(s_tmp(_index 21)))
				((u_out)(u(_index 22)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_architecture )))
		)
	)
	(_generate sig_map 1 75 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_architecture )))
			(_process
				(line__76(_architecture 4 1 76 (_assignment (_simple)(_target(10(_index 23)))(_sensitivity(3(_index 24(_index 25)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 26))(_to (i 0)(c 27))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 29)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_downto (c 30 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 1 35 (_architecture (_uni (_code 31)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_array ~extSTD.STANDARD.BIT ((_downto (c 33 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_scalar (_to (i 0)(c 35)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_scalar (_to (i 1)(c 36)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__43(_architecture 1 1 43 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__44(_architecture 2 1 44 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__73(_architecture 3 1 73 (_assignment (_simple)(_target(10(_index 37)))(_sensitivity(7(_index 38))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 39 -1
	)
)
I 000047 55 1985          1393577255909 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393577255910 2014.02.28 09:47:35)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 05055202055202120009435e50)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 17 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{1~downto~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{1~downto~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal b ~BIT_VECTOR{3~downto~0}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{5~downto~0}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 5)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{5~downto~0}~13 1 15 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(0)))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)
	)
	(_static
		(257 )
		(0 )
		(256 )
		(1 )
		(16843009 )
		(65792 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 2018          1393577321507 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393577321508 2014.02.28 09:48:41)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 4343144045144454464f051816)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 17 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{7~downto~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{7~downto~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal b ~BIT_VECTOR{3~downto~0}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{15~downto~0}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 15)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{15~downto~0}~13 1 15 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(1)))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (1)(0)
	)
	(_static
		(16843009 )
		(65536 )
		(65792 )
		(65537 )
		(16843009 16843009 )
		(65792 65792 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 5662          1393577671693 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393577671694 2014.02.28 09:54:31)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 32663436356535253334766966)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 45 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 46 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 47 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 5)))
					((b_in)(b_tmp(_index 6)))
					((s_in)(s_int(_index 7(_index 8))))
					((c_in)(c_int(_index 9(_index 10))))
					((s_out)(s_int(_index 11(_index 12))))
					((c_out)(c_int(_index 13(_index 14))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_scalar (_to (i 0)(c 15)))))
		)
	)
	(_generate grau_gen 1 61 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 62 (_component grau_box )
			(_port
				((s_in)(s_int(_index 16(_index 17))))
				((c_in)(c_int(_index 18(_index 19))))
				((u_in)(u(_index 20)))
				((s_out)(s_tmp(_index 21)))
				((u_out)(u(_index 22)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_architecture )))
		)
	)
	(_generate sig_map 1 75 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_architecture )))
			(_process
				(line__76(_architecture 4 1 76 (_assignment (_simple)(_target(10(_index 23)))(_sensitivity(3(_index 24(_index 25)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 26))(_to (i 0)(c 27))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 29)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_downto (c 30 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 1 35 (_architecture (_uni (_code 31)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_array ~extSTD.STANDARD.BIT ((_downto (c 33 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_scalar (_to (i 0)(c 35)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_scalar (_to (i 1)(c 36)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__43(_architecture 1 1 43 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__44(_architecture 2 1 44 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__73(_architecture 3 1 73 (_assignment (_simple)(_target(10(_index 37)))(_sensitivity(7(_index 38))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 39 -1
	)
)
I 000047 55 5662          1393578082860 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393578082861 2014.02.28 10:01:22)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 56500354550151415750120d02)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 45 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 46 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 47 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 5)))
					((b_in)(b_tmp(_index 6)))
					((s_in)(s_int(_index 7(_index 8))))
					((c_in)(c_int(_index 9(_index 10))))
					((s_out)(s_int(_index 11(_index 12))))
					((c_out)(c_int(_index 13(_index 14))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 46 (_scalar (_to (i 0)(c 15)))))
		)
	)
	(_generate grau_gen 1 61 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 62 (_component grau_box )
			(_port
				((s_in)(s_int(_index 16(_index 17))))
				((c_in)(c_int(_index 18(_index 19))))
				((u_in)(u(_index 20)))
				((s_out)(s_tmp(_index 21)))
				((u_out)(u(_index 22)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_architecture )))
		)
	)
	(_generate sig_map 1 75 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_architecture )))
			(_process
				(line__76(_architecture 4 1 76 (_assignment (_simple)(_target(10(_index 23)))(_sensitivity(3(_index 24(_index 25)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 26))(_to (i 0)(c 27))))))
		(_signal (_internal s_int BitMatrix 1 33 (_architecture (_uni (_code 28)))))
		(_signal (_internal c_int BitMatrix 1 33 (_architecture (_uni (_code 29)))))
		(_signal (_internal i ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_signal (_internal j ~extSTD.STANDARD.INTEGER 1 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_downto (c 30 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 1 35 (_architecture (_uni (_code 31)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_array ~extSTD.STANDARD.BIT ((_downto (c 33 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 45 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 61 (_scalar (_to (i 0)(c 35)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 75 (_scalar (_to (i 1)(c 36)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__43(_architecture 1 1 43 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__44(_architecture 2 1 44 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__73(_architecture 3 1 73 (_assignment (_simple)(_target(10(_index 37)))(_sensitivity(7(_index 38))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 39 -1
	)
)
I 000047 55 2028          1393578514743 behave
(_unit VHDL (mult_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393578514744 2014.02.28 10:08:34)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code 67683b6665306070626b213c32)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 17 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{6~downto~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 6)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{6~downto~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{2~downto~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
		(_signal (_internal b ~BIT_VECTOR{2~downto~0}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{15~downto~0}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 15)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{15~downto~0}~13 1 15 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(1)))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (1)(0)
	)
	(_static
		(65793 )
		(256 )
		(65537 )
		(16843009 65793 )
		(65792 65792 )
		(257 257 )
		(65792 257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 5497          1393578518158 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393578518159 2014.02.28 10:08:38)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code bfe8eeeaece8b8a8bebbfbe4eb)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate spalten 1 47 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 1 48 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
			(_instantiation weiss 1 49 (_component weiss_box )
				(_port
					((a_in)(a_tmp(_index 5)))
					((b_in)(b_tmp(_index 6)))
					((s_in)(s_int(_index 7(_index 8))))
					((c_in)(c_int(_index 9(_index 10))))
					((s_out)(s_int(_index 11(_index 12))))
					((c_out)(c_int(_index 13(_index 14))))
					((a_out)(_open))
					((b_out)(_open))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~13 1 48 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 47 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 48 (_scalar (_to (i 0)(c 15)))))
		)
	)
	(_generate grau_gen 1 63 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 64 (_component grau_box )
			(_port
				((s_in)(s_int(_index 16(_index 17))))
				((c_in)(c_int(_index 18(_index 19))))
				((u_in)(u(_index 20)))
				((s_out)(s_tmp(_index 21)))
				((u_out)(u(_index 22)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 63 (_architecture )))
		)
	)
	(_generate sig_map 1 77 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 77 (_architecture )))
			(_process
				(line__78(_architecture 4 1 78 (_assignment (_simple)(_target(8(_index 23)))(_sensitivity(3(_index 24(_index 25)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 26))(_to (i 0)(c 27))))))
		(_signal (_internal s_int BitMatrix 1 34 (_architecture (_uni (_code 28)))))
		(_signal (_internal c_int BitMatrix 1 34 (_architecture (_uni (_code 29)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 35 (_array ~extSTD.STANDARD.BIT ((_downto (c 30 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 1 35 (_architecture (_uni (_code 31)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 36 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 32 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 37 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_array ~extSTD.STANDARD.BIT ((_downto (c 33 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 1 38 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 47 (_scalar (_to (i 0)(c 34)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 63 (_scalar (_to (i 0)(c 35)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 77 (_scalar (_to (i 1)(c 36)))))
		(_process
			(line__42(_architecture 0 1 42 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(6))(_sensitivity(0)))))
			(line__43(_architecture 1 1 43 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(7))(_sensitivity(1)))))
			(line__44(_architecture 2 1 44 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(8)))))
			(line__75(_architecture 3 1 75 (_assignment (_simple)(_target(8(_index 37)))(_sensitivity(5(_index 38))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 39 -1
	)
)
I 000047 55 6683          1393579511561 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393579511562 2014.02.28 10:25:11)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 46134745451141514714021d12)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate a_map 1 49 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 1 49 (_architecture )))
			(_process
				(line__50(_architecture 3 1 50 (_assignment (_simple)(_target(5(_index 7(_index 8))))(_sensitivity(8(_index 9))))))
			)
		)
	)
	(_generate b_map 1 52 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 52 (_architecture )))
			(_process
				(line__53(_architecture 4 1 53 (_assignment (_simple)(_target(6(_index 10(_index 11))))(_sensitivity(9(_index 12))))))
			)
		)
	)
	(_generate spalten 1 58 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 1 59 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 1 60 (_component weiss_box )
				(_port
					((a_in)(a_int(_index 13(_index 14))))
					((b_in)(b_int(_index 15(_index 16))))
					((s_in)(s_int(_index 17(_index 18))))
					((c_in)(c_int(_index 19(_index 20))))
					((s_out)(s_int(_index 21(_index 22))))
					((c_out)(c_int(_index 23(_index 24))))
					((a_out)(a_int(_index 25(_index 26))))
					((b_out)(b_int(_index 27(_index 28))))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 1 59 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 1 58 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 1 59 (_scalar (_to (i 0)(c 29)))))
		)
	)
	(_generate grau_gen 1 74 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 75 (_component grau_box )
			(_port
				((s_in)(s_int(_index 30(_index 31))))
				((c_in)(c_int(_index 32(_index 33))))
				((u_in)(u(_index 34)))
				((s_out)(s_tmp(_index 35)))
				((u_out)(u(_index 36)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 74 (_architecture )))
		)
	)
	(_generate sig_map 1 88 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 88 (_architecture )))
			(_process
				(line__89(_architecture 6 1 89 (_assignment (_simple)(_target(10(_index 37)))(_sensitivity(3(_index 38(_index 39)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 40))(_to (i 0)(c 41))))))
		(_type (_internal BitMatrix_2 1 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 42))(_to (i 0)(c 43))))))
		(_signal (_internal s_int BitMatrix 1 35 (_architecture (_uni (_code 44)))))
		(_signal (_internal c_int BitMatrix 1 35 (_architecture (_uni (_code 45)))))
		(_signal (_internal a_int BitMatrix_2 1 36 (_architecture (_uni (_code 46)))))
		(_signal (_internal b_int BitMatrix_2 1 36 (_architecture (_uni (_code 47)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 48 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 1 37 (_architecture (_uni (_code 49)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 38 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 39 (_array ~extSTD.STANDARD.BIT ((_downto (c 50 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 39 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 1 40 (_array ~extSTD.STANDARD.BIT ((_downto (c 51 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 1 40 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 49 (_scalar (_to (i 0)(c 52)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 52 (_scalar (_to (i 0)(c 53)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 1 58 (_scalar (_to (i 0)(c 54)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 74 (_scalar (_to (i 0)(c 55)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 88 (_scalar (_to (i 1)(c 56)))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__48(_architecture 2 1 48 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__86(_architecture 5 1 86 (_assignment (_simple)(_target(10(_index 57)))(_sensitivity(7(_index 58))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 59 -1
	)
)
I 000047 55 6683          1393579779534 behave
(_unit VHDL (mult 0 1 (behave 1 6 ))
	(_version v147)
	(_time 1393579779535 2014.02.28 10:29:39)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 01525006055606160055455a55)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate a_map 1 49 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 1 49 (_architecture )))
			(_process
				(line__50(_architecture 3 1 50 (_assignment (_simple)(_target(5(_index 7(_index 8))))(_sensitivity(8(_index 9))))))
			)
		)
	)
	(_generate b_map 1 52 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 52 (_architecture )))
			(_process
				(line__53(_architecture 4 1 53 (_assignment (_simple)(_target(6(_index 10(_index 11))))(_sensitivity(9(_index 12))))))
			)
		)
	)
	(_generate spalten 1 56 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 1 57 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 1 58 (_component weiss_box )
				(_port
					((a_in)(a_int(_index 13(_index 14))))
					((b_in)(b_int(_index 15(_index 16))))
					((s_in)(s_int(_index 17(_index 18))))
					((c_in)(c_int(_index 19(_index 20))))
					((s_out)(s_int(_index 21(_index 22))))
					((c_out)(c_int(_index 23(_index 24))))
					((a_out)(a_int(_index 25(_index 26))))
					((b_out)(b_int(_index 27(_index 28))))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 1 57 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 1 56 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 1 57 (_scalar (_to (i 0)(c 29)))))
		)
	)
	(_generate grau_gen 1 72 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 73 (_component grau_box )
			(_port
				((s_in)(s_int(_index 30(_index 31))))
				((c_in)(c_int(_index 32(_index 33))))
				((u_in)(u(_index 34)))
				((s_out)(s_tmp(_index 35)))
				((u_out)(u(_index 36)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 72 (_architecture )))
		)
	)
	(_generate sig_map 1 86 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 86 (_architecture )))
			(_process
				(line__87(_architecture 6 1 87 (_assignment (_simple)(_target(10(_index 37)))(_sensitivity(3(_index 38(_index 39)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 40))(_to (i 0)(c 41))))))
		(_type (_internal BitMatrix_2 1 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 42))(_to (i 0)(c 43))))))
		(_signal (_internal s_int BitMatrix 1 35 (_architecture (_uni (_code 44)))))
		(_signal (_internal c_int BitMatrix 1 35 (_architecture (_uni (_code 45)))))
		(_signal (_internal a_int BitMatrix_2 1 36 (_architecture (_uni (_code 46)))))
		(_signal (_internal b_int BitMatrix_2 1 36 (_architecture (_uni (_code 47)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 48 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 1 37 (_architecture (_uni (_code 49)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 38 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 39 (_array ~extSTD.STANDARD.BIT ((_downto (c 50 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 39 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 1 40 (_array ~extSTD.STANDARD.BIT ((_downto (c 51 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 1 40 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 49 (_scalar (_to (i 0)(c 52)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 52 (_scalar (_to (i 0)(c 53)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 1 56 (_scalar (_to (i 0)(c 54)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 72 (_scalar (_to (i 0)(c 55)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 86 (_scalar (_to (i 1)(c 56)))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__48(_architecture 2 1 48 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__84(_architecture 5 1 84 (_assignment (_simple)(_target(10(_index 57)))(_sensitivity(7(_index 58))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 59 -1
	)
)
I 000047 55 2036          1393582774597 behave
(_unit VHDL (s_reg_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393582774598 2014.02.28 11:19:34)
	(_source (\./src/21_pipeline_mult/s_reg_pipe.vhd\))
	(_use (std(standard)))
	(_code e5ebeeb5b6b3b3f3e2e4f2bce2)
	(_entity
		(_time 1393582765952)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 0 23 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o_int(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 0 31 (_for ~INTEGER~range~0~to~breite-2~13 )
		(_instantiation msflipflop 0 32 (_entity . dt_b)
			(_port
				((d)(o_int(_index 1)))
				((t)(takt))
				((q)(o_int(_index 2)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-2~13 0 31 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_signal (_internal o_int ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~breite-2~13 0 31 (_scalar (_to (i 0)(c 4)))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(3(_index 5))))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 6 -1
	)
)
I 000047 55 2036          1393582781056 behave
(_unit VHDL (s_reg_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393582781057 2014.02.28 11:19:41)
	(_source (\./src/21_pipeline_mult/s_reg_pipe.vhd\))
	(_use (std(standard)))
	(_code 1f4a1e1b1f494909181e084618)
	(_entity
		(_time 1393582765952)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 0 23 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o_int(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 0 31 (_for ~INTEGER~range~0~to~breite-2~13 )
		(_instantiation msflipflop 0 32 (_entity . dt_b)
			(_port
				((d)(o_int(_index 1)))
				((t)(takt))
				((q)(o_int(_index 2)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-2~13 0 31 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_signal (_internal o_int ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~breite-2~13 0 31 (_scalar (_to (i 0)(c 4)))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(3(_index 5))))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 6 -1
	)
)
I 000047 55 3914          1393583177761 behave
(_unit VHDL (weiss_box_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393583177762 2014.02.28 11:26:17)
	(_source (\./src/21_pipeline_mult/weiss_box_pipe.vhd\))
	(_use (std(standard)))
	(_code b6e3e7e2b5e1eba1b3b8a5efb1)
	(_entity
		(_time 1393583167088)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 38 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation a_del 0 48 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(a_in))
			((takt)(takt))
			((o)(a_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation b_del 0 58 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(b_in))
			((takt)(takt))
			((o)(b_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation c_del 0 68 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(c_delay))
			((takt)(takt))
			((o)(c_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation s_del 0 79 (_component s_reg_pipe )
		(_generic
			((breite)((i 2)))
		)
		(_port
			((i)(s_delay))
			((takt)(takt))
			((o)(s_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 2)))
			)
		)
	)
	(_instantiation mult 0 90 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 0 97 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_delay))
			((s)(s_delay))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal s_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ))))
		(_signal (_internal c_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 0 44 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
I 000047 55 3914          1393583180460 behave
(_unit VHDL (weiss_box_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393583180461 2014.02.28 11:26:20)
	(_source (\./src/21_pipeline_mult/weiss_box_pipe.vhd\))
	(_use (std(standard)))
	(_code 4115174345161c56444f521846)
	(_entity
		(_time 1393583167088)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 38 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation a_del 0 48 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(a_in))
			((takt)(takt))
			((o)(a_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation b_del 0 58 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(b_in))
			((takt)(takt))
			((o)(b_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation c_del 0 68 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(c_delay))
			((takt)(takt))
			((o)(c_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation s_del 0 79 (_component s_reg_pipe )
		(_generic
			((breite)((i 2)))
		)
		(_port
			((i)(s_delay))
			((takt)(takt))
			((o)(s_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 2)))
			)
		)
	)
	(_instantiation mult 0 90 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 0 97 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_delay))
			((s)(s_delay))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal s_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ))))
		(_signal (_internal c_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 0 44 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
I 000047 55 3249          1393583570332 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393583570333 2014.02.28 11:32:50)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 3762643235606a203031246e30)
	(_entity
		(_time 1393583494327)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 23 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 24 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
			)
		)
		(weiss_pipe_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
	)
	(_instantiation takt1 0 38 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation wbox 0 47 (_component weiss_pipe_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(2)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 3249          1393583601236 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393583601237 2014.02.28 11:33:21)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code efebedbcbcb8b2f8e8e9fcb6e8)
	(_entity
		(_time 1393583494327)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 23 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 24 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
	)
	(_instantiation takt1 0 38 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation wbox 0 47 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(2)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 3249          1393583604122 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393583604123 2014.02.28 11:33:24)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 35363330356268223233266c32)
	(_entity
		(_time 1393583494327)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 23 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 24 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
	)
	(_instantiation takt1 0 38 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation wbox 0 47 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(0)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(1)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(2)))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 3322          1393583655789 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393583655790 2014.02.28 11:34:15)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 080f5d0e055f551f0f0e1b510f)
	(_entity
		(_time 1393583494327)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 23 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 24 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
	)
	(_instantiation takt1 0 38 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation wbox 0 47 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_assignment (_simple)(_target(9)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(0)))))
			(line__61(_architecture 2 0 61 (_assignment (_simple)(_target(1)))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_target(2)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 4231          1393583951220 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393583951221 2014.02.28 11:39:11)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 131c401415444e041540004a14)
	(_entity
		(_time 1393583494327)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 51 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation wbox_pipe 0 60 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 75 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_process
			(line__87(_architecture 0 0 87 (_assignment (_simple)(_target(9)))))
			(line__88(_architecture 1 0 88 (_assignment (_simple)(_target(0)))))
			(line__89(_architecture 2 0 89 (_assignment (_simple)(_target(1)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_target(2)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 4572          1393583992466 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393583992467 2014.02.28 11:39:52)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 3237603735656f253460216b35)
	(_entity
		(_time 1393583494327)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 52 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation wbox_pipe 0 61 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out_p))
			((c_out)(c_out_p))
			((a_out)(a_out_p))
			((b_out)(b_out_p))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 76 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal a_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal b_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal c_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(13)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(0)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 4572          1393584439220 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393584439221 2014.02.28 11:47:19)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 55040456550208425307460c52)
	(_entity
		(_time 1393583494327)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 52 (_component takt_gen )
		(_generic
			((puls)((us 4607182418800017408)))
			((pause)((us 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((us 4607182418800017408)))
				((pause)((us 4607182418800017408)))
			)
		)
	)
	(_instantiation wbox_pipe 0 61 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out_p))
			((c_out)(c_out_p))
			((a_out)(a_out_p))
			((b_out)(b_out_p))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 76 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal a_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal b_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal c_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(13)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(0)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 4572          1393584536011 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393584536012 2014.02.28 11:48:56)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 74747a75752329637226672d73)
	(_entity
		(_time 1393583494327)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 52 (_component takt_gen )
		(_generic
			((puls)((us 4607182418800017408)))
			((pause)((us 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((us 4607182418800017408)))
				((pause)((us 4607182418800017408)))
			)
		)
	)
	(_instantiation wbox_pipe 0 61 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out_p))
			((c_out)(c_out_p))
			((a_out)(a_out_p))
			((b_out)(b_out_p))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 76 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal a_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal b_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal c_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(13)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(0)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1010          1393585027052 behave
(_unit VHDL (dt_b 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393585027053 2014.02.28 11:57:07)
	(_source (\./src/dt_b.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b.vhd\)))
	(_use (std(standard)))
	(_code 98c89b9694cc9a8e9b978cc3cd)
	(_entity
		(_time 1393242685534)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 1 9 (_architecture (_uni ))))
		(_process
			(master(_architecture 0 1 12 (_process (_target(4))(_sensitivity(1))(_read(0)))))
			(slave(_architecture 1 1 19 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 2036          1393585456610 behave
(_unit VHDL (s_reg_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393585456611 2014.02.28 12:04:16)
	(_source (\./src/21_pipeline_mult/s_reg_pipe.vhd\))
	(_use (std(standard)))
	(_code 959a9399c6c3c383929482cc92)
	(_entity
		(_time 1393582765952)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 0 23 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o_int(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 0 31 (_for ~INTEGER~range~0~to~breite-2~13 )
		(_instantiation msflipflop 0 32 (_entity . dt_b)
			(_port
				((d)(o_int(_index 1)))
				((t)(takt))
				((q)(o_int(_index 2)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-2~13 0 31 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_signal (_internal o_int ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~breite-2~13 0 31 (_scalar (_to (i 0)(c 4)))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(3(_index 5))))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 6 -1
	)
)
I 000047 55 4572          1393585892823 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393585892824 2014.02.28 12:11:32)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 8782d48985d0da9081d594de80)
	(_entity
		(_time 1393583494327)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 52 (_component takt_gen )
		(_generic
			((puls)((us 4611686018427387904)))
			((pause)((us 4611686018427387904)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((us 4611686018427387904)))
				((pause)((us 4611686018427387904)))
			)
		)
	)
	(_instantiation wbox_pipe 0 61 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out_p))
			((c_out)(c_out_p))
			((a_out)(a_out_p))
			((b_out)(b_out_p))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 76 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal a_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal b_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal c_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(13)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(0)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 3928          1393586640853 behave
(_unit VHDL (weiss_box_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393586640854 2014.02.28 12:24:00)
	(_source (\./src/21_pipeline_mult/weiss_box_pipe.vhd\))
	(_use (std(standard)))
	(_code 8f818f81dcd8d2988a819cd688)
	(_entity
		(_time 1393583167088)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 38 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation a_del 0 48 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(a_in))
			((takt)(takt))
			((o)(a_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation b_del 0 58 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(b_in))
			((takt)(takt))
			((o)(b_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation c_del 0 68 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(c_delay))
			((takt)(takt))
			((o)(c_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation s_del 0 79 (_component s_reg_pipe )
		(_generic
			((breite)((i 2)))
		)
		(_port
			((i)(s_delay))
			((takt)(takt))
			((o)(s_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 2)))
			)
		)
	)
	(_instantiation mult 0 90 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 0 97 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_delay))
			((s)(s_delay))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal s_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_signal (_internal c_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 0 44 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
I 000047 55 3928          1393586871986 behave
(_unit VHDL (weiss_box_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393586871987 2014.02.28 12:27:51)
	(_source (\./src/21_pipeline_mult/weiss_box_pipe.vhd\))
	(_use (std(standard)))
	(_code 6a6c386a3e3d377d6f6479336d)
	(_entity
		(_time 1393583167088)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 38 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation a_del 0 48 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(a_in))
			((takt)(takt))
			((o)(a_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation b_del 0 58 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(b_in))
			((takt)(takt))
			((o)(b_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation c_del 0 68 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(c_delay))
			((takt)(takt))
			((o)(c_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation s_del 0 79 (_component s_reg_pipe )
		(_generic
			((breite)((i 2)))
		)
		(_port
			((i)(s_delay))
			((takt)(takt))
			((o)(s_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 2)))
			)
		)
	)
	(_instantiation mult 0 90 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 0 97 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_delay))
			((s)(s_delay))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal s_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_signal (_internal c_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 0 44 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
I 000047 55 2036          1393587345305 behave
(_unit VHDL (s_reg_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393587345306 2014.02.28 12:35:45)
	(_source (\./src/21_pipeline_mult/s_reg_pipe.vhd\))
	(_use (std(standard)))
	(_code 55575155060303435254420c52)
	(_entity
		(_time 1393582765952)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 0 23 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o_int(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 0 31 (_for ~INTEGER~range~1~to~breite-1~13 )
		(_instantiation msflipflop 0 32 (_entity . dt_b)
			(_port
				((d)(o_int(_index 1)))
				((t)(takt))
				((q)(o_int(_index 2)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~1~to~breite-1~13 0 31 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_signal (_internal o_int ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~breite-1~13 0 31 (_scalar (_to (i 1)(c 4)))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(3(_index 5))))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 6 -1
	)
)
I 000047 55 4572          1393587573968 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393587573969 2014.02.28 12:39:33)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 8fdc8c81dcd8d29889dd9cd688)
	(_entity
		(_time 1393583494327)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 52 (_component takt_gen )
		(_generic
			((puls)((us 4607182418800017408)))
			((pause)((us 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((us 4607182418800017408)))
				((pause)((us 4607182418800017408)))
			)
		)
	)
	(_instantiation wbox_pipe 0 61 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out_p))
			((c_out)(c_out_p))
			((a_out)(a_out_p))
			((b_out)(b_out_p))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 76 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal a_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal b_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal c_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(13)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(0)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 4572          1393587631764 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393587631765 2014.02.28 12:40:31)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 55005456550208425307460c52)
	(_entity
		(_time 1393583494327)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 52 (_component takt_gen )
		(_generic
			((puls)((ns 4647503709213818880)))
			((pause)((ns 4647503709213818880)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4647503709213818880)))
				((pause)((ns 4647503709213818880)))
			)
		)
	)
	(_instantiation wbox_pipe 0 61 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out_p))
			((c_out)(c_out_p))
			((a_out)(a_out_p))
			((b_out)(b_out_p))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 76 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal a_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal b_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal c_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(13)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(0)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2308          1393588870482 behave
(_unit VHDL (dt_b_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393588870497 2014.02.28 13:01:10)
	(_source (\./src/dt_b_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b_tb.vhd\)))
	(_use (std(standard)))
	(_code 79762979742d7b6f792a3f222c)
	(_entity
		(_time 1393243126764)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 1 30 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 1 38 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_target(4)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 3115          1393589133089 behave
(_unit VHDL (dt_b_tb 0 1 (behave 1 4 ))
	(_version v147)
	(_time 1393589133090 2014.02.28 13:05:33)
	(_source (\./src/dt_b_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b_tb.vhd\)))
	(_use (std(standard)))
	(_code 3d326f396d693f2b3b3c7b6668)
	(_entity
		(_time 1393243126764)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 21 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 27 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 28 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 30 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 31 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 1 41 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 1 49 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation xor_1 1 58 (_component xor2 )
		(_port
			((i1)(i1))
			((i2)(i2))
			((o)(input))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_object
		(_signal (_internal i1 ~extSTD.STANDARD.BIT 1 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal i2 ~extSTD.STANDARD.BIT 1 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 1 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 1 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 37 (_architecture (_uni ((i 0))))))
		(_process
			(line__65(_architecture 0 1 65 (_assignment (_simple)(_target(6)))))
			(line__66(_architecture 1 1 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 2 1 67 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 3 -1
	)
)
I 000031 55 628 0 numeric_conv
(_unit VHDL (numeric_conv 0 1 (numeric_conv 0 5 ))
	(_version v147)
	(_time 1393589739632 2014.02.28 13:15:39)
	(_source (\./src/sources/increment.vhd\))
	(_use (std(standard)))
	(_code a0f3f5f6a5f7a0b6a4a1b2faf8)
	(_entity
		(_time 1393589739629)
	)
	(_object
		(_subprogram
			(_internal inc_1 0 0 2 (_entity (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numeric_conv 1 -1
	)
)
I 000046 55 814           1393589739724 intro
(_unit VHDL (intro 0 28 (intro 1 40 ))
	(_version v147)
	(_time 1393589739725 2014.02.28 13:15:39)
	(_source (\./src/intro.vhd\(\./src/sources/intro.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code feadf7aefea8aee9fdf9b8a4a6)
	(_entity
		(_time 1313937920614)
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 30 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 1 43 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000047 55 3983          1393589739802 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393589739803 2014.02.28 13:15:39)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code 4c1f444e4a1b1b5919185e1614)
	(_entity
		(_time 1393319706486)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 46 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 47 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 48 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 51 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 52 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 53 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 54 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 56 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 57 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 58 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(2)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(4)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 1302          1393589739880 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393589739881 2014.02.28 13:15:39)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code 9ac992959eccca8d9ccedcc1c9)
	(_entity
		(_time 1393319706579)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{1~to~20}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 20))))))
		(_signal (_internal test ~int_vector{1~to~20}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 99 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 20))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 99 (_process 1 )))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0)))))
			(line__98(_architecture 1 0 98 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal min 2 0 22 (_architecture (_function )))
			(_internal merge 3 0 32 (_architecture (_procedure )))
			(_internal sort 4 0 75 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(1 5 3 7 2 10 23 74 1 7 9 345 34 2 23 72 13 16 37 50 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1511          1393589739958 behave
(_unit VHDL (takt_gen_test 0 20 (behave 1 25 ))
	(_version v147)
	(_time 1393589739959 2014.02.28 13:15:39)
	(_source (\./src/TestBench/taktgen_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/testbench/taktgen_tb.vhd\)))
	(_use (std(standard)))
	(_code e8baedbbe1bfeeffedb8aeb2be)
	(_entity
		(_time 1393234238614)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 28 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 29 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobjekt 1 38 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4626322717216342016)))
		)
		(_port
			((s)(control))
			((o)(outsig))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4626322717216342016)))
			)
		)
	)
	(_object
		(_signal (_internal control ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
		(_signal (_internal outsig ~extSTD.STANDARD.BIT 1 32 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 1 45 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2889          1393589740034 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
	(_version v147)
	(_time 1393589740035 2014.02.28 13:15:40)
	(_source (\./src/testbench/rotate_tb.vhd\))
	(_use (std(standard)))
	(_code 36643633666066203434226c62)
	(_entity
		(_time 1393319706798)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
		(rotate
			(_object
				(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
				(_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
				(_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
			)
		)
	)
	(_instantiation tgen 0 47 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4621819117588971520)))
		)
		(_port
			((s)(control))
			((o)(takt))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4621819117588971520)))
			)
		)
	)
	(_instantiation testobjekt 0 56 (_component rotate )
		(_port
			((direction)(dir))
			((i)(input))
			((o)(output))
			((takt)(takt))
		)
		(_use (_entity . rotate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
		(_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(65536 16843008 )
		(257 16842752 )
		(0 16843009 )
		(65537 65537 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 3937          1393589740114 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393589740115 2014.02.28 13:15:40)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 84d6828ad6d086928e8bc1dfd1)
	(_entity
		(_time 1393319706891)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 42 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 43 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 44 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 44 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 45 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 47 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 48 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 49 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 50 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 52 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 52 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 53 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 53 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 54 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 55 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(2)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__73(_architecture 5 0 73 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000056 55 1253          1393589740190 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1393589740191 2014.02.28 13:15:40)
	(_source (\./src/TestBench/intro_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d281d980858482c5d2dd948bd5)
	(_entity
		(_time 1313937748839)
	)
	(_component
		(intro
			(_object
				(_generic (_internal delay ~extSTD.STANDARD.TIME 0 13 (_entity -1 )))
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 30 (_component intro )
		(_generic
			((delay)((ns 4630826316843712512)))
		)
		(_port
			((in1)(in1_tb))
			((out1)(out1_tb))
		)
		(_use (_entity . intro)
			(_generic
				((delay)((ns 4630826316843712512)))
			)
		)
	)
	(_object
		(_signal (_internal in1_tb ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
		(_signal (_internal out1_tb ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 352 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 44 (intro_tb))
	(_version v147)
	(_time 1393589740194 2014.02.28 13:15:40)
	(_source (\./src/testbench/intro_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d280d480d58485c5d6d3c08886)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000049 55 3817          1393589740255 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393589740256 2014.02.28 13:15:40)
	(_source (\./src/xor2_s.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2_s.vhd\)))
	(_use (std(standard)))
	(_code 10421b17464646031044564b42)
	(_entity
		(_time 1393231304457)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 1 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 1 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 1 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 1 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 1 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 930           1393589740333 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393589740334 2014.02.28 13:15:40)
	(_source (\./src/not1.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/not1.vhd\)))
	(_use (std(standard)))
	(_code 5e0d085d5d080e4d5f501b0459)
	(_entity
		(_time 1393230161516)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1001          1393589740395 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393589740396 2014.02.28 13:15:40)
	(_source (\./src/and2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/and2.vhd\)))
	(_use (std(standard)))
	(_code 9dce9f929ccacd8e9f938cc799)
	(_entity
		(_time 1393231304363)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 998           1393589740458 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393589740459 2014.02.28 13:15:40)
	(_source (\./src/or2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/or2.vhd\)))
	(_use (std(standard)))
	(_code db888e888b898dcd8dd4c98488)
	(_entity
		(_time 1393231304379)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1001          1393589740520 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393589740521 2014.02.28 13:15:40)
	(_source (\./src/xor2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2.vhd\)))
	(_use (std(standard)))
	(_code 1a48161d1d4c4c09181502401d)
	(_entity
		(_time 1393231739459)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 5099          1393589740596 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 1 5 ))
	(_version v147)
	(_time 1393589740597 2014.02.28 13:15:40)
	(_source (\./src/gatter_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/gatter_tb.vhd\)))
	(_use (std(standard)))
	(_code 683b6b68613e387f6f6e7d333b)
	(_entity
		(_time 1393228921660)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 1 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 1 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 1 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 1 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 1 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 1 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 1 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 907           1393589740657 behavior
(_unit VHDL (takt_gen 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393589740658 2014.02.28 13:15:40)
	(_source (\./src/takt_gen.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/takt_gen.vhd\)))
	(_use (std(standard)))
	(_code a6f4a6f1a1f1a0b1a2f7e0fcf0)
	(_entity
		(_time 1393233808223)
	)
	(_object
		(_generic (_internal puls ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_generic (_internal pause ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_in ((i 1))))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 1 9 (_process (_wait_for)(_target(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000047 55 834           1393589740707 behave
(_unit VHDL (pmodell 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393589740708 2014.02.28 13:15:40)
	(_source (\./src/pmodell.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/pmodell.vhd\)))
	(_use (std(standard)))
	(_code d587d1878482d7c3d0d7c08fd7)
	(_entity
		(_time 1393235088352)
	)
	(_object
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 1 5 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extSTD.STANDARD.INTEGER 1 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 1 7 (_process (_wait_on)(_target(0))(_sensitivity(0)(1)))))
			(p2(_architecture 1 1 15 (_process (_wait_on)(_target(1))(_sensitivity(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1491          1393589740782 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393589740783 2014.02.28 13:15:40)
	(_source (\./src/diff_up_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up_tb.vhd\)))
	(_use (std(standard)))
	(_code 23702227297471352472657877)
	(_entity
		(_time 1393238383058)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 1 24 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up behavior)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 1 28 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000049 55 2222          1393589740846 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393589740847 2014.02.28 13:15:40)
	(_source (\./src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code 61326061693633776636273a35)
	(_entity
		(_time 1393237951219)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 1 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 1 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 1 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000054 55 935           1393589740850 behavior_proc
(_unit VHDL (diff_up 0 1 (behavior_proc 0 31 ))
	(_version v147)
	(_time 1393589740851 2014.02.28 13:15:40)
	(_source (\./src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code 61326061693633776730273a35)
	(_entity
		(_time 1393237951219)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 1 33 (_process (_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior_proc 1 -1
	)
)
I 000047 55 3115          1393589740926 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393589740927 2014.02.28 13:15:40)
	(_source (\./src/dt_b_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/dt_b_tb.vhd\)))
	(_use (std(standard)))
	(_code affcaef9fdfbadb9a9aee9f4fa)
	(_entity
		(_time 1393243126764)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 21 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 27 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 28 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 30 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 31 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 1 41 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 1 49 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation xor_1 1 58 (_component xor2 )
		(_port
			((i1)(i1))
			((i2)(i2))
			((o)(input))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_object
		(_signal (_internal i1 ~extSTD.STANDARD.BIT 1 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal i2 ~extSTD.STANDARD.BIT 1 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 1 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 1 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 37 (_architecture (_uni ((i 0))))))
		(_process
			(line__65(_architecture 0 1 65 (_assignment (_simple)(_target(6)))))
			(line__66(_architecture 1 1 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 2 1 67 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 1013          1393589741002 behave
(_unit VHDL (dt_b 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393589741003 2014.02.28 13:15:41)
	(_source (\./src/dt_b.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/dt_b.vhd\)))
	(_use (std(standard)))
	(_code fdaefcacada9ffebfeade9a6a8)
	(_entity
		(_time 1393242685534)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 1 9 (_architecture (_uni ))))
		(_process
			(master(_architecture 0 1 12 (_process (_target(4))(_sensitivity(1))(_read(4)(0)))))
			(slave(_architecture 1 1 25 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 3861          1393589741080 behave
(_unit VHDL (sch_la_tb 0 1 (behave 0 5 ))
	(_version v147)
	(_time 1393589741081 2014.02.28 13:15:41)
	(_source (\./src/sch_la_tb.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/sch_la_tb.vhd\)))
	(_use (std(standard)))
	(_code 4b194e491a1c175e194408111b)
	(_entity
		(_time 1393245146340)
	)
	(_component
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 9 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~13 1 13 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 1 29 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 1 31 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~132 1 32 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 1 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 1 33 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 1 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 1 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation sch_reg 1 44 (_component schiebe_reg )
		(_generic
			((breite)(_code 5))
		)
		(_port
			((i)(input))
			((takt)(takt))
			((o)(output_schiebe))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)(_code 6))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation la1 1 54 (_component latch )
		(_generic
			((breite)(_code 7))
		)
		(_port
			((takt)(takt))
			((i)(output_schiebe))
			((o)(output_latch))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)(_code 8))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation takt_g 1 64 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 \4\ (_entity ((i 4)))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 1 38 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~136 1 40 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 9))))))
		(_signal (_internal output_schiebe ~BIT_VECTOR{0~to~breite-1}~136 1 40 (_architecture (_uni ))))
		(_signal (_internal output_latch ~BIT_VECTOR{0~to~breite-1}~136 1 41 (_architecture (_uni ))))
		(_process
			(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 1 1 73 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 1935          1393589741158 behave
(_unit VHDL (schiebe_reg 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393589741159 2014.02.28 13:15:41)
	(_source (\./src/schiebe_register.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/schiebe_register.vhd\)))
	(_use (std(standard)))
	(_code 99cb9c9693cec58f929b8cc3ca)
	(_entity
		(_time 1393244622290)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 1 20 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 1 28 (_for ~INTEGER~range~0~to~breite-2~13 )
		(_instantiation msflipflop 1 29 (_entity . dt_b)
			(_port
				((d)(o(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-2~13 1 28 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-2~13 1 28 (_scalar (_to (i 0)(c 3)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 1525          1393589741220 behave
(_unit VHDL (latch 0 1 (behave 0 10 ))
	(_version v147)
	(_time 1393589741221 2014.02.28 13:15:41)
	(_source (\./src/latch.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/latch.vhd\)))
	(_use (std(standard)))
	(_code d88b8d8ad18e88ceda8ac082da)
	(_entity
		(_time 1393245372256)
	)
	(_generate gen 1 21 (_for ~INTEGER~range~0~to~breite-1~13 )
		(_instantiation msflipflop 1 22 (_entity . dt_b)
			(_port
				((d)(i(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-1~13 1 21 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-1~13 1 21 (_scalar (_to (i 0)(c 4)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2797          1393589741284 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393589741285 2014.02.28 13:15:41)
	(_source (\./src/09_Counter/ud_counter_TB.vhd\))
	(_use (std(standard)))
	(_code 16441411144214001614504d42)
	(_entity
		(_time 1393315507808)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(1)))
			((count1)(output(0)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1561          1393589741362 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393589741363 2014.02.28 13:15:41)
	(_source (\./src/09_counter/ud_counter.vhd\))
	(_use (std(standard)))
	(_code 64366664643066726363223f30)
	(_entity
		(_time 1393319788729)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_process
			(NZ(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(ZS(_architecture 1 0 51 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 60 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 2174          1393589741454 behave
(_unit VHDL (sp_umsetzer_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393589741455 2014.02.28 13:15:41)
	(_source (\./src/10_SP/sp_umsetzer_TB.vhd\))
	(_use (std(standard)))
	(_code c290c696c096c0d5c4c5869990)
	(_entity
		(_time 1393320787951)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 34 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 41 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 29 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 3499          1393589741472 behave
(_unit VHDL (sp_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393589741473 2014.02.28 13:15:41)
	(_source (\./src/10_SP/sp_umsetzer.vhd\))
	(_use (std(standard)))
	(_code d183d582d085d3c6d0de958a83)
	(_entity
		(_time 1393320186763)
	)
	(_component
		(sp_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Automat 0 44 (_component sp_automat )
		(_port
			((start)(start))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_automat drei_proc)
			(_port
				((start)(start))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 52 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 62 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 41 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1191          1393589741550 drei_proc
(_unit VHDL (sp_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393589741551 2014.02.28 13:15:41)
	(_source (\./src/10_sp/sp_automat.vhd\))
	(_use (std(standard)))
	(_code 1f4d1419494b1d091d4d0a444a)
	(_entity
		(_time 1393319788810)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 a b c d e f warte (_to (i 0)(i 6)))))
		(_signal (_internal akt_zust Zustaende 0 9 (_architecture (_uni ((i 6))))))
		(_signal (_internal next_zust Zustaende 0 9 (_architecture (_uni ((i 6))))))
		(_process
			(NZ(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(4)(0)))))
			(ZS(_architecture 1 0 47 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 56 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000050 55 1378          1393589741628 drei_proc
(_unit VHDL (sp_parity_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393589741629 2014.02.28 13:15:41)
	(_source (\./src/11_Parity/sp_parity_automat.vhd\))
	(_use (std(standard)))
	(_code 6d3f666c39396f7a6a6d7c363e)
	(_entity
		(_time 1393329056130)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal daten ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 warten bit1_u bit1_g bit1_u_sent_t4 bit1_g_sent_t4 bit2_u bit2_g bit3_u bit3_g bit4_u bit4_g sent_t4 (_to (i 0)(i 11)))))
		(_signal (_internal akt_zust Zustaende 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal next_zust Zustaende 0 16 (_architecture (_uni ((i 0))))))
		(_process
			(NZ(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(5)(0)(1)))))
			(ZS(_architecture 1 0 101 (_process (_target(5))(_sensitivity(2)(3)(6))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 110 (_process (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 3659          1393589741706 behave
(_unit VHDL (sp_parity_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393589741707 2014.02.28 13:15:41)
	(_source (\./src/11_Parity/sp_parity_umsetzer.vhd\))
	(_use (std(standard)))
	(_code bbe9b0eee9efb9acbfeeaae0e8)
	(_entity
		(_time 1393330325140)
	)
	(_component
		(sp_parity_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 35 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 38 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 39 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 25 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 28 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation automat1 0 46 (_component sp_parity_automat )
		(_port
			((start)(start))
			((daten)(daten_in))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_parity_automat drei_proc)
			(_port
				((start)(start))
				((daten)(daten))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 55 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 65 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 43 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 2198          1393589741768 behave
(_unit VHDL (sp_parity_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393589741769 2014.02.28 13:15:41)
	(_source (\./src/11_Parity/sp_parity_TB.vhd\))
	(_use (std(standard)))
	(_code faa8f1ababaef8edf9f8eba1a9)
	(_entity
		(_time 1393329331502)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 24 (_entity (_inout ))))
			)
		)
		(sp_parity_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 35 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation parity_umsetzer 0 43 (_component sp_parity_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_parity_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 30 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 30 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 532           1393589741815 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393589741816 2014.02.28 13:15:41)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code 287a252d227f7d3e7d7b3b7379)
	(_entity
		(_time 1393409821677)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_internal (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000031 55 626 0 numeric_conv
(_unit VHDL (numeric_conv 0 1 (numeric_conv 0 5 ))
	(_version v147)
	(_time 1393589741909 2014.02.28 13:15:41)
	(_source (\./src/13_to_int/to_int.vhd\))
	(_use (std(standard)))
	(_code 86d5da8985d18690828294dcde)
	(_entity
		(_time 1393589741906)
	)
	(_object
		(_subprogram
			(_internal to_integer 0 0 2 (_entity (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . numeric_conv 1 -1
	)
)
I 000047 55 2071          1393589741971 behave
(_unit VHDL (barrel_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393589741972 2014.02.28 13:15:41)
	(_source (\./src/14_barrel/barrel_TB.vhd\))
	(_use (std(standard)))
	(_code c497cf91c19292d3c4cad19ec6)
	(_entity
		(_time 1393405456924)
	)
	(_component
		(barrel4
			(_object
				(_port (_internal i0 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal i3 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal q0 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal q1 ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal q2 ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal q3 ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal shift ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
			)
		)
	)
	(_instantiation Shifter 0 24 (_component barrel4 )
		(_port
			((i0)(input(0)))
			((i1)(input(1)))
			((i2)(input(2)))
			((i3)(input(3)))
			((q0)(output(0)))
			((q1)(output(1)))
			((q2)(output(2)))
			((q3)(output(3)))
			((shift)(shift))
		)
		(_use (_entity . barrel4 behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 19 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~3}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ((i 0))))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16842753 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1658          1393589742047 behave
(_unit VHDL (barrel4 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393589742048 2014.02.28 13:15:42)
	(_source (\./src/14_barrel/barrel_rot.vhd\))
	(_use (std(standard)))
	(_code 12414115114444051210074810)
	(_entity
		(_time 1393404992191)
	)
	(_object
		(_port (_internal i0 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i3 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q2 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q3 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal shift ~extSTD.STANDARD.INTEGER 0 5 (_entity (_in ))))
		(_signal (_internal shifter ~extSTD.STANDARD.INTEGER 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(9))(_sensitivity(8)))))
			(line__13(_architecture 1 0 13 (_assignment (_simple)(_target(4))(_sensitivity(9)(0)(1)(2)(3)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(9)(0)(1)(2)(3)))))
			(line__24(_architecture 3 0 24 (_assignment (_simple)(_target(6))(_sensitivity(9)(0)(1)(2)(3)))))
			(line__30(_architecture 4 0 30 (_assignment (_simple)(_target(7))(_sensitivity(9)(0)(1)(2)(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1821          1393589742108 behave
(_unit VHDL (rotate 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393589742109 2014.02.28 13:15:42)
	(_source (\./src/rotate.vhd\(\./src/15_rotate/rotate.vhd\)))
	(_use (std(standard)))
	(_code 51030252060701475151450b05)
	(_entity
		(_time 1393406692217)
	)
	(_object
		(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal o ~BIT_VECTOR~121 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 1 9 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
		(_signal (_internal in_tmp ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_architecture (_uni ))))
		(_signal (_internal out_tmp ~BIT_VECTOR{0~to~i'length-1}~13 1 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__13(_architecture 1 1 13 (_assignment (_simple)(_alias((in_tmp)(i)))(_target(5))(_sensitivity(1)))))
			(p1(_architecture 2 1 15 (_process (_target(6))(_sensitivity(3))(_read(4)(5)))))
			(line__23(_architecture 3 1 23 (_assignment (_simple)(_alias((o)(out_tmp)))(_target(2))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (6)
	)
	(_model . behave 5 -1
	)
)
I 000047 55 3636          1393589742158 behave
(_unit VHDL (end_reduce_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393589742159 2014.02.28 13:15:42)
	(_source (\./src/and_reduce_TB.vhd\(\./src/16_and_red/and_reduce_tb.vhd\)))
	(_use (std(standard)))
	(_code 8fdcdb818cd8df9adadb9dd5db)
	(_entity
		(_time 1393409667775)
	)
	(_component
		(end_reduce
			(_object
				(_port (_internal i ~BIT_VECTOR~13 1 8 (_entity (_in ))))
				(_port (_internal result ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
	)
	(_instantiation end_red_test1 1 27 (_component end_reduce )
		(_port
			((i)(i1))
			((result)(result1))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test2 1 33 (_component end_reduce )
		(_port
			((i)(i2))
			((result)(result2))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test3 1 38 (_component end_reduce )
		(_port
			((i)(i3))
			((result)(result3))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test4 1 43 (_component end_reduce )
		(_port
			((i)(i4))
			((result)(result4))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test5 1 48 (_component end_reduce )
		(_port
			((i)(i5))
			((result)(result5))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 0))))))
		(_signal (_internal i1 ~BIT_VECTOR{0~to~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 1 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 1 16 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 1 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 1 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 1 17 (_architecture (_uni ))))
		(_signal (_internal result1 ~extSTD.STANDARD.BIT 1 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 1 22 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 1 54 (_assignment (_simple)(_target(0)))))
			(line__55(_architecture 1 1 55 (_assignment (_simple)(_target(1)))))
			(line__56(_architecture 2 1 56 (_assignment (_simple)(_target(2)))))
			(line__57(_architecture 3 1 57 (_assignment (_simple)(_target(3)))))
			(line__58(_architecture 4 1 58 (_assignment (_simple)(_target(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)(4)
	)
	(_static
		(1 )
		(0 )
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2451          1393589742233 behave
(_unit VHDL (end_reduce 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393589742234 2014.02.28 13:15:42)
	(_source (\./src/end_reduce.vhd\(\./src/16_and_red/end_reduce.vhd\)))
	(_use (std(standard)))
	(_code ce9d9a9bce999edb9acadc949a)
	(_entity
		(_time 1393409044689)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~0~to~i_temp'length-1~13 )
		(_instantiation and_gen 1 29 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 1 7 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length}~13 1 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 7))))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length}~13 1 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~i_temp'length-1~13 1 28 (_scalar (_to (i 0)(c 8)))))
		(_process
			(line__23(_architecture 0 1 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 1 24 (_assignment (_simple)(_target(3(0))))))
			(line__25(_architecture 2 1 25 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 9))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 3310          1393589742296 behave
(_unit VHDL (parity_gen_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393589742297 2014.02.28 13:15:42)
	(_source (\./src/17_parity_parallel/parity_gen_TB.vhd\))
	(_use (std(standard)))
	(_code 0c5e5e0a5e5a5a1a010b185754)
	(_entity
		(_time 1393417253208)
	)
	(_component
		(parity_gen
			(_object
				(_port (_internal d ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal p ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
	)
	(_instantiation par1 0 29 (_component parity_gen )
		(_port
			((d)(i2))
			((s)(s))
			((p)(result2))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par2 0 36 (_component parity_gen )
		(_port
			((d)(i3))
			((s)(s))
			((p)(result3))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par3 0 43 (_component parity_gen )
		(_port
			((d)(i4))
			((s)(s))
			((p)(result4))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par4 0 50 (_component parity_gen )
		(_port
			((d)(i5))
			((s)(s))
			((p)(result5))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 25 (_architecture (_uni ((i 0))))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(8)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(0)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(1)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_target(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)
	)
	(_static
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2792          1393589742359 behave
(_unit VHDL (parity_gen 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393589742360 2014.02.28 13:15:42)
	(_source (\./src/parity_gen.vhd\(\./src/17_parity_parallel/parity_gen.vhd\)))
	(_use (std(standard)))
	(_code 4a1818481a1c1c5c404c5e1112)
	(_entity
		(_time 1393416605714)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 1 28 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 1 30 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 1)))
				((i2)(temp(_index 2)))
				((o)(temp(_index 3)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 1 28 (_architecture )))
		)
	)
	(_instantiation xor_par 1 39 (_component xor2 )
		(_generic
			((tphl)((ns 4617315517961601024)))
			((tplh)((ns 4617315517961601024)))
		)
		(_port
			((i1)(temp(_index 4)))
			((i2)(s))
			((o)(p))
		)
		(_use (_entity . xor2 behavior)
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 1 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 1 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 1 28 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__25(_architecture 0 1 25 (_assignment (_simple)(_target(3(_range 8)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 2255          1393589742420 behave
(_unit VHDL (weiss_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393589742421 2014.02.28 13:15:42)
	(_source (\./src/weiss_TB.vhd\(\./src/20_multi/weiss_tb.vhd\)))
	(_use (std(standard)))
	(_code 89dbdc8785ded49e88879ad08e)
	(_entity
		(_time 1393573489514)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation wbox 1 24 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 1 19 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 1 20 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 1 36 (_assignment (_simple)(_target(0)))))
			(line__37(_architecture 1 1 37 (_assignment (_simple)(_target(1)))))
			(line__38(_architecture 2 1 38 (_assignment (_simple)(_target(2)))))
			(line__39(_architecture 3 1 39 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 2028          1393589742486 behave
(_unit VHDL (mult_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393589742487 2014.02.28 13:15:42)
	(_source (\./src/mult_tb.vhd\(\./src/20_multi/mult_tb.vhd\)))
	(_use (std(standard)))
	(_code c794c193c590c0d0c2cb819c92)
	(_entity
		(_time 1393506712396)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 1 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 1 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 1 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 1 17 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 1 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 1 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 1 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{6~downto~0}~13 1 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 6)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{6~downto~0}~13 1 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{2~downto~0}~13 1 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
		(_signal (_internal b ~BIT_VECTOR{2~downto~0}~13 1 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{15~downto~0}~13 1 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 15)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{15~downto~0}~13 1 15 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 1 24 (_assignment (_simple)(_target(1)))))
			(line__25(_architecture 1 1 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (1)(0)
	)
	(_static
		(65793 )
		(256 )
		(65537 )
		(16843009 65793 )
		(65792 65792 )
		(257 257 )
		(65792 257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 6683          1393589742562 behave
(_unit VHDL (mult 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393589742563 2014.02.28 13:15:42)
	(_source (\./src/multi.vhd\(\./src/20_multi/multi.vhd\)))
	(_use (std(standard)))
	(_code 15461213154212021441514e41)
	(_entity
		(_time 1393504954585)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 1 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 1 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 1 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 1 28 (_entity (_out ))))
			)
		)
	)
	(_generate a_map 1 49 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 1 49 (_architecture )))
			(_process
				(line__50(_architecture 3 1 50 (_assignment (_simple)(_target(5(_index 7(_index 8))))(_sensitivity(8(_index 9))))))
			)
		)
	)
	(_generate b_map 1 52 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 1 52 (_architecture )))
			(_process
				(line__53(_architecture 4 1 53 (_assignment (_simple)(_target(6(_index 10(_index 11))))(_sensitivity(9(_index 12))))))
			)
		)
	)
	(_generate spalten 1 56 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 1 57 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 1 58 (_component weiss_box )
				(_port
					((a_in)(a_int(_index 13(_index 14))))
					((b_in)(b_int(_index 15(_index 16))))
					((s_in)(s_int(_index 17(_index 18))))
					((c_in)(c_int(_index 19(_index 20))))
					((s_out)(s_int(_index 21(_index 22))))
					((c_out)(c_int(_index 23(_index 24))))
					((a_out)(a_int(_index 25(_index 26))))
					((b_out)(b_int(_index 27(_index 28))))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 1 57 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 1 56 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 1 57 (_scalar (_to (i 0)(c 29)))))
		)
	)
	(_generate grau_gen 1 72 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 1 73 (_component grau_box )
			(_port
				((s_in)(s_int(_index 30(_index 31))))
				((c_in)(c_int(_index 32(_index 33))))
				((u_in)(u(_index 34)))
				((s_out)(s_tmp(_index 35)))
				((u_out)(u(_index 36)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 1 72 (_architecture )))
		)
	)
	(_generate sig_map 1 86 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 1 86 (_architecture )))
			(_process
				(line__87(_architecture 6 1 87 (_assignment (_simple)(_target(10(_index 37)))(_sensitivity(3(_index 38(_index 39)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 1 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 40))(_to (i 0)(c 41))))))
		(_type (_internal BitMatrix_2 1 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 42))(_to (i 0)(c 43))))))
		(_signal (_internal s_int BitMatrix 1 35 (_architecture (_uni (_code 44)))))
		(_signal (_internal c_int BitMatrix 1 35 (_architecture (_uni (_code 45)))))
		(_signal (_internal a_int BitMatrix_2 1 36 (_architecture (_uni (_code 46)))))
		(_signal (_internal b_int BitMatrix_2 1 36 (_architecture (_uni (_code 47)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 1 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 48 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 1 37 (_architecture (_uni (_code 49)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 1 38 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 1 39 (_array ~extSTD.STANDARD.BIT ((_downto (c 50 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 1 39 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 1 40 (_array ~extSTD.STANDARD.BIT ((_downto (c 51 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 1 40 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 1 49 (_scalar (_to (i 0)(c 52)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 1 52 (_scalar (_to (i 0)(c 53)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 1 56 (_scalar (_to (i 0)(c 54)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 1 72 (_scalar (_to (i 0)(c 55)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 1 86 (_scalar (_to (i 1)(c 56)))))
		(_process
			(line__46(_architecture 0 1 46 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__47(_architecture 1 1 47 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__48(_architecture 2 1 48 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__84(_architecture 5 1 84 (_assignment (_simple)(_target(10(_index 57)))(_sensitivity(7(_index 58))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 59 -1
	)
)
I 000047 55 2534          1393589742655 behave
(_unit VHDL (weiss_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393589742656 2014.02.28 13:15:42)
	(_source (\./src/weiss_box.vhd\(\./src/20_multi/weiss_box.vhd\)))
	(_use (std(standard)))
	(_code 7321277275242e647371602a74)
	(_entity
		(_time 1393503539229)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 17 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 1 23 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 26 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation mult 1 35 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 1 42 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 1 31 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 1 51 (_assignment (_simple)(_alias((a_out)(a_in)))(_target(6))(_sensitivity(0)))))
			(line__52(_architecture 1 1 52 (_assignment (_simple)(_alias((b_out)(b_in)))(_target(7))(_sensitivity(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1322          1393589742704 behave
(_unit VHDL (grau_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393589742705 2014.02.28 13:15:42)
	(_source (\./src/grau_box.vhd\(\./src/20_multi/grau_box.vhd\)))
	(_use (std(standard)))
	(_code a2f1f6f4a2f5f7b5a6f4e4f8f1)
	(_entity
		(_time 1393503686321)
	)
	(_component
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation voll 1 21 (_component voll_add )
		(_port
			((a)(s_in))
			((b)(c_in))
			((c_in)(u_in))
			((c_out)(u_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal u_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal u_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
I 000047 55 3086          1393589742735 behave
(_unit VHDL (voll_add 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393589742736 2014.02.28 13:15:42)
	(_source (\./src/voll_add.vhd\(\./src/20_multi/voll_add.vhd\)))
	(_use (std(standard)))
	(_code c19394949696c6d79690879b91)
	(_entity
		(_time 1393503220989)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 32 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 33 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 35 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 36 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 37 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 10 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 21 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 22 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor_1 1 44 (_component xor2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_h_add1))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation xor_2 1 50 (_component xor2 )
		(_port
			((i1)(out_h_add1))
			((i2)(c_in))
			((o)(s))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation and_1 1 57 (_component and2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_and1))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation and_2 1 64 (_component and2 )
		(_port
			((i1)(c_in))
			((i2)(out_h_add1))
			((o)(out_and2))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation or_1 1 71 (_component or2 )
		(_port
			((i1)(out_and1))
			((i2)(out_and2))
			((o)(c_out))
		)
		(_use (_entity . or2 behavior)
		)
	)
	(_object
		(_port (_internal a ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal b ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal out_h_add1 ~extSTD.STANDARD.BIT 1 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and1 ~extSTD.STANDARD.BIT 1 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 1 41 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000047 55 4572          1393589742751 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393589742752 2014.02.28 13:15:42)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code d0828482d5878dc7d682c389d7)
	(_entity
		(_time 1393583494327)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 52 (_component takt_gen )
		(_generic
			((puls)((ns 4647503709213818880)))
			((pause)((ns 4647503709213818880)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4647503709213818880)))
				((pause)((ns 4647503709213818880)))
			)
		)
	)
	(_instantiation wbox_pipe 0 61 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out_p))
			((c_out)(c_out_p))
			((a_out)(a_out_p))
			((b_out)(b_out_p))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 76 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal a_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal b_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal c_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(13)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(0)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2036          1393589742813 behave
(_unit VHDL (s_reg_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393589742814 2014.02.28 13:15:42)
	(_source (\./src/21_pipeline_mult/s_reg_pipe.vhd\))
	(_use (std(standard)))
	(_code 1e4c491a1d484808191f094719)
	(_entity
		(_time 1393582765952)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 0 23 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o_int(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 0 31 (_for ~INTEGER~range~1~to~breite-1~13 )
		(_instantiation msflipflop 0 32 (_entity . dt_b)
			(_port
				((d)(o_int(_index 1)))
				((t)(takt))
				((q)(o_int(_index 2)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~1~to~breite-1~13 0 31 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_signal (_internal o_int ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~breite-1~13 0 31 (_scalar (_to (i 1)(c 4)))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(3(_index 5))))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 6 -1
	)
)
I 000047 55 3928          1393589742889 behave
(_unit VHDL (weiss_box_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393589742890 2014.02.28 13:15:42)
	(_source (\./src/21_pipeline_mult/weiss_box_pipe.vhd\))
	(_use (std(standard)))
	(_code 5d0f0e5e0c0a004a58534e045a)
	(_entity
		(_time 1393583167088)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 38 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation a_del 0 48 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(a_in))
			((takt)(takt))
			((o)(a_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation b_del 0 58 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(b_in))
			((takt)(takt))
			((o)(b_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation c_del 0 68 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(c_delay))
			((takt)(takt))
			((o)(c_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation s_del 0 79 (_component s_reg_pipe )
		(_generic
			((breite)((i 2)))
		)
		(_port
			((i)(s_delay))
			((takt)(takt))
			((o)(s_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 2)))
			)
		)
	)
	(_instantiation mult 0 90 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 0 97 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_delay))
			((s)(s_delay))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal s_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_signal (_internal c_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 0 44 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
I 000047 55 6681          1393589742907 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393589742908 2014.02.28 13:15:42)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code 6c3f6c6d3a3b6b7b6d3b2a373d)
	(_entity
		(_time 1393589742905)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate a_map 0 49 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 49 (_architecture )))
			(_process
				(line__50(_architecture 3 0 50 (_assignment (_simple)(_target(5(_index 7(_index 8))))(_sensitivity(8(_index 9))))))
			)
		)
	)
	(_generate b_map 0 52 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 52 (_architecture )))
			(_process
				(line__53(_architecture 4 0 53 (_assignment (_simple)(_target(6(_index 10(_index 11))))(_sensitivity(9(_index 12))))))
			)
		)
	)
	(_generate spalten 0 56 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 57 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 58 (_component weiss_box )
				(_port
					((a_in)(a_int(_index 13(_index 14))))
					((b_in)(b_int(_index 15(_index 16))))
					((s_in)(s_int(_index 17(_index 18))))
					((c_in)(c_int(_index 19(_index 20))))
					((s_out)(s_int(_index 21(_index 22))))
					((c_out)(c_int(_index 23(_index 24))))
					((a_out)(a_int(_index 25(_index 26))))
					((b_out)(b_int(_index 27(_index 28))))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 57 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 56 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 57 (_scalar (_to (i 0)(c 29)))))
		)
	)
	(_generate grau_gen 0 72 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 73 (_component grau_box )
			(_port
				((s_in)(s_int(_index 30(_index 31))))
				((c_in)(c_int(_index 32(_index 33))))
				((u_in)(u(_index 34)))
				((s_out)(s_tmp(_index 35)))
				((u_out)(u(_index 36)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 72 (_architecture )))
		)
	)
	(_generate sig_map 0 86 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 86 (_architecture )))
			(_process
				(line__87(_architecture 6 0 87 (_assignment (_simple)(_target(10(_index 37)))(_sensitivity(3(_index 38(_index 39)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 0 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 40))(_to (i 0)(c 41))))))
		(_type (_internal BitMatrix_2 0 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 42))(_to (i 0)(c 43))))))
		(_signal (_internal s_int BitMatrix 0 35 (_architecture (_uni (_code 44)))))
		(_signal (_internal c_int BitMatrix 0 35 (_architecture (_uni (_code 45)))))
		(_signal (_internal a_int BitMatrix_2 0 36 (_architecture (_uni (_code 46)))))
		(_signal (_internal b_int BitMatrix_2 0 36 (_architecture (_uni (_code 47)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 48 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 37 (_architecture (_uni (_code 49)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_downto (c 50 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 40 (_array ~extSTD.STANDARD.BIT ((_downto (c 51 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 49 (_scalar (_to (i 0)(c 52)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 52 (_scalar (_to (i 0)(c 53)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 56 (_scalar (_to (i 0)(c 54)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 72 (_scalar (_to (i 0)(c 55)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 86 (_scalar (_to (i 1)(c 56)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__84(_architecture 5 0 84 (_assignment (_simple)(_target(10(_index 57)))(_sensitivity(7(_index 58))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 59 -1
	)
)
I 000047 55 1013          1393589773586 behave
(_unit VHDL (dt_b 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393589773587 2014.02.28 13:16:13)
	(_source (\./src/dt_b.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b.vhd\)))
	(_use (std(standard)))
	(_code 3a3a3b3e6f6e382c396a2e616f)
	(_entity
		(_time 1393242685534)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 1 9 (_architecture (_uni ))))
		(_process
			(master(_architecture 0 1 12 (_process (_target(4))(_sensitivity(1))(_read(4)(0)))))
			(slave(_architecture 1 1 25 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1013          1393589776675 behave
(_unit VHDL (dt_b 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393589776676 2014.02.28 13:16:16)
	(_source (\./src/dt_b.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b.vhd\)))
	(_use (std(standard)))
	(_code 4b4a4e481d1f495d481b5f101e)
	(_entity
		(_time 1393242685534)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 1 9 (_architecture (_uni ))))
		(_process
			(master(_architecture 0 1 12 (_process (_target(4))(_sensitivity(1))(_read(4)(0)))))
			(slave(_architecture 1 1 25 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1013          1393589777970 behave
(_unit VHDL (dt_b 0 1 (behave 1 8 ))
	(_version v147)
	(_time 1393589777971 2014.02.28 13:16:17)
	(_source (\./src/dt_b.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b.vhd\)))
	(_use (std(standard)))
	(_code 5a5b58580f0e584c590a4e010f)
	(_entity
		(_time 1393242685534)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 1 9 (_architecture (_uni ))))
		(_process
			(master(_architecture 0 1 12 (_process (_target(4))(_sensitivity(1))(_read(4)(0)))))
			(slave(_architecture 1 1 25 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 3094          1393589939866 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393589939867 2014.02.28 13:18:59)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b_tb.vhd\))
	(_use (std(standard)))
	(_code c4979590c490c6d2c2c5829f91)
	(_entity
		(_time 1393589939864)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 27 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 0 41 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 0 49 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation xor_1 0 58 (_component xor2 )
		(_port
			((i1)(i1))
			((i2)(i2))
			((o)(input))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_object
		(_signal (_internal i1 ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal i2 ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(6)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 995           1393589943531 behave
(_unit VHDL (dt_b 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393589943532 2014.02.28 13:19:03)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b.vhd\))
	(_use (std(standard)))
	(_code 16464610144214001546024d43)
	(_entity
		(_time 1393589943529)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 0 9 (_architecture (_uni ))))
		(_process
			(master(_architecture 0 0 12 (_process (_target(4))(_sensitivity(1))(_read(4)(0)))))
			(slave(_architecture 1 0 25 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 3094          1393589954810 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393589954811 2014.02.28 13:19:14)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b_tb.vhd\))
	(_use (std(standard)))
	(_code 25212820247127332324637e70)
	(_entity
		(_time 1393589939863)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 27 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 0 41 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 0 49 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation xor_1 0 58 (_component xor2 )
		(_port
			((i1)(i1))
			((i2)(i2))
			((o)(input))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_object
		(_signal (_internal i1 ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal i2 ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(6)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 3111          1393590226732 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393590226733 2014.02.28 13:23:46)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b_tb.vhd\))
	(_use (std(standard)))
	(_code 5a5808580f0e584c5c5a1c010f)
	(_entity
		(_time 1393589939863)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 27 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 0 41 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 0 49 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation xor_1 0 58 (_component xor2 )
		(_port
			((i1)(i1))
			((i2)(i2))
			((o)(input))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_object
		(_signal (_internal i1 ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal i2 ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(6)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(0)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 3094          1393590780217 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393590780218 2014.02.28 13:33:00)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b_tb.vhd\))
	(_use (std(standard)))
	(_code 6e3b6b6f3f3a6c78686e28353b)
	(_entity
		(_time 1393589939863)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 27 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 0 41 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 0 49 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation xor_1 0 58 (_component xor2 )
		(_port
			((i1)(i1))
			((i2)(i2))
			((o)(input))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_object
		(_signal (_internal i1 ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal i2 ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(6)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 982           1393590800091 behave
(_unit VHDL (dt_b 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393590800092 2014.02.28 13:33:20)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b.vhd\))
	(_use (std(standard)))
	(_code 10164216144412061344044b45)
	(_entity
		(_time 1393589943528)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 0 9 (_architecture (_uni ))))
		(_process
			(master(_architecture 0 0 12 (_process (_target(4))(_sensitivity(1)))))
			(slave(_architecture 1 0 21 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 992           1393590803819 behave
(_unit VHDL (dt_b 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393590803820 2014.02.28 13:33:23)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b.vhd\))
	(_use (std(standard)))
	(_code a0a7f0f6a4f4a2b6a3f4b4fbf5)
	(_entity
		(_time 1393589943528)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 0 9 (_architecture (_uni ))))
		(_process
			(master(_architecture 0 0 12 (_process (_target(4))(_sensitivity(1))(_read(0)))))
			(slave(_architecture 1 0 21 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 4572          1393590893082 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393590893083 2014.02.28 13:34:53)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 5050065355070d475602430957)
	(_entity
		(_time 1393590893080)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 52 (_component takt_gen )
		(_generic
			((puls)((ns 4613937818241073152)))
			((pause)((ns 4613937818241073152)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4613937818241073152)))
				((pause)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation wbox_pipe 0 61 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out_p))
			((c_out)(c_out_p))
			((a_out)(a_out_p))
			((b_out)(b_out_p))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 76 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal a_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal b_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal c_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(13)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(0)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 4572          1393590972407 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393590972408 2014.02.28 13:36:12)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 2f7a282b7c787238297d3c7628)
	(_entity
		(_time 1393590893079)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 52 (_component takt_gen )
		(_generic
			((puls)((ns 4647503709213818880)))
			((pause)((ns 4647503709213818880)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4647503709213818880)))
				((pause)((ns 4647503709213818880)))
			)
		)
	)
	(_instantiation wbox_pipe 0 61 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out_p))
			((c_out)(c_out_p))
			((a_out)(a_out_p))
			((b_out)(b_out_p))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 76 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal a_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal b_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal c_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(13)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(0)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 4572          1393591056772 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393591056773 2014.02.28 13:37:36)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code bcedb2e8eaebe1abbaeeafe5bb)
	(_entity
		(_time 1393590893079)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 52 (_component takt_gen )
		(_generic
			((puls)((ns 4647503709213818880)))
			((pause)((ns 4647503709213818880)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4647503709213818880)))
				((pause)((ns 4647503709213818880)))
			)
		)
	)
	(_instantiation wbox_pipe 0 61 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out_p))
			((c_out)(c_out_p))
			((a_out)(a_out_p))
			((b_out)(b_out_p))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 76 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal a_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal b_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal c_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(13)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(0)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000031 55 628 0 numeric_conv
(_unit VHDL (numeric_conv 0 1 (numeric_conv 0 5 ))
	(_version v147)
	(_time 1393591092559 2014.02.28 13:38:12)
	(_source (\./src/sources/increment.vhd\))
	(_use (std(standard)))
	(_code 8789d78885d08791838695dddf)
	(_entity
		(_time 1393591092556)
	)
	(_object
		(_subprogram
			(_internal inc_1 0 0 2 (_entity (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numeric_conv 1 -1
	)
)
I 000046 55 795           1393591092620 intro
(_unit VHDL (intro 0 28 (intro 0 40 ))
	(_version v147)
	(_time 1393591092621 2014.02.28 13:38:12)
	(_source (\./src/sources/intro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5cbc990959395d2c6c2839f9d)
	(_entity
		(_time 1393591092618)
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 30 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
I 000047 55 3983          1393591092698 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393591092699 2014.02.28 13:38:12)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code 131d1c1445444406464701494b)
	(_entity
		(_time 1393591092696)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 46 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 47 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 48 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 51 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 52 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 53 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 54 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 56 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 57 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 58 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(2)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(4)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
I 000047 55 1302          1393591092776 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393591092777 2014.02.28 13:38:12)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code 616f6e61353731766735273a32)
	(_entity
		(_time 1393591092774)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{1~to~20}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 20))))))
		(_signal (_internal test ~int_vector{1~to~20}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 99 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 20))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 99 (_process 1 )))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0)))))
			(line__98(_architecture 1 0 98 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal min 2 0 22 (_architecture (_function )))
			(_internal merge 3 0 32 (_architecture (_procedure )))
			(_internal sort 4 0 75 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(1 5 3 7 2 10 23 74 1 7 9 345 34 2 23 72 13 16 37 50 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1477          1393591092854 behave
(_unit VHDL (takt_gen_test 0 20 (behave 0 25 ))
	(_version v147)
	(_time 1393591092855 2014.02.28 13:38:12)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/testbench/taktgen_tb.vhd\))
	(_use (std(standard)))
	(_code afa0adf8f8f8a9b8aaffe9f5f9)
	(_entity
		(_time 1393591092852)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 29 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobjekt 0 38 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4626322717216342016)))
		)
		(_port
			((s)(control))
			((o)(outsig))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4626322717216342016)))
			)
		)
	)
	(_object
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000047 55 2889          1393591092932 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
	(_version v147)
	(_time 1393591092933 2014.02.28 13:38:12)
	(_source (\./src/testbench/rotate_tb.vhd\))
	(_use (std(standard)))
	(_code fdf2f9adffabadebffffe9a7a9)
	(_entity
		(_time 1393591092930)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
		(rotate
			(_object
				(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
				(_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
				(_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
			)
		)
	)
	(_instantiation tgen 0 47 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4621819117588971520)))
		)
		(_port
			((s)(control))
			((o)(takt))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4621819117588971520)))
			)
		)
	)
	(_instantiation testobjekt 0 56 (_component rotate )
		(_port
			((direction)(dir))
			((i)(input))
			((o)(output))
			((takt)(takt))
		)
		(_use (_entity . rotate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
		(_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(65536 16843008 )
		(257 16842752 )
		(0 16843009 )
		(65537 65537 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 3937          1393591093012 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393591093013 2014.02.28 13:38:13)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 4b4448494f1f495d41440e101e)
	(_entity
		(_time 1393591093010)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 42 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 43 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 44 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 44 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 45 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 47 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 48 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 49 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 50 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 52 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 52 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 53 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 53 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 54 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 55 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(2)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__73(_architecture 5 0 73 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
I 000056 55 1253          1393591093088 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1393591093089 2014.02.28 13:38:13)
	(_source (\./src/testbench/intro_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 99979796c5cfc98e9996dfc09e)
	(_entity
		(_time 1393591093086)
	)
	(_component
		(intro
			(_object
				(_generic (_internal delay ~extSTD.STANDARD.TIME 0 13 (_entity -1 )))
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 30 (_component intro )
		(_generic
			((delay)((ns 4630826316843712512)))
		)
		(_port
			((in1)(in1_tb))
			((out1)(out1_tb))
		)
		(_use (_entity . intro)
			(_generic
				((delay)((ns 4630826316843712512)))
			)
		)
	)
	(_object
		(_signal (_internal in1_tb ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
		(_signal (_internal out1_tb ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 352 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 44 (intro_tb))
	(_version v147)
	(_time 1393591093102 2014.02.28 13:38:13)
	(_source (\./src/testbench/intro_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9a6aafea5fffebeada8bbf3fd)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
I 000049 55 3797          1393591093151 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393591093152 2014.02.28 13:38:13)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code d8d7d78a868e8ecbd88c9e838a)
	(_entity
		(_time 1393591093149)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 0 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 0 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 0 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 0 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 0 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
I 000049 55 1017          1393591093244 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393591093245 2014.02.28 13:38:13)
	(_source (\//pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/not1.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/not1.vhd\)))
	(_use (std(standard)))
	(_code 353b683066636526343b706f32)
	(_entity
		(_time 1393591093242)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1088          1393591093322 behavior
(_unit VHDL (and2 0 1 (behavior 1 6 ))
	(_version v147)
	(_time 1393591093323 2014.02.28 13:38:13)
	(_source (\//pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/and2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/and2.vhd\)))
	(_use (std(standard)))
	(_code 838d8a8dd5d4d390818d92d987)
	(_entity
		(_time 1393591093320)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1085          1393591093385 behavior
(_unit VHDL (or2 0 1 (behavior 1 6 ))
	(_version v147)
	(_time 1393591093386 2014.02.28 13:38:13)
	(_source (\//pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/or2.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/or2.vhd\)))
	(_use (std(standard)))
	(_code c2cc9c96c29094d494cdd09d91)
	(_entity
		(_time 1393591093383)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 1 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 983           1393591093447 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393591093448 2014.02.28 13:38:13)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2.vhd\))
	(_use (std(standard)))
	(_code 000f010656565613020f185a07)
	(_entity
		(_time 1393591093445)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 5076          1393591093509 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393591093510 2014.02.28 13:38:13)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code 3e30303b6a686e2939382b656d)
	(_entity
		(_time 1393591093507)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 0 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 0 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 994           1393591093587 behavior
(_unit VHDL (takt_gen 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393591093588 2014.02.28 13:38:13)
	(_source (\//pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/takt_gen.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/takt_gen.vhd\)))
	(_use (std(standard)))
	(_code 8c838182dedb8a9b88ddcad6da)
	(_entity
		(_time 1393591093585)
	)
	(_object
		(_generic (_internal puls ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_generic (_internal pause ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_in ((i 1))))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 1 9 (_process (_wait_for)(_target(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
I 000047 55 813           1393591093650 behave
(_unit VHDL (pmodell 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393591093651 2014.02.28 13:38:13)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/pmodell.vhd\))
	(_use (std(standard)))
	(_code cbc4c29ecd9cc9ddcec9de91c9)
	(_entity
		(_time 1393591093648)
	)
	(_object
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_on)(_target(0))(_sensitivity(0)(1)))))
			(p2(_architecture 1 0 15 (_process (_wait_on)(_target(1))(_sensitivity(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1467          1393591093712 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393591093713 2014.02.28 13:38:13)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up_tb.vhd\))
	(_use (std(standard)))
	(_code 09075c0f095e5b1f0e584f525d)
	(_entity
		(_time 1393591093710)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 0 24 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up behavior)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
I 000049 55 2309          1393591093790 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393591093791 2014.02.28 13:38:13)
	(_source (\//pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code 57590254590005415000110c03)
	(_entity
		(_time 1393591093788)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 1 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 1 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 1 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 1 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 1 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
I 000054 55 1022          1393591093803 behavior_proc
(_unit VHDL (diff_up 0 1 (behavior_proc 0 31 ))
	(_version v147)
	(_time 1393591093804 2014.02.28 13:38:13)
	(_source (\//pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\)))
	(_use (std(standard)))
	(_code 67693267693035716136213c33)
	(_entity
		(_time 1393591093788)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 1 33 (_process (_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior_proc 1 -1
	)
)
I 000047 55 3094          1393591093884 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393591093885 2014.02.28 13:38:13)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b_tb.vhd\))
	(_use (std(standard)))
	(_code b5bbe0e0b4e1b7a3b3b5f3eee0)
	(_entity
		(_time 1393589939863)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 27 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 0 41 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 0 49 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation xor_1 0 58 (_component xor2 )
		(_port
			((i1)(i1))
			((i2)(i2))
			((o)(input))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_object
		(_signal (_internal i1 ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal i2 ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(6)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 992           1393591093960 behave
(_unit VHDL (dt_b 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393591093961 2014.02.28 13:38:13)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b.vhd\))
	(_use (std(standard)))
	(_code 030d5504045701150057175856)
	(_entity
		(_time 1393589943528)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 0 9 (_architecture (_uni ))))
		(_process
			(master(_architecture 0 0 12 (_process (_target(4))(_sensitivity(1))(_read(0)))))
			(slave(_architecture 1 0 21 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 3838          1393591094022 behave
(_unit VHDL (sch_la_tb 0 1 (behave 0 5 ))
	(_version v147)
	(_time 1393591094023 2014.02.28 13:38:14)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/sch_la_tb.vhd\))
	(_use (std(standard)))
	(_code 414e104343161d54134e021b11)
	(_entity
		(_time 1393591094007)
	)
	(_component
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 9 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~13 0 13 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~132 0 32 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 33 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation sch_reg 0 44 (_component schiebe_reg )
		(_generic
			((breite)(_code 5))
		)
		(_port
			((i)(input))
			((takt)(takt))
			((o)(output_schiebe))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)(_code 6))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation la1 0 54 (_component latch )
		(_generic
			((breite)(_code 7))
		)
		(_port
			((takt)(takt))
			((i)(output_schiebe))
			((o)(output_latch))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)(_code 8))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation takt_g 0 64 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 \4\ (_entity ((i 4)))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~136 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 9))))))
		(_signal (_internal output_schiebe ~BIT_VECTOR{0~to~breite-1}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal output_latch ~BIT_VECTOR{0~to~breite-1}~136 0 41 (_architecture (_uni ))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 2022          1393591094087 behave
(_unit VHDL (schiebe_reg 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393591094088 2014.02.28 13:38:14)
	(_source (\//pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/schiebe_register.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/schiebe_register.vhd\)))
	(_use (std(standard)))
	(_code 808fd18e83d7dc968b8295dad3)
	(_entity
		(_time 1393591094085)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 1 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 1 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 1 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 1 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 1 20 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 1 28 (_for ~INTEGER~range~0~to~breite-2~13 )
		(_instantiation msflipflop 1 29 (_entity . dt_b)
			(_port
				((d)(o(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-2~13 1 28 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-2~13 1 28 (_scalar (_to (i 0)(c 3)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 1612          1393591094165 behave
(_unit VHDL (latch 0 1 (behave 0 10 ))
	(_version v147)
	(_time 1393591094166 2014.02.28 13:38:14)
	(_source (\//pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/latch.vhd\(\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/latch.vhd\)))
	(_use (std(standard)))
	(_code cec0cf9b9a989ed8cc9cd694cc)
	(_entity
		(_time 1393591094163)
	)
	(_generate gen 1 21 (_for ~INTEGER~range~0~to~breite-1~13 )
		(_instantiation msflipflop 1 22 (_entity . dt_b)
			(_port
				((d)(i(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-1~13 1 21 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-1~13 1 21 (_scalar (_to (i 0)(c 4)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2797          1393591094243 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393591094244 2014.02.28 13:38:14)
	(_source (\./src/09_counter/ud_counter_tb.vhd\))
	(_use (std(standard)))
	(_code 1c134a1b4b481e0a1c1e5a4748)
	(_entity
		(_time 1393591094241)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(1)))
			((count1)(output(0)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1561          1393591094321 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393591094322 2014.02.28 13:38:14)
	(_source (\./src/09_counter/ud_counter.vhd\))
	(_use (std(standard)))
	(_code 6a653c6a3f3e687c6d6d2c313e)
	(_entity
		(_time 1393591094319)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_process
			(NZ(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(ZS(_architecture 1 0 51 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 60 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 2174          1393591094412 behave
(_unit VHDL (sp_umsetzer_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393591094413 2014.02.28 13:38:14)
	(_source (\./src/10_sp/sp_umsetzer_tb.vhd\))
	(_use (std(standard)))
	(_code c7c89793c093c5d0c1c0839c95)
	(_entity
		(_time 1393591094397)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 34 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 41 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 29 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 3499          1393591094430 behave
(_unit VHDL (sp_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393591094431 2014.02.28 13:38:14)
	(_source (\./src/10_sp/sp_umsetzer.vhd\))
	(_use (std(standard)))
	(_code d7d88784d083d5c0d6d8938c85)
	(_entity
		(_time 1393591094428)
	)
	(_component
		(sp_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Automat 0 44 (_component sp_automat )
		(_port
			((start)(start))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_automat drei_proc)
			(_port
				((start)(start))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 52 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 62 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 41 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000050 55 1191          1393591094492 drei_proc
(_unit VHDL (sp_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393591094493 2014.02.28 13:38:14)
	(_source (\./src/10_sp/sp_automat.vhd\))
	(_use (std(standard)))
	(_code 151a4213104117031747004e40)
	(_entity
		(_time 1393591094490)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 a b c d e f warte (_to (i 0)(i 6)))))
		(_signal (_internal akt_zust Zustaende 0 9 (_architecture (_uni ((i 6))))))
		(_signal (_internal next_zust Zustaende 0 9 (_architecture (_uni ((i 6))))))
		(_process
			(NZ(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(4)(0)))))
			(ZS(_architecture 1 0 47 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 56 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000050 55 1378          1393591094570 drei_proc
(_unit VHDL (sp_parity_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393591094571 2014.02.28 13:38:14)
	(_source (\./src/11_parity/sp_parity_automat.vhd\))
	(_use (std(standard)))
	(_code 636c3462603761746463723830)
	(_entity
		(_time 1393591094568)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal daten ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 warten bit1_u bit1_g bit1_u_sent_t4 bit1_g_sent_t4 bit2_u bit2_g bit3_u bit3_g bit4_u bit4_g sent_t4 (_to (i 0)(i 11)))))
		(_signal (_internal akt_zust Zustaende 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal next_zust Zustaende 0 16 (_architecture (_uni ((i 0))))))
		(_process
			(NZ(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(5)(0)(1)))))
			(ZS(_architecture 1 0 101 (_process (_target(5))(_sensitivity(2)(3)(6))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 110 (_process (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
I 000047 55 3659          1393591094648 behave
(_unit VHDL (sp_parity_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393591094649 2014.02.28 13:38:14)
	(_source (\./src/11_parity/sp_parity_umsetzer.vhd\))
	(_use (std(standard)))
	(_code b1bee6e4b0e5b3a6b5e4a0eae2)
	(_entity
		(_time 1393591094646)
	)
	(_component
		(sp_parity_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 35 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 38 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 39 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 25 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 28 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation automat1 0 46 (_component sp_parity_automat )
		(_port
			((start)(start))
			((daten)(daten_in))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_parity_automat drei_proc)
			(_port
				((start)(start))
				((daten)(daten))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 55 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 65 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 43 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
I 000047 55 2198          1393591094726 behave
(_unit VHDL (sp_parity_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393591094727 2014.02.28 13:38:14)
	(_source (\./src/11_parity/sp_parity_tb.vhd\))
	(_use (std(standard)))
	(_code fff0a8aea9abfde8fcfdeea4ac)
	(_entity
		(_time 1393591094724)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 24 (_entity (_inout ))))
			)
		)
		(sp_parity_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 35 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation parity_umsetzer 0 43 (_component sp_parity_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_parity_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 30 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 30 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000047 55 536           1393591094742 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393591094743 2014.02.28 13:38:14)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code 0f005e085b585a195a5c1c545e)
	(_entity
		(_time 1393591094740)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
I 000031 55 626 0 numeric_conv
(_unit VHDL (numeric_conv 0 1 (numeric_conv 0 5 ))
	(_version v147)
	(_time 1393591094821 2014.02.28 13:38:14)
	(_source (\./src/13_to_int/to_int.vhd\))
	(_use (std(standard)))
	(_code 5d535d5f0c0a5d4b59594f0705)
	(_entity
		(_time 1393591094818)
	)
	(_object
		(_subprogram
			(_internal to_integer 0 0 2 (_entity (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . numeric_conv 1 -1
	)
)
I 000047 55 2071          1393591094866 behave
(_unit VHDL (barrel_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393591094867 2014.02.28 13:38:14)
	(_source (\./src/14_barrel/barrel_tb.vhd\))
	(_use (std(standard)))
	(_code 8c82db82dedada9b8c8299d68e)
	(_entity
		(_time 1393591094864)
	)
	(_component
		(barrel4
			(_object
				(_port (_internal i0 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal i3 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal q0 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal q1 ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal q2 ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal q3 ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal shift ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
			)
		)
	)
	(_instantiation Shifter 0 24 (_component barrel4 )
		(_port
			((i0)(input(0)))
			((i1)(input(1)))
			((i2)(input(2)))
			((i3)(input(3)))
			((q0)(output(0)))
			((q1)(output(1)))
			((q2)(output(2)))
			((q3)(output(3)))
			((shift)(shift))
		)
		(_use (_entity . barrel4 behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 19 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~3}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ((i 0))))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16842753 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1658          1393591094944 behave
(_unit VHDL (barrel4 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393591094945 2014.02.28 13:38:14)
	(_source (\./src/14_barrel/barrel_rot.vhd\))
	(_use (std(standard)))
	(_code dad48d888a8c8ccddad8cf80d8)
	(_entity
		(_time 1393591094942)
	)
	(_object
		(_port (_internal i0 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i3 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q2 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q3 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal shift ~extSTD.STANDARD.INTEGER 0 5 (_entity (_in ))))
		(_signal (_internal shifter ~extSTD.STANDARD.INTEGER 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(9))(_sensitivity(8)))))
			(line__13(_architecture 1 0 13 (_assignment (_simple)(_target(4))(_sensitivity(9)(0)(1)(2)(3)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(9)(0)(1)(2)(3)))))
			(line__24(_architecture 3 0 24 (_assignment (_simple)(_target(6))(_sensitivity(9)(0)(1)(2)(3)))))
			(line__30(_architecture 4 0 30 (_assignment (_simple)(_target(7))(_sensitivity(9)(0)(1)(2)(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 1801          1393591095022 behave
(_unit VHDL (rotate 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393591095023 2014.02.28 13:38:15)
	(_source (\./src/15_rotate/rotate.vhd\))
	(_use (std(standard)))
	(_code 28277c2c767e783e28283c727c)
	(_entity
		(_time 1393591095020)
	)
	(_object
		(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal o ~BIT_VECTOR~121 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 0 9 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
		(_signal (_internal in_tmp ~BIT_VECTOR{0~to~i'length-1}~13 0 10 (_architecture (_uni ))))
		(_signal (_internal out_tmp ~BIT_VECTOR{0~to~i'length-1}~13 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((in_tmp)(i)))(_target(5))(_sensitivity(1)))))
			(p1(_architecture 2 0 15 (_process (_target(6))(_sensitivity(3))(_read(4)(5)))))
			(line__23(_architecture 3 0 23 (_assignment (_simple)(_alias((o)(out_tmp)))(_target(2))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (6)
	)
	(_model . behave 5 -1
	)
)
I 000047 55 3609          1393591095100 behave
(_unit VHDL (end_reduce_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393591095101 2014.02.28 13:38:15)
	(_source (\./src/16_and_red/and_reduce_tb.vhd\))
	(_use (std(standard)))
	(_code 76782577252126632322642c22)
	(_entity
		(_time 1393591095098)
	)
	(_component
		(end_reduce
			(_object
				(_port (_internal i ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal result ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
	)
	(_instantiation end_red_test1 0 27 (_component end_reduce )
		(_port
			((i)(i1))
			((result)(result1))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test2 0 33 (_component end_reduce )
		(_port
			((i)(i2))
			((result)(result2))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test3 0 38 (_component end_reduce )
		(_port
			((i)(i3))
			((result)(result3))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test4 0 43 (_component end_reduce )
		(_port
			((i)(i4))
			((result)(result4))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test5 0 48 (_component end_reduce )
		(_port
			((i)(i5))
			((result)(result5))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~0}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 0))))))
		(_signal (_internal i1 ~BIT_VECTOR{0~to~0}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 0 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal result1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_target(1)))))
			(line__56(_architecture 2 0 56 (_assignment (_simple)(_target(2)))))
			(line__57(_architecture 3 0 57 (_assignment (_simple)(_target(3)))))
			(line__58(_architecture 4 0 58 (_assignment (_simple)(_target(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)(4)
	)
	(_static
		(1 )
		(0 )
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2427          1393591095178 behave
(_unit VHDL (end_reduce 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393591095179 2014.02.28 13:38:15)
	(_source (\./src/16_and_red/end_reduce.vhd\))
	(_use (std(standard)))
	(_code c4ca9791959394d190c0d69e90)
	(_entity
		(_time 1393591095176)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 0 28 (_for ~INTEGER~range~0~to~i_temp'length-1~13 )
		(_instantiation and_gen 0 29 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~i_temp'length-1~13 0 28 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 0 7 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length}~13 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 7))))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length}~13 0 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~i_temp'length-1~13 0 28 (_scalar (_to (i 0)(c 8)))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(3(0))))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 9))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 10 -1
	)
)
I 000047 55 3310          1393591095256 behave
(_unit VHDL (parity_gen_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393591095257 2014.02.28 13:38:15)
	(_source (\./src/17_parity_parallel/parity_gen_tb.vhd\))
	(_use (std(standard)))
	(_code 121c1215114444041f1506494a)
	(_entity
		(_time 1393591095254)
	)
	(_component
		(parity_gen
			(_object
				(_port (_internal d ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal p ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
	)
	(_instantiation par1 0 29 (_component parity_gen )
		(_port
			((d)(i2))
			((s)(s))
			((p)(result2))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par2 0 36 (_component parity_gen )
		(_port
			((d)(i3))
			((s)(s))
			((p)(result3))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par3 0 43 (_component parity_gen )
		(_port
			((d)(i4))
			((s)(s))
			((p)(result4))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par4 0 50 (_component parity_gen )
		(_port
			((d)(i5))
			((s)(s))
			((p)(result5))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 25 (_architecture (_uni ((i 0))))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(8)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(0)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(1)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_target(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)
	)
	(_static
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2768          1393591095334 behave
(_unit VHDL (parity_gen 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393591095335 2014.02.28 13:38:15)
	(_source (\./src/17_parity_parallel/parity_gen.vhd\))
	(_use (std(standard)))
	(_code 606e6060613636766a66743b38)
	(_entity
		(_time 1393591095332)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 0 28 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 0 30 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 1)))
				((i2)(temp(_index 2)))
				((o)(temp(_index 3)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 0 28 (_architecture )))
		)
	)
	(_instantiation xor_par 0 39 (_component xor2 )
		(_generic
			((tphl)((ns 4617315517961601024)))
			((tplh)((ns 4617315517961601024)))
		)
		(_port
			((i1)(temp(_index 4)))
			((i2)(s))
			((o)(p))
		)
		(_use (_entity . xor2 behavior)
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 0 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 0 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 0 28 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(3(_range 8)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 2233          1393591095412 behave
(_unit VHDL (weiss_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393591095413 2014.02.28 13:38:15)
	(_source (\./src/20_multi/weiss_tb.vhd\))
	(_use (std(standard)))
	(_code aea0a9f9fef9f3b9afa0bdf7a9)
	(_entity
		(_time 1393591095410)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation wbox 0 24 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(2)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 2007          1393591095490 behave
(_unit VHDL (mult_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393591095491 2014.02.28 13:38:15)
	(_source (\./src/20_multi/mult_tb.vhd\))
	(_use (std(standard)))
	(_code fcf3a8adaaabfbebf9f0baa7a9)
	(_entity
		(_time 1393591095488)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 0 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 0 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 0 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 0 17 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 0 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{6~downto~0}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 6)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{6~downto~0}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{2~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
		(_signal (_internal b ~BIT_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{15~downto~0}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 15)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1)))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (1)(0)
	)
	(_static
		(65793 )
		(256 )
		(65537 )
		(16843009 65793 )
		(65792 65792 )
		(257 257 )
		(65792 257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 6664          1393591095568 behave
(_unit VHDL (mult 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393591095569 2014.02.28 13:38:15)
	(_source (\./src/20_multi/multi.vhd\))
	(_use (std(standard)))
	(_code 4a451f491e1d4d5d4b1e0e111e)
	(_entity
		(_time 1393591095566)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate a_map 0 49 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 49 (_architecture )))
			(_process
				(line__50(_architecture 3 0 50 (_assignment (_simple)(_target(5(_index 7(_index 8))))(_sensitivity(8(_index 9))))))
			)
		)
	)
	(_generate b_map 0 52 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 52 (_architecture )))
			(_process
				(line__53(_architecture 4 0 53 (_assignment (_simple)(_target(6(_index 10(_index 11))))(_sensitivity(9(_index 12))))))
			)
		)
	)
	(_generate spalten 0 56 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 57 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 58 (_component weiss_box )
				(_port
					((a_in)(a_int(_index 13(_index 14))))
					((b_in)(b_int(_index 15(_index 16))))
					((s_in)(s_int(_index 17(_index 18))))
					((c_in)(c_int(_index 19(_index 20))))
					((s_out)(s_int(_index 21(_index 22))))
					((c_out)(c_int(_index 23(_index 24))))
					((a_out)(a_int(_index 25(_index 26))))
					((b_out)(b_int(_index 27(_index 28))))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 57 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 56 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 57 (_scalar (_to (i 0)(c 29)))))
		)
	)
	(_generate grau_gen 0 72 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 73 (_component grau_box )
			(_port
				((s_in)(s_int(_index 30(_index 31))))
				((c_in)(c_int(_index 32(_index 33))))
				((u_in)(u(_index 34)))
				((s_out)(s_tmp(_index 35)))
				((u_out)(u(_index 36)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 72 (_architecture )))
		)
	)
	(_generate sig_map 0 86 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 86 (_architecture )))
			(_process
				(line__87(_architecture 6 0 87 (_assignment (_simple)(_target(10(_index 37)))(_sensitivity(3(_index 38(_index 39)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 0 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 40))(_to (i 0)(c 41))))))
		(_type (_internal BitMatrix_2 0 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 42))(_to (i 0)(c 43))))))
		(_signal (_internal s_int BitMatrix 0 35 (_architecture (_uni (_code 44)))))
		(_signal (_internal c_int BitMatrix 0 35 (_architecture (_uni (_code 45)))))
		(_signal (_internal a_int BitMatrix_2 0 36 (_architecture (_uni (_code 46)))))
		(_signal (_internal b_int BitMatrix_2 0 36 (_architecture (_uni (_code 47)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 48 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 37 (_architecture (_uni (_code 49)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_downto (c 50 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 40 (_array ~extSTD.STANDARD.BIT ((_downto (c 51 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 49 (_scalar (_to (i 0)(c 52)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 52 (_scalar (_to (i 0)(c 53)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 56 (_scalar (_to (i 0)(c 54)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 72 (_scalar (_to (i 0)(c 55)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 86 (_scalar (_to (i 1)(c 56)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__84(_architecture 5 0 84 (_assignment (_simple)(_target(10(_index 57)))(_sensitivity(7(_index 58))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 59 -1
	)
)
I 000047 55 2511          1393591095662 behave
(_unit VHDL (weiss_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393591095663 2014.02.28 13:38:15)
	(_source (\./src/20_multi/weiss_box.vhd\))
	(_use (std(standard)))
	(_code a7a9a1f0a5f0fab0a7a5b4fea0)
	(_entity
		(_time 1393591095660)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation mult 0 35 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 0 42 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((a_out)(a_in)))(_target(6))(_sensitivity(0)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((b_out)(b_in)))(_target(7))(_sensitivity(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1300          1393591095740 behave
(_unit VHDL (grau_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393591095741 2014.02.28 13:38:15)
	(_source (\./src/20_multi/grau_box.vhd\))
	(_use (std(standard)))
	(_code f5faf3a4f2a2a0e2f1a3b3afa6)
	(_entity
		(_time 1393591095738)
	)
	(_component
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation voll 0 21 (_component voll_add )
		(_port
			((a)(s_in))
			((b)(c_in))
			((c_in)(u_in))
			((c_out)(u_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal u_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal u_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
I 000047 55 3064          1393591095756 behave
(_unit VHDL (voll_add 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393591095757 2014.02.28 13:38:15)
	(_source (\./src/20_multi/voll_add.vhd\))
	(_use (std(standard)))
	(_code 050b0103565202135254435f55)
	(_entity
		(_time 1393591095754)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 32 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 33 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 37 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 10 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 21 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 22 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor_1 0 44 (_component xor2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_h_add1))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation xor_2 0 50 (_component xor2 )
		(_port
			((i1)(out_h_add1))
			((i2)(c_in))
			((o)(s))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation and_1 0 57 (_component and2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_and1))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation and_2 0 64 (_component and2 )
		(_port
			((i1)(c_in))
			((i2)(out_h_add1))
			((o)(out_and2))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation or_1 0 71 (_component or2 )
		(_port
			((i1)(out_and1))
			((i2)(out_and2))
			((o)(c_out))
		)
		(_use (_entity . or2 behavior)
		)
	)
	(_object
		(_port (_internal a ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal b ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal out_h_add1 ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and1 ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000047 55 4572          1393591095771 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393591095772 2014.02.28 13:38:15)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 141a1113154349031246074d13)
	(_entity
		(_time 1393590893079)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 52 (_component takt_gen )
		(_generic
			((puls)((ns 4647503709213818880)))
			((pause)((ns 4647503709213818880)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4647503709213818880)))
				((pause)((ns 4647503709213818880)))
			)
		)
	)
	(_instantiation wbox_pipe 0 61 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out_p))
			((c_out)(c_out_p))
			((a_out)(a_out_p))
			((b_out)(b_out_p))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 76 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal a_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal b_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal c_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(13)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(0)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2036          1393591095847 behave
(_unit VHDL (s_reg_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393591095848 2014.02.28 13:38:15)
	(_source (\./src/21_pipeline_mult/s_reg_pipe.vhd\))
	(_use (std(standard)))
	(_code 626c6361363434746563753b65)
	(_entity
		(_time 1393591095832)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 0 23 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o_int(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 0 31 (_for ~INTEGER~range~1~to~breite-1~13 )
		(_instantiation msflipflop 0 32 (_entity . dt_b)
			(_port
				((d)(o_int(_index 1)))
				((t)(takt))
				((q)(o_int(_index 2)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~1~to~breite-1~13 0 31 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_signal (_internal o_int ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~breite-1~13 0 31 (_scalar (_to (i 1)(c 4)))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(3(_index 5))))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 6 -1
	)
)
I 000047 55 3928          1393591095912 behave
(_unit VHDL (weiss_box_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393591095913 2014.02.28 13:38:15)
	(_source (\./src/21_pipeline_mult/weiss_box_pipe.vhd\))
	(_use (std(standard)))
	(_code a1afa4f6a5f6fcb6a4afb2f8a6)
	(_entity
		(_time 1393591095910)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 38 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation a_del 0 48 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(a_in))
			((takt)(takt))
			((o)(a_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation b_del 0 58 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(b_in))
			((takt)(takt))
			((o)(b_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation c_del 0 68 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(c_delay))
			((takt)(takt))
			((o)(c_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation s_del 0 79 (_component s_reg_pipe )
		(_generic
			((breite)((i 2)))
		)
		(_port
			((i)(s_delay))
			((takt)(takt))
			((o)(s_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 2)))
			)
		)
	)
	(_instantiation mult 0 90 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 0 97 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_delay))
			((s)(s_delay))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal s_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_signal (_internal c_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 0 44 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
I 000047 55 6681          1393591095927 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393591095928 2014.02.28 13:38:15)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code b0bfe6e5b5e7b7a7b1e7f6ebe1)
	(_entity
		(_time 1393591095925)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate a_map 0 49 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 49 (_architecture )))
			(_process
				(line__50(_architecture 3 0 50 (_assignment (_simple)(_target(5(_index 7(_index 8))))(_sensitivity(8(_index 9))))))
			)
		)
	)
	(_generate b_map 0 52 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 52 (_architecture )))
			(_process
				(line__53(_architecture 4 0 53 (_assignment (_simple)(_target(6(_index 10(_index 11))))(_sensitivity(9(_index 12))))))
			)
		)
	)
	(_generate spalten 0 56 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 57 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 58 (_component weiss_box )
				(_port
					((a_in)(a_int(_index 13(_index 14))))
					((b_in)(b_int(_index 15(_index 16))))
					((s_in)(s_int(_index 17(_index 18))))
					((c_in)(c_int(_index 19(_index 20))))
					((s_out)(s_int(_index 21(_index 22))))
					((c_out)(c_int(_index 23(_index 24))))
					((a_out)(a_int(_index 25(_index 26))))
					((b_out)(b_int(_index 27(_index 28))))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 57 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 56 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 57 (_scalar (_to (i 0)(c 29)))))
		)
	)
	(_generate grau_gen 0 72 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 73 (_component grau_box )
			(_port
				((s_in)(s_int(_index 30(_index 31))))
				((c_in)(c_int(_index 32(_index 33))))
				((u_in)(u(_index 34)))
				((s_out)(s_tmp(_index 35)))
				((u_out)(u(_index 36)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 72 (_architecture )))
		)
	)
	(_generate sig_map 0 86 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 86 (_architecture )))
			(_process
				(line__87(_architecture 6 0 87 (_assignment (_simple)(_target(10(_index 37)))(_sensitivity(3(_index 38(_index 39)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 0 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 40))(_to (i 0)(c 41))))))
		(_type (_internal BitMatrix_2 0 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 42))(_to (i 0)(c 43))))))
		(_signal (_internal s_int BitMatrix 0 35 (_architecture (_uni (_code 44)))))
		(_signal (_internal c_int BitMatrix 0 35 (_architecture (_uni (_code 45)))))
		(_signal (_internal a_int BitMatrix_2 0 36 (_architecture (_uni (_code 46)))))
		(_signal (_internal b_int BitMatrix_2 0 36 (_architecture (_uni (_code 47)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 48 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 37 (_architecture (_uni (_code 49)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_downto (c 50 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 40 (_array ~extSTD.STANDARD.BIT ((_downto (c 51 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 49 (_scalar (_to (i 0)(c 52)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 52 (_scalar (_to (i 0)(c 53)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 56 (_scalar (_to (i 0)(c 54)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 72 (_scalar (_to (i 0)(c 55)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 86 (_scalar (_to (i 1)(c 56)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__84(_architecture 5 0 84 (_assignment (_simple)(_target(10(_index 57)))(_sensitivity(7(_index 58))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 59 -1
	)
)
I 000047 55 2511          1393591109965 behave
(_unit VHDL (weiss_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393591109966 2014.02.28 13:38:29)
	(_source (\./src/20_multi/weiss_box.vhd\))
	(_use (std(standard)))
	(_code 88dc868685dfd59f888a9bd18f)
	(_entity
		(_time 1393591095659)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation mult 0 35 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 0 42 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((a_out)(a_in)))(_target(6))(_sensitivity(0)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((b_out)(b_in)))(_target(7))(_sensitivity(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 4572          1393591110028 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393591110029 2014.02.28 13:38:30)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code c793c992c5909ad0c195d49ec0)
	(_entity
		(_time 1393590893079)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 52 (_component takt_gen )
		(_generic
			((puls)((ns 4647503709213818880)))
			((pause)((ns 4647503709213818880)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4647503709213818880)))
				((pause)((ns 4647503709213818880)))
			)
		)
	)
	(_instantiation wbox_pipe 0 61 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out_p))
			((c_out)(c_out_p))
			((a_out)(a_out_p))
			((b_out)(b_out_p))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 76 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal a_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal b_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal c_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(13)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(0)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2989          1393831757669 behave
(_unit VHDL (grau_box_pipe 0 1 (behave 0 12 ))
	(_version v147)
	(_time 1393831757670 2014.03.03 08:29:17)
	(_source (\./src/21_pipeline_mult/grau_box_pipe.vhd\))
	(_use (std(standard)))
	(_code f5f5a4a4f2a2a0e2f4f7b3afa6)
	(_entity
		(_time 1393831757667)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 28 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation c_delay 0 36 (_component s_reg_pipe )
		(_generic
			((breite)(_code 0))
		)
		(_port
			((i)(c_in))
			((takt)(takt))
			((o)(c_in_delay))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)(_code 1))
			)
		)
	)
	(_instantiation s_delay 0 45 (_component s_reg_pipe )
		(_generic
			((breite)(_code 2))
		)
		(_port
			((i)(s_in))
			((takt)(takt))
			((o)(s_in_delay))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)(_code 3))
			)
		)
	)
	(_instantiation u_delay 0 54 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(u_out_no_delay))
			((takt)(takt))
			((o)(u_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation voll 0 64 (_component voll_add )
		(_port
			((a)(s_in_delay))
			((b)(c_in_delay))
			((c_in)(u_in))
			((c_out)(u_out_no_delay))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 3 (_entity )))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_port (_internal u_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
		(_port (_internal u_out ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
		(_signal (_internal s_in_delay ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ((i 0))))))
		(_signal (_internal c_in_delay ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ((i 0))))))
		(_signal (_internal u_out_no_delay ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 8949          1393833782271 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393833782272 2014.03.03 09:03:02)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code 999ac99795ce9e8ecc9ddfc2c8)
	(_entity
		(_time 1393833771894)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
			)
		)
		(grau_box_pipe
			(_object
				(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 )))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
			)
		)
	)
	(_generate a_map 0 67 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_instantiation s_reg_a_map 0 68 (_component s_reg_pipe )
			(_generic
				((breite)(_code 5))
			)
			(_port
				((i)(a_tmp(_index 6)))
				((takt)(takt))
				((o)(a_int(_index 7(_index 8))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 9))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_architecture )))
		)
	)
	(_generate b_map 0 80 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_instantiation s_reg_b_map 0 81 (_component s_reg_pipe )
			(_generic
				((breite)(_code 10))
			)
			(_port
				((i)(b_tmp(_index 11)))
				((takt)(takt))
				((o)(b_int(_index 12(_index 13))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 14))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_architecture )))
		)
	)
	(_generate spalten 0 93 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 94 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 95 (_component weiss_box_pipe )
				(_port
					((a_in)(a_int(_index 15(_index 16))))
					((b_in)(b_int(_index 17(_index 18))))
					((s_in)(s_int(_index 19(_index 20))))
					((c_in)(c_int(_index 21(_index 22))))
					((s_out)(s_int(_index 23(_index 24))))
					((c_out)(c_int(_index 25(_index 26))))
					((a_out)(a_int(_index 27(_index 28))))
					((b_out)(b_int(_index 29(_index 30))))
					((takt)(takt))
				)
				(_use (_entity . weiss_box_pipe behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_scalar (_to (i 0)(c 31)))))
		)
	)
	(_generate grau_gen 0 110 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 112 (_component grau_box_pipe )
			(_generic
				((delay_in)(_code 32))
			)
			(_port
				((s_in)(s_int(_index 33(_index 34))))
				((c_in)(c_int(_index 35(_index 36))))
				((u_in)(u(_index 37)))
				((s_out)(s_tmp(_index 38)))
				((u_out)(u(_index 39)))
				((takt)(takt))
			)
			(_use (_entity . grau_box_pipe behave)
				(_generic
					((delay_in)(_code 40))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 110 (_architecture )))
		)
	)
	(_generate sig_map 0 129 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 129 (_architecture )))
			(_process
				(line__130(_architecture 4 0 130 (_assignment (_simple)(_target(11(_index 41)))(_sensitivity(4(_index 42(_index 43)))))))
			)
		)
	)
	(_generate output_delay 0 133 (_for ~INTEGER~range~0~to~s_tmp'length-1~13 )
		(_generate lower_map 0 134 (_if 44)
			(_instantiation s_reg_b 0 135 (_component s_reg_pipe )
				(_generic
					((breite)(_code 45))
				)
				(_port
					((i)(s_tmp(_index 46)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 47)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 48))
					)
				)
			)
		)
		(_generate upper_map 0 146 (_if 49)
			(_instantiation s_reg_a 0 147 (_component s_reg_pipe )
				(_generic
					((breite)(_code 50))
				)
				(_port
					((i)(s_tmp(_index 51)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 52)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 53))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~s_tmp'length-1~13 0 133 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 4 (_entity (_inout ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_type (_internal BitMatrix 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 54))(_to (i 0)(c 55))))))
		(_type (_internal BitMatrix_2 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 56))(_to (i 0)(c 57))))))
		(_signal (_internal s_int BitMatrix 0 52 (_architecture (_uni (_code 58)))))
		(_signal (_internal c_int BitMatrix 0 52 (_architecture (_uni (_code 59)))))
		(_signal (_internal a_int BitMatrix_2 0 53 (_architecture (_uni (_code 60)))))
		(_signal (_internal b_int BitMatrix_2 0 53 (_architecture (_uni (_code 61)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (c 62 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_architecture (_uni (_code 63)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (c 64 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (c 65 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal s_tmp_delay ~BIT_VECTOR{s'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_scalar (_to (i 0)(c 66)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_scalar (_to (i 0)(c 67)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 110 (_scalar (_to (i 0)(c 69)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 129 (_scalar (_to (i 1)(c 70)))))
		(_type (_internal ~INTEGER~range~0~to~s_tmp'length-1~13 0 133 (_scalar (_to (i 0)(c 71)))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(9))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(10))(_sensitivity(1)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_alias((s)(s_tmp_delay)))(_target(2))(_sensitivity(12)))))
			(line__127(_architecture 3 0 127 (_assignment (_simple)(_target(11(_index 72)))(_sensitivity(8(_index 73))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 74 -1
	)
)
I 000047 55 3127          1393834027487 behave
(_unit VHDL (mult_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393834027488 2014.03.03 09:07:07)
	(_source (\./src/21_pipeline_mult/mult_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 7b7c2d7b2c2c7c6c7c793d202a)
	(_entity
		(_time 1393833998250)
	)
	(_component
		(mult_pipe
			(_object
				(_port (_internal a ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 0 9 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 0 10 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation multi 0 34 (_component mult_pipe )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((takt)(takt))
		)
		(_use (_entity . mult_pipe behave)
		)
	)
	(_instantiation takt_Generator 0 42 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(takt_select))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 0 10 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{6~downto~0}~13 0 27 (_array ~extSTD.STANDARD.BIT ((_downto (i 6)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{2~downto~0}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
		(_signal (_internal b ~BIT_VECTOR{2~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{15~downto~0}~13 0 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 15)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{15~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ))))
		(_signal (_internal takt_select ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(1)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_target(0)))))
			(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (1)(0)
	)
	(_static
		(65793 )
		(256 )
		(65537 )
		(16843009 65793 )
		(65792 65792 )
		(257 257 )
		(65792 257 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 2301          1393834285106 behave
(_unit VHDL (s_reg_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393834285107 2014.03.03 09:11:25)
	(_source (\./src/21_pipeline_mult/s_reg_pipe.vhd\))
	(_use (std(standard)))
	(_code cfc8cc99cf9999d9c89dd896c8)
	(_entity
		(_time 1393591095831)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_generate zero_delay 0 21 (_if 2)
		(_object
			(_process
				(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((o)(i)))(_target(2))(_sensitivity(0)))))
			)
		)
	)
	(_generate delay 0 25 (_if 3)
		(_instantiation ff1 0 28 (_component dt_b )
			(_port
				((d)(i))
				((t)(takt))
				((q)(o_int(0)))
				((qn)(_open))
			)
			(_use (_entity . dt_b behave)
			)
		)
		(_generate gen 0 36 (_for ~INTEGER~range~1~to~breite-1~13 )
			(_instantiation msflipflop 0 37 (_entity . dt_b)
				(_port
					((d)(o_int(_index 4)))
					((t)(takt))
					((q)(o_int(_index 5)))
					((qn)(_open))
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~1~to~breite-1~13 0 36 (_architecture )))
			)
		)
		(_object
			(_type (_internal ~INTEGER~range~1~to~breite-1~13 0 36 (_scalar (_to (i 1)(c 6)))))
			(_process
				(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(2))(_sensitivity(3(_index 7))))))
			)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 8))))))
		(_signal (_internal o_int ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 2967          1393834497297 behave
(_unit VHDL (mult_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393834497298 2014.03.03 09:14:57)
	(_source (\./src/21_pipeline_mult/mult_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code afaaaff9fcf8a8b8a8f8e9f4fe)
	(_entity
		(_time 1393833998250)
	)
	(_component
		(mult_pipe
			(_object
				(_port (_internal a ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 0 9 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 0 10 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation multi 0 34 (_component mult_pipe )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((takt)(takt))
		)
		(_use (_entity . mult_pipe behave)
		)
	)
	(_instantiation takt_Generator 0 42 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(takt_select))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 0 10 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 27 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{7~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ))))
		(_signal (_internal takt_select ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_target(1)))))
			(line__57(_architecture 2 0 57 (_assignment (_simple)(_target(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (0)(1)
	)
	(_static
		(65793 )
		(16777472 )
		(65792 )
		(16843009 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 3767          1393835410974 behave
(_unit VHDL (mult_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835410975 2014.03.03 09:30:10)
	(_source (\./src/21_pipeline_mult/mult_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code b2b6b3e7b5e5b5a5b2e6f4e9e3)
	(_entity
		(_time 1393833998250)
	)
	(_component
		(mult_pipe
			(_object
				(_port (_internal a ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 0 9 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 0 10 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
			)
		)
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~133 0 27 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~134 0 28 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~135 0 29 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation multi_pipe 0 40 (_component mult_pipe )
		(_port
			((a)(a))
			((b)(b))
			((s)(s_pipe))
			((takt)(takt))
		)
		(_use (_entity . mult_pipe behave)
		)
	)
	(_instantiation mult_norm 0 48 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s_normal))
		)
		(_use (_entity . mult behave)
		)
	)
	(_instantiation takt_Generator 0 55 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(takt_select))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 0 10 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~133 0 27 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~134 0 28 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~135 0 29 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 33 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
		(_signal (_internal s_normal ~BIT_VECTOR{7~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal s_pipe ~BIT_VECTOR{7~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ))))
		(_signal (_internal takt_select ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(5)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (0)(1)
	)
	(_static
		(65793 )
		(16777472 )
		(65792 )
		(16843009 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 2233          1393835436979 behave
(_unit VHDL (weiss_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835436980 2014.03.03 09:30:36)
	(_source (\./src/20_multi/weiss_tb.vhd\))
	(_use (std(standard)))
	(_code 4749444545101a504649541e40)
	(_entity
		(_time 1393591095409)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation wbox 0 24 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(2)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 2007          1393835437055 behave
(_unit VHDL (mult_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835437056 2014.03.03 09:30:37)
	(_source (\./src/20_multi/mult_tb.vhd\))
	(_use (std(standard)))
	(_code 959ac59b95c292829099d3cec0)
	(_entity
		(_time 1393591095487)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 0 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 0 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 0 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 0 17 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 0 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{6~downto~0}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 6)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{6~downto~0}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{2~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
		(_signal (_internal b ~BIT_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{15~downto~0}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 15)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1)))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (1)(0)
	)
	(_static
		(65793 )
		(256 )
		(65537 )
		(16843009 65793 )
		(65792 65792 )
		(257 257 )
		(65792 257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 6664          1393835437117 behave
(_unit VHDL (mult 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393835437118 2014.03.03 09:30:37)
	(_source (\./src/20_multi/multi.vhd\))
	(_use (std(standard)))
	(_code d4db8487d583d3c3d580908f80)
	(_entity
		(_time 1393591095565)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate a_map 0 49 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 49 (_architecture )))
			(_process
				(line__50(_architecture 3 0 50 (_assignment (_simple)(_target(5(_index 7(_index 8))))(_sensitivity(8(_index 9))))))
			)
		)
	)
	(_generate b_map 0 52 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 52 (_architecture )))
			(_process
				(line__53(_architecture 4 0 53 (_assignment (_simple)(_target(6(_index 10(_index 11))))(_sensitivity(9(_index 12))))))
			)
		)
	)
	(_generate spalten 0 56 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 57 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 58 (_component weiss_box )
				(_port
					((a_in)(a_int(_index 13(_index 14))))
					((b_in)(b_int(_index 15(_index 16))))
					((s_in)(s_int(_index 17(_index 18))))
					((c_in)(c_int(_index 19(_index 20))))
					((s_out)(s_int(_index 21(_index 22))))
					((c_out)(c_int(_index 23(_index 24))))
					((a_out)(a_int(_index 25(_index 26))))
					((b_out)(b_int(_index 27(_index 28))))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 57 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 56 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 57 (_scalar (_to (i 0)(c 29)))))
		)
	)
	(_generate grau_gen 0 72 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 73 (_component grau_box )
			(_port
				((s_in)(s_int(_index 30(_index 31))))
				((c_in)(c_int(_index 32(_index 33))))
				((u_in)(u(_index 34)))
				((s_out)(s_tmp(_index 35)))
				((u_out)(u(_index 36)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 72 (_architecture )))
		)
	)
	(_generate sig_map 0 86 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 86 (_architecture )))
			(_process
				(line__87(_architecture 6 0 87 (_assignment (_simple)(_target(10(_index 37)))(_sensitivity(3(_index 38(_index 39)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 0 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 40))(_to (i 0)(c 41))))))
		(_type (_internal BitMatrix_2 0 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 42))(_to (i 0)(c 43))))))
		(_signal (_internal s_int BitMatrix 0 35 (_architecture (_uni (_code 44)))))
		(_signal (_internal c_int BitMatrix 0 35 (_architecture (_uni (_code 45)))))
		(_signal (_internal a_int BitMatrix_2 0 36 (_architecture (_uni (_code 46)))))
		(_signal (_internal b_int BitMatrix_2 0 36 (_architecture (_uni (_code 47)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 48 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 37 (_architecture (_uni (_code 49)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_downto (c 50 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 40 (_array ~extSTD.STANDARD.BIT ((_downto (c 51 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 49 (_scalar (_to (i 0)(c 52)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 52 (_scalar (_to (i 0)(c 53)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 56 (_scalar (_to (i 0)(c 54)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 72 (_scalar (_to (i 0)(c 55)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 86 (_scalar (_to (i 1)(c 56)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__84(_architecture 5 0 84 (_assignment (_simple)(_target(10(_index 57)))(_sensitivity(7(_index 58))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 59 -1
	)
)
I 000047 55 2511          1393835437213 behave
(_unit VHDL (weiss_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393835437214 2014.03.03 09:30:37)
	(_source (\./src/20_multi/weiss_box.vhd\))
	(_use (std(standard)))
	(_code 313f333435666c263133226836)
	(_entity
		(_time 1393591095659)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation mult 0 35 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 0 42 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((a_out)(a_in)))(_target(6))(_sensitivity(0)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((b_out)(b_in)))(_target(7))(_sensitivity(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
I 000047 55 1300          1393835437260 behave
(_unit VHDL (grau_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393835437261 2014.03.03 09:30:37)
	(_source (\./src/20_multi/grau_box.vhd\))
	(_use (std(standard)))
	(_code 606f6261623735776436263a33)
	(_entity
		(_time 1393591095737)
	)
	(_component
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation voll 0 21 (_component voll_add )
		(_port
			((a)(s_in))
			((b)(c_in))
			((c_in)(u_in))
			((c_out)(u_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal u_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal u_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
I 000047 55 3064          1393835437275 behave
(_unit VHDL (voll_add 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393835437276 2014.03.03 09:30:37)
	(_source (\./src/20_multi/voll_add.vhd\))
	(_use (std(standard)))
	(_code 707e7371262777662721362a20)
	(_entity
		(_time 1393591095753)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 32 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 33 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 37 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 10 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 21 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 22 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor_1 0 44 (_component xor2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_h_add1))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation xor_2 0 50 (_component xor2 )
		(_port
			((i1)(out_h_add1))
			((i2)(c_in))
			((o)(s))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation and_1 0 57 (_component and2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_and1))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation and_2 0 64 (_component and2 )
		(_port
			((i1)(c_in))
			((i2)(out_h_add1))
			((o)(out_and2))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation or_1 0 71 (_component or2 )
		(_port
			((i1)(out_and1))
			((i2)(out_and2))
			((o)(c_out))
		)
		(_use (_entity . or2 behavior)
		)
	)
	(_object
		(_port (_internal a ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal b ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal out_h_add1 ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and1 ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
I 000047 55 4572          1393835440395 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835440396 2014.03.03 09:30:40)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code a0f6a6f7a5f7fdb7a6f2b3f9a7)
	(_entity
		(_time 1393590893079)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 52 (_component takt_gen )
		(_generic
			((puls)((ns 4647503709213818880)))
			((pause)((ns 4647503709213818880)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4647503709213818880)))
				((pause)((ns 4647503709213818880)))
			)
		)
	)
	(_instantiation wbox_pipe 0 61 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out_p))
			((c_out)(c_out_p))
			((a_out)(a_out_p))
			((b_out)(b_out_p))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 76 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal a_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal b_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal c_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(13)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(0)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
I 000047 55 2301          1393835440471 behave
(_unit VHDL (s_reg_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393835440472 2014.03.03 09:30:40)
	(_source (\./src/21_pipeline_mult/s_reg_pipe.vhd\))
	(_use (std(standard)))
	(_code eeb8ecbeedb8b8f8e9bcf9b7e9)
	(_entity
		(_time 1393591095831)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_generate zero_delay 0 21 (_if 2)
		(_object
			(_process
				(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((o)(i)))(_target(2))(_sensitivity(0)))))
			)
		)
	)
	(_generate delay 0 25 (_if 3)
		(_instantiation ff1 0 28 (_component dt_b )
			(_port
				((d)(i))
				((t)(takt))
				((q)(o_int(0)))
				((qn)(_open))
			)
			(_use (_entity . dt_b behave)
			)
		)
		(_generate gen 0 36 (_for ~INTEGER~range~1~to~breite-1~13 )
			(_instantiation msflipflop 0 37 (_entity . dt_b)
				(_port
					((d)(o_int(_index 4)))
					((t)(takt))
					((q)(o_int(_index 5)))
					((qn)(_open))
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~1~to~breite-1~13 0 36 (_architecture )))
			)
		)
		(_object
			(_type (_internal ~INTEGER~range~1~to~breite-1~13 0 36 (_scalar (_to (i 1)(c 6)))))
			(_process
				(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(2))(_sensitivity(3(_index 7))))))
			)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 8))))))
		(_signal (_internal o_int ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 9 -1
	)
)
I 000047 55 3928          1393835440551 behave
(_unit VHDL (weiss_box_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393835440552 2014.03.03 09:30:40)
	(_source (\./src/21_pipeline_mult/weiss_box_pipe.vhd\))
	(_use (std(standard)))
	(_code 3c6a39396a6b612b39322f653b)
	(_entity
		(_time 1393591095909)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 38 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation a_del 0 48 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(a_in))
			((takt)(takt))
			((o)(a_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation b_del 0 58 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(b_in))
			((takt)(takt))
			((o)(b_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation c_del 0 68 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(c_delay))
			((takt)(takt))
			((o)(c_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation s_del 0 79 (_component s_reg_pipe )
		(_generic
			((breite)((i 2)))
		)
		(_port
			((i)(s_delay))
			((takt)(takt))
			((o)(s_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 2)))
			)
		)
	)
	(_instantiation mult 0 90 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 0 97 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_delay))
			((s)(s_delay))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal s_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_signal (_internal c_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 0 44 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
I 000047 55 2989          1393835440567 behave
(_unit VHDL (grau_box_pipe 0 1 (behave 0 12 ))
	(_version v147)
	(_time 1393835440568 2014.03.03 09:30:40)
	(_source (\./src/21_pipeline_mult/grau_box_pipe.vhd\))
	(_use (std(standard)))
	(_code 4b1c4e481b1c1e5c4a490d1118)
	(_entity
		(_time 1393831757666)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 28 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation c_delay 0 36 (_component s_reg_pipe )
		(_generic
			((breite)(_code 0))
		)
		(_port
			((i)(c_in))
			((takt)(takt))
			((o)(c_in_delay))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)(_code 1))
			)
		)
	)
	(_instantiation s_delay 0 45 (_component s_reg_pipe )
		(_generic
			((breite)(_code 2))
		)
		(_port
			((i)(s_in))
			((takt)(takt))
			((o)(s_in_delay))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)(_code 3))
			)
		)
	)
	(_instantiation u_delay 0 54 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(u_out_no_delay))
			((takt)(takt))
			((o)(u_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation voll 0 64 (_component voll_add )
		(_port
			((a)(s_in_delay))
			((b)(c_in_delay))
			((c_in)(u_in))
			((c_out)(u_out_no_delay))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 3 (_entity )))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_port (_internal u_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
		(_port (_internal u_out ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
		(_signal (_internal s_in_delay ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ((i 0))))))
		(_signal (_internal c_in_delay ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ((i 0))))))
		(_signal (_internal u_out_no_delay ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 8949          1393835440643 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393835440644 2014.03.03 09:30:40)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code 99cecf9795ce9e8ecc9ddfc2c8)
	(_entity
		(_time 1393833771894)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
			)
		)
		(grau_box_pipe
			(_object
				(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 )))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
			)
		)
	)
	(_generate a_map 0 67 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_instantiation s_reg_a_map 0 68 (_component s_reg_pipe )
			(_generic
				((breite)(_code 5))
			)
			(_port
				((i)(a_tmp(_index 6)))
				((takt)(takt))
				((o)(a_int(_index 7(_index 8))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 9))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_architecture )))
		)
	)
	(_generate b_map 0 80 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_instantiation s_reg_b_map 0 81 (_component s_reg_pipe )
			(_generic
				((breite)(_code 10))
			)
			(_port
				((i)(b_tmp(_index 11)))
				((takt)(takt))
				((o)(b_int(_index 12(_index 13))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 14))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_architecture )))
		)
	)
	(_generate spalten 0 93 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 94 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 95 (_component weiss_box_pipe )
				(_port
					((a_in)(a_int(_index 15(_index 16))))
					((b_in)(b_int(_index 17(_index 18))))
					((s_in)(s_int(_index 19(_index 20))))
					((c_in)(c_int(_index 21(_index 22))))
					((s_out)(s_int(_index 23(_index 24))))
					((c_out)(c_int(_index 25(_index 26))))
					((a_out)(a_int(_index 27(_index 28))))
					((b_out)(b_int(_index 29(_index 30))))
					((takt)(takt))
				)
				(_use (_entity . weiss_box_pipe behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_scalar (_to (i 0)(c 31)))))
		)
	)
	(_generate grau_gen 0 110 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 112 (_component grau_box_pipe )
			(_generic
				((delay_in)(_code 32))
			)
			(_port
				((s_in)(s_int(_index 33(_index 34))))
				((c_in)(c_int(_index 35(_index 36))))
				((u_in)(u(_index 37)))
				((s_out)(s_tmp(_index 38)))
				((u_out)(u(_index 39)))
				((takt)(takt))
			)
			(_use (_entity . grau_box_pipe behave)
				(_generic
					((delay_in)(_code 40))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 110 (_architecture )))
		)
	)
	(_generate sig_map 0 129 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 129 (_architecture )))
			(_process
				(line__130(_architecture 4 0 130 (_assignment (_simple)(_target(11(_index 41)))(_sensitivity(4(_index 42(_index 43)))))))
			)
		)
	)
	(_generate output_delay 0 133 (_for ~INTEGER~range~0~to~s_tmp'length-1~13 )
		(_generate lower_map 0 134 (_if 44)
			(_instantiation s_reg_b 0 135 (_component s_reg_pipe )
				(_generic
					((breite)(_code 45))
				)
				(_port
					((i)(s_tmp(_index 46)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 47)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 48))
					)
				)
			)
		)
		(_generate upper_map 0 146 (_if 49)
			(_instantiation s_reg_a 0 147 (_component s_reg_pipe )
				(_generic
					((breite)(_code 50))
				)
				(_port
					((i)(s_tmp(_index 51)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 52)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 53))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~s_tmp'length-1~13 0 133 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 4 (_entity (_inout ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_type (_internal BitMatrix 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 54))(_to (i 0)(c 55))))))
		(_type (_internal BitMatrix_2 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 56))(_to (i 0)(c 57))))))
		(_signal (_internal s_int BitMatrix 0 52 (_architecture (_uni (_code 58)))))
		(_signal (_internal c_int BitMatrix 0 52 (_architecture (_uni (_code 59)))))
		(_signal (_internal a_int BitMatrix_2 0 53 (_architecture (_uni (_code 60)))))
		(_signal (_internal b_int BitMatrix_2 0 53 (_architecture (_uni (_code 61)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (c 62 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_architecture (_uni (_code 63)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (c 64 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (c 65 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal s_tmp_delay ~BIT_VECTOR{s'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_scalar (_to (i 0)(c 66)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_scalar (_to (i 0)(c 67)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 110 (_scalar (_to (i 0)(c 69)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 129 (_scalar (_to (i 1)(c 70)))))
		(_type (_internal ~INTEGER~range~0~to~s_tmp'length-1~13 0 133 (_scalar (_to (i 0)(c 71)))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(9))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(10))(_sensitivity(1)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_alias((s)(s_tmp_delay)))(_target(2))(_sensitivity(12)))))
			(line__127(_architecture 3 0 127 (_assignment (_simple)(_target(11(_index 72)))(_sensitivity(8(_index 73))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 74 -1
	)
)
I 000047 55 3767          1393835440736 behave
(_unit VHDL (mult_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835440737 2014.03.03 09:30:40)
	(_source (\./src/21_pipeline_mult/mult_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code f7a0a1a6f5a0f0e0f7a3b1aca6)
	(_entity
		(_time 1393833998250)
	)
	(_component
		(mult_pipe
			(_object
				(_port (_internal a ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 0 9 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 0 10 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
			)
		)
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~133 0 27 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~134 0 28 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~135 0 29 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation multi_pipe 0 40 (_component mult_pipe )
		(_port
			((a)(a))
			((b)(b))
			((s)(s_pipe))
			((takt)(takt))
		)
		(_use (_entity . mult_pipe behave)
		)
	)
	(_instantiation mult_norm 0 48 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s_normal))
		)
		(_use (_entity . mult behave)
		)
	)
	(_instantiation takt_Generator 0 55 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(takt_select))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 0 10 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~133 0 27 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~134 0 28 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~135 0 29 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 33 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
		(_signal (_internal s_normal ~BIT_VECTOR{7~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal s_pipe ~BIT_VECTOR{7~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ))))
		(_signal (_internal takt_select ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(5)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (0)(1)
	)
	(_static
		(65793 )
		(16777472 )
		(65792 )
		(16843009 )
	)
	(_model . behave 3 -1
	)
)
I 000031 55 628 0 numeric_conv
(_unit VHDL (numeric_conv 0 1 (numeric_conv 0 5 ))
	(_version v147)
	(_time 1393835535038 2014.03.03 09:32:15)
	(_source (\./src/sources/increment.vhd\))
	(_use (std(standard)))
	(_code 56510054550156405257440c0e)
	(_entity
		(_time 1393835535022)
	)
	(_object
		(_subprogram
			(_internal inc_1 0 0 2 (_entity (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numeric_conv 1 -1
	)
)
V 000046 55 795           1393835535118 intro
(_unit VHDL (intro 0 28 (intro 0 40 ))
	(_version v147)
	(_time 1393835535119 2014.03.03 09:32:15)
	(_source (\./src/sources/intro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4a3aef3f5f2f4b3a7a3e2fefc)
	(_entity
		(_time 1393591092617)
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 30 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_port (_internal in1 ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
		(_port (_internal out1 ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . intro 1 -1
	)
)
V 000047 55 3983          1393835535196 behave
(_unit VHDL (inc_bit_vector_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393835535197 2014.03.03 09:32:15)
	(_source (\./src/sources/inc-bitvector_tb.vhd\))
	(_use (std(standard)))
	(_code f2f5f8a2a5a5a5e7a7a6e0a8aa)
	(_entity
		(_time 1393591092695)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 46 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 46 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 47 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 48 (_architecture (_string \"11111111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~BIT_VECTOR{0~to~7}~136 0 49 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 51 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 52 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 52 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 53 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 53 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 54 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_b ~BIT_VECTOR{1~to~16}~1312 0 54 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 56 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 57 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 58 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_c ~BIT_VECTOR{8~downto~1}~1318 0 59 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(2)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(4)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(3))(_sensitivity(2)))))
			(line__75(_architecture 5 0 75 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_internal inc_bit_vector 6 0 26 (_architecture (_function (_range(_to 0 2147483647 ))(_uto))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(2)(4)
	)
	(_model . behave 7 -1
	)
)
V 000047 55 1302          1393835535272 behave
(_unit VHDL (intsort_proc 0 14 (behave 0 18 ))
	(_version v147)
	(_time 1393835535273 2014.03.03 09:32:15)
	(_source (\./src/sources/intsort_proc.vhd\))
	(_use (std(standard)))
	(_code 40474d42151610574614061b13)
	(_entity
		(_time 1393591092773)
	)
	(_object
		(_type (_internal int_vector 0 19 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~int_vector{1~to~20}~13 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 20))))))
		(_signal (_internal test ~int_vector{1~to~20}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~int_vector{1~to~test'length}~13 0 99 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 20))))))
		(_variable (_internal test_cp ~int_vector{1~to~test'length}~13 0 99 (_process 1 )))
		(_process
			(line__96(_architecture 0 0 96 (_assignment (_simple)(_target(0)))))
			(line__98(_architecture 1 0 98 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_internal min 2 0 22 (_architecture (_function )))
			(_internal merge 3 0 32 (_architecture (_procedure )))
			(_internal sort 4 0 75 (_architecture (_procedure )))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(1 5 3 7 2 10 23 74 1 7 9 345 34 2 23 72 13 16 37 50 )
	)
	(_model . behave 5 -1
	)
)
V 000047 55 1477          1393835535352 behave
(_unit VHDL (takt_gen_test 0 20 (behave 0 25 ))
	(_version v147)
	(_time 1393835535353 2014.03.03 09:32:15)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/testbench/taktgen_tb.vhd\))
	(_use (std(standard)))
	(_code 8e888e80dad988998bdec8d4d8)
	(_entity
		(_time 1393591092851)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 28 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 29 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobjekt 0 38 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4626322717216342016)))
		)
		(_port
			((s)(control))
			((o)(outsig))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4626322717216342016)))
			)
		)
	)
	(_object
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_signal (_internal outsig ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
V 000047 55 2889          1393835535428 behave
(_unit VHDL (rotate_test 0 20 (behave 0 26 ))
	(_version v147)
	(_time 1393835535429 2014.03.03 09:32:15)
	(_source (\./src/testbench/rotate_tb.vhd\))
	(_use (std(standard)))
	(_code dcdada8ed98a8ccadedec88688)
	(_entity
		(_time 1393591092929)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 29 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 30 (_entity (_in ((i 1))))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
		(rotate
			(_object
				(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
				(_port (_internal i ~BIT_VECTOR~13 0 34 (_entity (_in ))))
				(_port (_internal o ~BIT_VECTOR~131 0 35 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
			)
		)
	)
	(_instantiation tgen 0 47 (_component takt_gen )
		(_generic
			((puls)((ns 4621819117588971520)))
			((pause)((ns 4621819117588971520)))
		)
		(_port
			((s)(control))
			((o)(takt))
		)
		(_use (_entity . takt_gen)
			(_generic
				((puls)((ns 4621819117588971520)))
				((pause)((ns 4621819117588971520)))
			)
		)
	)
	(_instantiation testobjekt 0 56 (_component rotate )
		(_port
			((direction)(dir))
			((i)(input))
			((o)(output))
			((takt)(takt))
		)
		(_use (_entity . rotate)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 34 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 35 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal control ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 1))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
		(_signal (_internal dir ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~7}~13 0 41 (_architecture (_uni ((_others(i 0)))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(0)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(3)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(65536 16843008 )
		(257 16842752 )
		(0 16843009 )
		(65537 65537 )
	)
	(_model . behave 3 -1
	)
)
V 000047 55 3937          1393835535506 behave
(_unit VHDL (to_integer_test 0 17 (behave 0 21 ))
	(_version v147)
	(_time 1393835535507 2014.03.03 09:32:15)
	(_source (\./src/testbench/to-integer_tb.vhd\))
	(_use (std(standard)))
	(_code 2a2c2b2e2d7e283c20256f717f)
	(_entity
		(_time 1393591093009)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~7}~13 0 42 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a1 ~BIT_VECTOR{0~to~7}~13 0 42 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~132 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a2 ~BIT_VECTOR{0~to~7}~132 0 43 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~134 0 44 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_constant (_internal a3 ~BIT_VECTOR{0~to~7}~134 0 44 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{0~to~7}~136 0 45 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 7))))))
		(_signal (_internal input_a ~BIT_VECTOR{0~to~7}~136 0 45 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~13 0 47 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b1 ~BIT_VECTOR{1~to~16}~13 0 47 (_architecture (_string \"0001111100000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~138 0 48 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b2 ~BIT_VECTOR{1~to~16}~138 0 48 (_architecture (_string \"0001000000000011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1310 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_constant (_internal b3 ~BIT_VECTOR{1~to~16}~1310 0 49 (_architecture (_string \"0001000011110011"\))))
		(_type (_internal ~BIT_VECTOR{1~to~16}~1312 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 1)(i 16))))))
		(_signal (_internal input_b ~BIT_VECTOR{1~to~16}~1312 0 50 (_architecture (_uni ((_others(i 0)))))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~13 0 52 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c1 ~BIT_VECTOR{8~downto~1}~13 0 52 (_architecture (_string \"10001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1314 0 53 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c2 ~BIT_VECTOR{8~downto~1}~1314 0 53 (_architecture (_string \"00001111"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1316 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_constant (_internal c3 ~BIT_VECTOR{8~downto~1}~1316 0 54 (_architecture (_string \"01001100"\))))
		(_type (_internal ~BIT_VECTOR{8~downto~1}~1318 0 55 (_array ~extSTD.STANDARD.BIT ((_downto (i 8)(i 1))))))
		(_signal (_internal input_c ~BIT_VECTOR{8~downto~1}~1318 0 55 (_architecture (_uni ((_others(i 0)))))))
		(_signal (_internal output_a ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_b ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_c ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ((i 0))))))
		(_process
			(line__64(_architecture 0 0 64 (_assignment (_simple)(_target(0)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(1)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(2)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
			(line__73(_architecture 5 0 73 (_assignment (_simple)(_target(5))(_sensitivity(2)))))
		)
		(_subprogram
			(_internal to_integer 6 0 26 (_architecture (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_split (0)(1)(2)
	)
	(_model . behave 7 -1
	)
)
V 000056 55 1253          1393835535568 TB_ARCHITECTURE
(_unit VHDL (intro_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1393835535569 2014.03.03 09:32:15)
	(_source (\./src/testbench/intro_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686f6468353e387f68672e316f)
	(_entity
		(_time 1393591093085)
	)
	(_component
		(intro
			(_object
				(_generic (_internal delay ~extSTD.STANDARD.TIME 0 13 (_entity -1 )))
				(_port (_internal in1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal out1 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 30 (_component intro )
		(_generic
			((delay)((ns 4630826316843712512)))
		)
		(_port
			((in1)(in1_tb))
			((out1)(out1_tb))
		)
		(_use (_entity . intro)
			(_generic
				((delay)((ns 4630826316843712512)))
			)
		)
	)
	(_object
		(_signal (_internal in1_tb ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
		(_signal (_internal out1_tb ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000038 55 352 0 testbench_for_intro
(_configuration VHDL (testbench_for_intro 0 44 (intro_tb))
	(_version v147)
	(_time 1393835535572 2014.03.03 09:32:15)
	(_source (\./src/testbench/intro_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686e6968653e3f7f6c697a323c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . intro intro
			)
		)
	)
)
V 000049 55 3797          1393835535617 behavior
(_unit VHDL (xor2_s 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393835535618 2014.03.03 09:32:15)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2_s.vhd\))
	(_use (std(standard)))
	(_code 97919a98c6c1c18497c3d1ccc5)
	(_entity
		(_time 1393591093148)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 18 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_in_1 0 25 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i1))
			((o)(n1_to_a1))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation not_in_2 0 28 (_component not1 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i2))
			((o)(n2_to_a2))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_instantiation and_1 0 32 (_component and2 )
		(_generic
			((tphl)(_code 8))
			((tplh)(_code 9))
		)
		(_port
			((i1)(n1_to_a1))
			((i2)(i2))
			((o)(a1_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 10))
				((tplh)(_code 11))
			)
		)
	)
	(_instantiation and_2 0 35 (_component and2 )
		(_generic
			((tphl)(_code 12))
			((tplh)(_code 13))
		)
		(_port
			((i1)(n2_to_a2))
			((i2)(i1))
			((o)(a2_to_or))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 14))
				((tplh)(_code 15))
			)
		)
	)
	(_instantiation or_gat 0 39 (_component or2 )
		(_generic
			((tphl)(_code 16))
			((tplh)(_code 17))
		)
		(_port
			((i1)(a1_to_or))
			((i2)(a2_to_or))
			((o)(o))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)(_code 18))
				((tplh)(_code 19))
			)
		)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal n1_to_a1 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal n2_to_a2 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a1_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal a2_to_or ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 20 -1
	)
)
V 000049 55 912           1393835535679 behavior
(_unit VHDL (not1 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393835535680 2014.03.03 09:32:15)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/not1.vhd\))
	(_use (std(standard)))
	(_code d5d28587868385c6d4db908fd2)
	(_entity
		(_time 1393591093241)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
V 000049 55 983           1393835535755 behavior
(_unit VHDL (and2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393835535756 2014.03.03 09:32:15)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/and2.vhd\))
	(_use (std(standard)))
	(_code 2324242775747330212d327927)
	(_entity
		(_time 1393591093319)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
V 000049 55 981           1393835535804 behavior
(_unit VHDL (or2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393835535805 2014.03.03 09:32:15)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/or2.vhd\))
	(_use (std(standard)))
	(_code 5255025052000444045d400d01)
	(_entity
		(_time 1393591093382)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
V 000049 55 983           1393835535867 behavior
(_unit VHDL (xor2 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393835535868 2014.03.03 09:32:15)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/xor2.vhd\))
	(_use (std(standard)))
	(_code 90969e9fc6c6c683929f88ca97)
	(_entity
		(_time 1393591093444)
	)
	(_object
		(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
V 000049 55 5076          1393835535943 behavior
(_unit VHDL (gatter_tb 0 1 (behavior 0 5 ))
	(_version v147)
	(_time 1393835535944 2014.03.03 09:32:15)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/gatter_tb.vhd\))
	(_use (std(standard)))
	(_code ded9df8c8a888ec9d9d8cb858d)
	(_entity
		(_time 1393591093506)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 7 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 15 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 19 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
		(xor2_s
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 23 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation testobj_not1 0 28 (_component not1 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((o)(out_not))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_and2 0 32 (_component and2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_and2))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_or2 0 36 (_component or2 )
		(_generic
			((tphl)((ns 4611686018427387904)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_or2))
		)
		(_use (_entity . or2)
			(_generic
				((tphl)((ns 4611686018427387904)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation testob_xor2 0 40 (_component xor2 )
		(_generic
			((tphl)((ns 4613937818241073152)))
			((tplh)((ns 4613937818241073152)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2))
		)
		(_use (_entity . xor2)
			(_generic
				((tphl)((ns 4613937818241073152)))
				((tplh)((ns 4613937818241073152)))
			)
		)
	)
	(_instantiation testob_xor2_s 0 44 (_component xor2_s )
		(_generic
			((tphl)((ns 4607182418800017408)))
			((tplh)((ns 4607182418800017408)))
		)
		(_port
			((i1)(input1))
			((i2)(input2))
			((o)(out_xor2_s))
		)
		(_use (_entity . xor2_s)
			(_generic
				((tphl)((ns 4607182418800017408)))
				((tplh)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_signal (_internal input1 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal input2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_not ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_or2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2 ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_xor2_s ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(0)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 2 -1
	)
)
V 000049 55 885           1393835536005 behavior
(_unit VHDL (takt_gen 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393835536006 2014.03.03 09:32:16)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/takt_gen.vhd\))
	(_use (std(standard)))
	(_code 1d1b1e1a484a1b0a194c5b474b)
	(_entity
		(_time 1393591093584)
	)
	(_object
		(_generic (_internal puls ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_generic (_internal pause ~extSTD.STANDARD.TIME 0 2 (_entity )))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_in ((i 1))))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__9(_architecture 0 0 9 (_process (_wait_for)(_target(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 1 -1
	)
)
V 000047 55 813           1393835536054 behave
(_unit VHDL (pmodell 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835536055 2014.03.03 09:32:16)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/pmodell.vhd\))
	(_use (std(standard)))
	(_code 4c4a4b4e4b1b4e5a494e59164e)
	(_entity
		(_time 1393591093647)
	)
	(_object
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_on)(_target(0))(_sensitivity(0)(1)))))
			(p2(_architecture 1 0 15 (_process (_wait_on)(_target(1))(_sensitivity(1))(_read(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 2 -1
	)
)
V 000047 55 1467          1393835536116 behave
(_unit VHDL (diff_up_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835536117 2014.03.03 09:32:16)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up_tb.vhd\))
	(_use (std(standard)))
	(_code 8a8d8984d2ddd89c8ddbccd1de)
	(_entity
		(_time 1393591093709)
	)
	(_component
		(diff_up
			(_object
				(_generic (_internal td ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tp ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation diff1 0 24 (_component diff_up )
		(_generic
			((td)((ns 4611686018427387904)))
			((tp)((ns 4617315517961601024)))
		)
		(_port
			((i)(input))
			((o)(output))
		)
		(_use (_entity . diff_up behavior)
			(_generic
				((td)((ns 4611686018427387904)))
				((tp)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal output ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 1 -1
	)
)
V 000049 55 2201          1393835536179 behavior
(_unit VHDL (diff_up 0 1 (behavior 0 6 ))
	(_version v147)
	(_time 1393835536180 2014.03.03 09:32:16)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\))
	(_use (std(standard)))
	(_code c8cfcb9dc99f9adecf9f8e939c)
	(_entity
		(_time 1393591093787)
	)
	(_component
		(not1
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 8 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation not_1 0 20 (_component not1 )
		(_generic
			((tphl)(_code 0))
			((tplh)(_code 1))
		)
		(_port
			((i1)(i))
			((o)(not_to_and))
		)
		(_use (_entity . not1)
			(_generic
				((tphl)(_code 2))
				((tplh)(_code 3))
			)
		)
	)
	(_instantiation and_1 0 24 (_component and2 )
		(_generic
			((tphl)(_code 4))
			((tplh)(_code 5))
		)
		(_port
			((i1)(i))
			((i2)(not_to_and))
			((o)(o))
		)
		(_use (_entity . and2)
			(_generic
				((tphl)(_code 6))
				((tplh)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal not_to_and ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior 8 -1
	)
)
V 000054 55 914           1393835536193 behavior_proc
(_unit VHDL (diff_up 0 1 (behavior_proc 0 31 ))
	(_version v147)
	(_time 1393835536194 2014.03.03 09:32:16)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/diff_up.vhd\))
	(_use (std(standard)))
	(_code d8dfdb8ad98f8acede899e838c)
	(_entity
		(_time 1393591093787)
	)
	(_object
		(_generic (_internal td ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tp ~extSTD.STANDARD.TIME 0 2 \0.0 ns\ (_entity ((ns 0)))))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 0 33 (_process (_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behavior_proc 1 -1
	)
)
V 000047 55 3094          1393835536288 behave
(_unit VHDL (dt_b_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835536289 2014.03.03 09:32:16)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b_tb.vhd\))
	(_use (std(standard)))
	(_code 36313a32346234203036706d63)
	(_entity
		(_time 1393589939863)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 27 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 28 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
			)
		)
	)
	(_instantiation FF 0 41 (_component dt_b )
		(_port
			((d)(input))
			((t)(takt))
			((q)(output_q))
			((qn)(output_qn))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_instantiation takt_g 0 49 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation xor_1 0 58 (_component xor2 )
		(_port
			((i1)(i1))
			((i2)(i2))
			((o)(input))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_object
		(_signal (_internal i1 ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal i2 ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ((i 0))))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_q ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal output_qn ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ((i 0))))))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(6)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 3 -1
	)
)
V 000047 55 992           1393835536347 behave
(_unit VHDL (dt_b 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393835536348 2014.03.03 09:32:16)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/Uni/VHDL/Praktikum/Sources/src/dt_b.vhd\))
	(_use (std(standard)))
	(_code 74737874742076627720602f21)
	(_entity
		(_time 1393589943528)
	)
	(_object
		(_port (_internal d ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal t ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_port (_internal qn ~extSTD.STANDARD.BIT 0 5 (_entity (_out ((i 1))))))
		(_signal (_internal outmaster ~extSTD.STANDARD.BIT 0 9 (_architecture (_uni ))))
		(_process
			(master(_architecture 0 0 12 (_process (_target(4))(_sensitivity(1))(_read(0)))))
			(slave(_architecture 1 0 21 (_process (_target(2)(3))(_sensitivity(1))(_read(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 2 -1
	)
)
V 000047 55 3838          1393835536411 behave
(_unit VHDL (sch_la_tb 0 1 (behave 0 5 ))
	(_version v147)
	(_time 1393835536412 2014.03.03 09:32:16)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/sch_la_tb.vhd\))
	(_use (std(standard)))
	(_code b2b4b9e6b3e5eea7e0bdf1e8e2)
	(_entity
		(_time 1393591094006)
	)
	(_component
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 9 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~13 0 13 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~132 0 32 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 33 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation sch_reg 0 44 (_component schiebe_reg )
		(_generic
			((breite)(_code 5))
		)
		(_port
			((i)(input))
			((takt)(takt))
			((o)(output_schiebe))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)(_code 6))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation la1 0 54 (_component latch )
		(_generic
			((breite)(_code 7))
		)
		(_port
			((takt)(takt))
			((i)(output_schiebe))
			((o)(output_latch))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)(_code 8))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation takt_g 0 64 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 \4\ (_entity ((i 4)))))
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~136 0 40 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 9))))))
		(_signal (_internal output_schiebe ~BIT_VECTOR{0~to~breite-1}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal output_latch ~BIT_VECTOR{0~to~breite-1}~136 0 41 (_architecture (_uni ))))
		(_process
			(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 10 -1
	)
)
V 000047 55 1905          1393835536473 behave
(_unit VHDL (schiebe_reg 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393835536474 2014.03.03 09:32:16)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/schiebe_register.vhd\))
	(_use (std(standard)))
	(_code f1f7faa1f3a6ade7faf3e4aba2)
	(_entity
		(_time 1393591094084)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation ff1 0 20 (_component dt_b )
		(_port
			((d)(i))
			((t)(takt))
			((q)(o(0)))
			((qn)(_open))
		)
		(_use (_entity . dt_b behave)
		)
	)
	(_generate gen 0 28 (_for ~INTEGER~range~0~to~breite-2~13 )
		(_instantiation msflipflop 0 29 (_entity . dt_b)
			(_port
				((d)(o(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-2~13 0 28 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-2~13 0 28 (_scalar (_to (i 0)(c 3)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
V 000047 55 1506          1393835536522 behave
(_unit VHDL (latch 0 1 (behave 0 10 ))
	(_version v147)
	(_time 1393835536534 2014.03.03 09:32:16)
	(_source (\\\\\pool-server03.retina.e-technik.uni-dortmund.de/home/spliphi/uni/vhdl/praktikum/sources/src/latch.vhd\))
	(_use (std(standard)))
	(_code 2f28752b78797f392d7d37752d)
	(_entity
		(_time 1393591094162)
	)
	(_generate gen 0 21 (_for ~INTEGER~range~0~to~breite-1~13 )
		(_instantiation msflipflop 0 22 (_entity . dt_b)
			(_port
				((d)(i(_index 0)))
				((t)(takt))
				((q)(o(_index 1)))
				((qn)(_open))
			)
		)
		(_object
			(_constant (_internal j ~INTEGER~range~0~to~breite-1~13 0 21 (_architecture )))
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
		(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~12 0 5 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 3))))))
		(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~122 0 6 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~breite-1~13 0 21 (_scalar (_to (i 0)(c 4)))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 5 -1
	)
)
V 000047 55 2797          1393835536600 behave
(_unit VHDL (ud_counter_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835536601 2014.03.03 09:32:16)
	(_source (\./src/09_counter/ud_counter_tb.vhd\))
	(_use (std(standard)))
	(_code 6e68626e3f3a6c786e6c28353a)
	(_entity
		(_time 1393591094240)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 19 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 20 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
			)
		)
		(ud_counter
			(_object
				(_port (_internal up ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal count0 ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
				(_port (_internal count1 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal overfl ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt_g 0 32 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_instantiation counter1 0 41 (_component ud_counter )
		(_port
			((up)(input))
			((reset)(reset))
			((takt)(takt))
			((count0)(output(1)))
			((count1)(output(0)))
			((overfl)(overfl))
		)
		(_use (_entity . ud_counter drei_proc)
		)
	)
	(_object
		(_signal (_internal input ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal reset ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~1}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal overfl ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(0)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 3 -1
	)
)
V 000050 55 1561          1393835536678 drei_proc
(_unit VHDL (ud_counter 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393835536679 2014.03.03 09:32:16)
	(_source (\./src/09_counter/ud_counter.vhd\))
	(_use (std(standard)))
	(_code bcbab0e8ebe8beaabbbbfae7e8)
	(_entity
		(_time 1393591094318)
	)
	(_object
		(_port (_internal up ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 1))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal count0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal count1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal overfl ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 2))))))
		(_signal (_internal akt_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal next_zust ~BIT_VECTOR{0~to~2}~13 0 10 (_architecture (_uni (_string \"000"\)))))
		(_process
			(NZ(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(ZS(_architecture 1 0 51 (_process (_target(6))(_sensitivity(1)(2)(7))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 60 (_process (_simple)(_target(3)(4)(5))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(0 )
		(256 )
		(1 )
		(257 )
		(65793 )
		(65536 )
	)
	(_model . drei_proc 3 -1
	)
)
V 000047 55 2174          1393835536769 behave
(_unit VHDL (sp_umsetzer_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393835536770 2014.03.03 09:32:16)
	(_source (\./src/10_sp/sp_umsetzer_tb.vhd\))
	(_use (std(standard)))
	(_code 191f4b1f104d1b0e1f1e5d424b)
	(_entity
		(_time 1393591094396)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 21 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
			)
		)
		(sp_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 34 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation sp_umsetzer1 0 41 (_component sp_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 29 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
V 000047 55 3499          1393835536787 behave
(_unit VHDL (sp_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393835536788 2014.03.03 09:32:16)
	(_source (\./src/10_sp/sp_umsetzer.vhd\))
	(_use (std(standard)))
	(_code 292f7b2c207d2b3e28266d727b)
	(_entity
		(_time 1393591094427)
	)
	(_component
		(sp_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 37 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 26 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 27 (_entity (_inout ))))
			)
		)
	)
	(_instantiation Automat 0 44 (_component sp_automat )
		(_port
			((start)(start))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_automat drei_proc)
			(_port
				((start)(start))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 52 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 62 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 41 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
V 000050 55 1191          1393835536865 drei_proc
(_unit VHDL (sp_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393835536866 2014.03.03 09:32:16)
	(_source (\./src/10_sp/sp_automat.vhd\))
	(_use (std(standard)))
	(_code 77712577702375617525622c22)
	(_entity
		(_time 1393591094489)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 a b c d e f warte (_to (i 0)(i 6)))))
		(_signal (_internal akt_zust Zustaende 0 9 (_architecture (_uni ((i 6))))))
		(_signal (_internal next_zust Zustaende 0 9 (_architecture (_uni ((i 6))))))
		(_process
			(NZ(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(4)(0)))))
			(ZS(_architecture 1 0 47 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 56 (_process (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
V 000050 55 1378          1393835536943 drei_proc
(_unit VHDL (sp_parity_automat 0 1 (drei_proc 0 7 ))
	(_version v147)
	(_time 1393835536944 2014.03.03 09:32:16)
	(_source (\./src/11_parity/sp_parity_automat.vhd\))
	(_use (std(standard)))
	(_code c5c39791c091c7d2c2c5d49e96)
	(_entity
		(_time 1393591094567)
	)
	(_object
		(_port (_internal start ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal daten ~extSTD.STANDARD.BIT 0 2 (_entity (_in ((i 0))))))
		(_port (_internal reset ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in )(_event))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ((i 0))))))
		(_type (_internal Zustaende 0 8 (_enum1 warten bit1_u bit1_g bit1_u_sent_t4 bit1_g_sent_t4 bit2_u bit2_g bit3_u bit3_g bit4_u bit4_g sent_t4 (_to (i 0)(i 11)))))
		(_signal (_internal akt_zust Zustaende 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal next_zust Zustaende 0 16 (_architecture (_uni ((i 0))))))
		(_process
			(NZ(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(5)(0)(1)))))
			(ZS(_architecture 1 0 101 (_process (_target(5))(_sensitivity(2)(3)(6))(_dssslsensitivity 2))))
			(AL(_architecture 2 0 110 (_process (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . drei_proc 3 -1
	)
)
V 000047 55 3659          1393835537021 behave
(_unit VHDL (sp_parity_umsetzer 0 1 (behave 0 11 ))
	(_version v147)
	(_time 1393835537022 2014.03.03 09:32:17)
	(_source (\./src/11_parity/sp_parity_umsetzer.vhd\))
	(_use (std(standard)))
	(_code 13154215104711041746024840)
	(_entity
		(_time 1393591094645)
	)
	(_component
		(sp_parity_automat
			(_object
				(_port (_internal start ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal reset ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(schiebe_reg
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 35 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 38 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~134 0 39 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 0))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~134 0 39 (_entity (_inout ))))
			)
		)
		(latch
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 25 (_entity -1 )))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 28 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
				(_port (_internal i ~BIT_VECTOR{0~to~breite-1}~13 0 28 (_entity (_in ))))
				(_type (_internal ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
				(_port (_internal o ~BIT_VECTOR{0~to~breite-1}~132 0 29 (_entity (_inout ))))
			)
		)
	)
	(_instantiation automat1 0 46 (_component sp_parity_automat )
		(_port
			((start)(start))
			((daten)(daten_in))
			((reset)((i 0)))
			((takt)(takt))
			((t4)(t4))
		)
		(_use (_entity . sp_parity_automat drei_proc)
			(_port
				((start)(start))
				((daten)(daten))
				((reset)(reset))
				((takt)(takt))
				((t4)(t4))
			)
		)
	)
	(_instantiation register1 0 55 (_component schiebe_reg )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((i)(daten_in))
			((takt)(takt))
			((o)(daten_intern))
		)
		(_use (_entity . schiebe_reg behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((i)(i))
				((takt)(takt))
				((o)(o))
			)
		)
	)
	(_instantiation Latch1 0 65 (_component latch )
		(_generic
			((breite)((i 4)))
		)
		(_port
			((takt)(t4))
			((i)(daten_intern))
			((o)(daten_out))
		)
		(_use (_entity . latch behave)
			(_generic
				((breite)((i 4)))
			)
			(_port
				((takt)(takt))
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal start ~extSTD.STANDARD.BIT 0 4 (_entity (_in ((i 0))))))
		(_port (_internal t4 ~extSTD.STANDARD.BIT 0 5 (_entity (_inout ((i 0))))))
		(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 43 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal daten_intern ~BIT_VECTOR{0~to~3}~13 0 43 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 3 -1
	)
)
V 000047 55 2198          1393835537099 behave
(_unit VHDL (sp_parity_tb 0 4 (behave 0 7 ))
	(_version v147)
	(_time 1393835537100 2014.03.03 09:32:17)
	(_source (\./src/11_parity/sp_parity_tb.vhd\))
	(_use (std(standard)))
	(_code 61673060603563766263703a32)
	(_entity
		(_time 1393591094723)
	)
	(_component
		(generator
			(_object
				(_port (_internal daten ~extSTD.STANDARD.BIT 0 22 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 23 (_entity (_inout ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 24 (_entity (_inout ))))
			)
		)
		(sp_parity_umsetzer
			(_object
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal start ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t4 ~extSTD.STANDARD.BIT 0 13 (_entity (_inout ))))
				(_port (_internal daten_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal daten_out ~BIT_VECTOR{0~to~3}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation generator1 0 35 (_component generator )
		(_port
			((daten)(daten))
			((takt)(takt))
			((start)(start))
		)
		(_use (_entity gat generator behavior)
		)
	)
	(_instantiation parity_umsetzer 0 43 (_component sp_parity_umsetzer )
		(_port
			((takt)(takt))
			((start)(start))
			((t4)(t4))
			((daten_in)(daten))
			((daten_out)(output))
		)
		(_use (_entity . sp_parity_umsetzer behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_signal (_internal start ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_signal (_internal daten ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~3}~132 0 30 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~132 0 30 (_architecture (_uni ))))
		(_signal (_internal t4 ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
V 000047 55 536           1393835537115 behave
(_unit VHDL (transport_test 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835537116 2014.03.03 09:32:17)
	(_source (\./src/test/test1.vhd\))
	(_use (std(standard)))
	(_code 70762670722725662523632b21)
	(_entity
		(_time 1393591094739)
	)
	(_object
		(_signal (_internal s ~extSTD.STANDARD.INTEGER 0 5 (_architecture (_uni ((i 0))))))
		(_process
			(p1(_architecture 0 0 7 (_process (_wait_for)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 1 -1
	)
)
V 000031 55 626 0 numeric_conv
(_unit VHDL (numeric_conv 0 1 (numeric_conv 0 5 ))
	(_version v147)
	(_time 1393835537194 2014.03.03 09:32:17)
	(_source (\./src/13_to_int/to_int.vhd\))
	(_use (std(standard)))
	(_code beb9b9ebeee9bea8babaace4e6)
	(_entity
		(_time 1393835537191)
	)
	(_object
		(_subprogram
			(_internal to_integer 0 0 2 (_entity (_function (_range(_to 0 2147483647 )))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . numeric_conv 1 -1
	)
)
V 000047 55 2071          1393835537255 behave
(_unit VHDL (barrel_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835537256 2014.03.03 09:32:17)
	(_source (\./src/14_barrel/barrel_tb.vhd\))
	(_use (std(standard)))
	(_code fdfaadada8ababeafdf3e8a7ff)
	(_entity
		(_time 1393591094863)
	)
	(_component
		(barrel4
			(_object
				(_port (_internal i0 ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal i3 ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal q0 ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal q1 ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal q2 ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal q3 ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal shift ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
			)
		)
	)
	(_instantiation Shifter 0 24 (_component barrel4 )
		(_port
			((i0)(input(0)))
			((i1)(input(1)))
			((i2)(input(2)))
			((i3)(input(3)))
			((q0)(output(0)))
			((q1)(output(1)))
			((q2)(output(2)))
			((q3)(output(3)))
			((shift)(shift))
		)
		(_use (_entity . barrel4 behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{0~to~3}~13 0 19 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
		(_signal (_internal input ~BIT_VECTOR{0~to~3}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal output ~BIT_VECTOR{0~to~3}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ((i 0))))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(2)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_static
		(16842753 )
	)
	(_model . behave 2 -1
	)
)
V 000047 55 1658          1393835537330 behave
(_unit VHDL (barrel4 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393835537331 2014.03.03 09:32:17)
	(_source (\./src/14_barrel/barrel_rot.vhd\))
	(_use (std(standard)))
	(_code 4b4c1a49181d1d5c4b495e1149)
	(_entity
		(_time 1393591094941)
	)
	(_object
		(_port (_internal i0 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i1 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i2 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal i3 ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal q0 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q1 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q2 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal q3 ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal shift ~extSTD.STANDARD.INTEGER 0 5 (_entity (_in ))))
		(_signal (_internal shifter ~extSTD.STANDARD.INTEGER 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(9))(_sensitivity(8)))))
			(line__13(_architecture 1 0 13 (_assignment (_simple)(_target(4))(_sensitivity(9)(0)(1)(2)(3)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(5))(_sensitivity(9)(0)(1)(2)(3)))))
			(line__24(_architecture 3 0 24 (_assignment (_simple)(_target(6))(_sensitivity(9)(0)(1)(2)(3)))))
			(line__30(_architecture 4 0 30 (_assignment (_simple)(_target(7))(_sensitivity(9)(0)(1)(2)(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 5 -1
	)
)
V 000047 55 1801          1393835537393 behave
(_unit VHDL (rotate 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393835537394 2014.03.03 09:32:17)
	(_source (\./src/15_rotate/rotate.vhd\))
	(_use (std(standard)))
	(_code 898fd887d6dfd99f89899dd3dd)
	(_entity
		(_time 1393591095019)
	)
	(_object
		(_port (_internal direction ~extSTD.STANDARD.INTEGER 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal o ~BIT_VECTOR~121 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal shift ~extSTD.STANDARD.INTEGER 0 9 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 0 10 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 4))))))
		(_signal (_internal in_tmp ~BIT_VECTOR{0~to~i'length-1}~13 0 10 (_architecture (_uni ))))
		(_signal (_internal out_tmp ~BIT_VECTOR{0~to~i'length-1}~13 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((in_tmp)(i)))(_target(5))(_sensitivity(1)))))
			(p1(_architecture 2 0 15 (_process (_target(6))(_sensitivity(3))(_read(4)(5)))))
			(line__23(_architecture 3 0 23 (_assignment (_simple)(_alias((o)(out_tmp)))(_target(2))(_sensitivity(6)))))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (6)
	)
	(_model . behave 5 -1
	)
)
V 000047 55 3609          1393835537442 behave
(_unit VHDL (end_reduce_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835537443 2014.03.03 09:32:17)
	(_source (\./src/16_and_red/and_reduce_tb.vhd\))
	(_use (std(standard)))
	(_code c8cf9e9d959f98dd9d9cda929c)
	(_entity
		(_time 1393591095097)
	)
	(_component
		(end_reduce
			(_object
				(_port (_internal i ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal result ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
			)
		)
	)
	(_instantiation end_red_test1 0 27 (_component end_reduce )
		(_port
			((i)(i1))
			((result)(result1))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test2 0 33 (_component end_reduce )
		(_port
			((i)(i2))
			((result)(result2))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test3 0 38 (_component end_reduce )
		(_port
			((i)(i3))
			((result)(result3))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test4 0 43 (_component end_reduce )
		(_port
			((i)(i4))
			((result)(result4))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_instantiation end_red_test5 0 48 (_component end_reduce )
		(_port
			((i)(i5))
			((result)(result5))
		)
		(_use (_entity . end_reduce behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~0}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 0))))))
		(_signal (_internal i1 ~BIT_VECTOR{0~to~0}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 0 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal result1 ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_target(1)))))
			(line__56(_architecture 2 0 56 (_assignment (_simple)(_target(2)))))
			(line__57(_architecture 3 0 57 (_assignment (_simple)(_target(3)))))
			(line__58(_architecture 4 0 58 (_assignment (_simple)(_target(4)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)(4)
	)
	(_static
		(1 )
		(0 )
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
V 000047 55 2427          1393835537518 behave
(_unit VHDL (end_reduce 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393835537519 2014.03.03 09:32:17)
	(_source (\./src/16_and_red/end_reduce.vhd\))
	(_use (std(standard)))
	(_code 06015700555156135202145c52)
	(_entity
		(_time 1393591095175)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 0 28 (_for ~INTEGER~range~0~to~i_temp'length-1~13 )
		(_instantiation and_gen 0 29 (_component and2 )
			(_port
				((i1)(intern(_index 3)))
				((i2)(i_temp(_index 4)))
				((o)(intern(_index 5)))
			)
			(_use (_entity . and2 behavior)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~i_temp'length-1~13 0 28 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal i ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_port (_internal result ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length-1}~13 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_signal (_internal i_temp ~BIT_VECTOR{0~to~i'length-1}~13 0 7 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~i'length}~13 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 7))))))
		(_signal (_internal intern ~BIT_VECTOR{0~to~i'length}~13 0 8 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~i_temp'length-1~13 0 28 (_scalar (_to (i 0)(c 8)))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((i_temp)(i)))(_target(2))(_sensitivity(0)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(3(0))))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(1))(_sensitivity(3(_index 9))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 10 -1
	)
)
V 000047 55 3310          1393835537581 behave
(_unit VHDL (parity_gen_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835537582 2014.03.03 09:32:17)
	(_source (\./src/17_parity_parallel/parity_gen_tb.vhd\))
	(_use (std(standard)))
	(_code 44421046411212524943501f1c)
	(_entity
		(_time 1393591095253)
	)
	(_component
		(parity_gen
			(_object
				(_port (_internal d ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal p ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
			)
		)
	)
	(_instantiation par1 0 29 (_component parity_gen )
		(_port
			((d)(i2))
			((s)(s))
			((p)(result2))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par2 0 36 (_component parity_gen )
		(_port
			((d)(i3))
			((s)(s))
			((p)(result3))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par3 0 43 (_component parity_gen )
		(_port
			((d)(i4))
			((s)(s))
			((p)(result4))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_instantiation par4 0 50 (_component parity_gen )
		(_port
			((d)(i5))
			((s)(s))
			((p)(result5))
		)
		(_use (_entity . parity_gen behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{0~to~1}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
		(_signal (_internal i2 ~BIT_VECTOR{0~to~1}~13 0 15 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~15}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 15))))))
		(_signal (_internal i3 ~BIT_VECTOR{0~to~15}~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{20~to~27}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_to (i 20)(i 27))))))
		(_signal (_internal i4 ~BIT_VECTOR{20~to~27}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{32~downto~25}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 32)(i 25))))))
		(_signal (_internal i5 ~BIT_VECTOR{32~downto~25}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal result2 ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal result3 ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal result4 ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal result5 ~extSTD.STANDARD.BIT 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 25 (_architecture (_uni ((i 0))))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(8)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(0)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_target(1)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_target(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (0)(1)(2)(3)
	)
	(_static
		(257 )
		(1 )
		(256 )
		(0 )
		(16843009 16843009 16843009 16843009 )
		(16843009 16843009 16843009 65793 )
		(257 257 257 257 )
		(0 0 0 0 )
		(65537 16777472 )
		(16842753 65792 )
		(16843009 16843009 )
		(0 0 )
	)
	(_model . behave 5 -1
	)
)
V 000047 55 2768          1393835537643 behave
(_unit VHDL (parity_gen 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393835537644 2014.03.03 09:32:17)
	(_source (\./src/17_parity_parallel/parity_gen.vhd\))
	(_use (std(standard)))
	(_code 8385d78d81d5d595898597d8db)
	(_entity
		(_time 1393591095331)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_generate gen_loop 0 28 (_for ~INTEGER~range~0~to~d'length-2~13 )
		(_instantiation xor_gen 0 30 (_component xor2 )
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
			(_port
				((i1)(temp(_index 1)))
				((i2)(temp(_index 2)))
				((o)(temp(_index 3)))
			)
			(_use (_entity . xor2 behavior)
				(_generic
					((tphl)((ns 4617315517961601024)))
					((tplh)((ns 4617315517961601024)))
				)
			)
		)
		(_object
			(_constant (_internal x ~INTEGER~range~0~to~d'length-2~13 0 28 (_architecture )))
		)
	)
	(_instantiation xor_par 0 39 (_component xor2 )
		(_generic
			((tphl)((ns 4617315517961601024)))
			((tplh)((ns 4617315517961601024)))
		)
		(_port
			((i1)(temp(_index 4)))
			((i2)(s))
			((o)(p))
		)
		(_use (_entity . xor2 behavior)
			(_generic
				((tphl)((ns 4617315517961601024)))
				((tplh)((ns 4617315517961601024)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal d ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal p ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~2*d'length-2}~13 0 21 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 5))))))
		(_signal (_internal temp ~BIT_VECTOR{0~to~2*d'length-2}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{0~to~d'length-1}~13 0 25 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 6))))))
		(_type (_internal ~INTEGER~range~0~to~d'length-2~13 0 28 (_scalar (_to (i 0)(c 7)))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(3(_range 8)))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 9 -1
	)
)
V 000047 55 2233          1393835537705 behave
(_unit VHDL (weiss_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835537706 2014.03.03 09:32:17)
	(_source (\./src/20_multi/weiss_tb.vhd\))
	(_use (std(standard)))
	(_code c1c79294c5969cd6c0cfd298c6)
	(_entity
		(_time 1393591095409)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation wbox 0 24 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(2)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 4 -1
	)
)
V 000047 55 2007          1393835537768 behave
(_unit VHDL (mult_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835537769 2014.03.03 09:32:17)
	(_source (\./src/20_multi/mult_tb.vhd\))
	(_use (std(standard)))
	(_code 0007010705570717050c465b55)
	(_entity
		(_time 1393591095487)
	)
	(_component
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~13 0 7 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 0 8 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 0 9 (_entity (_inout ))))
			)
		)
	)
	(_instantiation multi 0 17 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
		)
		(_use (_entity . mult behave)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 7 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 0 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{6~downto~0}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 6)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{6~downto~0}~13 0 13 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{2~downto~0}~13 0 14 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
		(_signal (_internal b ~BIT_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{15~downto~0}~13 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 15)(i 0))))))
		(_signal (_internal s ~BIT_VECTOR{15~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(1)))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_split (1)(0)
	)
	(_static
		(65793 )
		(256 )
		(65537 )
		(16843009 65793 )
		(65792 65792 )
		(257 257 )
		(65792 257 )
	)
	(_model . behave 2 -1
	)
)
I 000047 55 6664          1393835537832 behave
(_unit VHDL (mult 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393835537833 2014.03.03 09:32:17)
	(_source (\./src/20_multi/multi.vhd\))
	(_use (std(standard)))
	(_code 3e393f3a6e6939293f6a7a656a)
	(_entity
		(_time 1393591095565)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate a_map 0 49 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 49 (_architecture )))
			(_process
				(line__50(_architecture 3 0 50 (_assignment (_simple)(_target(5(_index 7(_index 8))))(_sensitivity(8(_index 9))))))
			)
		)
	)
	(_generate b_map 0 52 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 52 (_architecture )))
			(_process
				(line__53(_architecture 4 0 53 (_assignment (_simple)(_target(6(_index 10(_index 11))))(_sensitivity(9(_index 12))))))
			)
		)
	)
	(_generate spalten 0 56 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 57 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 58 (_component weiss_box )
				(_port
					((a_in)(a_int(_index 13(_index 14))))
					((b_in)(b_int(_index 15(_index 16))))
					((s_in)(s_int(_index 17(_index 18))))
					((c_in)(c_int(_index 19(_index 20))))
					((s_out)(s_int(_index 21(_index 22))))
					((c_out)(c_int(_index 23(_index 24))))
					((a_out)(a_int(_index 25(_index 26))))
					((b_out)(b_int(_index 27(_index 28))))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 57 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 56 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 57 (_scalar (_to (i 0)(c 29)))))
		)
	)
	(_generate grau_gen 0 72 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 73 (_component grau_box )
			(_port
				((s_in)(s_int(_index 30(_index 31))))
				((c_in)(c_int(_index 32(_index 33))))
				((u_in)(u(_index 34)))
				((s_out)(s_tmp(_index 35)))
				((u_out)(u(_index 36)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 72 (_architecture )))
		)
	)
	(_generate sig_map 0 86 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 86 (_architecture )))
			(_process
				(line__87(_architecture 6 0 87 (_assignment (_simple)(_target(10(_index 37)))(_sensitivity(3(_index 38(_index 39)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 0 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 40))(_to (i 0)(c 41))))))
		(_type (_internal BitMatrix_2 0 33 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 42))(_to (i 0)(c 43))))))
		(_signal (_internal s_int BitMatrix 0 35 (_architecture (_uni (_code 44)))))
		(_signal (_internal c_int BitMatrix 0 35 (_architecture (_uni (_code 45)))))
		(_signal (_internal a_int BitMatrix_2 0 36 (_architecture (_uni (_code 46)))))
		(_signal (_internal b_int BitMatrix_2 0 36 (_architecture (_uni (_code 47)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 37 (_array ~extSTD.STANDARD.BIT ((_downto (c 48 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 37 (_architecture (_uni (_code 49)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 39 (_array ~extSTD.STANDARD.BIT ((_downto (c 50 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 40 (_array ~extSTD.STANDARD.BIT ((_downto (c 51 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 49 (_scalar (_to (i 0)(c 52)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 52 (_scalar (_to (i 0)(c 53)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 56 (_scalar (_to (i 0)(c 54)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 72 (_scalar (_to (i 0)(c 55)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 86 (_scalar (_to (i 1)(c 56)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__84(_architecture 5 0 84 (_assignment (_simple)(_target(10(_index 57)))(_sensitivity(7(_index 58))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 59 -1
	)
)
V 000047 55 2511          1393835537924 behave
(_unit VHDL (weiss_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393835537925 2014.03.03 09:32:17)
	(_source (\./src/20_multi/weiss_box.vhd\))
	(_use (std(standard)))
	(_code 9c9ace93cacbc18b9c9e8fc59b)
	(_entity
		(_time 1393591095659)
	)
	(_component
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 12 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation mult 0 35 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 0 42 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((a_out)(a_in)))(_target(6))(_sensitivity(0)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((b_out)(b_in)))(_target(7))(_sensitivity(1)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 2 -1
	)
)
V 000047 55 1300          1393835537986 behave
(_unit VHDL (grau_box 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393835537987 2014.03.03 09:32:17)
	(_source (\./src/20_multi/grau_box.vhd\))
	(_use (std(standard)))
	(_code dadd8889898d8fcdde8c9c8089)
	(_entity
		(_time 1393591095737)
	)
	(_component
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation voll 0 21 (_component voll_add )
		(_port
			((a)(s_in))
			((b)(c_in))
			((c_in)(u_in))
			((c_out)(u_out))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal u_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal u_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
)
V 000047 55 3064          1393835537992 behave
(_unit VHDL (voll_add 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393835537993 2014.03.03 09:32:17)
	(_source (\./src/20_multi/voll_add.vhd\))
	(_use (std(standard)))
	(_code dadc8988dd8dddcc8d8b9c808a)
	(_entity
		(_time 1393591095753)
	)
	(_component
		(xor2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 32 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 33 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 37 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 10 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 11 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 21 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 22 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation xor_1 0 44 (_component xor2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_h_add1))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation xor_2 0 50 (_component xor2 )
		(_port
			((i1)(out_h_add1))
			((i2)(c_in))
			((o)(s))
		)
		(_use (_entity . xor2 behavior)
		)
	)
	(_instantiation and_1 0 57 (_component and2 )
		(_port
			((i1)(a))
			((i2)(b))
			((o)(out_and1))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation and_2 0 64 (_component and2 )
		(_port
			((i1)(c_in))
			((i2)(out_h_add1))
			((o)(out_and2))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation or_1 0 71 (_component or2 )
		(_port
			((i1)(out_and1))
			((i2)(out_and2))
			((o)(c_out))
		)
		(_use (_entity . or2 behavior)
		)
	)
	(_object
		(_port (_internal a ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal b ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_port (_internal s ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
		(_signal (_internal out_h_add1 ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and1 ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_and2 ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
)
V 000047 55 4572          1393835538004 behave
(_unit VHDL (weiss_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835538005 2014.03.03 09:32:18)
	(_source (\./src/21_pipeline_mult/weiss_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code eaecb8b9bebdb7fdecb8f9b3ed)
	(_entity
		(_time 1393590893079)
	)
	(_component
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 36 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 13 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
			)
		)
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 29 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
	)
	(_instantiation takt1 0 52 (_component takt_gen )
		(_generic
			((puls)((ns 4647503709213818880)))
			((pause)((ns 4647503709213818880)))
		)
		(_port
			((s)(s))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4647503709213818880)))
				((pause)((ns 4647503709213818880)))
			)
		)
	)
	(_instantiation wbox_pipe 0 61 (_component weiss_box_pipe )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out_p))
			((c_out)(c_out_p))
			((a_out)(a_out_p))
			((b_out)(b_out_p))
			((takt)(takt))
		)
		(_use (_entity . weiss_box_pipe behave)
		)
	)
	(_instantiation wbox 0 76 (_component weiss_box )
		(_port
			((a_in)(a_in))
			((b_in)(b_in))
			((s_in)(s_in))
			((c_in)(c_in))
			((s_out)(s_out))
			((c_out)(c_out))
			((a_out)(a_out))
			((b_out)(b_out))
		)
		(_use (_entity . weiss_box behave)
		)
	)
	(_object
		(_signal (_internal a_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal b_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal c_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal s_in ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ))))
		(_signal (_internal a_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal b_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal c_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal s_out ~extSTD.STANDARD.BIT 0 46 (_architecture (_uni ))))
		(_signal (_internal a_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal b_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal c_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal s_out_p ~extSTD.STANDARD.BIT 0 47 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_signal (_internal s ~extSTD.STANDARD.BIT 0 48 (_architecture (_uni ))))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_target(13)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_target(0)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(1)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_target(2)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(3)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behave 5 -1
	)
)
V 000047 55 2301          1393835538080 behave
(_unit VHDL (s_reg_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393835538081 2014.03.03 09:32:18)
	(_source (\./src/21_pipeline_mult/s_reg_pipe.vhd\))
	(_use (std(standard)))
	(_code 383e6d3e666e6e2e3f6a2f613f)
	(_entity
		(_time 1393591095831)
	)
	(_component
		(dt_b
			(_object
				(_port (_internal d ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal t ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal q ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal qn ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
			)
		)
	)
	(_generate zero_delay 0 21 (_if 2)
		(_object
			(_process
				(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((o)(i)))(_target(2))(_sensitivity(0)))))
			)
		)
	)
	(_generate delay 0 25 (_if 3)
		(_instantiation ff1 0 28 (_component dt_b )
			(_port
				((d)(i))
				((t)(takt))
				((q)(o_int(0)))
				((qn)(_open))
			)
			(_use (_entity . dt_b behave)
			)
		)
		(_generate gen 0 36 (_for ~INTEGER~range~1~to~breite-1~13 )
			(_instantiation msflipflop 0 37 (_entity . dt_b)
				(_port
					((d)(o_int(_index 4)))
					((t)(takt))
					((q)(o_int(_index 5)))
					((qn)(_open))
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~1~to~breite-1~13 0 36 (_architecture )))
			)
		)
		(_object
			(_type (_internal ~INTEGER~range~1~to~breite-1~13 0 36 (_scalar (_to (i 1)(c 6)))))
			(_process
				(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(2))(_sensitivity(3(_index 7))))))
			)
		)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 2 (_entity )))
		(_port (_internal i ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
		(_port (_internal o ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 8))))))
		(_signal (_internal o_int ~BIT_VECTOR{0~to~breite-1}~13 0 18 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . behave 9 -1
	)
)
V 000047 55 3928          1393835538141 behave
(_unit VHDL (weiss_box_pipe 0 1 (behave 0 9 ))
	(_version v147)
	(_time 1393835538142 2014.03.03 09:32:18)
	(_source (\./src/21_pipeline_mult/weiss_box_pipe.vhd\))
	(_use (std(standard)))
	(_code 7670277775212b617378652f71)
	(_entity
		(_time 1393591095909)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 38 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_generic (_internal tphl ~extSTD.STANDARD.TIME 0 13 (_entity -1 ((ns 0)))))
				(_generic (_internal tplh ~extSTD.STANDARD.TIME 0 14 (_entity -1 ((ns 0)))))
				(_port (_internal i1 ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal i2 ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation a_del 0 48 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(a_in))
			((takt)(takt))
			((o)(a_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation b_del 0 58 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(b_in))
			((takt)(takt))
			((o)(b_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation c_del 0 68 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(c_delay))
			((takt)(takt))
			((o)(c_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation s_del 0 79 (_component s_reg_pipe )
		(_generic
			((breite)((i 2)))
		)
		(_port
			((i)(s_delay))
			((takt)(takt))
			((o)(s_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 2)))
			)
		)
	)
	(_instantiation mult 0 90 (_component and2 )
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o)(out_mult))
		)
		(_use (_entity . and2 behavior)
		)
	)
	(_instantiation voll 0 97 (_component voll_add )
		(_port
			((a)(out_mult))
			((b)(s_in))
			((c_in)(c_in))
			((c_out)(c_delay))
			((s)(s_delay))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_port (_internal a_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal b_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal c_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal a_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal b_out ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_signal (_internal s_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_signal (_internal c_delay ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_signal (_internal out_mult ~extSTD.STANDARD.BIT 0 44 (_architecture (_uni ))))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
V 000047 55 2989          1393835538147 behave
(_unit VHDL (grau_box_pipe 0 1 (behave 0 12 ))
	(_version v147)
	(_time 1393835538148 2014.03.03 09:32:18)
	(_source (\./src/21_pipeline_mult/grau_box_pipe.vhd\))
	(_use (std(standard)))
	(_code 76712776722123617774302c25)
	(_entity
		(_time 1393831757666)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 28 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
			)
		)
		(voll_add
			(_object
				(_port (_internal a ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
				(_port (_internal b ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation c_delay 0 36 (_component s_reg_pipe )
		(_generic
			((breite)(_code 0))
		)
		(_port
			((i)(c_in))
			((takt)(takt))
			((o)(c_in_delay))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)(_code 1))
			)
		)
	)
	(_instantiation s_delay 0 45 (_component s_reg_pipe )
		(_generic
			((breite)(_code 2))
		)
		(_port
			((i)(s_in))
			((takt)(takt))
			((o)(s_in_delay))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)(_code 3))
			)
		)
	)
	(_instantiation u_delay 0 54 (_component s_reg_pipe )
		(_generic
			((breite)((i 1)))
		)
		(_port
			((i)(u_out_no_delay))
			((takt)(takt))
			((o)(u_out))
		)
		(_use (_entity . s_reg_pipe behave)
			(_generic
				((breite)((i 1)))
			)
		)
	)
	(_instantiation voll 0 64 (_component voll_add )
		(_port
			((a)(s_in_delay))
			((b)(c_in_delay))
			((c_in)(u_in))
			((c_out)(u_out_no_delay))
			((s)(s_out))
		)
		(_use (_entity . voll_add behave)
		)
	)
	(_object
		(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 3 (_entity )))
		(_port (_internal s_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_port (_internal c_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_port (_internal u_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_port (_internal s_out ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
		(_port (_internal u_out ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
		(_signal (_internal s_in_delay ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ((i 0))))))
		(_signal (_internal c_in_delay ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ((i 0))))))
		(_signal (_internal u_out_no_delay ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ((i 0))))))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 8949          1393835538220 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393835538221 2014.03.03 09:32:18)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code c4c3c690c593c3d391c0829f95)
	(_entity
		(_time 1393833771894)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
			)
		)
		(grau_box_pipe
			(_object
				(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 )))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
			)
		)
	)
	(_generate a_map 0 67 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_instantiation s_reg_a_map 0 68 (_component s_reg_pipe )
			(_generic
				((breite)(_code 5))
			)
			(_port
				((i)(a_tmp(_index 6)))
				((takt)(takt))
				((o)(a_int(_index 7(_index 8))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 9))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_architecture )))
		)
	)
	(_generate b_map 0 80 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_instantiation s_reg_b_map 0 81 (_component s_reg_pipe )
			(_generic
				((breite)(_code 10))
			)
			(_port
				((i)(b_tmp(_index 11)))
				((takt)(takt))
				((o)(b_int(_index 12(_index 13))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 14))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_architecture )))
		)
	)
	(_generate spalten 0 93 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 94 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 95 (_component weiss_box_pipe )
				(_port
					((a_in)(a_int(_index 15(_index 16))))
					((b_in)(b_int(_index 17(_index 18))))
					((s_in)(s_int(_index 19(_index 20))))
					((c_in)(c_int(_index 21(_index 22))))
					((s_out)(s_int(_index 23(_index 24))))
					((c_out)(c_int(_index 25(_index 26))))
					((a_out)(a_int(_index 27(_index 28))))
					((b_out)(b_int(_index 29(_index 30))))
					((takt)(takt))
				)
				(_use (_entity . weiss_box_pipe behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_scalar (_to (i 0)(c 31)))))
		)
	)
	(_generate grau_gen 0 110 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 112 (_component grau_box_pipe )
			(_generic
				((delay_in)(_code 32))
			)
			(_port
				((s_in)(s_int(_index 33(_index 34))))
				((c_in)(c_int(_index 35(_index 36))))
				((u_in)(u(_index 37)))
				((s_out)(s_tmp(_index 38)))
				((u_out)(u(_index 39)))
				((takt)(takt))
			)
			(_use (_entity . grau_box_pipe behave)
				(_generic
					((delay_in)(_code 40))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 110 (_architecture )))
		)
	)
	(_generate sig_map 0 129 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 129 (_architecture )))
			(_process
				(line__130(_architecture 4 0 130 (_assignment (_simple)(_target(11(_index 41)))(_sensitivity(4(_index 42(_index 43)))))))
			)
		)
	)
	(_generate output_delay 0 133 (_for ~INTEGER~range~0~to~s_tmp'length-1~13 )
		(_generate lower_map 0 134 (_if 44)
			(_instantiation s_reg_b 0 135 (_component s_reg_pipe )
				(_generic
					((breite)(_code 45))
				)
				(_port
					((i)(s_tmp(_index 46)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 47)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 48))
					)
				)
			)
		)
		(_generate upper_map 0 146 (_if 49)
			(_instantiation s_reg_a 0 147 (_component s_reg_pipe )
				(_generic
					((breite)(_code 50))
				)
				(_port
					((i)(s_tmp(_index 51)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 52)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 53))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~s_tmp'length-1~13 0 133 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 4 (_entity (_inout ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_type (_internal BitMatrix 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 54))(_to (i 0)(c 55))))))
		(_type (_internal BitMatrix_2 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 56))(_to (i 0)(c 57))))))
		(_signal (_internal s_int BitMatrix 0 52 (_architecture (_uni (_code 58)))))
		(_signal (_internal c_int BitMatrix 0 52 (_architecture (_uni (_code 59)))))
		(_signal (_internal a_int BitMatrix_2 0 53 (_architecture (_uni (_code 60)))))
		(_signal (_internal b_int BitMatrix_2 0 53 (_architecture (_uni (_code 61)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (c 62 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_architecture (_uni (_code 63)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (c 64 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (c 65 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal s_tmp_delay ~BIT_VECTOR{s'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_scalar (_to (i 0)(c 66)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_scalar (_to (i 0)(c 67)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 110 (_scalar (_to (i 0)(c 69)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 129 (_scalar (_to (i 1)(c 70)))))
		(_type (_internal ~INTEGER~range~0~to~s_tmp'length-1~13 0 133 (_scalar (_to (i 0)(c 71)))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(9))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(10))(_sensitivity(1)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_alias((s)(s_tmp_delay)))(_target(2))(_sensitivity(12)))))
			(line__127(_architecture 3 0 127 (_assignment (_simple)(_target(11(_index 72)))(_sensitivity(8(_index 73))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 74 -1
	)
)
I 000047 55 3767          1393835538313 behave
(_unit VHDL (mult_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393835538314 2014.03.03 09:32:18)
	(_source (\./src/21_pipeline_mult/mult_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 22267627257525352276647973)
	(_entity
		(_time 1393833998250)
	)
	(_component
		(mult_pipe
			(_object
				(_port (_internal a ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 0 9 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 0 10 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
			)
		)
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~133 0 27 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~134 0 28 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~135 0 29 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation multi_pipe 0 40 (_component mult_pipe )
		(_port
			((a)(a))
			((b)(b))
			((s)(s_pipe))
			((takt)(takt))
		)
		(_use (_entity . mult_pipe behave)
		)
	)
	(_instantiation mult_norm 0 48 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s_normal))
		)
		(_use (_entity . mult behave)
		)
	)
	(_instantiation takt_Generator 0 55 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(takt_select))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 0 10 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~133 0 27 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~134 0 28 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~135 0 29 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 33 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
		(_signal (_internal s_normal ~BIT_VECTOR{7~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal s_pipe ~BIT_VECTOR{7~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ))))
		(_signal (_internal takt_select ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(5)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (0)(1)
	)
	(_static
		(65793 )
		(16777472 )
		(65792 )
		(16843009 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 8963          1393836281903 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393836281904 2014.03.03 09:44:41)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code cccd90989a9bcbdb99c88a979d)
	(_entity
		(_time 1393833771894)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
			)
		)
		(grau_box_pipe
			(_object
				(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 )))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
			)
		)
	)
	(_generate a_map 0 67 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_instantiation s_reg_a_map 0 68 (_component s_reg_pipe )
			(_generic
				((breite)(_code 5))
			)
			(_port
				((i)(a_tmp(_index 6)))
				((takt)(takt))
				((o)(a_int(_index 7(_index 8))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 9))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_architecture )))
		)
	)
	(_generate b_map 0 80 (_for ~INTEGER~range~b_tmp'length-1~downto~0~13 )
		(_instantiation s_reg_b_map 0 81 (_component s_reg_pipe )
			(_generic
				((breite)(_code 10))
			)
			(_port
				((i)(b_tmp(_index 11)))
				((takt)(takt))
				((o)(b_int(_index 12(_index 13))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 14))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~b_tmp'length-1~downto~0~13 0 80 (_architecture )))
		)
	)
	(_generate spalten 0 93 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_generate zeilen 0 94 (_for ~INTEGER~range~0~to~a_tmp'length-1~131 )
			(_instantiation weiss 0 95 (_component weiss_box_pipe )
				(_port
					((a_in)(a_int(_index 15(_index 16))))
					((b_in)(b_int(_index 17(_index 18))))
					((s_in)(s_int(_index 19(_index 20))))
					((c_in)(c_int(_index 21(_index 22))))
					((s_out)(s_int(_index 23(_index 24))))
					((c_out)(c_int(_index 25(_index 26))))
					((a_out)(a_int(_index 27(_index 28))))
					((b_out)(b_int(_index 29(_index 30))))
					((takt)(takt))
				)
				(_use (_entity . weiss_box_pipe behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~131 0 94 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~131 0 94 (_scalar (_to (i 0)(c 31)))))
		)
	)
	(_generate grau_gen 0 110 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 112 (_component grau_box_pipe )
			(_generic
				((delay_in)(_code 32))
			)
			(_port
				((s_in)(s_int(_index 33(_index 34))))
				((c_in)(c_int(_index 35(_index 36))))
				((u_in)(u(_index 37)))
				((s_out)(s_tmp(_index 38)))
				((u_out)(u(_index 39)))
				((takt)(takt))
			)
			(_use (_entity . grau_box_pipe behave)
				(_generic
					((delay_in)(_code 40))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 110 (_architecture )))
		)
	)
	(_generate sig_map 0 129 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 129 (_architecture )))
			(_process
				(line__130(_architecture 4 0 130 (_assignment (_simple)(_target(11(_index 41)))(_sensitivity(4(_index 42(_index 43)))))))
			)
		)
	)
	(_generate output_delay 0 133 (_for ~INTEGER~range~0~to~s_tmp'length-1~13 )
		(_generate lower_map 0 134 (_if 44)
			(_instantiation s_reg_b 0 135 (_component s_reg_pipe )
				(_generic
					((breite)(_code 45))
				)
				(_port
					((i)(s_tmp(_index 46)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 47)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 48))
					)
				)
			)
		)
		(_generate upper_map 0 146 (_if 49)
			(_instantiation s_reg_a 0 147 (_component s_reg_pipe )
				(_generic
					((breite)(_code 50))
				)
				(_port
					((i)(s_tmp(_index 51)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 52)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 53))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~s_tmp'length-1~13 0 133 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 4 (_entity (_inout ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_type (_internal BitMatrix 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 54))(_to (i 0)(c 55))))))
		(_type (_internal BitMatrix_2 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 56))(_to (i 0)(c 57))))))
		(_signal (_internal s_int BitMatrix 0 52 (_architecture (_uni (_code 58)))))
		(_signal (_internal c_int BitMatrix 0 52 (_architecture (_uni (_code 59)))))
		(_signal (_internal a_int BitMatrix_2 0 53 (_architecture (_uni (_code 60)))))
		(_signal (_internal b_int BitMatrix_2 0 53 (_architecture (_uni (_code 61)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (c 62 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_architecture (_uni (_code 63)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (c 64 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (c 65 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal s_tmp_delay ~BIT_VECTOR{s'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_scalar (_to (i 0)(c 66)))))
		(_type (_internal ~INTEGER~range~b_tmp'length-1~downto~0~13 0 80 (_scalar (_downto (c 67 )(i 0)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 93 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 110 (_scalar (_to (i 0)(c 69)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 129 (_scalar (_to (i 1)(c 70)))))
		(_type (_internal ~INTEGER~range~0~to~s_tmp'length-1~13 0 133 (_scalar (_to (i 0)(c 71)))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(9))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(10))(_sensitivity(1)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_alias((s)(s_tmp_delay)))(_target(2))(_sensitivity(12)))))
			(line__127(_architecture 3 0 127 (_assignment (_simple)(_target(11(_index 72)))(_sensitivity(8(_index 73))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 74 -1
	)
)
I 000047 55 8949          1393836530991 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393836530992 2014.03.03 09:48:50)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code cbc99a9f9c9cccdc9ecf8d909a)
	(_entity
		(_time 1393833771894)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
			)
		)
		(grau_box_pipe
			(_object
				(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 )))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
			)
		)
	)
	(_generate a_map 0 67 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_instantiation s_reg_a_map 0 68 (_component s_reg_pipe )
			(_generic
				((breite)(_code 5))
			)
			(_port
				((i)(a_tmp(_index 6)))
				((takt)(takt))
				((o)(a_int(_index 7(_index 8))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 9))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_architecture )))
		)
	)
	(_generate b_map 0 80 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_instantiation s_reg_b_map 0 81 (_component s_reg_pipe )
			(_generic
				((breite)(_code 10))
			)
			(_port
				((i)(b_tmp(_index 11)))
				((takt)(takt))
				((o)(b_int(_index 12(_index 13))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 14))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_architecture )))
		)
	)
	(_generate spalten 0 93 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 94 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 95 (_component weiss_box_pipe )
				(_port
					((a_in)(a_int(_index 15(_index 16))))
					((b_in)(b_int(_index 17(_index 18))))
					((s_in)(s_int(_index 19(_index 20))))
					((c_in)(c_int(_index 21(_index 22))))
					((s_out)(s_int(_index 23(_index 24))))
					((c_out)(c_int(_index 25(_index 26))))
					((a_out)(a_int(_index 27(_index 28))))
					((b_out)(b_int(_index 29(_index 30))))
					((takt)(takt))
				)
				(_use (_entity . weiss_box_pipe behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_scalar (_to (i 0)(c 31)))))
		)
	)
	(_generate grau_gen 0 110 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 112 (_component grau_box_pipe )
			(_generic
				((delay_in)(_code 32))
			)
			(_port
				((s_in)(s_int(_index 33(_index 34))))
				((c_in)(c_int(_index 35(_index 36))))
				((u_in)(u(_index 37)))
				((s_out)(s_tmp(_index 38)))
				((u_out)(u(_index 39)))
				((takt)(takt))
			)
			(_use (_entity . grau_box_pipe behave)
				(_generic
					((delay_in)(_code 40))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 110 (_architecture )))
		)
	)
	(_generate sig_map 0 129 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 129 (_architecture )))
			(_process
				(line__130(_architecture 4 0 130 (_assignment (_simple)(_target(11(_index 41)))(_sensitivity(4(_index 42(_index 43)))))))
			)
		)
	)
	(_generate output_delay 0 133 (_for ~INTEGER~range~0~to~s_tmp'length-1~13 )
		(_generate lower_map 0 134 (_if 44)
			(_instantiation s_reg_b 0 135 (_component s_reg_pipe )
				(_generic
					((breite)(_code 45))
				)
				(_port
					((i)(s_tmp(_index 46)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 47)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 48))
					)
				)
			)
		)
		(_generate upper_map 0 146 (_if 49)
			(_instantiation s_reg_a 0 147 (_component s_reg_pipe )
				(_generic
					((breite)(_code 50))
				)
				(_port
					((i)(s_tmp(_index 51)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 52)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 53))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~s_tmp'length-1~13 0 133 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 4 (_entity (_inout ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_type (_internal BitMatrix 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 54))(_to (i 0)(c 55))))))
		(_type (_internal BitMatrix_2 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 56))(_to (i 0)(c 57))))))
		(_signal (_internal s_int BitMatrix 0 52 (_architecture (_uni (_code 58)))))
		(_signal (_internal c_int BitMatrix 0 52 (_architecture (_uni (_code 59)))))
		(_signal (_internal a_int BitMatrix_2 0 53 (_architecture (_uni (_code 60)))))
		(_signal (_internal b_int BitMatrix_2 0 53 (_architecture (_uni (_code 61)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (c 62 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_architecture (_uni (_code 63)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (c 64 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (c 65 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal s_tmp_delay ~BIT_VECTOR{s'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_scalar (_to (i 0)(c 66)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_scalar (_to (i 0)(c 67)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 110 (_scalar (_to (i 0)(c 69)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 129 (_scalar (_to (i 1)(c 70)))))
		(_type (_internal ~INTEGER~range~0~to~s_tmp'length-1~13 0 133 (_scalar (_to (i 0)(c 71)))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(9))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(10))(_sensitivity(1)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_alias((s)(s_tmp_delay)))(_target(2))(_sensitivity(12)))))
			(line__127(_architecture 3 0 127 (_assignment (_simple)(_target(11(_index 72)))(_sensitivity(8(_index 73))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 74 -1
	)
)
I 000047 55 8949          1393836610232 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393836610233 2014.03.03 09:50:10)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code 5b5a5d590c0c5c4c0e5f1d000a)
	(_entity
		(_time 1393833771894)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
			)
		)
		(grau_box_pipe
			(_object
				(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 )))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
			)
		)
	)
	(_generate a_map 0 67 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_instantiation s_reg_a_map 0 68 (_component s_reg_pipe )
			(_generic
				((breite)(_code 5))
			)
			(_port
				((i)(a_tmp(_index 6)))
				((takt)(takt))
				((o)(a_int(_index 7(_index 8))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 9))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_architecture )))
		)
	)
	(_generate b_map 0 80 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_instantiation s_reg_b_map 0 81 (_component s_reg_pipe )
			(_generic
				((breite)(_code 10))
			)
			(_port
				((i)(b_tmp(_index 11)))
				((takt)(takt))
				((o)(b_int(_index 12(_index 13))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 14))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_architecture )))
		)
	)
	(_generate spalten 0 93 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 94 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 95 (_component weiss_box_pipe )
				(_port
					((a_in)(a_int(_index 15(_index 16))))
					((b_in)(b_int(_index 17(_index 18))))
					((s_in)(s_int(_index 19(_index 20))))
					((c_in)(c_int(_index 21(_index 22))))
					((s_out)(s_int(_index 23(_index 24))))
					((c_out)(c_int(_index 25(_index 26))))
					((a_out)(a_int(_index 27(_index 28))))
					((b_out)(b_int(_index 29(_index 30))))
					((takt)(takt))
				)
				(_use (_entity . weiss_box_pipe behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_scalar (_to (i 0)(c 31)))))
		)
	)
	(_generate grau_gen 0 110 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 112 (_component grau_box_pipe )
			(_generic
				((delay_in)(_code 32))
			)
			(_port
				((s_in)(s_int(_index 33(_index 34))))
				((c_in)(c_int(_index 35(_index 36))))
				((u_in)(u(_index 37)))
				((s_out)(s_tmp(_index 38)))
				((u_out)(u(_index 39)))
				((takt)(takt))
			)
			(_use (_entity . grau_box_pipe behave)
				(_generic
					((delay_in)(_code 40))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 110 (_architecture )))
		)
	)
	(_generate sig_map 0 129 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 129 (_architecture )))
			(_process
				(line__130(_architecture 4 0 130 (_assignment (_simple)(_target(11(_index 41)))(_sensitivity(4(_index 42(_index 43)))))))
			)
		)
	)
	(_generate output_delay 0 133 (_for ~INTEGER~range~0~to~s_tmp'length-1~13 )
		(_generate lower_map 0 134 (_if 44)
			(_instantiation s_reg_b 0 135 (_component s_reg_pipe )
				(_generic
					((breite)(_code 45))
				)
				(_port
					((i)(s_tmp(_index 46)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 47)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 48))
					)
				)
			)
		)
		(_generate upper_map 0 146 (_if 49)
			(_instantiation s_reg_a 0 147 (_component s_reg_pipe )
				(_generic
					((breite)(_code 50))
				)
				(_port
					((i)(s_tmp(_index 51)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 52)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 53))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~s_tmp'length-1~13 0 133 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 4 (_entity (_inout ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_type (_internal BitMatrix 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 54))(_to (i 0)(c 55))))))
		(_type (_internal BitMatrix_2 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 56))(_to (i 0)(c 57))))))
		(_signal (_internal s_int BitMatrix 0 52 (_architecture (_uni (_code 58)))))
		(_signal (_internal c_int BitMatrix 0 52 (_architecture (_uni (_code 59)))))
		(_signal (_internal a_int BitMatrix_2 0 53 (_architecture (_uni (_code 60)))))
		(_signal (_internal b_int BitMatrix_2 0 53 (_architecture (_uni (_code 61)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (c 62 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_architecture (_uni (_code 63)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (c 64 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (c 65 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal s_tmp_delay ~BIT_VECTOR{s'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_scalar (_to (i 0)(c 66)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_scalar (_to (i 0)(c 67)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 110 (_scalar (_to (i 0)(c 69)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 129 (_scalar (_to (i 1)(c 70)))))
		(_type (_internal ~INTEGER~range~0~to~s_tmp'length-1~13 0 133 (_scalar (_to (i 0)(c 71)))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(9))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(10))(_sensitivity(1)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_alias((s)(s_tmp_delay)))(_target(2))(_sensitivity(12)))))
			(line__127(_architecture 3 0 127 (_assignment (_simple)(_target(11(_index 72)))(_sensitivity(8(_index 73))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 74 -1
	)
)
I 000047 55 8949          1393836673863 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393836673864 2014.03.03 09:51:13)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code ecedbbbebabbebfbb9eaaab7bd)
	(_entity
		(_time 1393833771894)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
			)
		)
		(grau_box_pipe
			(_object
				(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 )))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
			)
		)
	)
	(_generate a_map 0 67 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_instantiation s_reg_a_map 0 68 (_component s_reg_pipe )
			(_generic
				((breite)(_code 5))
			)
			(_port
				((i)(a_tmp(_index 6)))
				((takt)(takt))
				((o)(a_int(_index 7(_index 8))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 9))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_architecture )))
		)
	)
	(_generate b_map 0 80 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_instantiation s_reg_b_map 0 81 (_component s_reg_pipe )
			(_generic
				((breite)(_code 10))
			)
			(_port
				((i)(b_tmp(_index 11)))
				((takt)(takt))
				((o)(b_int(_index 12(_index 13))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 14))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_architecture )))
		)
	)
	(_generate spalten 0 93 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 94 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 95 (_component weiss_box_pipe )
				(_port
					((a_in)(a_int(_index 15(_index 16))))
					((b_in)(b_int(_index 17(_index 18))))
					((s_in)(s_int(_index 19(_index 20))))
					((c_in)(c_int(_index 21(_index 22))))
					((s_out)(s_int(_index 23(_index 24))))
					((c_out)(c_int(_index 25(_index 26))))
					((a_out)(a_int(_index 27(_index 28))))
					((b_out)(b_int(_index 29(_index 30))))
					((takt)(takt))
				)
				(_use (_entity . weiss_box_pipe behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_scalar (_to (i 0)(c 31)))))
		)
	)
	(_generate grau_gen 0 112 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 114 (_component grau_box_pipe )
			(_generic
				((delay_in)(_code 32))
			)
			(_port
				((s_in)(s_int(_index 33(_index 34))))
				((c_in)(c_int(_index 35(_index 36))))
				((u_in)(u(_index 37)))
				((s_out)(s_tmp(_index 38)))
				((u_out)(u(_index 39)))
				((takt)(takt))
			)
			(_use (_entity . grau_box_pipe behave)
				(_generic
					((delay_in)(_code 40))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 112 (_architecture )))
		)
	)
	(_generate sig_map 0 131 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 131 (_architecture )))
			(_process
				(line__132(_architecture 4 0 132 (_assignment (_simple)(_target(11(_index 41)))(_sensitivity(4(_index 42(_index 43)))))))
			)
		)
	)
	(_generate output_delay 0 135 (_for ~INTEGER~range~0~to~s_tmp'length-1~13 )
		(_generate lower_map 0 136 (_if 44)
			(_instantiation s_reg_b 0 137 (_component s_reg_pipe )
				(_generic
					((breite)(_code 45))
				)
				(_port
					((i)(s_tmp(_index 46)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 47)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 48))
					)
				)
			)
		)
		(_generate upper_map 0 148 (_if 49)
			(_instantiation s_reg_a 0 149 (_component s_reg_pipe )
				(_generic
					((breite)(_code 50))
				)
				(_port
					((i)(s_tmp(_index 51)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 52)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 53))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~s_tmp'length-1~13 0 135 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 4 (_entity (_inout ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_type (_internal BitMatrix 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 54))(_to (i 0)(c 55))))))
		(_type (_internal BitMatrix_2 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 56))(_to (i 0)(c 57))))))
		(_signal (_internal s_int BitMatrix 0 52 (_architecture (_uni (_code 58)))))
		(_signal (_internal c_int BitMatrix 0 52 (_architecture (_uni (_code 59)))))
		(_signal (_internal a_int BitMatrix_2 0 53 (_architecture (_uni (_code 60)))))
		(_signal (_internal b_int BitMatrix_2 0 53 (_architecture (_uni (_code 61)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (c 62 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_architecture (_uni (_code 63)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (c 64 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (c 65 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal s_tmp_delay ~BIT_VECTOR{s'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_scalar (_to (i 0)(c 66)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_scalar (_to (i 0)(c 67)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 112 (_scalar (_to (i 0)(c 69)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 131 (_scalar (_to (i 1)(c 70)))))
		(_type (_internal ~INTEGER~range~0~to~s_tmp'length-1~13 0 135 (_scalar (_to (i 0)(c 71)))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(9))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(10))(_sensitivity(1)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_alias((s)(s_tmp_delay)))(_target(2))(_sensitivity(12)))))
			(line__129(_architecture 3 0 129 (_assignment (_simple)(_target(11(_index 72)))(_sensitivity(8(_index 73))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 74 -1
	)
)
I 000047 55 8949          1393837114330 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393837114331 2014.03.03 09:58:34)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code 71757671752676662471372a20)
	(_entity
		(_time 1393833771894)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
			)
		)
		(grau_box_pipe
			(_object
				(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 )))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
			)
		)
	)
	(_generate a_map 0 67 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_instantiation s_reg_a_map 0 68 (_component s_reg_pipe )
			(_generic
				((breite)(_code 5))
			)
			(_port
				((i)(a_tmp(_index 6)))
				((takt)(takt))
				((o)(a_int(_index 7(_index 8))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 9))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_architecture )))
		)
	)
	(_generate b_map 0 80 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_instantiation s_reg_b_map 0 81 (_component s_reg_pipe )
			(_generic
				((breite)(_code 10))
			)
			(_port
				((i)(b_tmp(_index 11)))
				((takt)(takt))
				((o)(b_int(_index 12(_index 13))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 14))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_architecture )))
		)
	)
	(_generate spalten 0 93 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 94 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 95 (_component weiss_box_pipe )
				(_port
					((a_in)(a_int(_index 15(_index 16))))
					((b_in)(b_int(_index 17(_index 18))))
					((s_in)(s_int(_index 19(_index 20))))
					((c_in)(c_int(_index 21(_index 22))))
					((s_out)(s_int(_index 23(_index 24))))
					((c_out)(c_int(_index 25(_index 26))))
					((a_out)(a_int(_index 27(_index 28))))
					((b_out)(b_int(_index 29(_index 30))))
					((takt)(takt))
				)
				(_use (_entity . weiss_box_pipe behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_scalar (_to (i 0)(c 31)))))
		)
	)
	(_generate grau_gen 0 114 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 116 (_component grau_box_pipe )
			(_generic
				((delay_in)(_code 32))
			)
			(_port
				((s_in)(s_int(_index 33(_index 34))))
				((c_in)(c_int(_index 35(_index 36))))
				((u_in)(u(_index 37)))
				((s_out)(s_tmp(_index 38)))
				((u_out)(u(_index 39)))
				((takt)(takt))
			)
			(_use (_entity . grau_box_pipe behave)
				(_generic
					((delay_in)(_code 40))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 114 (_architecture )))
		)
	)
	(_generate sig_map 0 133 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 133 (_architecture )))
			(_process
				(line__134(_architecture 4 0 134 (_assignment (_simple)(_target(11(_index 41)))(_sensitivity(4(_index 42(_index 43)))))))
			)
		)
	)
	(_generate output_delay 0 137 (_for ~INTEGER~range~0~to~s_tmp'length-1~13 )
		(_generate lower_map 0 138 (_if 44)
			(_instantiation s_reg_b 0 139 (_component s_reg_pipe )
				(_generic
					((breite)(_code 45))
				)
				(_port
					((i)(s_tmp(_index 46)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 47)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 48))
					)
				)
			)
		)
		(_generate upper_map 0 150 (_if 49)
			(_instantiation s_reg_a 0 151 (_component s_reg_pipe )
				(_generic
					((breite)(_code 50))
				)
				(_port
					((i)(s_tmp(_index 51)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 52)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 53))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~s_tmp'length-1~13 0 137 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 4 (_entity (_inout ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_type (_internal BitMatrix 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 54))(_to (i 0)(c 55))))))
		(_type (_internal BitMatrix_2 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 56))(_to (i 0)(c 57))))))
		(_signal (_internal s_int BitMatrix 0 52 (_architecture (_uni (_code 58)))))
		(_signal (_internal c_int BitMatrix 0 52 (_architecture (_uni (_code 59)))))
		(_signal (_internal a_int BitMatrix_2 0 53 (_architecture (_uni (_code 60)))))
		(_signal (_internal b_int BitMatrix_2 0 53 (_architecture (_uni (_code 61)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (c 62 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_architecture (_uni (_code 63)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (c 64 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (c 65 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal s_tmp_delay ~BIT_VECTOR{s'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_scalar (_to (i 0)(c 66)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_scalar (_to (i 0)(c 67)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 114 (_scalar (_to (i 0)(c 69)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 133 (_scalar (_to (i 1)(c 70)))))
		(_type (_internal ~INTEGER~range~0~to~s_tmp'length-1~13 0 137 (_scalar (_to (i 0)(c 71)))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(9))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(10))(_sensitivity(1)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_alias((s)(s_tmp_delay)))(_target(2))(_sensitivity(12)))))
			(line__131(_architecture 3 0 131 (_assignment (_simple)(_target(11(_index 72)))(_sensitivity(8(_index 73))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 74 -1
	)
)
I 000047 55 3752          1393837397967 behave
(_unit VHDL (mult_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393837397968 2014.03.03 10:03:17)
	(_source (\./src/21_pipeline_mult/mult_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 6a643e6b3e3d6d7d6a3e2c313b)
	(_entity
		(_time 1393833998250)
	)
	(_component
		(mult_pipe
			(_object
				(_port (_internal a ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 0 9 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 0 10 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
			)
		)
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~133 0 27 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~134 0 28 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~135 0 29 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation multi_pipe 0 40 (_component mult_pipe )
		(_port
			((a)(a))
			((b)(b))
			((s)(s_pipe))
			((takt)(takt))
		)
		(_use (_entity . mult_pipe behave)
		)
	)
	(_instantiation mult_norm 0 48 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s_normal))
		)
		(_use (_entity . mult behave)
		)
	)
	(_instantiation takt_Generator 0 55 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(takt_select))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 0 10 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~133 0 27 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~134 0 28 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~135 0 29 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 33 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal b ~BIT_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
		(_signal (_internal s_normal ~BIT_VECTOR{7~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal s_pipe ~BIT_VECTOR{7~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ))))
		(_signal (_internal takt_select ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(0)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(5)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (0)(1)
	)
	(_static
		(65793 )
		(16777472 )
		(65792 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 8949          1393837614793 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393837614794 2014.03.03 10:06:54)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code 64316665653363733164223f35)
	(_entity
		(_time 1393833771894)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
			)
		)
		(grau_box_pipe
			(_object
				(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 )))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
			)
		)
	)
	(_generate a_map 0 67 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_instantiation s_reg_a_map 0 68 (_component s_reg_pipe )
			(_generic
				((breite)(_code 5))
			)
			(_port
				((i)(a_tmp(_index 6)))
				((takt)(takt))
				((o)(a_int(_index 7(_index 8))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 9))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_architecture )))
		)
	)
	(_generate b_map 0 80 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_instantiation s_reg_b_map 0 81 (_component s_reg_pipe )
			(_generic
				((breite)(_code 10))
			)
			(_port
				((i)(b_tmp(_index 11)))
				((takt)(takt))
				((o)(b_int(_index 12(_index 13))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 14))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_architecture )))
		)
	)
	(_generate spalten 0 93 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 94 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 95 (_component weiss_box_pipe )
				(_port
					((a_in)(a_int(_index 15(_index 16))))
					((b_in)(b_int(_index 17(_index 18))))
					((s_in)(s_int(_index 19(_index 20))))
					((c_in)(c_int(_index 21(_index 22))))
					((s_out)(s_int(_index 23(_index 24))))
					((c_out)(c_int(_index 25(_index 26))))
					((a_out)(a_int(_index 27(_index 28))))
					((b_out)(b_int(_index 29(_index 30))))
					((takt)(takt))
				)
				(_use (_entity . weiss_box_pipe behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_scalar (_to (i 0)(c 31)))))
		)
	)
	(_generate grau_gen 0 114 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 116 (_component grau_box_pipe )
			(_generic
				((delay_in)(_code 32))
			)
			(_port
				((s_in)(s_int(_index 33(_index 34))))
				((c_in)(c_int(_index 35(_index 36))))
				((u_in)(u(_index 37)))
				((s_out)(s_tmp(_index 38)))
				((u_out)(u(_index 39)))
				((takt)(takt))
			)
			(_use (_entity . grau_box_pipe behave)
				(_generic
					((delay_in)(_code 40))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 114 (_architecture )))
		)
	)
	(_generate sig_map 0 133 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 133 (_architecture )))
			(_process
				(line__134(_architecture 4 0 134 (_assignment (_simple)(_target(11(_index 41)))(_sensitivity(4(_index 42(_index 43)))))))
			)
		)
	)
	(_generate output_delay 0 137 (_for ~INTEGER~range~0~to~s_tmp'length-1~13 )
		(_generate lower_map 0 138 (_if 44)
			(_instantiation s_reg_b 0 139 (_component s_reg_pipe )
				(_generic
					((breite)(_code 45))
				)
				(_port
					((i)(s_tmp(_index 46)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 47)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 48))
					)
				)
			)
		)
		(_generate upper_map 0 150 (_if 49)
			(_instantiation s_reg_a 0 151 (_component s_reg_pipe )
				(_generic
					((breite)(_code 50))
				)
				(_port
					((i)(s_tmp(_index 51)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 52)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 53))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~s_tmp'length-1~13 0 137 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 4 (_entity (_inout ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_type (_internal BitMatrix 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 54))(_to (i 0)(c 55))))))
		(_type (_internal BitMatrix_2 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 56))(_to (i 0)(c 57))))))
		(_signal (_internal s_int BitMatrix 0 52 (_architecture (_uni (_code 58)))))
		(_signal (_internal c_int BitMatrix 0 52 (_architecture (_uni (_code 59)))))
		(_signal (_internal a_int BitMatrix_2 0 53 (_architecture (_uni (_code 60)))))
		(_signal (_internal b_int BitMatrix_2 0 53 (_architecture (_uni (_code 61)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (c 62 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_architecture (_uni (_code 63)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (c 64 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (c 65 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal s_tmp_delay ~BIT_VECTOR{s'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_scalar (_to (i 0)(c 66)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_scalar (_to (i 0)(c 67)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 114 (_scalar (_to (i 0)(c 69)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 133 (_scalar (_to (i 1)(c 70)))))
		(_type (_internal ~INTEGER~range~0~to~s_tmp'length-1~13 0 137 (_scalar (_to (i 0)(c 71)))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(9))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(10))(_sensitivity(1)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_alias((s)(s_tmp_delay)))(_target(2))(_sensitivity(12)))))
			(line__131(_architecture 3 0 131 (_assignment (_simple)(_target(11(_index 72)))(_sensitivity(8(_index 73))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 74 -1
	)
)
I 000047 55 8949          1393837661950 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393837661951 2014.03.03 10:07:41)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code 9b95c895cccc9c8cce9bddc0ca)
	(_entity
		(_time 1393833771894)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
			)
		)
		(grau_box_pipe
			(_object
				(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 )))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
			)
		)
	)
	(_generate a_map 0 67 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_instantiation s_reg_a_map 0 68 (_component s_reg_pipe )
			(_generic
				((breite)(_code 5))
			)
			(_port
				((i)(a_tmp(_index 6)))
				((takt)(takt))
				((o)(a_int(_index 7(_index 8))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 9))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_architecture )))
		)
	)
	(_generate b_map 0 80 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_instantiation s_reg_b_map 0 81 (_component s_reg_pipe )
			(_generic
				((breite)(_code 10))
			)
			(_port
				((i)(b_tmp(_index 11)))
				((takt)(takt))
				((o)(b_int(_index 12(_index 13))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 14))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_architecture )))
		)
	)
	(_generate spalten 0 93 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 94 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 95 (_component weiss_box_pipe )
				(_port
					((a_in)(a_int(_index 15(_index 16))))
					((b_in)(b_int(_index 17(_index 18))))
					((s_in)(s_int(_index 19(_index 20))))
					((c_in)(c_int(_index 21(_index 22))))
					((s_out)(s_int(_index 23(_index 24))))
					((c_out)(c_int(_index 25(_index 26))))
					((a_out)(a_int(_index 27(_index 28))))
					((b_out)(b_int(_index 29(_index 30))))
					((takt)(takt))
				)
				(_use (_entity . weiss_box_pipe behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_scalar (_to (i 0)(c 31)))))
		)
	)
	(_generate grau_gen 0 114 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 116 (_component grau_box_pipe )
			(_generic
				((delay_in)(_code 32))
			)
			(_port
				((s_in)(s_int(_index 33(_index 34))))
				((c_in)(c_int(_index 35(_index 36))))
				((u_in)(u(_index 37)))
				((s_out)(s_tmp(_index 38)))
				((u_out)(u(_index 39)))
				((takt)(takt))
			)
			(_use (_entity . grau_box_pipe behave)
				(_generic
					((delay_in)(_code 40))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 114 (_architecture )))
		)
	)
	(_generate sig_map 0 133 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 133 (_architecture )))
			(_process
				(line__134(_architecture 4 0 134 (_assignment (_simple)(_target(11(_index 41)))(_sensitivity(4(_index 42(_index 43)))))))
			)
		)
	)
	(_generate output_delay 0 137 (_for ~INTEGER~range~0~to~s_tmp'length-1~13 )
		(_generate lower_map 0 138 (_if 44)
			(_instantiation s_reg_b 0 139 (_component s_reg_pipe )
				(_generic
					((breite)(_code 45))
				)
				(_port
					((i)(s_tmp(_index 46)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 47)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 48))
					)
				)
			)
		)
		(_generate upper_map 0 150 (_if 49)
			(_instantiation s_reg_a 0 151 (_component s_reg_pipe )
				(_generic
					((breite)(_code 50))
				)
				(_port
					((i)(s_tmp(_index 51)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 52)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 53))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~s_tmp'length-1~13 0 137 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 4 (_entity (_inout ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_type (_internal BitMatrix 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 54))(_to (i 0)(c 55))))))
		(_type (_internal BitMatrix_2 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 56))(_to (i 0)(c 57))))))
		(_signal (_internal s_int BitMatrix 0 52 (_architecture (_uni (_code 58)))))
		(_signal (_internal c_int BitMatrix 0 52 (_architecture (_uni (_code 59)))))
		(_signal (_internal a_int BitMatrix_2 0 53 (_architecture (_uni (_code 60)))))
		(_signal (_internal b_int BitMatrix_2 0 53 (_architecture (_uni (_code 61)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (c 62 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_architecture (_uni (_code 63)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (c 64 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (c 65 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal s_tmp_delay ~BIT_VECTOR{s'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_scalar (_to (i 0)(c 66)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_scalar (_to (i 0)(c 67)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 114 (_scalar (_to (i 0)(c 69)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 133 (_scalar (_to (i 1)(c 70)))))
		(_type (_internal ~INTEGER~range~0~to~s_tmp'length-1~13 0 137 (_scalar (_to (i 0)(c 71)))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(9))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(10))(_sensitivity(1)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_alias((s)(s_tmp_delay)))(_target(2))(_sensitivity(12)))))
			(line__131(_architecture 3 0 131 (_assignment (_simple)(_target(11(_index 72)))(_sensitivity(8(_index 73))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 74 -1
	)
)
I 000047 55 8949          1393838171555 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393838171556 2014.03.03 10:16:11)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code 44464547451343531144021f15)
	(_entity
		(_time 1393833771894)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
			)
		)
		(grau_box_pipe
			(_object
				(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 )))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
			)
		)
	)
	(_generate a_map 0 67 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_instantiation s_reg_a_map 0 68 (_component s_reg_pipe )
			(_generic
				((breite)(_code 5))
			)
			(_port
				((i)(a_tmp(_index 6)))
				((takt)(takt))
				((o)(a_int(_index 7(_index 8))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 9))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_architecture )))
		)
	)
	(_generate b_map 0 80 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_instantiation s_reg_b_map 0 81 (_component s_reg_pipe )
			(_generic
				((breite)(_code 10))
			)
			(_port
				((i)(b_tmp(_index 11)))
				((takt)(takt))
				((o)(b_int(_index 12(_index 13))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 14))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_architecture )))
		)
	)
	(_generate spalten 0 93 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 94 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 95 (_component weiss_box_pipe )
				(_port
					((a_in)(a_int(_index 15(_index 16))))
					((b_in)(b_int(_index 17(_index 18))))
					((s_in)(s_int(_index 19(_index 20))))
					((c_in)(c_int(_index 21(_index 22))))
					((s_out)(s_int(_index 23(_index 24))))
					((c_out)(c_int(_index 25(_index 26))))
					((a_out)(a_int(_index 27(_index 28))))
					((b_out)(b_int(_index 29(_index 30))))
					((takt)(takt))
				)
				(_use (_entity . weiss_box_pipe behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 94 (_scalar (_to (i 0)(c 31)))))
		)
	)
	(_generate grau_gen 0 114 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 116 (_component grau_box_pipe )
			(_generic
				((delay_in)(_code 32))
			)
			(_port
				((s_in)(s_int(_index 33(_index 34))))
				((c_in)(c_int(_index 35(_index 36))))
				((u_in)(u(_index 37)))
				((s_out)(s_tmp(_index 38)))
				((u_out)(u(_index 39)))
				((takt)(takt))
			)
			(_use (_entity . grau_box_pipe behave)
				(_generic
					((delay_in)(_code 40))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 114 (_architecture )))
		)
	)
	(_generate sig_map 0 133 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 133 (_architecture )))
			(_process
				(line__134(_architecture 4 0 134 (_assignment (_simple)(_target(11(_index 41)))(_sensitivity(4(_index 42(_index 43)))))))
			)
		)
	)
	(_generate output_delay 0 137 (_for ~INTEGER~range~0~to~s_tmp'length-1~13 )
		(_generate lower_map 0 138 (_if 44)
			(_instantiation s_reg_b 0 139 (_component s_reg_pipe )
				(_generic
					((breite)(_code 45))
				)
				(_port
					((i)(s_tmp(_index 46)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 47)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 48))
					)
				)
			)
		)
		(_generate upper_map 0 150 (_if 49)
			(_instantiation s_reg_a 0 151 (_component s_reg_pipe )
				(_generic
					((breite)(_code 50))
				)
				(_port
					((i)(s_tmp(_index 51)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 52)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 53))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~s_tmp'length-1~13 0 137 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 4 (_entity (_inout ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_type (_internal BitMatrix 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 54))(_to (i 0)(c 55))))))
		(_type (_internal BitMatrix_2 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 56))(_to (i 0)(c 57))))))
		(_signal (_internal s_int BitMatrix 0 52 (_architecture (_uni (_code 58)))))
		(_signal (_internal c_int BitMatrix 0 52 (_architecture (_uni (_code 59)))))
		(_signal (_internal a_int BitMatrix_2 0 53 (_architecture (_uni (_code 60)))))
		(_signal (_internal b_int BitMatrix_2 0 53 (_architecture (_uni (_code 61)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (c 62 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 54 (_architecture (_uni (_code 63)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (c 64 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (c 65 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal s_tmp_delay ~BIT_VECTOR{s'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 67 (_scalar (_to (i 0)(c 66)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 80 (_scalar (_to (i 0)(c 67)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 93 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 114 (_scalar (_to (i 0)(c 69)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 133 (_scalar (_to (i 1)(c 70)))))
		(_type (_internal ~INTEGER~range~0~to~s_tmp'length-1~13 0 137 (_scalar (_to (i 0)(c 71)))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(9))(_sensitivity(0)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(10))(_sensitivity(1)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_alias((s)(s_tmp_delay)))(_target(2))(_sensitivity(12)))))
			(line__131(_architecture 3 0 131 (_assignment (_simple)(_target(11(_index 72)))(_sensitivity(8(_index 73))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 74 -1
	)
)
I 000047 55 3924          1393838316089 behave
(_unit VHDL (mult_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393838316090 2014.03.03 10:18:36)
	(_source (\./src/21_pipeline_mult/mult_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code dbd58d888c8cdcccdb8f9d808a)
	(_entity
		(_time 1393833998250)
	)
	(_component
		(mult_pipe
			(_object
				(_port (_internal a ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 0 9 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 0 10 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
			)
		)
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~133 0 27 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~134 0 28 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~135 0 29 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation multi_pipe 0 40 (_component mult_pipe )
		(_port
			((a)(a))
			((b)(b))
			((s)(s_pipe))
			((takt)(takt))
		)
		(_use (_entity . mult_pipe behave)
		)
	)
	(_instantiation mult_norm 0 48 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s_normal))
		)
		(_use (_entity . mult behave)
		)
	)
	(_instantiation takt_Generator 0 55 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(takt_select))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 0 10 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~133 0 27 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~134 0 28 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~135 0 29 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{6~downto~0}~13 0 33 (_array ~extSTD.STANDARD.BIT ((_downto (i 6)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{6~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{2~downto~0}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
		(_signal (_internal b ~BIT_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{9~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 9)(i 0))))))
		(_signal (_internal s_normal ~BIT_VECTOR{9~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal s_pipe ~BIT_VECTOR{9~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ))))
		(_signal (_internal takt_select ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(1)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(0)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(5)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (1)(0)
	)
	(_static
		(65793 )
		(256 )
		(65537 )
		(16843009 65793 )
		(65792 65792 )
		(257 257 )
		(65792 257 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 3924          1393838438005 behave
(_unit VHDL (mult_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393838438006 2014.03.03 10:20:38)
	(_source (\./src/21_pipeline_mult/mult_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 15161713154212021541534e44)
	(_entity
		(_time 1393833998250)
	)
	(_component
		(mult_pipe
			(_object
				(_port (_internal a ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 0 9 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 0 10 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
			)
		)
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~133 0 27 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~134 0 28 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~135 0 29 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation multi_pipe 0 40 (_component mult_pipe )
		(_port
			((a)(a))
			((b)(b))
			((s)(s_pipe))
			((takt)(takt))
		)
		(_use (_entity . mult_pipe behave)
		)
	)
	(_instantiation mult_norm 0 48 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s_normal))
		)
		(_use (_entity . mult behave)
		)
	)
	(_instantiation takt_Generator 0 55 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(takt_select))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 0 10 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~133 0 27 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~134 0 28 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~135 0 29 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{6~downto~0}~13 0 33 (_array ~extSTD.STANDARD.BIT ((_downto (i 6)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{6~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{2~downto~0}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
		(_signal (_internal b ~BIT_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{9~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 9)(i 0))))))
		(_signal (_internal s_normal ~BIT_VECTOR{9~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal s_pipe ~BIT_VECTOR{9~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ))))
		(_signal (_internal takt_select ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(1)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(0)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(5)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (1)(0)
	)
	(_static
		(65793 )
		(256 )
		(65537 )
		(16843009 65793 )
		(65792 65792 )
		(257 257 )
		(65792 257 )
	)
	(_model . behave 3 -1
	)
)
V 000047 55 3942          1393838478519 behave
(_unit VHDL (mult_pipe_tb 0 1 (behave 0 4 ))
	(_version v147)
	(_time 1393838478520 2014.03.03 10:21:18)
	(_source (\./src/21_pipeline_mult/mult_pipe_TB.vhd\))
	(_use (std(standard)))
	(_code 57075755550050405703110c06)
	(_entity
		(_time 1393833998250)
	)
	(_component
		(mult_pipe
			(_object
				(_port (_internal a ~BIT_VECTOR~13 0 8 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~131 0 9 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~132 0 10 (_entity (_inout ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
			)
		)
		(mult
			(_object
				(_port (_internal a ~BIT_VECTOR~133 0 27 (_entity (_in ))))
				(_port (_internal b ~BIT_VECTOR~134 0 28 (_entity (_in ))))
				(_port (_internal s ~BIT_VECTOR~135 0 29 (_entity (_inout ))))
			)
		)
		(takt_gen
			(_object
				(_generic (_internal puls ~extSTD.STANDARD.TIME 0 17 (_entity -1 )))
				(_generic (_internal pause ~extSTD.STANDARD.TIME 0 18 (_entity -1 )))
				(_port (_internal s ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation multi_pipe 0 40 (_component mult_pipe )
		(_port
			((a)(a))
			((b)(b))
			((s)(s_pipe))
			((takt)(takt))
		)
		(_use (_entity . mult_pipe behave)
		)
	)
	(_instantiation mult_norm 0 48 (_component mult )
		(_port
			((a)(a))
			((b)(b))
			((s)(s_normal))
		)
		(_use (_entity . mult behave)
		)
	)
	(_instantiation takt_Generator 0 55 (_component takt_gen )
		(_generic
			((puls)((ns 4607182418800017408)))
			((pause)((ns 4607182418800017408)))
		)
		(_port
			((s)(takt_select))
			((o)(takt))
		)
		(_use (_entity . takt_gen behavior)
			(_generic
				((puls)((ns 4607182418800017408)))
				((pause)((ns 4607182418800017408)))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 8 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~131 0 9 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~132 0 10 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~133 0 27 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~134 0 28 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR~135 0 29 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~BIT_VECTOR{6~downto~0}~13 0 33 (_array ~extSTD.STANDARD.BIT ((_downto (i 6)(i 0))))))
		(_signal (_internal a ~BIT_VECTOR{6~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{2~downto~0}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
		(_signal (_internal b ~BIT_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{9~downto~0}~13 0 35 (_array ~extSTD.STANDARD.BIT ((_downto (i 9)(i 0))))))
		(_signal (_internal s_normal ~BIT_VECTOR{9~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal s_pipe ~BIT_VECTOR{9~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal takt ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ))))
		(_signal (_internal takt_select ~extSTD.STANDARD.BIT 0 37 (_architecture (_uni ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(1)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(0)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(5)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (1)(0)
	)
	(_static
		(0 )
		(65793 )
		(256 )
		(65537 )
		(0 0 )
		(16843009 65793 )
		(65792 65792 )
		(257 257 )
		(65792 257 )
	)
	(_model . behave 3 -1
	)
)
I 000047 55 9064          1393838582611 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393838582612 2014.03.03 10:23:02)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code faf5adabaeadfdedaff8bca1ab)
	(_entity
		(_time 1393833771894)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
			)
		)
		(grau_box_pipe
			(_object
				(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 )))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
			)
		)
	)
	(_generate a_map 0 69 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_instantiation s_reg_a_map 0 70 (_component s_reg_pipe )
			(_generic
				((breite)(_code 5))
			)
			(_port
				((i)(a_tmp(_index 6)))
				((takt)(takt))
				((o)(a_int(_index 7(_index 8))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 9))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 69 (_architecture )))
		)
	)
	(_generate b_map 0 82 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_instantiation s_reg_b_map 0 83 (_component s_reg_pipe )
			(_generic
				((breite)(_code 10))
			)
			(_port
				((i)(b_tmp(_index 11)))
				((takt)(takt))
				((o)(b_int(_index 12(_index 13))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 14))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 82 (_architecture )))
		)
	)
	(_generate spalten 0 95 (_for ~INTEGER~range~0~to~b_tmp'length-1~131 )
		(_generate zeilen 0 96 (_for ~INTEGER~range~0~to~a_tmp'length-1~132 )
			(_instantiation weiss 0 97 (_component weiss_box_pipe )
				(_port
					((a_in)(a_int(_index 15(_index 16))))
					((b_in)(b_int(_index 17(_index 18))))
					((s_in)(s_int(_index 19(_index 20))))
					((c_in)(c_int(_index 21(_index 22))))
					((s_out)(s_int(_index 23(_index 24))))
					((c_out)(c_int(_index 25(_index 26))))
					((a_out)(a_int(_index 27(_index 28))))
					((b_out)(b_int(_index 29(_index 30))))
					((takt)(takt))
				)
				(_use (_entity . weiss_box_pipe behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~132 0 96 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~131 0 95 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~132 0 96 (_scalar (_to (i 0)(c 31)))))
		)
	)
	(_generate grau_gen 0 116 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 118 (_component grau_box_pipe )
			(_generic
				((delay_in)(_code 32))
			)
			(_port
				((s_in)(s_int(_index 33(_index 34))))
				((c_in)(c_int(_index 35(_index 36))))
				((u_in)(u(_index 37)))
				((s_out)(s_tmp(_index 38)))
				((u_out)(u(_index 39)))
				((takt)(takt))
			)
			(_use (_entity . grau_box_pipe behave)
				(_generic
					((delay_in)(_code 40))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 116 (_architecture )))
		)
	)
	(_generate sig_map 0 135 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 135 (_architecture )))
			(_process
				(line__136(_architecture 4 0 136 (_assignment (_simple)(_target(11(_index 41)))(_sensitivity(4(_index 42(_index 43)))))))
			)
		)
	)
	(_generate output_delay 0 139 (_for ~INTEGER~range~0~to~s_tmp'length-1~13 )
		(_generate lower_map 0 140 (_if 44)
			(_instantiation s_reg_b 0 141 (_component s_reg_pipe )
				(_generic
					((breite)(_code 45))
				)
				(_port
					((i)(s_tmp(_index 46)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 47)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 48))
					)
				)
			)
		)
		(_generate upper_map 0 152 (_if 49)
			(_instantiation s_reg_a 0 153 (_component s_reg_pipe )
				(_generic
					((breite)(_code 50))
				)
				(_port
					((i)(s_tmp(_index 51)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 52)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 53))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~s_tmp'length-1~13 0 139 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 4 (_entity (_inout ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_type (_internal BitMatrix 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 54))(_to (i 0)(c 55))))))
		(_type (_internal BitMatrix_2_a 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 56))(_to (i 0)(c 57))))))
		(_type (_internal BitMatrix_2_b 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 58))(_to (i 0)(c 59))))))
		(_signal (_internal s_int BitMatrix 0 53 (_architecture (_uni (_code 60)))))
		(_signal (_internal c_int BitMatrix 0 53 (_architecture (_uni (_code 61)))))
		(_signal (_internal a_int BitMatrix_2_a 0 54 (_architecture (_uni (_code 62)))))
		(_signal (_internal b_int BitMatrix_2_b 0 55 (_architecture (_uni (_code 63)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (c 64 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 56 (_architecture (_uni (_code 65)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (c 66 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (c 67 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal s_tmp_delay ~BIT_VECTOR{s'length-1~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 69 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 82 (_scalar (_to (i 0)(c 69)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~131 0 95 (_scalar (_to (i 0)(c 70)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 116 (_scalar (_to (i 0)(c 71)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 135 (_scalar (_to (i 1)(c 72)))))
		(_type (_internal ~INTEGER~range~0~to~s_tmp'length-1~13 0 139 (_scalar (_to (i 0)(c 73)))))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(9))(_sensitivity(0)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(10))(_sensitivity(1)))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_alias((s)(s_tmp_delay)))(_target(2))(_sensitivity(12)))))
			(line__133(_architecture 3 0 133 (_assignment (_simple)(_target(11(_index 74)))(_sensitivity(8(_index 75))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 76 -1
	)
)
V 000047 55 9064          1393838665413 behave
(_unit VHDL (mult_pipe 0 1 (behave 0 8 ))
	(_version v147)
	(_time 1393838665426 2014.03.03 10:24:25)
	(_source (\./src/21_pipeline_mult/mult_pipe.vhd\))
	(_use (std(standard)))
	(_code dd8f8e8e8c8adaca88df9b868c)
	(_entity
		(_time 1393833771894)
	)
	(_component
		(s_reg_pipe
			(_object
				(_generic (_internal breite ~extSTD.STANDARD.INTEGER 0 40 (_entity -1 )))
				(_port (_internal i ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
				(_port (_internal o ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
			)
		)
		(weiss_box_pipe
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 14 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
			)
		)
		(grau_box_pipe
			(_object
				(_generic (_internal delay_in ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 )))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 33 (_entity (_out ))))
				(_port (_internal takt ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
			)
		)
	)
	(_generate a_map 0 69 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_instantiation s_reg_a_map 0 70 (_component s_reg_pipe )
			(_generic
				((breite)(_code 5))
			)
			(_port
				((i)(a_tmp(_index 6)))
				((takt)(takt))
				((o)(a_int(_index 7(_index 8))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 9))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 69 (_architecture )))
		)
	)
	(_generate b_map 0 82 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_instantiation s_reg_b_map 0 83 (_component s_reg_pipe )
			(_generic
				((breite)(_code 10))
			)
			(_port
				((i)(b_tmp(_index 11)))
				((takt)(takt))
				((o)(b_int(_index 12(_index 13))))
			)
			(_use (_entity . s_reg_pipe behave)
				(_generic
					((breite)(_code 14))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 82 (_architecture )))
		)
	)
	(_generate spalten 0 95 (_for ~INTEGER~range~0~to~b_tmp'length-1~133 )
		(_generate zeilen 0 96 (_for ~INTEGER~range~0~to~a_tmp'length-1~134 )
			(_instantiation weiss 0 97 (_component weiss_box_pipe )
				(_port
					((a_in)(a_int(_index 15(_index 16))))
					((b_in)(b_int(_index 17(_index 18))))
					((s_in)(s_int(_index 19(_index 20))))
					((c_in)(c_int(_index 21(_index 22))))
					((s_out)(s_int(_index 23(_index 24))))
					((c_out)(c_int(_index 25(_index 26))))
					((a_out)(a_int(_index 27(_index 28))))
					((b_out)(b_int(_index 29(_index 30))))
					((takt)(takt))
				)
				(_use (_entity . weiss_box_pipe behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~134 0 96 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~133 0 95 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~134 0 96 (_scalar (_to (i 0)(c 31)))))
		)
	)
	(_generate grau_gen 0 116 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 118 (_component grau_box_pipe )
			(_generic
				((delay_in)(_code 32))
			)
			(_port
				((s_in)(s_int(_index 33(_index 34))))
				((c_in)(c_int(_index 35(_index 36))))
				((u_in)(u(_index 37)))
				((s_out)(s_tmp(_index 38)))
				((u_out)(u(_index 39)))
				((takt)(takt))
			)
			(_use (_entity . grau_box_pipe behave)
				(_generic
					((delay_in)(_code 40))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 116 (_architecture )))
		)
	)
	(_generate sig_map 0 135 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 135 (_architecture )))
			(_process
				(line__136(_architecture 4 0 136 (_assignment (_simple)(_target(11(_index 41)))(_sensitivity(4(_index 42(_index 43)))))))
			)
		)
	)
	(_generate output_delay 0 139 (_for ~INTEGER~range~0~to~s_tmp'length-1~13 )
		(_generate lower_map 0 140 (_if 44)
			(_instantiation s_reg_b 0 141 (_component s_reg_pipe )
				(_generic
					((breite)(_code 45))
				)
				(_port
					((i)(s_tmp(_index 46)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 47)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 48))
					)
				)
			)
		)
		(_generate upper_map 0 152 (_if 49)
			(_instantiation s_reg_a 0 153 (_component s_reg_pipe )
				(_generic
					((breite)(_code 50))
				)
				(_port
					((i)(s_tmp(_index 51)))
					((takt)(takt))
					((o)(s_tmp_delay(_index 52)))
				)
				(_use (_entity . s_reg_pipe behave)
					(_generic
						((breite)(_code 53))
					)
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~s_tmp'length-1~13 0 139 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 3 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 4 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 4 (_entity (_inout ))))
		(_port (_internal takt ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_type (_internal BitMatrix 0 49 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 54))(_to (i 0)(c 55))))))
		(_type (_internal BitMatrix_2_a 0 50 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 56))(_to (i 0)(c 57))))))
		(_type (_internal BitMatrix_2_b 0 51 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 58))(_to (i 0)(c 59))))))
		(_signal (_internal s_int BitMatrix 0 53 (_architecture (_uni (_code 60)))))
		(_signal (_internal c_int BitMatrix 0 53 (_architecture (_uni (_code 61)))))
		(_signal (_internal a_int BitMatrix_2_a 0 54 (_architecture (_uni (_code 62)))))
		(_signal (_internal b_int BitMatrix_2_b 0 55 (_architecture (_uni (_code 63)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (c 64 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 56 (_architecture (_uni (_code 65)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 58 (_array ~extSTD.STANDARD.BIT ((_downto (c 66 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (c 67 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal s_tmp_delay ~BIT_VECTOR{s'length-1~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 69 (_scalar (_to (i 0)(c 68)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 82 (_scalar (_to (i 0)(c 69)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~133 0 95 (_scalar (_to (i 0)(c 70)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 116 (_scalar (_to (i 0)(c 71)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 135 (_scalar (_to (i 1)(c 72)))))
		(_type (_internal ~INTEGER~range~0~to~s_tmp'length-1~13 0 139 (_scalar (_to (i 0)(c 73)))))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(9))(_sensitivity(0)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(10))(_sensitivity(1)))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_alias((s)(s_tmp_delay)))(_target(2))(_sensitivity(12)))))
			(line__133(_architecture 3 0 133 (_assignment (_simple)(_target(11(_index 74)))(_sensitivity(8(_index 75))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 76 -1
	)
)
V 000047 55 6779          1393838860587 behave
(_unit VHDL (mult 0 1 (behave 0 6 ))
	(_version v147)
	(_time 1393838860588 2014.03.03 10:27:40)
	(_source (\./src/20_multi/multi.vhd\))
	(_use (std(standard)))
	(_code 1c4e4b1a4a4b1b0b1e1b584748)
	(_entity
		(_time 1393591095565)
	)
	(_component
		(weiss_box
			(_object
				(_port (_internal a_in ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
				(_port (_internal b_in ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
				(_port (_internal c_out ~extSTD.STANDARD.BIT 0 15 (_entity (_out ))))
				(_port (_internal a_out ~extSTD.STANDARD.BIT 0 16 (_entity (_out ))))
				(_port (_internal b_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
			)
		)
		(grau_box
			(_object
				(_port (_internal s_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
				(_port (_internal c_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
				(_port (_internal u_in ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
				(_port (_internal s_out ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
				(_port (_internal u_out ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate a_map 0 53 (_for ~INTEGER~range~0~to~a_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-1~13 0 53 (_architecture )))
			(_process
				(line__54(_architecture 3 0 54 (_assignment (_simple)(_target(5(_index 7(_index 8))))(_sensitivity(8(_index 9))))))
			)
		)
	)
	(_generate b_map 0 56 (_for ~INTEGER~range~0~to~b_tmp'length-1~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~13 0 56 (_architecture )))
			(_process
				(line__57(_architecture 4 0 57 (_assignment (_simple)(_target(6(_index 10(_index 11))))(_sensitivity(9(_index 12))))))
			)
		)
	)
	(_generate spalten 0 60 (_for ~INTEGER~range~0~to~b_tmp'length-1~133 )
		(_generate zeilen 0 61 (_for ~INTEGER~range~0~to~a_tmp'length-1~134 )
			(_instantiation weiss 0 62 (_component weiss_box )
				(_port
					((a_in)(a_int(_index 13(_index 14))))
					((b_in)(b_int(_index 15(_index 16))))
					((s_in)(s_int(_index 17(_index 18))))
					((c_in)(c_int(_index 19(_index 20))))
					((s_out)(s_int(_index 21(_index 22))))
					((c_out)(c_int(_index 23(_index 24))))
					((a_out)(a_int(_index 25(_index 26))))
					((b_out)(b_int(_index 27(_index 28))))
				)
				(_use (_entity . weiss_box behave)
				)
			)
			(_object
				(_constant (_internal j ~INTEGER~range~0~to~a_tmp'length-1~134 0 61 (_architecture )))
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~b_tmp'length-1~133 0 60 (_architecture )))
			(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~134 0 61 (_scalar (_to (i 0)(c 29)))))
		)
	)
	(_generate grau_gen 0 78 (_for ~INTEGER~range~0~to~a_tmp'length-2~13 )
		(_instantiation grau 0 79 (_component grau_box )
			(_port
				((s_in)(s_int(_index 30(_index 31))))
				((c_in)(c_int(_index 32(_index 33))))
				((u_in)(u(_index 34)))
				((s_out)(s_tmp(_index 35)))
				((u_out)(u(_index 36)))
			)
			(_use (_entity . grau_box behave)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~0~to~a_tmp'length-2~13 0 78 (_architecture )))
		)
	)
	(_generate sig_map 0 92 (_for ~INTEGER~range~1~to~b_tmp'length~13 )
		(_object
			(_constant (_internal i ~INTEGER~range~1~to~b_tmp'length~13 0 92 (_architecture )))
			(_process
				(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(10(_index 37)))(_sensitivity(3(_index 38(_index 39)))))))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~12 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal a ~BIT_VECTOR~12 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~121 0 2 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal b ~BIT_VECTOR~121 0 2 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR~122 0 3 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_port (_internal s ~BIT_VECTOR~122 0 3 (_entity (_inout ))))
		(_type (_internal BitMatrix 0 32 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 40))(_to (i 0)(c 41))))))
		(_type (_internal BitMatrix_2_a 0 34 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 42))(_to (i 0)(c 43))))))
		(_type (_internal BitMatrix_2_b 0 35 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 44))(_to (i 0)(c 45))))))
		(_signal (_internal s_int BitMatrix 0 37 (_architecture (_uni (_code 46)))))
		(_signal (_internal c_int BitMatrix 0 37 (_architecture (_uni (_code 47)))))
		(_signal (_internal a_int BitMatrix_2_a 0 39 (_architecture (_uni (_code 48)))))
		(_signal (_internal b_int BitMatrix_2_b 0 40 (_architecture (_uni (_code 49)))))
		(_type (_internal ~BIT_VECTOR{a'length-1~downto~0}~13 0 41 (_array ~extSTD.STANDARD.BIT ((_downto (c 50 )(i 0))))))
		(_signal (_internal u ~BIT_VECTOR{a'length-1~downto~0}~13 0 41 (_architecture (_uni (_code 51)))))
		(_signal (_internal a_tmp ~BIT_VECTOR{a'length-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{b'length-1~downto~0}~13 0 43 (_array ~extSTD.STANDARD.BIT ((_downto (c 52 )(i 0))))))
		(_signal (_internal b_tmp ~BIT_VECTOR{b'length-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~BIT_VECTOR{s'length-1~downto~0}~13 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (c 53 )(i 0))))))
		(_signal (_internal s_tmp ~BIT_VECTOR{s'length-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-1~13 0 53 (_scalar (_to (i 0)(c 54)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~13 0 56 (_scalar (_to (i 0)(c 55)))))
		(_type (_internal ~INTEGER~range~0~to~b_tmp'length-1~133 0 60 (_scalar (_to (i 0)(c 56)))))
		(_type (_internal ~INTEGER~range~0~to~a_tmp'length-2~13 0 78 (_scalar (_to (i 0)(c 57)))))
		(_type (_internal ~INTEGER~range~1~to~b_tmp'length~13 0 92 (_scalar (_to (i 1)(c 58)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((a_tmp)(a)))(_target(8))(_sensitivity(0)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((b_tmp)(b)))(_target(9))(_sensitivity(1)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_alias((s)(s_tmp)))(_target(2))(_sensitivity(10)))))
			(line__90(_architecture 5 0 90 (_assignment (_simple)(_target(10(_index 59)))(_sensitivity(7(_index 60))))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behave 61 -1
	)
)
