/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [2:0] _02_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[64] | ~(in_data[74]);
  assign celloutsig_0_8z = celloutsig_0_3z | ~(celloutsig_0_1z);
  assign celloutsig_1_13z = celloutsig_1_5z[1] | ~(celloutsig_1_8z);
  assign celloutsig_0_3z = celloutsig_0_1z | celloutsig_0_0z[2];
  assign celloutsig_0_1z = celloutsig_0_0z[2] | in_data[20];
  assign celloutsig_1_16z = celloutsig_1_7z[15] | celloutsig_1_3z;
  assign celloutsig_0_6z = celloutsig_0_4z ^ celloutsig_0_0z[4];
  assign celloutsig_1_0z = in_data[185] ^ in_data[147];
  assign celloutsig_1_3z = celloutsig_1_1z[0] ^ celloutsig_1_1z[1];
  assign celloutsig_1_4z = _00_ ^ celloutsig_1_3z;
  assign celloutsig_1_6z = celloutsig_1_5z[2] ^ celloutsig_1_5z[1];
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= { in_data[26:23], celloutsig_0_1z };
  reg [2:0] _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 3'h0;
    else _15_ <= { in_data[127:126], celloutsig_1_0z };
  assign { _00_, _02_[1:0] } = _15_;
  assign celloutsig_0_12z = _01_ % { 1'h1, _01_[2], celloutsig_0_11z };
  assign celloutsig_1_1z = { in_data[132:131], celloutsig_1_0z } % { 1'h1, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_0z = in_data[67:61] * in_data[36:30];
  assign celloutsig_1_9z = { celloutsig_1_5z[3:1], celloutsig_1_1z } * { _02_[1:0], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_11z = - { in_data[74], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_1_19z = celloutsig_1_12z[6:3] | { celloutsig_1_5z[4:2], celloutsig_1_3z };
  assign celloutsig_1_8z = | { in_data[117:112], celloutsig_1_0z };
  assign celloutsig_0_10z = ^ { celloutsig_0_0z[3:0], _01_, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_5z = { _02_[1], celloutsig_1_1z, _00_, _02_[1:0] } >> { celloutsig_1_0z, celloutsig_1_0z, _00_, _02_[1:0], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[156:143], celloutsig_1_3z, celloutsig_1_1z } >> { in_data[139:136], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_7z[16:15], celloutsig_1_13z } >>> { celloutsig_1_9z[0], celloutsig_1_16z, celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_9z[0], celloutsig_1_0z, celloutsig_1_9z } - { in_data[121:115], celloutsig_1_8z };
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_3z) | celloutsig_0_3z);
  assign _02_[2] = _00_;
  assign { out_data[130:128], out_data[99:96], out_data[34:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
