# DCLAB 2024-1 Team8  

## To run verilog verifcation

Source the following file to set up the environment:
```bash
source /usr/cad/synopsys/CIC/vcs.cshrc
source /usr/cad/synopsys/CIC/license.csh
source /usr/spring_soft/CIC/verdi.cshrc
```

Run nWave:
```bash
nWave &
```

## Reference  

[Introduction to DE2-115](https://coldnew.github.io/7a67f04e/)  
[PLL working principle](https://blog.csdn.net/weixin_43719763/article/details/138244661)  
[FPGA Basic Element Introduction](https://www.cnblogs.com/logic3/p/5466866.html)  
[NIOS-II CPU Guide](https://blog.csdn.net/tq384998430/article/details/84953257)  

[ECE-385 Github](https://github.com/Everloom-129/ECE385-Digital-Systems-Lab)  


## Final Project Ideas

[NES-MisTer](https://github.com/MiSTer-devel/NES_MiSTer)  
[FPGA-NES](https://github.com/brianbennett/fpga_nes)  
[NES for DE10](https://github.com/iandailis/NES-FPGA)  

[DE2115 MNIST](https://github.com/grant4001/MNIST_Classification_FPGA)  
[MNIST FPGA](https://github.com/junwha/MNIST-FPGA-Accelarator)
[Transformer on FPGA](https://jeit.ac.cn/cn/article/doi/10.11999/JEIT230713?viewType=HTML)  
[Transformer on FPGA US](https://wangshusen.github.io/papers/ISQED2021.pdf)  

Bit Coin Mining On DE2-115?