static T_1 T_2\r\nF_1 ( T_2 V_1 , T_2 V_2 , T_2 div )\r\n{\r\nT_3 V_3 ;\r\nV_3 = V_1 ;\r\nV_3 *= V_2 ;\r\nF_2 ( V_3 , div ) ;\r\nreturn V_3 ;\r\n}\r\nstatic T_1 unsigned long\r\nF_3 ( void )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_4 ( V_5 ) ;\r\nif ( V_4 & V_6 )\r\nreturn F_5 ( 40 ) ;\r\nreturn F_5 ( 20 ) ;\r\n}\r\nstatic T_1 unsigned long\r\nF_6 ( unsigned long V_7 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_4 ( V_8 ) ;\r\nif ( V_4 & V_9 )\r\nreturn V_7 ;\r\nreturn F_5 ( 40 ) ;\r\n}\r\nstatic T_1 unsigned long\r\nF_7 ( unsigned long V_7 )\r\n{\r\nT_2 V_4 ;\r\nT_2 V_2 ;\r\nT_2 div ;\r\nV_4 = F_4 ( V_10 ) ;\r\nif ( V_4 & V_11 )\r\nreturn V_7 ;\r\nif ( ( V_4 & V_12 ) == 0 )\r\nreturn F_5 ( 600 ) ;\r\nV_2 = ( V_4 >> V_13 ) &\r\nV_14 ;\r\nV_2 += 24 ;\r\nif ( V_4 & V_15 )\r\nV_2 *= 2 ;\r\ndiv = ( V_4 >> V_16 ) &\r\nV_17 ;\r\nF_8 ( div >= F_9 ( V_18 ) ) ;\r\nreturn F_1 ( V_7 , V_2 , V_18 [ div ] ) ;\r\n}\r\nstatic T_1 unsigned long\r\nF_10 ( unsigned long V_7 , unsigned long V_19 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_4 ( V_20 ) ;\r\nif ( V_4 & V_21 )\r\nreturn V_7 ;\r\nif ( V_4 & V_22 )\r\nreturn F_5 ( 480 ) ;\r\nreturn V_19 ;\r\n}\r\nstatic T_1 unsigned long\r\nF_11 ( unsigned long V_23 )\r\n{\r\nT_2 V_4 ;\r\nT_2 V_2 ;\r\nT_2 div ;\r\nV_4 = F_4 ( V_24 ) ;\r\nV_2 = V_4 & V_25 ;\r\ndiv = ( V_4 >> V_26 ) &\r\nV_27 ;\r\nreturn F_1 ( V_23 , V_2 , div ) ;\r\n}\r\nstatic T_1 unsigned long\r\nF_12 ( unsigned long V_23 )\r\n{\r\nif ( V_28 == V_29 )\r\nreturn V_23 / 4 ;\r\nreturn V_23 / 3 ;\r\n}\r\nstatic T_1 unsigned long\r\nF_13 ( unsigned long V_30 )\r\n{\r\nT_2 V_4 ;\r\nT_2 V_31 ;\r\nT_2 div ;\r\nV_4 = F_4 ( V_24 ) ;\r\nV_31 = ( V_4 >> V_32 ) &\r\nV_33 ;\r\nif ( F_8 ( V_31 >= F_9 ( V_34 ) ) )\r\nreturn V_30 ;\r\ndiv = V_34 [ V_31 ] ;\r\nif ( F_14 ( ! div , L_1 , V_31 ) )\r\nreturn V_30 ;\r\nreturn V_30 / div ;\r\n}\r\nvoid T_1 F_15 ( void )\r\n{\r\nunsigned long V_7 ;\r\nunsigned long V_19 ;\r\nunsigned long V_23 ;\r\nunsigned long V_30 ;\r\nunsigned long V_35 ;\r\nunsigned long V_36 ;\r\nunsigned long V_37 ;\r\nV_7 = F_3 () ;\r\nV_19 = F_7 ( V_7 ) ;\r\nV_23 = F_10 ( V_7 , V_19 ) ;\r\nV_30 = F_11 ( V_23 ) ;\r\nV_36 = F_12 ( V_23 ) ;\r\nV_35 = F_13 ( V_30 ) ;\r\nV_37 = F_6 ( V_7 ) ;\r\n#define F_16 ( T_4 ) label ":%lu.%03luMHz "\r\n#define F_17 ( T_5 ) ((x) / 1000000)\r\n#define F_18 ( T_5 ) (((x) / 1000) % 1000)\r\nF_19 ( F_16 ( L_2 ) F_16 ( L_3 ) F_16 ( L_4 ) ,\r\nF_17 ( V_7 ) , F_18 ( V_7 ) ,\r\nF_17 ( V_19 ) , F_18 ( V_19 ) ,\r\nF_17 ( V_23 ) , F_18 ( V_23 ) ) ;\r\nF_19 ( F_16 ( L_5 ) F_16 ( L_6 ) F_16 ( L_7 ) F_16 ( L_8 ) ,\r\nF_17 ( V_30 ) , F_18 ( V_30 ) ,\r\nF_17 ( V_36 ) , F_18 ( V_36 ) ,\r\nF_17 ( V_35 ) , F_18 ( V_35 ) ,\r\nF_17 ( V_37 ) , F_18 ( V_37 ) ) ;\r\n#undef F_18\r\n#undef F_17\r\n#undef F_16\r\nF_20 ( L_9 , V_30 ) ;\r\nF_20 ( L_10 , V_37 ) ;\r\nF_20 ( L_11 , V_37 ) ;\r\nF_20 ( L_12 , V_37 ) ;\r\nF_20 ( L_13 , V_35 ) ;\r\nF_20 ( L_14 , V_37 ) ;\r\n}\r\nvoid T_1 F_21 ( void )\r\n{\r\nV_38 = F_22 ( L_15 ) ;\r\nV_39 = F_22 ( L_16 ) ;\r\nif ( ! V_38 || ! V_39 )\r\nF_23 ( L_17 ) ;\r\n}\r\nvoid F_24 ( struct V_40 * V_41 )\r\n{\r\nvoid T_6 * V_42 = ( void T_6 * ) F_25 ( V_43 ) ;\r\nunsigned char * V_44 = NULL ;\r\nT_2 V_45 ;\r\nT_2 V_46 ;\r\nT_2 V_47 ;\r\nT_2 V_48 ;\r\nV_45 = F_26 ( V_42 + V_49 ) ;\r\nV_46 = F_26 ( V_42 + V_50 ) ;\r\nif ( V_45 == V_51 && V_46 == V_52 ) {\r\nV_44 = L_18 ;\r\nV_41 -> V_53 = L_19 ;\r\n} else if ( V_45 == V_54 && V_46 == V_55 ) {\r\nV_44 = L_20 ;\r\nV_41 -> V_53 = L_21 ;\r\n} else {\r\nF_23 ( L_22 , V_45 , V_46 ) ;\r\n}\r\nV_47 = F_26 ( V_42 + V_56 ) ;\r\nsnprintf ( V_41 -> V_57 , V_58 ,\r\nL_23 ,\r\nV_44 ,\r\n( V_47 >> V_59 ) & V_60 ,\r\n( V_47 & V_61 ) ) ;\r\nV_48 = F_26 ( V_42 + V_5 ) ;\r\nV_28 = ( V_48 >> V_62 ) & V_63 ;\r\nswitch ( V_28 ) {\r\ncase V_29 :\r\nF_27 ( L_24 ) ;\r\nV_41 -> V_64 = V_65 ;\r\nV_41 -> V_66 = V_67 ;\r\nbreak;\r\ncase V_68 :\r\nF_27 ( L_25 ) ;\r\nV_41 -> V_64 = V_69 ;\r\nV_41 -> V_66 = V_70 ;\r\nbreak;\r\ncase V_71 :\r\nF_27 ( L_26 ) ;\r\nV_41 -> V_64 = V_72 ;\r\nV_41 -> V_66 = V_73 ;\r\nbreak;\r\ndefault:\r\nF_28 () ;\r\n}\r\nV_41 -> V_74 = V_75 ;\r\n}
