#! /home/luwangzilu/yongfu/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/system.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/v2005_math.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/va_math.vpi";
S_0x23f09c0 .scope module, "spi_slave_tb" "spi_slave_tb" 2 7;
 .timescale -9 -12;
P_0x243f6d0 .param/l "DATA_WIDTH" 0 2 11, +C4<00000000000000000000000000001000>;
P_0x243f710 .param/l "DEFAULT_DATA_ENABLED" 0 2 17, +C4<00000000000000000000000000000000>;
P_0x243f750 .param/str "DEFAULT_DATA_PATTERN" 0 2 18, "a5a5";
P_0x243f790 .param/l "DEFAULT_DATA_VALUE" 0 2 19, C4<1010010110100101>;
P_0x243f7d0 .param/l "FIFO_DEPTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_0x243f810 .param/l "MAX_SLAVES" 0 2 16, +C4<00000000000000000000000000001000>;
P_0x243f850 .param/l "MODE" 0 2 10, +C4<00000000000000000000000000000000>;
P_0x243f890 .param/l "MSB_FIRST" 0 2 14, +C4<00000000000000000000000000000001>;
P_0x243f8d0 .param/l "NUM_SLAVES" 0 2 12, +C4<00000000000000000000000000000001>;
P_0x243f910 .param/l "SLAVE_ACTIVE_LOW" 0 2 13, +C4<00000000000000000000000000000001>;
v0x246c7c0_0 .net "busy", 0 0, L_0x2420250;  1 drivers
v0x246c880_0 .var "clk", 0 0;
v0x246c920_0 .net "irq", 0 0, L_0x2425670;  1 drivers
v0x246c9f0_0 .net "miso_out", 0 0, L_0x241f7e0;  1 drivers
v0x246cac0_0 .var "mosi_in", 0 0;
v0x246cb60_0 .var "rst_n", 0 0;
v0x246cc30_0 .net "rx_data", 7 0, L_0x241eba0;  1 drivers
v0x246cd00_0 .net "rx_valid", 0 0, L_0x246d130;  1 drivers
v0x246cdd0_0 .var "sclk_in", 0 0;
v0x246cea0_0 .var "ss_in", 0 0;
v0x246cf70_0 .var "tx_data", 7 0;
v0x246d040_0 .net "tx_ready", 0 0, L_0x246d270;  1 drivers
S_0x241cd70 .scope module, "dut" "spi_slave" 2 46, 3 5 0, S_0x23f09c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "sclk";
    .port_info 3 /INPUT 1 "mosi";
    .port_info 4 /OUTPUT 1 "miso";
    .port_info 5 /INPUT 1 "ss_n";
    .port_info 6 /OUTPUT 8 "rx_data";
    .port_info 7 /INPUT 8 "tx_data";
    .port_info 8 /OUTPUT 1 "rx_valid";
    .port_info 9 /OUTPUT 1 "tx_ready";
    .port_info 10 /INPUT 1 "tx_valid";
    .port_info 11 /OUTPUT 1 "busy";
    .port_info 12 /OUTPUT 1 "irq";
    .port_info 13 /INPUT 1 "irq_clear";
P_0x244d610 .param/l "COMPLETE" 1 3 85, C4<011>;
P_0x244d650 .param/l "CPHA" 1 3 47, +C4<00000000000000000000000000000000>;
P_0x244d690 .param/l "CPOL" 1 3 46, +C4<00000000000000000000000000000000>;
P_0x244d6d0 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x244d710 .param/l "DEFAULT_DATA_ENABLED" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x244d750 .param/str "DEFAULT_DATA_PATTERN" 0 3 13, "a5a5";
P_0x244d790 .param/l "DEFAULT_DATA_VALUE" 0 3 14, C4<1010010110100101>;
P_0x244d7d0 .param/l "ERROR" 1 3 86, C4<100>;
P_0x244d810 .param/l "FIFO_DEPTH" 0 3 10, +C4<00000000000000000000000000010000>;
P_0x244d850 .param/l "FIFO_WIDTH" 1 3 42, +C4<00000000000000000000000000000100>;
P_0x244d890 .param/l "IDLE" 1 3 82, C4<000>;
P_0x244d8d0 .param/l "MAX_SLAVES" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x244d910 .param/l "MODE" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x244d950 .param/l "MSB_FIRST" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x244d990 .param/l "RECEIVE" 1 3 83, C4<001>;
P_0x244d9d0 .param/l "SLAVE_ACTIVE_LOW" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x244da10 .param/l "SLAVE_ID" 1 3 43, +C4<00000000000000000000000000000000>;
P_0x244da50 .param/l "TRANSMIT" 1 3 84, C4<010>;
L_0x241eba0 .functor BUFZ 8, v0x246b9a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x241f7e0 .functor BUFZ 1, v0x246b5a0_0, C4<0>, C4<0>, C4<0>;
L_0x2420250 .functor BUFZ 1, v0x2420430_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c8a0710a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2425600 .functor NOT 1, L_0x7f3c8a0710a8, C4<0>, C4<0>, C4<0>;
L_0x2425670 .functor AND 1, v0x246b420_0, L_0x2425600, C4<1>, C4<1>;
L_0x246d520 .functor BUFZ 3, v0x246c300_0, C4<000>, C4<000>, C4<000>;
L_0x246d5d0 .functor BUFZ 3, v0x241f9c0_0, C4<000>, C4<000>, C4<000>;
v0x241ec70_0 .net *"_ivl_14", 0 0, L_0x2425600;  1 drivers
L_0x7f3c8a071018 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x241ed40_0 .net/2u *"_ivl_2", 2 0, L_0x7f3c8a071018;  1 drivers
L_0x7f3c8a071060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x241f8f0_0 .net/2u *"_ivl_6", 2 0, L_0x7f3c8a071060;  1 drivers
v0x241f9c0_0 .var "bit_counter", 2 0;
v0x2420360_0 .net "busy", 0 0, L_0x2420250;  alias, 1 drivers
v0x2420430_0 .var "busy_reg", 0 0;
v0x246af40_0 .net "clk", 0 0, v0x246c880_0;  1 drivers
v0x246b000_0 .net "debug_bit_count", 2 0, L_0x246d5d0;  1 drivers
v0x246b0e0_0 .net "debug_state", 2 0, L_0x246d520;  1 drivers
v0x246b1c0_0 .var "default_data", 7 0;
v0x246b2a0_0 .net "irq", 0 0, L_0x2425670;  alias, 1 drivers
v0x246b360_0 .net "irq_clear", 0 0, L_0x7f3c8a0710a8;  1 drivers
v0x246b420_0 .var "irq_reg", 0 0;
v0x246b4e0_0 .net "miso", 0 0, L_0x241f7e0;  alias, 1 drivers
v0x246b5a0_0 .var "miso_reg", 0 0;
v0x246b660_0 .net "mosi", 0 0, v0x246cac0_0;  1 drivers
v0x246b720_0 .var "next_state", 2 0;
v0x246b800_0 .net "rst_n", 0 0, v0x246cb60_0;  1 drivers
v0x246b8c0_0 .net "rx_data", 7 0, L_0x241eba0;  alias, 1 drivers
v0x246b9a0_0 .var "rx_data_reg", 7 0;
v0x246ba80_0 .net "rx_valid", 0 0, L_0x246d130;  alias, 1 drivers
v0x246bb40_0 .var "sample_edge", 0 0;
v0x246bc00_0 .net "sclk", 0 0, v0x246cdd0_0;  1 drivers
v0x246bcc0_0 .var "sclk_prev", 0 0;
v0x246bd80_0 .var "sclk_sync", 0 0;
v0x246be40_0 .var "shift_edge", 0 0;
v0x246bf00_0 .var "shift_reg_rx", 7 0;
v0x246bfe0_0 .var "shift_reg_tx", 7 0;
v0x246c0c0_0 .net "ss_n", 0 0, v0x246cea0_0;  1 drivers
v0x246c180_0 .var "ss_n_prev", 0 0;
v0x246c240_0 .var "ss_n_sync", 0 0;
v0x246c300_0 .var "state", 2 0;
v0x246c3e0_0 .net "tx_data", 7 0, v0x246cf70_0;  1 drivers
v0x246c4c0_0 .net "tx_ready", 0 0, L_0x246d270;  alias, 1 drivers
v0x246c580_0 .net "tx_valid", 0 0, L_0x246d270;  alias, 1 drivers
E_0x242a4c0 .event anyedge, v0x246c300_0, v0x246c240_0, v0x241f9c0_0;
E_0x2449030/0 .event negedge, v0x246b800_0;
E_0x2449030/1 .event posedge, v0x246af40_0;
E_0x2449030 .event/or E_0x2449030/0, E_0x2449030/1;
L_0x246d130 .cmp/eq 3, v0x246c300_0, L_0x7f3c8a071018;
L_0x246d270 .cmp/eq 3, v0x246c300_0, L_0x7f3c8a071060;
    .scope S_0x241cd70;
T_0 ;
    %wait E_0x2449030;
    %load/vec4 v0x246b800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x246b1c0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x241cd70;
T_1 ;
    %wait E_0x2449030;
    %load/vec4 v0x246b800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x246c240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x246c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x246bd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x246bcc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x246c0c0_0;
    %assign/vec4 v0x246c240_0, 0;
    %load/vec4 v0x246c240_0;
    %assign/vec4 v0x246c180_0, 0;
    %load/vec4 v0x246bc00_0;
    %assign/vec4 v0x246bd80_0, 0;
    %load/vec4 v0x246bd80_0;
    %assign/vec4 v0x246bcc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x241cd70;
T_2 ;
    %wait E_0x2449030;
    %load/vec4 v0x246b800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x246bb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x246be40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x246bcc0_0;
    %inv;
    %load/vec4 v0x246bd80_0;
    %and;
    %assign/vec4 v0x246bb40_0, 0;
    %load/vec4 v0x246bcc0_0;
    %load/vec4 v0x246bd80_0;
    %inv;
    %and;
    %assign/vec4 v0x246be40_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x241cd70;
T_3 ;
    %wait E_0x2449030;
    %load/vec4 v0x246b800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x246c300_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x241f9c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x246bf00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x246bfe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x246b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x246b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2420430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x246b420_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x246b720_0;
    %assign/vec4 v0x246c300_0, 0;
    %load/vec4 v0x246c300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x241f9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2420430_0, 0;
    %load/vec4 v0x246c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2420430_0, 0;
    %load/vec4 v0x246c580_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %load/vec4 v0x246c3e0_0;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %load/vec4 v0x246b1c0_0;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %assign/vec4 v0x246bfe0_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x246bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0x246bf00_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x246b660_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x246bf00_0, 0;
    %load/vec4 v0x241f9c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x241f9c0_0, 0;
T_3.12 ;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x246be40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x246bfe0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x246b5a0_0, 0;
    %load/vec4 v0x246bfe0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x246bfe0_0, 0;
    %load/vec4 v0x241f9c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x241f9c0_0, 0;
T_3.14 ;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x246bf00_0;
    %assign/vec4 v0x246b9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x246b420_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x241f9c0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x241cd70;
T_4 ;
    %wait E_0x242a4c0;
    %load/vec4 v0x246c300_0;
    %store/vec4 v0x246b720_0, 0, 3;
    %load/vec4 v0x246c300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x246b720_0, 0, 3;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x246c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x246b720_0, 0, 3;
T_4.5 ;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x241f9c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.7, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x246b720_0, 0, 3;
T_4.7 ;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x246c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x246b720_0, 0, 3;
T_4.9 ;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x23f09c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246c880_0, 0, 1;
T_5.0 ;
    %delay 10000, 0;
    %load/vec4 v0x246c880_0;
    %inv;
    %store/vec4 v0x246c880_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23f09c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246cac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x246cea0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x246cf70_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x246cb60_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 82 "$display", "=== SPI Slave RTL Testbench Starting ===" {0 0 0};
    %vpi_call 2 83 "$display", "Configuration: Mode %d, %d-bit data, Slave mode", P_0x243f850, P_0x243f6d0 {0 0 0};
    %vpi_call 2 86 "$display", "--- Testing Slave with Master Transactions ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246cac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x246cea0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246cea0_0, 0, 1;
    %vpi_call 2 95 "$display", "Slave selected - starting transaction" {0 0 0};
    %pushi/vec4 8, 0, 32;
T_6.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %subi 1, 0, 32;
    %delay 50000, 0;
    %load/vec4 v0x246cdd0_0;
    %inv;
    %store/vec4 v0x246cdd0_0, 0, 1;
    %load/vec4 v0x246cdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %vpi_func 2 102 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x246cac0_0, 0, 1;
T_6.2 ;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x246cea0_0, 0, 1;
    %vpi_call 2 108 "$display", "\342\234\223 Slave transaction test complete" {0 0 0};
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246cea0_0, 0, 1;
    %vpi_call 2 113 "$display", "Starting second slave transaction" {0 0 0};
    %pushi/vec4 16, 0, 32;
T_6.4 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_6.5, 5;
    %jmp/1 T_6.5, 4;
    %subi 1, 0, 32;
    %delay 25000, 0;
    %load/vec4 v0x246cdd0_0;
    %inv;
    %store/vec4 v0x246cdd0_0, 0, 1;
    %jmp T_6.4;
T_6.5 ;
    %pop/vec4 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x246cea0_0, 0, 1;
    %vpi_call 2 122 "$display", "\342\234\223 Second slave transaction complete" {0 0 0};
    %vpi_call 2 124 "$display", "=== All Slave Tests Completed Successfully ===" {0 0 0};
    %vpi_call 2 125 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23f09c0;
T_7 ;
    %vpi_call 2 130 "$dumpfile", "spi_waveform.vcd" {0 0 0};
    %vpi_call 2 131 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x23f09c0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "results/issue-slave_mode_test/slave_mode_test_tb.v";
    "results/issue-slave_mode_test/slave_mode_test.v";
