library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity VGA_ctrl_tb is
-- Port () ;
end VGA_ctrl_tb;

architecture Behavioral of VGA_ctrl_tb is
	component VGA_ctrl
		Port(
			clk25   : in std_logic;
			reset   : in std_logic;
			HS : out std_logic ;
			VS : out std_logic ;
			R : out std_logic_vector(7 downto 0) ;
			G : out std_logic_vector(7 downto 0) ;
			B : out std_logic_vector(7 downto 0) ;
			BLANK_N : out std_logic ;
			SYNC_N : out std_logic);
		)
		
	end component ;
   
	signal sclk25   : std_logic;
	signal sreset   : std_logic;
	signal sHS : std_logic ;
	signal sVS : std_logic ;
	signal sR : std_logic_vector(7 downto 0) ;
	signal sG : std_logic_vector(7 downto 0) ;
	signal sB : std_logic_vector(7 downto 0) ;
	signal sblank : std_logic ;
	signal ssync : std_logic);
	
	constant clk25_period : time := 40ns ;
	
begin
	unit_test : VGA_Sync port map (clk25 => sclk25, reset => sreset, HS => sHS, VS => sVS, R => sR, G => sG, B => sB, BLANK_N => sblank, SYNC_N => ssync) ;
		
	clk_process : process
							begin
								sclk25 <= '0' ;
								wait for clk25_period/2 ;
								sclk25 <= '1' ;
								wait for clk25_period/2 ;
							end process ;
	
end Behavioral ;