Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Sep 21 12:09:05 2017
| Host         : DESKTOP-FU5PHUO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gcd_timing_summary_routed.rpt -rpx gcd_timing_summary_routed.rpx
| Design       : gcd
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.267        0.000                      0                   70        0.292        0.000                      0                   70        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.267        0.000                      0                   70        0.292        0.000                      0                   70        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 reg_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.841ns (49.823%)  route 1.854ns (50.177%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.704     5.307    clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  reg_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  reg_b_reg[0]/Q
                         net (fo=6, routed)           0.997     6.759    reg_b[0]
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.124     6.883 r  reg_a[3]_i_6/O
                         net (fo=1, routed)           0.000     6.883    reg_a[3]_i_6_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.396 r  reg_a_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    reg_a_reg[3]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  reg_a_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.513    reg_a_reg[7]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  reg_a_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.630    reg_a_reg[11]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.849 r  reg_a_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.857     8.707    reg_a_reg[15]_i_3_n_7
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.295     9.002 r  reg_a[12]_i_1/O
                         net (fo=1, routed)           0.000     9.002    reg_a[12]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  reg_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.593    15.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  reg_a_reg[12]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.029    15.268    reg_a_reg[12]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 reg_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.598ns (43.766%)  route 2.053ns (56.234%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  reg_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  reg_a_reg[2]/Q
                         net (fo=7, routed)           1.445     7.208    reg_a[2]
    SLICE_X5Y76          LUT6 (Prop_lut6_I3_O)        0.124     7.332 r  FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           0.000     7.332    FSM_sequential_state[1]_i_9_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.864 r  FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.864    FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.021 f  FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           0.609     8.630    FSM_sequential_state_reg[1]_i_2_n_2
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.329     8.959 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.959    FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y79          FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.594    15.017    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y79          FDCE (Setup_fdce_C_D)        0.029    15.269    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.325ns  (required time - arrival time)
  Source:                 reg_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.949ns (53.569%)  route 1.689ns (46.431%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.704     5.307    clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  reg_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  reg_b_reg[0]/Q
                         net (fo=6, routed)           0.997     6.759    reg_b[0]
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.124     6.883 r  reg_a[3]_i_6/O
                         net (fo=1, routed)           0.000     6.883    reg_a[3]_i_6_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.396 r  reg_a_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    reg_a_reg[3]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  reg_a_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.513    reg_a_reg[7]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  reg_a_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.630    reg_a_reg[11]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.945 r  reg_a_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.693     8.638    reg_a_reg[15]_i_3_n_4
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.307     8.945 r  reg_a[15]_i_2/O
                         net (fo=1, routed)           0.000     8.945    reg_a[15]_i_2_n_0
    SLICE_X3Y78          FDRE                                         r  reg_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.593    15.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  reg_a_reg[15]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.031    15.270    reg_a_reg[15]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  6.325    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 reg_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.832ns (50.472%)  route 1.798ns (49.528%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.704     5.307    clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  reg_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  reg_b_reg[0]/Q
                         net (fo=6, routed)           0.997     6.759    reg_b[0]
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.124     6.883 r  reg_a[3]_i_6/O
                         net (fo=1, routed)           0.000     6.883    reg_a[3]_i_6_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.396 r  reg_a_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    reg_a_reg[3]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  reg_a_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.513    reg_a_reg[7]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.828 r  reg_a_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.801     8.629    reg_a_reg[11]_i_2_n_4
    SLICE_X1Y76          LUT3 (Prop_lut3_I1_O)        0.307     8.936 r  reg_a[11]_i_1/O
                         net (fo=1, routed)           0.000     8.936    reg_a[11]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  reg_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.590    15.013    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  reg_a_reg[11]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)        0.031    15.267    reg_a_reg[11]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 reg_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.767ns (49.031%)  route 1.837ns (50.969%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  reg_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  reg_a_reg[5]/Q
                         net (fo=7, routed)           1.029     6.793    reg_a[5]
    SLICE_X4Y76          LUT2 (Prop_lut2_I1_O)        0.124     6.917 r  reg_b[7]_i_5/O
                         net (fo=1, routed)           0.000     6.917    reg_b[7]_i_5_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.467 r  reg_b_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.467    reg_b_reg[7]_i_2_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.801 r  reg_b_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.807     8.609    reg_b_reg[11]_i_2_n_6
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.303     8.912 r  reg_b[9]_i_1/O
                         net (fo=1, routed)           0.000     8.912    reg_b[9]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  reg_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.591    15.014    clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  reg_b_reg[9]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.032    15.269    reg_b_reg[9]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 reg_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 1.863ns (52.966%)  route 1.654ns (47.034%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  reg_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  reg_a_reg[5]/Q
                         net (fo=7, routed)           1.029     6.793    reg_a[5]
    SLICE_X4Y76          LUT2 (Prop_lut2_I1_O)        0.124     6.917 r  reg_b[7]_i_5/O
                         net (fo=1, routed)           0.000     6.917    reg_b[7]_i_5_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.467 r  reg_b_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.467    reg_b_reg[7]_i_2_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.581 r  reg_b_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.581    reg_b_reg[11]_i_2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.894 r  reg_b_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.625     8.519    reg_b_reg[15]_i_3_n_4
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.306     8.825 r  reg_b[15]_i_2/O
                         net (fo=1, routed)           0.000     8.825    reg_b[15]_i_2_n_0
    SLICE_X5Y78          FDRE                                         r  reg_b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.591    15.014    clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  reg_b_reg[15]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.031    15.268    reg_b_reg[15]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.476ns  (required time - arrival time)
  Source:                 reg_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.598ns (45.857%)  route 1.887ns (54.143%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  reg_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  reg_a_reg[2]/Q
                         net (fo=7, routed)           1.445     7.208    reg_a[2]
    SLICE_X5Y76          LUT6 (Prop_lut6_I3_O)        0.124     7.332 r  FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           0.000     7.332    FSM_sequential_state[1]_i_9_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.864 r  FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.864    FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.021 r  FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           0.442     8.463    FSM_sequential_state_reg[1]_i_2_n_2
    SLICE_X0Y78          LUT5 (Prop_lut5_I1_O)        0.329     8.792 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.792    FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y78          FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.593    15.016    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y78          FDCE (Setup_fdce_C_D)        0.029    15.268    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  6.476    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 reg_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 1.839ns (52.908%)  route 1.637ns (47.092%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.704     5.307    clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  reg_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  reg_b_reg[0]/Q
                         net (fo=6, routed)           0.997     6.759    reg_b[0]
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.124     6.883 r  reg_a[3]_i_6/O
                         net (fo=1, routed)           0.000     6.883    reg_a[3]_i_6_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.396 r  reg_a_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    reg_a_reg[3]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  reg_a_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.513    reg_a_reg[7]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.836 r  reg_a_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.640     8.477    reg_a_reg[11]_i_2_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.306     8.783 r  reg_a[9]_i_1/O
                         net (fo=1, routed)           0.000     8.783    reg_a[9]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  reg_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.593    15.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  reg_a_reg[9]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.032    15.271    reg_a_reg[9]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 reg_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 1.671ns (48.564%)  route 1.770ns (51.436%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  reg_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  reg_a_reg[5]/Q
                         net (fo=7, routed)           1.029     6.793    reg_a[5]
    SLICE_X4Y76          LUT2 (Prop_lut2_I1_O)        0.124     6.917 r  reg_b[7]_i_5/O
                         net (fo=1, routed)           0.000     6.917    reg_b[7]_i_5_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.467 r  reg_b_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.467    reg_b_reg[7]_i_2_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.706 r  reg_b_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.740     8.447    reg_b_reg[11]_i_2_n_5
    SLICE_X3Y75          LUT3 (Prop_lut3_I0_O)        0.302     8.749 r  reg_b[10]_i_1/O
                         net (fo=1, routed)           0.000     8.749    reg_b[10]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  reg_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.588    15.011    clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  reg_b_reg[10]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)        0.029    15.263    reg_b_reg[10]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 reg_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.867ns (54.364%)  route 1.567ns (45.636%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.704     5.307    clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  reg_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  reg_b_reg[0]/Q
                         net (fo=6, routed)           0.997     6.759    reg_b[0]
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.124     6.883 r  reg_a[3]_i_6/O
                         net (fo=1, routed)           0.000     6.883    reg_a[3]_i_6_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.396 r  reg_a_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    reg_a_reg[3]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  reg_a_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.513    reg_a_reg[7]_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  reg_a_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.630    reg_a_reg[11]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.869 r  reg_a_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.571     8.440    reg_a_reg[15]_i_3_n_5
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.301     8.741 r  reg_a[14]_i_1/O
                         net (fo=1, routed)           0.000     8.741    reg_a[14]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  reg_a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.593    15.016    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  reg_a_reg[14]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)        0.029    15.268    reg_a_reg[14]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                  6.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.197     1.852    state[1]
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.045     1.897 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.897    FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y79          FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDCE (Hold_fdce_C_D)         0.091     1.605    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  FSM_sequential_state_reg[2]/Q
                         net (fo=23, routed)          0.208     1.864    state[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I2_O)        0.045     1.909 r  FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.000     1.909    FSM_sequential_state[2]_i_2_n_0
    SLICE_X0Y80          FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDCE (Hold_fdce_C_D)         0.091     1.606    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.726%)  route 0.230ns (55.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.230     1.884    state[0]
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.045     1.929 r  reg_a[10]_i_1/O
                         net (fo=1, routed)           0.000     1.929    reg_a[10]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  reg_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  reg_a_reg[10]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.091     1.615    reg_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.618%)  route 0.231ns (55.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.231     1.885    state[0]
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.045     1.930 r  reg_a[11]_i_1/O
                         net (fo=1, routed)           0.000     1.930    reg_a[11]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  reg_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  reg_a_reg[11]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.092     1.616    reg_a_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.926%)  route 0.219ns (54.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 f  FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.219     1.873    state[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I0_O)        0.045     1.918 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y78          FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDCE (Hold_fdce_C_D)         0.091     1.604    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.640%)  route 0.308ns (62.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  FSM_sequential_state_reg[2]/Q
                         net (fo=23, routed)          0.308     1.964    state[2]
    SLICE_X5Y78          LUT3 (Prop_lut3_I2_O)        0.045     2.009 r  reg_b[14]_i_1/O
                         net (fo=1, routed)           0.000     2.009    reg_b[14]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  reg_b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  reg_b_reg[14]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.092     1.639    reg_b_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.564%)  route 0.309ns (62.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  FSM_sequential_state_reg[2]/Q
                         net (fo=23, routed)          0.309     1.965    state[2]
    SLICE_X5Y78          LUT3 (Prop_lut3_I2_O)        0.045     2.010 r  reg_b[13]_i_1/O
                         net (fo=1, routed)           0.000     2.010    reg_b[13]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  reg_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  reg_b_reg[13]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.091     1.638    reg_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.435%)  route 0.311ns (62.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.311     1.965    state[0]
    SLICE_X1Y75          LUT3 (Prop_lut3_I2_O)        0.045     2.010 r  reg_a[1]_i_1/O
                         net (fo=1, routed)           0.000     2.010    reg_a[1]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  reg_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  reg_a_reg[1]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.091     1.614    reg_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.360%)  route 0.312ns (62.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.312     1.966    state[0]
    SLICE_X1Y75          LUT3 (Prop_lut3_I2_O)        0.045     2.011 r  reg_a[3]_i_1/O
                         net (fo=1, routed)           0.000     2.011    reg_a[3]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  reg_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  reg_a_reg[3]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.092     1.615    reg_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.539%)  route 0.353ns (65.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.353     2.007    state[0]
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.045     2.052 r  reg_a[14]_i_1/O
                         net (fo=1, routed)           0.000     2.052    reg_a[14]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  reg_a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  reg_a_reg[14]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.091     1.617    reg_a_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.435    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     reg_a_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     reg_a_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     reg_a_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     reg_a_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y75     reg_a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y74     reg_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     reg_b_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     reg_b_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     reg_b_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75     reg_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74     reg_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75     reg_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74     reg_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74     reg_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     reg_a_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     reg_a_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     reg_a_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     reg_a_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     reg_a_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     reg_a_reg[14]/C



