

================================================================
== Vivado HLS Report for 'fir_filter'
================================================================
* Date:           Tue Apr 13 01:58:23 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_laba_interpolation_alg
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.294 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11| 55.000 ns | 55.000 ns |   11|   11|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+---------+---------+-----------+-----------+-----+-----+---------+
        |                 |       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |     Instance    | Module|   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------+-------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_inter_fu_56  |inter  |       10|       10| 50.000 ns | 50.000 ns |   10|   10|   none  |
        +-----------------+-------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|     224|    306|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     33|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     227|    339|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+-------+---------+-------+-----+-----+-----+
    |     Instance    | Module| BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------+-------+---------+-------+-----+-----+-----+
    |grp_inter_fu_56  |inter  |        0|      2|  224|  306|    0|
    +-----------------+-------+---------+-------+-----+-----+-----+
    |Total            |       |        0|      2|  224|  306|    0|
    +-----------------+-------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  15|          3|    1|          3|
    |x_V_V_read   |   9|          2|    1|          2|
    |y_V_V_write  |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  33|          7|    3|          7|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                     |  2|   0|    2|          0|
    |grp_inter_fu_56_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------+---+----+-----+-----------+
    |Total                         |  3|   0|    3|          0|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_done        | out |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  fir_filter  | return value |
|x_V_V_dout     |  in |    8|   ap_fifo  |     x_V_V    |    pointer   |
|x_V_V_empty_n  |  in |    1|   ap_fifo  |     x_V_V    |    pointer   |
|x_V_V_read     | out |    1|   ap_fifo  |     x_V_V    |    pointer   |
|h_V_address0   | out |    2|  ap_memory |      h_V     |     array    |
|h_V_ce0        | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q0         |  in |    8|  ap_memory |      h_V     |     array    |
|h_V_address1   | out |    2|  ap_memory |      h_V     |     array    |
|h_V_ce1        | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q1         |  in |    8|  ap_memory |      h_V     |     array    |
|y_V_V_din      | out |   18|   ap_fifo  |     y_V_V    |    pointer   |
|y_V_V_full_n   |  in |    1|   ap_fifo  |     y_V_V    |    pointer   |
|y_V_V_write    | out |    1|   ap_fifo  |     y_V_V    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

