0.7
2020.2
May 22 2024
18:54:44
/home/user/project/Verilog/1119_ram/1119_ram.sim/sim_1/behav/xsim/glbl.v,1732016532,verilog,,,,glbl,,uvm,,,,,,
/home/user/project/Verilog/1119_ram/1119_ram.srcs/sim_1/new/tb_ram_systemverilog.sv,1732018466,systemVerilog,,,,$unit_tb_ram_systemverilog_sv;ram_interface;tb_ram_systemverilog,,uvm,,,,,,
/home/user/project/Verilog/1119_ram/1119_ram.srcs/sources_1/new/ram.v,1732016532,verilog,,,,ram,,uvm,,,,,,
