#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017de4703fc0 .scope module, "fetch_tb" "fetch_tb" 2 3;
 .timescale -9 -12;
v0000017de47a06e0_0 .net "Byte0", 7 0, v0000017de46fb9d0_0;  1 drivers
v0000017de479f7e0_0 .net "Byte19", 71 0, v0000017de46fb750_0;  1 drivers
v0000017de47a0140_0 .var "clk", 0 0;
v0000017de479fd80_0 .net "icode", 3 0, L_0000017de47a0dc0;  1 drivers
v0000017de47a0b40_0 .net "ifun", 3 0, L_0000017de479f560;  1 drivers
v0000017de47a0820_0 .net "imem_error", 0 0, v0000017de46fb6b0_0;  1 drivers
v0000017de47a08c0_0 .net "instr_valid", 0 0, v0000017de479fec0_0;  1 drivers
v0000017de47a0280_0 .net "need_regids", 0 0, v0000017de47a0c80_0;  1 drivers
v0000017de479fe20_0 .net "need_valC", 0 0, v0000017de479f420_0;  1 drivers
v0000017de47a0320_0 .var "pc", 63 0;
v0000017de47a0d20_0 .net "rA", 3 0, L_0000017de47a0780;  1 drivers
v0000017de479f100_0 .net "rB", 3 0, L_0000017de479f6a0;  1 drivers
v0000017de47a0aa0_0 .net "valC", 63 0, L_0000017de47a03c0;  1 drivers
v0000017de47a0000_0 .net "valP", 63 0, L_0000017de479ff60;  1 drivers
S_0000017de4704360 .scope module, "InstMem" "instruction_memory" 2 31, 3 1 0, S_0000017de4703fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "pc";
    .port_info 2 /OUTPUT 1 "imem_error";
    .port_info 3 /OUTPUT 8 "Byte0";
    .port_info 4 /OUTPUT 72 "Byte19";
v0000017de46fb9d0_0 .var "Byte0", 7 0;
v0000017de46fb750_0 .var "Byte19", 71 0;
v0000017de46fbed0_0 .net "clk", 0 0, v0000017de47a0140_0;  1 drivers
v0000017de46fb6b0_0 .var "imem_error", 0 0;
v0000017de46fbb10 .array "instr_mem", 2047 0, 0 7;
v0000017de46fbd90_0 .net "pc", 63 0, v0000017de47a0320_0;  1 drivers
E_0000017de4739100 .event anyedge, v0000017de46fbd90_0;
S_0000017de4721720 .scope module, "PC_i" "PC_INCREMENT" 2 27, 4 78 0, S_0000017de4703fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "pc";
    .port_info 1 /INPUT 4 "icode";
    .port_info 2 /INPUT 1 "need_regids";
    .port_info 3 /INPUT 1 "need_valC";
    .port_info 4 /OUTPUT 64 "valP";
L_0000017de4810088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000017de46fbc50_0 .net/2u *"_ivl_0", 63 0, L_0000017de4810088;  1 drivers
L_0000017de4810118 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000017de46fb7f0_0 .net/2u *"_ivl_10", 63 0, L_0000017de4810118;  1 drivers
v0000017de46fb2f0_0 .net *"_ivl_12", 63 0, L_0000017de479fa60;  1 drivers
L_0000017de4810160 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017de46fbcf0_0 .net/2u *"_ivl_14", 63 0, L_0000017de4810160;  1 drivers
v0000017de46fb250_0 .net *"_ivl_16", 63 0, L_0000017de479fba0;  1 drivers
v0000017de46fbf70_0 .net *"_ivl_18", 63 0, L_0000017de479fc40;  1 drivers
v0000017de46fc0b0_0 .net *"_ivl_2", 63 0, L_0000017de47a0460;  1 drivers
v0000017de46fb430_0 .net *"_ivl_20", 63 0, L_0000017de479fce0;  1 drivers
L_0000017de48100d0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0000017de46fb4d0_0 .net/2u *"_ivl_4", 63 0, L_0000017de48100d0;  1 drivers
v0000017de46fb890_0 .net *"_ivl_6", 63 0, L_0000017de479f920;  1 drivers
v0000017de46fb570_0 .net *"_ivl_8", 63 0, L_0000017de479f9c0;  1 drivers
v0000017de46fb930_0 .var "halt", 0 0;
o0000017de474e898 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017de479f240_0 .net "icode", 3 0, o0000017de474e898;  0 drivers
v0000017de47a0500_0 .net "need_regids", 0 0, v0000017de47a0c80_0;  alias, 1 drivers
v0000017de479f380_0 .net "need_valC", 0 0, v0000017de479f420_0;  alias, 1 drivers
v0000017de479f740_0 .net "pc", 63 0, v0000017de47a0320_0;  alias, 1 drivers
v0000017de47a0be0_0 .net "valP", 63 0, L_0000017de479ff60;  alias, 1 drivers
E_0000017de4739500 .event anyedge, v0000017de479f240_0;
L_0000017de47a0460 .arith/sum 64, v0000017de47a0320_0, L_0000017de4810088;
L_0000017de479f920 .arith/sum 64, v0000017de47a0320_0, L_0000017de48100d0;
L_0000017de479f9c0 .functor MUXZ 64, L_0000017de479f920, L_0000017de47a0460, v0000017de47a0c80_0, C4<>;
L_0000017de479fa60 .arith/sum 64, v0000017de47a0320_0, L_0000017de4810118;
L_0000017de479fba0 .arith/sum 64, v0000017de47a0320_0, L_0000017de4810160;
L_0000017de479fc40 .functor MUXZ 64, L_0000017de479fba0, L_0000017de479fa60, v0000017de47a0c80_0, C4<>;
L_0000017de479fce0 .functor MUXZ 64, L_0000017de479fc40, L_0000017de479f9c0, v0000017de479f420_0, C4<>;
L_0000017de479ff60 .functor MUXZ 64, L_0000017de479fce0, v0000017de47a0320_0, v0000017de46fb930_0, C4<>;
S_0000017de47218b0 .scope module, "al" "align" 2 26, 4 63 0, S_0000017de4703fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 72 "Byte19";
    .port_info 1 /INPUT 1 "need_regids";
    .port_info 2 /OUTPUT 4 "rA";
    .port_info 3 /OUTPUT 4 "rB";
    .port_info 4 /OUTPUT 64 "valC";
v0000017de47a01e0_0 .net "Byte19", 71 0, v0000017de46fb750_0;  alias, 1 drivers
v0000017de479f2e0_0 .net *"_ivl_5", 63 0, L_0000017de47a0e60;  1 drivers
v0000017de47a05a0_0 .net *"_ivl_7", 63 0, L_0000017de479f880;  1 drivers
v0000017de479fb00_0 .net "need_regids", 0 0, v0000017de47a0c80_0;  alias, 1 drivers
v0000017de479f600_0 .net "rA", 3 0, L_0000017de47a0780;  alias, 1 drivers
v0000017de47a0640_0 .net "rB", 3 0, L_0000017de479f6a0;  alias, 1 drivers
v0000017de479f060_0 .net "valC", 63 0, L_0000017de47a03c0;  alias, 1 drivers
L_0000017de47a0780 .part v0000017de46fb750_0, 4, 4;
L_0000017de479f6a0 .part v0000017de46fb750_0, 0, 4;
L_0000017de47a0e60 .part v0000017de46fb750_0, 8, 64;
L_0000017de479f880 .part v0000017de46fb750_0, 0, 64;
L_0000017de47a03c0 .functor MUXZ 64, L_0000017de479f880, L_0000017de47a0e60, v0000017de47a0c80_0, C4<>;
S_0000017de4721a40 .scope module, "i_valid" "INSTR_VALID" 2 28, 4 104 0, S_0000017de4703fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /OUTPUT 1 "instr_valid";
v0000017de47a0f00_0 .net "icode", 3 0, L_0000017de47a0dc0;  alias, 1 drivers
v0000017de479fec0_0 .var "instr_valid", 0 0;
E_0000017de4739280 .event anyedge, v0000017de47a0f00_0;
S_0000017de4714a50 .scope module, "n_valC" "Need_VALC" 2 30, 4 17 0, S_0000017de4703fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /OUTPUT 1 "need_valC";
v0000017de47a0960_0 .net "icode", 3 0, L_0000017de47a0dc0;  alias, 1 drivers
v0000017de479f420_0 .var "need_valC", 0 0;
S_0000017de4714be0 .scope module, "nreg" "Need_REGIDS" 2 29, 4 39 0, S_0000017de4703fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /OUTPUT 1 "need_regids";
v0000017de47a00a0_0 .net "icode", 3 0, L_0000017de47a0dc0;  alias, 1 drivers
v0000017de47a0c80_0 .var "need_regids", 0 0;
S_0000017de4714d70 .scope module, "sp" "split" 2 25, 4 5 0, S_0000017de4703fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Byte0";
    .port_info 1 /OUTPUT 4 "icode";
    .port_info 2 /OUTPUT 4 "ifun";
v0000017de479f1a0_0 .net "Byte0", 7 0, v0000017de46fb9d0_0;  alias, 1 drivers
v0000017de479f4c0_0 .net "icode", 3 0, L_0000017de47a0dc0;  alias, 1 drivers
v0000017de47a0a00_0 .net "ifun", 3 0, L_0000017de479f560;  alias, 1 drivers
L_0000017de47a0dc0 .part v0000017de46fb9d0_0, 4, 4;
L_0000017de479f560 .part v0000017de46fb9d0_0, 0, 4;
    .scope S_0000017de4721720;
T_0 ;
    %wait E_0000017de4739500;
    %load/vec4 v0000017de479f240_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017de46fb930_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017de46fb930_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017de4721a40;
T_1 ;
    %wait E_0000017de4739280;
    %load/vec4 v0000017de47a0f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017de479fec0_0, 0, 1;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479fec0_0;
    %jmp T_1.13;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479fec0_0;
    %jmp T_1.13;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479fec0_0;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479fec0_0;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479fec0_0;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479fec0_0;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479fec0_0;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479fec0_0;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479fec0_0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479fec0_0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479fec0_0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479fec0_0;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000017de4714be0;
T_2 ;
    %wait E_0000017de4739280;
    %load/vec4 v0000017de47a00a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017de47a0c80_0, 0, 1;
    %jmp T_2.12;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de47a0c80_0;
    %jmp T_2.12;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de47a0c80_0;
    %jmp T_2.12;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de47a0c80_0;
    %jmp T_2.12;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de47a0c80_0;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de47a0c80_0;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de47a0c80_0;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de47a0c80_0;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000017de47a0c80_0;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000017de47a0c80_0;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000017de47a0c80_0;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000017de47a0c80_0;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000017de4714a50;
T_3 ;
    %wait E_0000017de4739280;
    %load/vec4 v0000017de47a0960_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017de479f420_0, 0, 1;
    %jmp T_3.13;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479f420_0;
    %jmp T_3.13;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479f420_0;
    %jmp T_3.13;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479f420_0;
    %jmp T_3.13;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479f420_0;
    %jmp T_3.13;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000017de479f420_0;
    %jmp T_3.13;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000017de479f420_0;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000017de479f420_0;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000017de479f420_0;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000017de479f420_0;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000017de479f420_0;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000017de479f420_0;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000017de479f420_0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017de4704360;
T_4 ;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 248, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 247, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 10, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 199, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 128, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 144, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 112, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 248, 0, 8;
    %ix/load 3, 113, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 114, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 115, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 116, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 117, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 118, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 119, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 120, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 121, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 122, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 249, 0, 8;
    %ix/load 3, 123, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 124, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 125, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 126, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 127, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 128, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 129, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 130, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 131, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 132, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 133, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 98, 0, 8;
    %ix/load 3, 134, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 102, 0, 8;
    %ix/load 3, 135, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 112, 0, 8;
    %ix/load 3, 136, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 102, 0, 8;
    %ix/load 3, 137, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 138, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 139, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 140, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 141, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 142, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 143, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 144, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 97, 0, 8;
    %ix/load 3, 145, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 102, 0, 8;
    %ix/load 3, 146, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 112, 0, 8;
    %ix/load 3, 147, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 244, 0, 8;
    %ix/load 3, 148, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 149, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 150, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 151, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 152, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 153, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 154, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 155, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %pushi/vec4 144, 0, 8;
    %ix/load 3, 156, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017de46fbb10, 0, 4;
    %end;
    .thread T_4;
    .scope S_0000017de4704360;
T_5 ;
    %wait E_0000017de4739100;
    %load/vec4 v0000017de46fbd90_0;
    %cmpi/u 2047, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017de46fb6b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000017de46fb9d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017de46fb6b0_0, 0, 1;
    %ix/getv 4, v0000017de46fbd90_0;
    %load/vec4a v0000017de46fbb10, 4;
    %store/vec4 v0000017de46fb9d0_0, 0, 8;
    %load/vec4 v0000017de46fbd90_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017de46fbb10, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017de46fb750_0, 4, 5;
    %load/vec4 v0000017de46fbd90_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017de46fbb10, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017de46fb750_0, 4, 5;
    %load/vec4 v0000017de46fbd90_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017de46fbb10, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017de46fb750_0, 4, 5;
    %load/vec4 v0000017de46fbd90_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017de46fbb10, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017de46fb750_0, 4, 5;
    %load/vec4 v0000017de46fbd90_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017de46fbb10, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017de46fb750_0, 4, 5;
    %load/vec4 v0000017de46fbd90_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017de46fbb10, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017de46fb750_0, 4, 5;
    %load/vec4 v0000017de46fbd90_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017de46fbb10, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017de46fb750_0, 4, 5;
    %load/vec4 v0000017de46fbd90_0;
    %pad/u 65;
    %addi 8, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017de46fbb10, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017de46fb750_0, 4, 5;
    %load/vec4 v0000017de46fbd90_0;
    %pad/u 65;
    %addi 9, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017de46fbb10, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017de46fb750_0, 4, 5;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000017de4703fc0;
T_6 ;
    %vpi_call 2 35 "$dumpfile", "fetch_test.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017de4703fc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0000017de47a0320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000017de47a0320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %load/vec4 v0000017de47a0000_0;
    %store/vec4 v0000017de47a0320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %load/vec4 v0000017de47a0000_0;
    %store/vec4 v0000017de47a0320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %load/vec4 v0000017de47a0000_0;
    %store/vec4 v0000017de47a0320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %pushi/vec4 112, 0, 64;
    %store/vec4 v0000017de47a0320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %load/vec4 v0000017de47a0000_0;
    %store/vec4 v0000017de47a0320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %load/vec4 v0000017de47a0000_0;
    %store/vec4 v0000017de47a0320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %load/vec4 v0000017de47a0000_0;
    %store/vec4 v0000017de47a0320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %load/vec4 v0000017de47a0000_0;
    %store/vec4 v0000017de47a0320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %load/vec4 v0000017de47a0000_0;
    %store/vec4 v0000017de47a0320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %load/vec4 v0000017de47a0000_0;
    %store/vec4 v0000017de47a0320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %load/vec4 v0000017de47a0000_0;
    %store/vec4 v0000017de47a0320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0000017de47a0140_0;
    %inv;
    %store/vec4 v0000017de47a0140_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000017de4703fc0;
T_7 ;
    %vpi_call 2 70 "$monitor", "clk=%d, pc=%d, icode=%d, ifun=%d, rA=%b, rB=%b, valC=%d, valP=%d, imeme_err = %b\012", v0000017de47a0140_0, v0000017de47a0320_0, v0000017de479fd80_0, v0000017de47a0b40_0, v0000017de47a0d20_0, v0000017de479f100_0, v0000017de47a0aa0_0, v0000017de47a0000_0, v0000017de47a0820_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fetch_tb.v";
    "instrmem.v";
    "fetch.v";
