11:21:29 INFO  : Registering command handlers for SDK TCF services
11:21:31 INFO  : Launching XSCT server: xsct -n -interactive /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
11:21:37 INFO  : XSCT server has started successfully.
11:21:40 INFO  : Successfully done setting XSCT server connection channel  
11:21:40 INFO  : Successfully done setting SDK workspace  
11:21:40 INFO  : Processing command line option -hwspec /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper.hdf.
11:23:25 ERROR : Failed to call write_mss 
Reason: ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_int_bsp/system.mss]

11:36:53 INFO  : Registering command handlers for SDK TCF services
11:36:54 INFO  : Launching XSCT server: xsct -n -interactive /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
11:36:56 INFO  : XSCT server has started successfully.
11:36:56 INFO  : Successfully done setting XSCT server connection channel  
11:36:56 INFO  : Successfully done setting SDK workspace  
11:36:56 INFO  : Processing command line option -hwspec /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper.hdf.
11:36:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:40:22 INFO  : Registering command handlers for SDK TCF services
11:40:23 INFO  : Launching XSCT server: xsct -n -interactive /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
11:40:25 INFO  : XSCT server has started successfully.
11:40:25 INFO  : Successfully done setting XSCT server connection channel  
11:40:25 INFO  : Successfully done setting SDK workspace  
11:40:25 INFO  : Processing command line option -hwspec /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper.hdf.
11:40:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
11:59:13 INFO  : 'fpga -state' command is executed.
11:59:37 INFO  : Memory regions updated for context APU
11:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:56 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
11:59:56 INFO  : 'jtag frequency' command is executed.
11:59:56 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:56 INFO  : Context for 'APU' is selected.
11:59:56 INFO  : System reset is completed.
11:59:59 INFO  : 'after 3000' command is executed.
11:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:00:00 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:00:00 INFO  : Context for 'APU' is selected.
12:00:00 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:00:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:00 INFO  : Context for 'APU' is selected.
12:00:01 INFO  : 'ps7_init' command is executed.
12:00:01 INFO  : 'ps7_post_config' command is executed.
12:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:01 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:01 INFO  : Memory regions updated for context APU
12:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:01 INFO  : 'con' command is executed.
12:00:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:00:01 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
12:05:54 INFO  : Disconnected from the channel tcfchan#1.
12:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:13 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:08:13 INFO  : 'jtag frequency' command is executed.
12:08:13 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:13 INFO  : Context for 'APU' is selected.
12:08:13 INFO  : System reset is completed.
12:08:16 INFO  : 'after 3000' command is executed.
12:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:08:17 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:08:17 INFO  : Context for 'APU' is selected.
12:08:18 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:08:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:18 INFO  : Context for 'APU' is selected.
12:08:19 INFO  : 'ps7_init' command is executed.
12:08:19 INFO  : 'ps7_post_config' command is executed.
12:08:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:19 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:19 INFO  : Memory regions updated for context APU
12:08:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:19 INFO  : 'con' command is executed.
12:08:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:08:19 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
12:15:41 INFO  : Disconnected from the channel tcfchan#2.
17:40:10 INFO  : Registering command handlers for SDK TCF services
17:40:14 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
17:40:17 INFO  : XSCT server has started successfully.
17:40:17 INFO  : Successfully done setting XSCT server connection channel  
17:40:21 INFO  : Successfully done setting SDK workspace  
17:40:21 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
17:52:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:52:09 INFO  : 'fpga -state' command is executed.
17:52:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:12 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:52:12 INFO  : 'jtag frequency' command is executed.
17:52:12 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:12 INFO  : Context for 'APU' is selected.
17:52:12 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:52:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:12 INFO  : Context for 'APU' is selected.
17:52:12 INFO  : 'stop' command is executed.
17:52:12 INFO  : 'ps7_init' command is executed.
17:52:12 INFO  : 'ps7_post_config' command is executed.
17:52:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:12 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:12 INFO  : 'con' command is executed.
17:52:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:52:12 INFO  : Disconnected from the channel tcfchan#1.
17:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:24 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:52:24 INFO  : 'jtag frequency' command is executed.
17:52:24 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:24 INFO  : Context for 'APU' is selected.
17:52:24 INFO  : System reset is completed.
17:52:27 INFO  : 'after 3000' command is executed.
17:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:52:29 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:52:29 INFO  : Context for 'APU' is selected.
17:52:29 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:52:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:29 INFO  : Context for 'APU' is selected.
17:52:29 INFO  : 'ps7_init' command is executed.
17:52:29 INFO  : 'ps7_post_config' command is executed.
17:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:29 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:10 INFO  : Disconnected from the channel tcfchan#2.
17:53:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:12 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:53:12 INFO  : 'jtag frequency' command is executed.
17:53:12 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:12 INFO  : Context for 'APU' is selected.
17:53:12 INFO  : System reset is completed.
17:53:15 INFO  : 'after 3000' command is executed.
17:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:53:16 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:53:16 INFO  : Context for 'APU' is selected.
17:53:16 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:53:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:16 INFO  : Context for 'APU' is selected.
17:53:16 INFO  : 'ps7_init' command is executed.
17:53:16 INFO  : 'ps7_post_config' command is executed.
17:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:16 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:29 INFO  : Disconnected from the channel tcfchan#3.
17:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:06 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:55:06 INFO  : 'jtag frequency' command is executed.
17:55:06 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:06 INFO  : Context for 'APU' is selected.
17:55:06 INFO  : System reset is completed.
17:55:09 INFO  : 'after 3000' command is executed.
17:55:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:55:11 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:55:11 INFO  : Context for 'APU' is selected.
17:55:11 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:55:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:11 INFO  : Context for 'APU' is selected.
17:55:11 INFO  : 'ps7_init' command is executed.
17:55:11 INFO  : 'ps7_post_config' command is executed.
17:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:11 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:21 INFO  : Disconnected from the channel tcfchan#4.
17:55:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:22 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:55:22 INFO  : 'jtag frequency' command is executed.
17:55:22 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:22 INFO  : Context for 'APU' is selected.
17:55:22 INFO  : System reset is completed.
17:55:25 INFO  : 'after 3000' command is executed.
17:55:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:55:27 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:55:27 INFO  : Context for 'APU' is selected.
17:55:27 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:55:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:27 INFO  : Context for 'APU' is selected.
17:55:27 INFO  : 'ps7_init' command is executed.
17:55:27 INFO  : 'ps7_post_config' command is executed.
17:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:27 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:00 INFO  : Disconnected from the channel tcfchan#5.
17:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:28 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:56:28 INFO  : 'jtag frequency' command is executed.
17:56:28 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:56:28 INFO  : Context for 'APU' is selected.
17:56:28 INFO  : System reset is completed.
17:56:31 INFO  : 'after 3000' command is executed.
17:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:56:32 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:56:32 INFO  : Context for 'APU' is selected.
17:56:32 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:56:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:32 INFO  : Context for 'APU' is selected.
17:56:32 INFO  : 'ps7_init' command is executed.
17:56:32 INFO  : 'ps7_post_config' command is executed.
17:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:56:43 INFO  : Disconnected from the channel tcfchan#6.
17:57:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:02 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:57:02 INFO  : 'jtag frequency' command is executed.
17:57:02 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:02 INFO  : Context for 'APU' is selected.
17:57:02 INFO  : System reset is completed.
17:57:05 INFO  : 'after 3000' command is executed.
17:57:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:57:06 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:57:06 INFO  : Context for 'APU' is selected.
17:57:06 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:57:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:06 INFO  : Context for 'APU' is selected.
17:57:07 INFO  : 'ps7_init' command is executed.
17:57:07 INFO  : 'ps7_post_config' command is executed.
17:57:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:57:14 INFO  : Disconnected from the channel tcfchan#7.
17:57:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:28 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:57:28 INFO  : 'jtag frequency' command is executed.
17:57:28 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:28 INFO  : Context for 'APU' is selected.
17:57:28 INFO  : System reset is completed.
17:57:31 INFO  : 'after 3000' command is executed.
17:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:57:32 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:57:32 INFO  : Context for 'APU' is selected.
17:57:32 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:57:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:32 INFO  : Context for 'APU' is selected.
17:57:32 INFO  : 'ps7_init' command is executed.
17:57:32 INFO  : 'ps7_post_config' command is executed.
17:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:33 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:33 INFO  : Memory regions updated for context APU
17:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:33 INFO  : 'con' command is executed.
17:57:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:57:33 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
17:58:56 ERROR : Failed to closehw "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_1/system.hdf"
Reason: Cannot close hw design '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
Design is not opened in the current session.

17:59:00 INFO  : Disconnected from the channel tcfchan#8.
17:59:36 INFO  : Registering command handlers for SDK TCF services
17:59:38 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
17:59:40 INFO  : XSCT server has started successfully.
17:59:40 INFO  : Successfully done setting XSCT server connection channel  
17:59:40 INFO  : Successfully done setting SDK workspace  
17:59:40 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
17:59:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:49 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:59:49 INFO  : 'jtag frequency' command is executed.
17:59:49 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:49 INFO  : Context for 'APU' is selected.
17:59:50 INFO  : System reset is completed.
17:59:53 INFO  : 'after 3000' command is executed.
17:59:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:59:54 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:59:54 INFO  : Context for 'APU' is selected.
17:59:54 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:59:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:54 INFO  : Context for 'APU' is selected.
17:59:54 INFO  : 'ps7_init' command is executed.
17:59:54 INFO  : 'ps7_post_config' command is executed.
17:59:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:59:54 INFO  : Disconnected from the channel tcfchan#1.
18:00:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:15 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:00:15 INFO  : 'jtag frequency' command is executed.
18:00:15 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:00:15 INFO  : Context for 'APU' is selected.
18:00:15 INFO  : System reset is completed.
18:00:18 INFO  : 'after 3000' command is executed.
18:00:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:00:19 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:00:19 INFO  : Context for 'APU' is selected.
18:00:19 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:00:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:19 INFO  : Context for 'APU' is selected.
18:00:20 INFO  : 'ps7_init' command is executed.
18:00:20 INFO  : 'ps7_post_config' command is executed.
18:00:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:00:52 INFO  : Disconnected from the channel tcfchan#2.
18:01:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:12 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:01:12 INFO  : 'jtag frequency' command is executed.
18:01:12 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:12 INFO  : Context for 'APU' is selected.
18:01:12 INFO  : System reset is completed.
18:01:15 INFO  : 'after 3000' command is executed.
18:01:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:01:17 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:01:17 INFO  : Context for 'APU' is selected.
18:01:17 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:01:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:17 INFO  : Context for 'APU' is selected.
18:01:17 INFO  : 'ps7_init' command is executed.
18:01:17 INFO  : 'ps7_post_config' command is executed.
18:01:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:17 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:17 INFO  : Memory regions updated for context APU
18:01:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:17 INFO  : 'con' command is executed.
18:01:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:01:17 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
18:02:47 INFO  : Disconnected from the channel tcfchan#3.
18:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:50 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:02:50 INFO  : 'jtag frequency' command is executed.
18:02:50 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:02:50 INFO  : Context for 'APU' is selected.
18:02:50 INFO  : System reset is completed.
18:02:53 INFO  : 'after 3000' command is executed.
18:02:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:02:54 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:02:54 INFO  : Context for 'APU' is selected.
18:02:55 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:02:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:55 INFO  : Context for 'APU' is selected.
18:02:56 INFO  : 'ps7_init' command is executed.
18:02:56 INFO  : 'ps7_post_config' command is executed.
18:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:56 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:56 INFO  : Memory regions updated for context APU
18:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:56 INFO  : 'con' command is executed.
18:02:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:02:56 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
18:07:07 INFO  : Disconnected from the channel tcfchan#4.
18:07:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:08 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:07:08 INFO  : 'jtag frequency' command is executed.
18:07:08 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:08 INFO  : Context for 'APU' is selected.
18:07:08 INFO  : System reset is completed.
18:07:11 INFO  : 'after 3000' command is executed.
18:07:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:07:12 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:07:12 INFO  : Context for 'APU' is selected.
18:07:13 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:07:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:13 INFO  : Context for 'APU' is selected.
18:07:13 INFO  : 'ps7_init' command is executed.
18:07:13 INFO  : 'ps7_post_config' command is executed.
18:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:14 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:14 INFO  : Memory regions updated for context APU
18:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:14 INFO  : 'con' command is executed.
18:07:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:07:14 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
18:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:12 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:08:12 INFO  : 'jtag frequency' command is executed.
18:08:12 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:12 INFO  : Context for 'APU' is selected.
18:08:13 INFO  : System reset is completed.
18:08:16 INFO  : 'after 3000' command is executed.
18:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:08:17 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:08:17 INFO  : Context for 'APU' is selected.
18:08:17 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:08:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:17 INFO  : Context for 'APU' is selected.
18:08:17 INFO  : 'ps7_init' command is executed.
18:08:17 INFO  : 'ps7_post_config' command is executed.
18:08:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:08:22 INFO  : Disconnected from the channel tcfchan#5.
18:08:31 WARN  : channel "tcfchan#5" closed
18:08:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:31 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:08:31 INFO  : 'jtag frequency' command is executed.
18:08:31 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:31 INFO  : Context for 'APU' is selected.
18:08:32 INFO  : System reset is completed.
18:08:35 INFO  : 'after 3000' command is executed.
18:08:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:08:36 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:08:36 INFO  : Context for 'APU' is selected.
18:08:37 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:08:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:37 INFO  : Context for 'APU' is selected.
18:08:37 INFO  : 'ps7_init' command is executed.
18:08:37 INFO  : 'ps7_post_config' command is executed.
18:08:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:09:41 INFO  : Disconnected from the channel tcfchan#6.
18:26:17 INFO  : Registering command handlers for SDK TCF services
18:26:18 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
18:26:20 INFO  : XSCT server has started successfully.
18:26:20 INFO  : Successfully done setting XSCT server connection channel  
18:26:20 INFO  : Successfully done setting SDK workspace  
18:26:20 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
18:26:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:26:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556555121000,  Project:1556552178000
18:26:22 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
18:26:22 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:26:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:26:28 INFO  : 
18:26:29 INFO  : Updating hardware inferred compiler options for uart_intr.
18:26:29 INFO  : Clearing existing target manager status.
18:26:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:26:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:27:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:06 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:27:06 INFO  : 'jtag frequency' command is executed.
18:27:06 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:06 INFO  : Context for 'APU' is selected.
18:27:06 INFO  : System reset is completed.
18:27:09 INFO  : 'after 3000' command is executed.
18:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:27:11 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:27:11 INFO  : Context for 'APU' is selected.
18:27:11 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:27:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:11 INFO  : Context for 'APU' is selected.
18:27:11 INFO  : 'ps7_init' command is executed.
18:27:11 INFO  : 'ps7_post_config' command is executed.
18:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:11 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:11 INFO  : Memory regions updated for context APU
18:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:11 INFO  : 'con' command is executed.
18:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:27:11 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
18:28:39 INFO  : Disconnected from the channel tcfchan#1.
18:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:21 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:29:21 INFO  : 'jtag frequency' command is executed.
18:29:21 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:29:21 INFO  : Context for 'APU' is selected.
18:29:21 INFO  : System reset is completed.
18:29:24 INFO  : 'after 3000' command is executed.
18:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:29:25 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:29:25 INFO  : Context for 'APU' is selected.
18:29:25 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:29:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:25 INFO  : Context for 'APU' is selected.
18:29:26 INFO  : 'ps7_init' command is executed.
18:29:26 INFO  : 'ps7_post_config' command is executed.
18:29:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:26 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:26 INFO  : Memory regions updated for context APU
18:29:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:26 INFO  : 'con' command is executed.
18:29:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:29:26 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
18:31:07 INFO  : Disconnected from the channel tcfchan#2.
18:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:08 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:31:08 INFO  : 'jtag frequency' command is executed.
18:31:08 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:31:08 INFO  : Context for 'APU' is selected.
18:31:08 INFO  : System reset is completed.
18:31:11 INFO  : 'after 3000' command is executed.
18:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:31:12 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:31:12 INFO  : Context for 'APU' is selected.
18:31:12 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:31:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:12 INFO  : Context for 'APU' is selected.
18:31:12 INFO  : 'ps7_init' command is executed.
18:31:12 INFO  : 'ps7_post_config' command is executed.
18:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:12 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:12 INFO  : Memory regions updated for context APU
18:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:13 INFO  : 'con' command is executed.
18:31:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:31:13 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
18:32:28 INFO  : Disconnected from the channel tcfchan#3.
18:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:13 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:37:13 INFO  : 'jtag frequency' command is executed.
18:37:13 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:13 INFO  : Context for 'APU' is selected.
18:37:13 INFO  : System reset is completed.
18:37:16 INFO  : 'after 3000' command is executed.
18:37:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:37:17 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:37:17 INFO  : Context for 'APU' is selected.
18:37:17 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:37:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:17 INFO  : Context for 'APU' is selected.
18:37:17 INFO  : 'ps7_init' command is executed.
18:37:17 INFO  : 'ps7_post_config' command is executed.
18:37:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:37:59 INFO  : Disconnected from the channel tcfchan#4.
18:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:00 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:38:00 INFO  : 'jtag frequency' command is executed.
18:38:00 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:00 INFO  : Context for 'APU' is selected.
18:38:00 INFO  : System reset is completed.
18:38:03 INFO  : 'after 3000' command is executed.
18:38:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:38:04 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:38:04 INFO  : Context for 'APU' is selected.
18:38:04 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:04 INFO  : Context for 'APU' is selected.
18:38:05 INFO  : 'ps7_init' command is executed.
18:38:05 INFO  : 'ps7_post_config' command is executed.
18:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:05 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:57 INFO  : Disconnected from the channel tcfchan#5.
18:39:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:58 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:39:58 INFO  : 'jtag frequency' command is executed.
18:39:58 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:58 INFO  : Context for 'APU' is selected.
18:39:58 INFO  : System reset is completed.
18:40:01 INFO  : 'after 3000' command is executed.
18:40:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:40:02 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:40:02 INFO  : Context for 'APU' is selected.
18:40:02 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:40:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:02 INFO  : Context for 'APU' is selected.
18:40:02 INFO  : 'ps7_init' command is executed.
18:40:02 INFO  : 'ps7_post_config' command is executed.
18:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:03 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:50 INFO  : Registering command handlers for SDK TCF services
18:41:51 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
18:41:53 INFO  : XSCT server has started successfully.
18:41:53 INFO  : Successfully done setting XSCT server connection channel  
18:41:53 INFO  : Successfully done setting SDK workspace  
18:41:53 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
18:41:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:42:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:12 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:42:12 INFO  : 'jtag frequency' command is executed.
18:42:12 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:12 INFO  : Context for 'APU' is selected.
18:42:12 INFO  : System reset is completed.
18:42:15 INFO  : 'after 3000' command is executed.
18:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:42:16 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:42:16 INFO  : Context for 'APU' is selected.
18:42:16 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:42:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:16 INFO  : Context for 'APU' is selected.
18:42:16 INFO  : 'ps7_init' command is executed.
18:42:16 INFO  : 'ps7_post_config' command is executed.
18:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:16 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:37 INFO  : Disconnected from the channel tcfchan#1.
18:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:50 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:46:50 INFO  : 'jtag frequency' command is executed.
18:46:50 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:50 INFO  : Context for 'APU' is selected.
18:46:50 INFO  : System reset is completed.
18:46:53 INFO  : 'after 3000' command is executed.
18:46:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:46:55 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:46:55 INFO  : Context for 'APU' is selected.
18:46:55 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:46:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:55 INFO  : Context for 'APU' is selected.
18:46:55 INFO  : 'ps7_init' command is executed.
18:46:55 INFO  : 'ps7_post_config' command is executed.
18:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:55 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:55 INFO  : 'con' command is executed.
18:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:46:55 INFO  : Disconnected from the channel tcfchan#2.
18:47:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:08 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:47:08 INFO  : 'jtag frequency' command is executed.
18:47:08 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:08 INFO  : Context for 'APU' is selected.
18:47:09 INFO  : System reset is completed.
18:47:12 INFO  : 'after 3000' command is executed.
18:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:47:13 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:47:13 INFO  : Context for 'APU' is selected.
18:47:13 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:47:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:13 INFO  : Context for 'APU' is selected.
18:47:13 INFO  : 'ps7_init' command is executed.
18:47:13 INFO  : 'ps7_post_config' command is executed.
18:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:13 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:48 INFO  : Disconnected from the channel tcfchan#3.
18:47:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:51 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:47:51 INFO  : 'jtag frequency' command is executed.
18:47:51 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:52 INFO  : Context for 'APU' is selected.
18:47:52 INFO  : System reset is completed.
18:47:55 INFO  : 'after 3000' command is executed.
18:47:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:47:56 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:47:56 INFO  : Context for 'APU' is selected.
18:47:57 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:47:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:57 INFO  : Context for 'APU' is selected.
18:47:57 INFO  : 'ps7_init' command is executed.
18:47:57 INFO  : 'ps7_post_config' command is executed.
18:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:57 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:50 INFO  : Disconnected from the channel tcfchan#4.
18:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:51 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:48:51 INFO  : 'jtag frequency' command is executed.
18:48:51 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:51 INFO  : Context for 'APU' is selected.
18:48:51 INFO  : System reset is completed.
18:48:54 INFO  : 'after 3000' command is executed.
18:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:48:55 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:48:55 INFO  : Context for 'APU' is selected.
18:48:56 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:48:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:56 INFO  : Context for 'APU' is selected.
18:48:56 INFO  : 'ps7_init' command is executed.
18:48:56 INFO  : 'ps7_post_config' command is executed.
18:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:57 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:02 INFO  : Registering command handlers for SDK TCF services
18:56:04 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
18:56:06 INFO  : XSCT server has started successfully.
18:56:06 INFO  : Successfully done setting XSCT server connection channel  
18:56:06 INFO  : Successfully done setting SDK workspace  
18:56:06 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
18:56:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:56:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556556768000,  Project:1556555121000
18:56:08 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
18:56:08 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:56:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:56:11 INFO  : 
18:56:12 INFO  : Updating hardware inferred compiler options for uart_intr.
18:56:12 INFO  : Clearing existing target manager status.
18:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:44 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:57:44 INFO  : 'jtag frequency' command is executed.
18:57:44 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:44 INFO  : Context for 'APU' is selected.
18:57:44 INFO  : System reset is completed.
18:57:47 INFO  : 'after 3000' command is executed.
18:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:57:48 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:57:48 INFO  : Context for 'APU' is selected.
18:57:48 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:48 INFO  : Context for 'APU' is selected.
18:57:48 INFO  : 'ps7_init' command is executed.
18:57:48 INFO  : 'ps7_post_config' command is executed.
18:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:48 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:07 INFO  : Disconnected from the channel tcfchan#1.
18:59:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:08 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:59:08 INFO  : 'jtag frequency' command is executed.
18:59:08 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:08 INFO  : Context for 'APU' is selected.
18:59:09 INFO  : System reset is completed.
18:59:12 INFO  : 'after 3000' command is executed.
18:59:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:59:13 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:59:13 INFO  : Context for 'APU' is selected.
18:59:14 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:59:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:14 INFO  : Context for 'APU' is selected.
18:59:14 INFO  : 'ps7_init' command is executed.
18:59:14 INFO  : 'ps7_post_config' command is executed.
18:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:14 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:43 INFO  : Disconnected from the channel tcfchan#2.
18:59:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:44 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:59:44 INFO  : 'jtag frequency' command is executed.
18:59:44 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:44 INFO  : Context for 'APU' is selected.
18:59:44 INFO  : System reset is completed.
18:59:47 INFO  : 'after 3000' command is executed.
18:59:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:59:49 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:59:49 INFO  : Context for 'APU' is selected.
18:59:49 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:59:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:49 INFO  : Context for 'APU' is selected.
18:59:49 INFO  : 'ps7_init' command is executed.
18:59:49 INFO  : 'ps7_post_config' command is executed.
18:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:49 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:11 INFO  : Registering command handlers for SDK TCF services
19:21:12 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
19:21:14 INFO  : XSCT server has started successfully.
19:21:14 INFO  : Successfully done setting XSCT server connection channel  
19:21:14 INFO  : Successfully done setting SDK workspace  
19:21:14 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
19:21:14 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:21:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556558418000,  Project:1556556768000
19:21:16 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
19:21:16 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:21:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:21:19 INFO  : 
19:21:20 INFO  : Updating hardware inferred compiler options for uart_intr.
19:21:20 INFO  : Clearing existing target manager status.
19:21:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:21:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:21:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:49 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:21:49 INFO  : 'jtag frequency' command is executed.
19:21:49 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:21:49 INFO  : Context for 'APU' is selected.
19:21:49 INFO  : System reset is completed.
19:21:52 INFO  : 'after 3000' command is executed.
19:21:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:21:54 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:21:54 INFO  : Context for 'APU' is selected.
19:21:54 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:21:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:54 INFO  : Context for 'APU' is selected.
19:21:54 INFO  : 'ps7_init' command is executed.
19:21:54 INFO  : 'ps7_post_config' command is executed.
19:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:54 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:54 INFO  : Memory regions updated for context APU
19:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:54 INFO  : 'con' command is executed.
19:21:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:21:54 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
19:23:09 INFO  : Disconnected from the channel tcfchan#1.
19:23:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:10 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:23:10 INFO  : 'jtag frequency' command is executed.
19:23:10 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:10 INFO  : Context for 'APU' is selected.
19:23:10 INFO  : System reset is completed.
19:23:13 INFO  : 'after 3000' command is executed.
19:23:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:23:14 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:23:14 INFO  : Context for 'APU' is selected.
19:23:15 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:15 INFO  : Context for 'APU' is selected.
19:23:15 INFO  : 'ps7_init' command is executed.
19:23:15 INFO  : 'ps7_post_config' command is executed.
19:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:16 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:16 INFO  : Memory regions updated for context APU
19:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:16 INFO  : 'con' command is executed.
19:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:23:16 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
19:23:53 INFO  : Disconnected from the channel tcfchan#2.
19:23:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:54 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:23:54 INFO  : 'jtag frequency' command is executed.
19:23:54 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:54 INFO  : Context for 'APU' is selected.
19:23:54 INFO  : System reset is completed.
19:23:57 INFO  : 'after 3000' command is executed.
19:23:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:23:59 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:23:59 INFO  : Context for 'APU' is selected.
19:23:59 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:23:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:59 INFO  : Context for 'APU' is selected.
19:23:59 INFO  : 'ps7_init' command is executed.
19:23:59 INFO  : 'ps7_post_config' command is executed.
19:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:59 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:59 INFO  : Memory regions updated for context APU
19:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:59 INFO  : 'con' command is executed.
19:23:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:23:59 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
19:24:25 INFO  : Disconnected from the channel tcfchan#3.
19:24:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:26 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:24:26 INFO  : 'jtag frequency' command is executed.
19:24:26 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:26 INFO  : Context for 'APU' is selected.
19:24:26 INFO  : System reset is completed.
19:24:29 INFO  : 'after 3000' command is executed.
19:24:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:24:31 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:24:31 INFO  : Context for 'APU' is selected.
19:24:31 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:24:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:31 INFO  : Context for 'APU' is selected.
19:24:31 INFO  : 'ps7_init' command is executed.
19:24:31 INFO  : 'ps7_post_config' command is executed.
19:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:31 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:31 INFO  : Memory regions updated for context APU
19:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:31 INFO  : 'con' command is executed.
19:24:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:24:31 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
19:25:05 INFO  : Disconnected from the channel tcfchan#4.
19:25:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:06 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:25:06 INFO  : 'jtag frequency' command is executed.
19:25:06 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:06 INFO  : Context for 'APU' is selected.
19:25:06 INFO  : System reset is completed.
19:25:09 INFO  : 'after 3000' command is executed.
19:25:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:25:11 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:25:11 INFO  : Context for 'APU' is selected.
19:25:11 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:11 INFO  : Context for 'APU' is selected.
19:25:11 INFO  : 'ps7_init' command is executed.
19:25:11 INFO  : 'ps7_post_config' command is executed.
19:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:11 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:11 INFO  : Memory regions updated for context APU
19:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:11 INFO  : 'con' command is executed.
19:25:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:25:11 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
19:25:56 INFO  : Disconnected from the channel tcfchan#5.
19:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:17 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:26:17 INFO  : 'jtag frequency' command is executed.
19:26:17 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:17 INFO  : Context for 'APU' is selected.
19:26:17 INFO  : System reset is completed.
19:26:20 INFO  : 'after 3000' command is executed.
19:26:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:26:21 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:26:21 INFO  : Context for 'APU' is selected.
19:26:21 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:26:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:21 INFO  : Context for 'APU' is selected.
19:26:21 INFO  : 'ps7_init' command is executed.
19:26:21 INFO  : 'ps7_post_config' command is executed.
19:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:22 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:02 INFO  : Registering command handlers for SDK TCF services
19:30:03 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
19:30:05 INFO  : XSCT server has started successfully.
19:30:05 INFO  : Successfully done setting XSCT server connection channel  
19:30:05 INFO  : Successfully done setting SDK workspace  
19:30:05 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
19:30:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:30:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556558947000,  Project:1556558418000
19:30:07 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
19:30:07 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:30:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:30:10 INFO  : 
19:30:11 INFO  : Updating hardware inferred compiler options for uart_intr.
19:30:11 INFO  : Clearing existing target manager status.
19:30:11 INFO  : Closing and re-opening the MSS file of ther project uart_intr_bsp
19:30:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:30:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:30:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:39 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:30:39 INFO  : 'jtag frequency' command is executed.
19:30:39 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:39 INFO  : Context for 'APU' is selected.
19:30:39 INFO  : System reset is completed.
19:30:42 INFO  : 'after 3000' command is executed.
19:30:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:30:43 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:30:43 INFO  : Context for 'APU' is selected.
19:30:43 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:30:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:43 INFO  : Context for 'APU' is selected.
19:30:43 INFO  : 'ps7_init' command is executed.
19:30:43 INFO  : 'ps7_post_config' command is executed.
19:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:44 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:15 INFO  : Disconnected from the channel tcfchan#1.
19:37:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556559397000,  Project:1556558947000
19:37:33 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:37:36 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:37:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:37:39 INFO  : 
19:37:40 INFO  : Updating hardware inferred compiler options for uart_intr.
19:37:40 INFO  : Clearing existing target manager status.
19:37:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:37:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:15 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:38:15 INFO  : 'jtag frequency' command is executed.
19:38:15 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:38:15 INFO  : Context for 'APU' is selected.
19:38:15 INFO  : System reset is completed.
19:38:18 INFO  : 'after 3000' command is executed.
19:38:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:38:19 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:38:19 INFO  : Context for 'APU' is selected.
19:38:19 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:38:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:19 INFO  : Context for 'APU' is selected.
19:38:20 INFO  : 'ps7_init' command is executed.
19:38:20 INFO  : 'ps7_post_config' command is executed.
19:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:20 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:29 INFO  : Registering command handlers for SDK TCF services
19:46:30 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
19:46:32 INFO  : XSCT server has started successfully.
19:46:32 INFO  : Successfully done setting XSCT server connection channel  
19:46:32 INFO  : Successfully done setting SDK workspace  
19:46:32 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
19:46:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:46:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556559949000,  Project:1556559397000
19:46:34 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
19:46:34 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:46:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:46:37 INFO  : 
19:46:38 INFO  : Updating hardware inferred compiler options for uart_intr.
19:46:38 INFO  : Clearing existing target manager status.
19:46:38 INFO  : Closing and re-opening the MSS file of ther project uart_intr_bsp
19:46:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:46:39 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:44 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:49:44 INFO  : 'jtag frequency' command is executed.
19:49:44 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:49:44 INFO  : Context for 'APU' is selected.
19:49:44 INFO  : System reset is completed.
19:49:47 INFO  : 'after 3000' command is executed.
19:49:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:49:49 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:49:49 INFO  : Context for 'APU' is selected.
19:49:49 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:49:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:49 INFO  : Context for 'APU' is selected.
19:49:49 INFO  : 'ps7_init' command is executed.
19:49:49 INFO  : 'ps7_post_config' command is executed.
19:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:49 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:49 INFO  : Memory regions updated for context APU
19:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:49 INFO  : 'con' command is executed.
19:49:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:49:49 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
19:50:13 INFO  : Disconnected from the channel tcfchan#1.
19:50:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:14 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:50:14 INFO  : 'jtag frequency' command is executed.
19:50:14 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:14 INFO  : Context for 'APU' is selected.
19:50:14 INFO  : System reset is completed.
19:50:17 INFO  : 'after 3000' command is executed.
19:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:50:19 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:50:19 INFO  : Context for 'APU' is selected.
19:50:20 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:50:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:20 INFO  : Context for 'APU' is selected.
19:50:20 INFO  : 'ps7_init' command is executed.
19:50:20 INFO  : 'ps7_post_config' command is executed.
19:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:20 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:20 INFO  : Memory regions updated for context APU
19:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:20 INFO  : 'con' command is executed.
19:50:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:50:20 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
19:50:34 INFO  : Disconnected from the channel tcfchan#2.
19:50:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:35 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:50:35 INFO  : 'jtag frequency' command is executed.
19:50:35 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:35 INFO  : Context for 'APU' is selected.
19:50:36 INFO  : System reset is completed.
19:50:39 INFO  : 'after 3000' command is executed.
19:50:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:50:40 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:50:40 INFO  : Context for 'APU' is selected.
19:50:40 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:50:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:40 INFO  : Context for 'APU' is selected.
19:50:40 INFO  : 'ps7_init' command is executed.
19:50:40 INFO  : 'ps7_post_config' command is executed.
19:50:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:40 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:40 INFO  : Memory regions updated for context APU
19:50:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:40 INFO  : 'con' command is executed.
19:50:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:50:40 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
19:50:59 INFO  : Disconnected from the channel tcfchan#3.
19:51:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:01 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:51:01 INFO  : 'jtag frequency' command is executed.
19:51:01 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:01 INFO  : Context for 'APU' is selected.
19:51:01 INFO  : System reset is completed.
19:51:04 INFO  : 'after 3000' command is executed.
19:51:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:51:05 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:51:05 INFO  : Context for 'APU' is selected.
19:51:05 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:51:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:05 INFO  : Context for 'APU' is selected.
19:51:05 INFO  : 'ps7_init' command is executed.
19:51:05 INFO  : 'ps7_post_config' command is executed.
19:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:05 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:05 INFO  : Memory regions updated for context APU
19:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:06 INFO  : 'con' command is executed.
19:51:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:51:06 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
19:51:30 INFO  : Disconnected from the channel tcfchan#4.
19:51:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:39 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:51:39 INFO  : 'jtag frequency' command is executed.
19:51:39 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:39 INFO  : Context for 'APU' is selected.
19:51:39 INFO  : System reset is completed.
19:51:42 INFO  : 'after 3000' command is executed.
19:51:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:51:43 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:51:43 INFO  : Context for 'APU' is selected.
19:51:43 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:51:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:43 INFO  : Context for 'APU' is selected.
19:51:43 INFO  : 'ps7_init' command is executed.
19:51:43 INFO  : 'ps7_post_config' command is executed.
19:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:43 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:19 INFO  : Disconnected from the channel tcfchan#5.
19:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:20 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:54:20 INFO  : 'jtag frequency' command is executed.
19:54:20 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:20 INFO  : Context for 'APU' is selected.
19:54:20 INFO  : System reset is completed.
19:54:23 INFO  : 'after 3000' command is executed.
19:54:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:54:24 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:54:24 INFO  : Context for 'APU' is selected.
19:54:24 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:54:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:24 INFO  : Context for 'APU' is selected.
19:54:25 INFO  : 'ps7_init' command is executed.
19:54:25 INFO  : 'ps7_post_config' command is executed.
19:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:25 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:00 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
19:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:58:00 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
19:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:58:00 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
19:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:58:54 INFO  : Registering command handlers for SDK TCF services
19:58:55 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
19:58:57 INFO  : XSCT server has started successfully.
19:58:57 INFO  : Successfully done setting XSCT server connection channel  
19:58:57 INFO  : Successfully done setting SDK workspace  
19:58:57 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
19:58:57 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:10 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:59:10 INFO  : 'jtag frequency' command is executed.
19:59:10 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:10 INFO  : Context for 'APU' is selected.
19:59:11 INFO  : System reset is completed.
19:59:14 INFO  : 'after 3000' command is executed.
19:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:59:15 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:59:15 INFO  : Context for 'APU' is selected.
19:59:15 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:15 INFO  : Context for 'APU' is selected.
19:59:15 INFO  : 'ps7_init' command is executed.
19:59:15 INFO  : 'ps7_post_config' command is executed.
19:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:15 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:15 INFO  : Memory regions updated for context APU
19:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:16 INFO  : 'con' command is executed.
19:59:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:59:16 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:01:24 INFO  : Disconnected from the channel tcfchan#1.
20:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:25 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:01:25 INFO  : 'jtag frequency' command is executed.
20:01:25 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:25 INFO  : Context for 'APU' is selected.
20:01:25 INFO  : System reset is completed.
20:01:28 INFO  : 'after 3000' command is executed.
20:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:01:29 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:01:29 INFO  : Context for 'APU' is selected.
20:01:30 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:01:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:30 INFO  : Context for 'APU' is selected.
20:01:30 INFO  : 'ps7_init' command is executed.
20:01:30 INFO  : 'ps7_post_config' command is executed.
20:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:31 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:31 INFO  : Memory regions updated for context APU
20:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:31 INFO  : 'con' command is executed.
20:01:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:01:31 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:02:37 INFO  : Disconnected from the channel tcfchan#2.
20:02:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:38 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:02:38 INFO  : 'jtag frequency' command is executed.
20:02:38 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:38 INFO  : Context for 'APU' is selected.
20:02:38 INFO  : System reset is completed.
20:02:41 INFO  : 'after 3000' command is executed.
20:02:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:02:43 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:02:43 INFO  : Context for 'APU' is selected.
20:02:44 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:02:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:44 INFO  : Context for 'APU' is selected.
20:02:44 INFO  : 'ps7_init' command is executed.
20:02:44 INFO  : 'ps7_post_config' command is executed.
20:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:44 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:44 INFO  : Memory regions updated for context APU
20:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:44 INFO  : 'con' command is executed.
20:02:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:02:44 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:03:47 INFO  : Disconnected from the channel tcfchan#3.
20:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:48 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:03:48 INFO  : 'jtag frequency' command is executed.
20:03:48 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:48 INFO  : Context for 'APU' is selected.
20:03:48 INFO  : System reset is completed.
20:03:51 INFO  : 'after 3000' command is executed.
20:03:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:03:52 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:03:52 INFO  : Context for 'APU' is selected.
20:03:53 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:03:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:53 INFO  : Context for 'APU' is selected.
20:03:53 INFO  : 'ps7_init' command is executed.
20:03:53 INFO  : 'ps7_post_config' command is executed.
20:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:54 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:54 INFO  : Memory regions updated for context APU
20:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:54 INFO  : 'con' command is executed.
20:03:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:03:54 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:04:32 INFO  : Disconnected from the channel tcfchan#4.
20:04:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:33 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:04:33 INFO  : 'jtag frequency' command is executed.
20:04:33 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:33 INFO  : Context for 'APU' is selected.
20:04:33 INFO  : System reset is completed.
20:04:36 INFO  : 'after 3000' command is executed.
20:04:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:04:37 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:04:37 INFO  : Context for 'APU' is selected.
20:04:38 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:04:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:38 INFO  : Context for 'APU' is selected.
20:04:38 INFO  : 'ps7_init' command is executed.
20:04:38 INFO  : 'ps7_post_config' command is executed.
20:04:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:39 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:39 INFO  : Memory regions updated for context APU
20:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:39 INFO  : 'con' command is executed.
20:04:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:04:39 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:05:19 INFO  : Disconnected from the channel tcfchan#5.
20:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:20 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:05:20 INFO  : 'jtag frequency' command is executed.
20:05:20 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:20 INFO  : Context for 'APU' is selected.
20:05:20 INFO  : System reset is completed.
20:05:23 INFO  : 'after 3000' command is executed.
20:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:05:24 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:05:24 INFO  : Context for 'APU' is selected.
20:05:25 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:05:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:25 INFO  : Context for 'APU' is selected.
20:05:26 INFO  : 'ps7_init' command is executed.
20:05:26 INFO  : 'ps7_post_config' command is executed.
20:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:26 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:26 INFO  : Memory regions updated for context APU
20:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:26 INFO  : 'con' command is executed.
20:05:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:05:26 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:06:00 INFO  : Disconnected from the channel tcfchan#6.
20:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:14 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:06:14 INFO  : 'jtag frequency' command is executed.
20:06:14 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:06:14 INFO  : Context for 'APU' is selected.
20:06:15 INFO  : System reset is completed.
20:06:18 INFO  : 'after 3000' command is executed.
20:06:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:06:19 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:06:19 INFO  : Context for 'APU' is selected.
20:06:19 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:06:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:19 INFO  : Context for 'APU' is selected.
20:06:19 INFO  : 'ps7_init' command is executed.
20:06:19 INFO  : 'ps7_post_config' command is executed.
20:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:19 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:13 INFO  : Disconnected from the channel tcfchan#7.
20:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:14 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:07:14 INFO  : 'jtag frequency' command is executed.
20:07:14 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:07:14 INFO  : Context for 'APU' is selected.
20:07:14 INFO  : System reset is completed.
20:07:17 INFO  : 'after 3000' command is executed.
20:07:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:07:19 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:07:19 INFO  : Context for 'APU' is selected.
20:07:20 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:20 INFO  : Context for 'APU' is selected.
20:07:20 INFO  : 'ps7_init' command is executed.
20:07:20 INFO  : 'ps7_post_config' command is executed.
20:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:20 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:47 INFO  : Disconnected from the channel tcfchan#8.
20:08:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:08 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:08:08 INFO  : 'jtag frequency' command is executed.
20:08:08 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:08:08 INFO  : Context for 'APU' is selected.
20:08:08 INFO  : System reset is completed.
20:08:11 INFO  : 'after 3000' command is executed.
20:08:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:08:13 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:08:13 INFO  : Context for 'APU' is selected.
20:08:14 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:08:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:14 INFO  : Context for 'APU' is selected.
20:08:14 INFO  : 'ps7_init' command is executed.
20:08:14 INFO  : 'ps7_post_config' command is executed.
20:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:14 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:40 INFO  : Disconnected from the channel tcfchan#9.
20:15:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556561453000,  Project:1556559949000
20:15:23 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:15:25 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
20:15:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:15:28 INFO  : 
20:15:29 INFO  : Updating hardware inferred compiler options for uart_intr.
20:15:29 INFO  : Clearing existing target manager status.
20:15:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:15:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:05 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:16:05 INFO  : 'jtag frequency' command is executed.
20:16:05 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:05 INFO  : Context for 'APU' is selected.
20:16:05 INFO  : System reset is completed.
20:16:08 INFO  : 'after 3000' command is executed.
20:16:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:16:10 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:16:10 INFO  : Context for 'APU' is selected.
20:16:10 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:16:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:10 INFO  : Context for 'APU' is selected.
20:16:10 INFO  : 'ps7_init' command is executed.
20:16:10 INFO  : 'ps7_post_config' command is executed.
20:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:10 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:32 INFO  : Registering command handlers for SDK TCF services
20:39:33 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
20:39:35 INFO  : XSCT server has started successfully.
20:39:35 INFO  : Successfully done setting XSCT server connection channel  
20:39:35 INFO  : Successfully done setting SDK workspace  
20:39:35 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
20:39:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:39:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556563143000,  Project:1556561453000
20:39:37 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
20:39:37 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
20:39:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:39:40 INFO  : 
20:39:41 INFO  : Updating hardware inferred compiler options for uart_intr.
20:39:41 INFO  : Clearing existing target manager status.
20:39:41 INFO  : Closing and re-opening the MSS file of ther project uart_intr_bsp
20:39:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:39:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:20 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:40:20 INFO  : 'jtag frequency' command is executed.
20:40:20 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:20 INFO  : Context for 'APU' is selected.
20:40:20 INFO  : System reset is completed.
20:40:23 INFO  : 'after 3000' command is executed.
20:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:40:25 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:40:25 INFO  : Context for 'APU' is selected.
20:40:25 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:25 INFO  : Context for 'APU' is selected.
20:40:25 INFO  : 'ps7_init' command is executed.
20:40:25 INFO  : 'ps7_post_config' command is executed.
20:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:25 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:25 INFO  : Memory regions updated for context APU
20:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:25 INFO  : 'con' command is executed.
20:40:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:40:25 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:42:18 INFO  : Disconnected from the channel tcfchan#1.
20:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:20 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:42:20 INFO  : 'jtag frequency' command is executed.
20:42:20 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:20 INFO  : Context for 'APU' is selected.
20:42:20 INFO  : System reset is completed.
20:42:23 INFO  : 'after 3000' command is executed.
20:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:42:24 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:42:24 INFO  : Context for 'APU' is selected.
20:42:25 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:25 INFO  : Context for 'APU' is selected.
20:42:25 INFO  : 'ps7_init' command is executed.
20:42:25 INFO  : 'ps7_post_config' command is executed.
20:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:25 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:25 INFO  : Memory regions updated for context APU
20:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:26 INFO  : 'con' command is executed.
20:42:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:42:26 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:42:45 INFO  : Disconnected from the channel tcfchan#2.
20:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:58 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:42:58 INFO  : 'jtag frequency' command is executed.
20:42:58 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:58 INFO  : Context for 'APU' is selected.
20:42:58 INFO  : System reset is completed.
20:43:01 INFO  : 'after 3000' command is executed.
20:43:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:43:02 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:43:02 INFO  : Context for 'APU' is selected.
20:43:02 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:02 INFO  : Context for 'APU' is selected.
20:43:03 INFO  : 'ps7_init' command is executed.
20:43:03 INFO  : 'ps7_post_config' command is executed.
20:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:03 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:40 INFO  : Disconnected from the channel tcfchan#3.
20:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:58 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:43:58 INFO  : 'jtag frequency' command is executed.
20:43:58 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:58 INFO  : Context for 'APU' is selected.
20:43:58 INFO  : System reset is completed.
20:44:01 INFO  : 'after 3000' command is executed.
20:44:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:44:02 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:44:02 INFO  : Context for 'APU' is selected.
20:44:02 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:44:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:02 INFO  : Context for 'APU' is selected.
20:44:02 INFO  : 'ps7_init' command is executed.
20:44:02 INFO  : 'ps7_post_config' command is executed.
20:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:03 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:44 INFO  : Disconnected from the channel tcfchan#4.
18:31:22 INFO  : Registering command handlers for SDK TCF services
18:31:26 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
18:31:29 INFO  : XSCT server has started successfully.
18:31:29 INFO  : Successfully done setting XSCT server connection channel  
18:31:33 INFO  : Successfully done setting SDK workspace  
18:31:33 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
18:31:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:31:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556641805000,  Project:1556563143000
18:31:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
18:31:40 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:31:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:31:48 INFO  : 
18:31:48 INFO  : Updating hardware inferred compiler options for uart_intr.
18:31:48 INFO  : Clearing existing target manager status.
18:31:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:31:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:32:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:33:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:33:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:35:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:35:45 INFO  : Registering command handlers for SDK TCF services
18:35:46 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
18:35:48 INFO  : XSCT server has started successfully.
18:35:48 INFO  : Successfully done setting XSCT server connection channel  
18:35:48 INFO  : Successfully done setting SDK workspace  
18:35:48 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
18:35:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:17 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:36:17 INFO  : 'jtag frequency' command is executed.
18:36:17 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:17 INFO  : Context for 'APU' is selected.
18:36:17 INFO  : System reset is completed.
18:36:20 INFO  : 'after 3000' command is executed.
18:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:36:22 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:36:22 INFO  : Context for 'APU' is selected.
18:36:22 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:36:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:22 INFO  : Context for 'APU' is selected.
18:36:22 INFO  : 'ps7_init' command is executed.
18:36:22 INFO  : 'ps7_post_config' command is executed.
18:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:22 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:04 INFO  : Disconnected from the channel tcfchan#1.
18:37:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:18 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:37:18 INFO  : 'jtag frequency' command is executed.
18:37:18 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:18 INFO  : Context for 'APU' is selected.
18:37:18 INFO  : System reset is completed.
18:37:21 INFO  : 'after 3000' command is executed.
18:37:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:37:23 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:37:23 INFO  : Context for 'APU' is selected.
18:37:24 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:37:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:24 INFO  : Context for 'APU' is selected.
18:37:24 INFO  : 'ps7_init' command is executed.
18:37:24 INFO  : 'ps7_post_config' command is executed.
18:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:24 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:39 INFO  : Disconnected from the channel tcfchan#2.
18:38:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:06 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:38:06 INFO  : 'jtag frequency' command is executed.
18:38:06 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:06 INFO  : Context for 'APU' is selected.
18:38:06 INFO  : System reset is completed.
18:38:09 INFO  : 'after 3000' command is executed.
18:38:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:38:10 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:38:10 INFO  : Context for 'APU' is selected.
18:38:10 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:10 INFO  : Context for 'APU' is selected.
18:38:11 INFO  : 'ps7_init' command is executed.
18:38:11 INFO  : 'ps7_post_config' command is executed.
18:38:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:11 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:11 INFO  : Memory regions updated for context APU
18:38:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:11 INFO  : 'con' command is executed.
18:38:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:38:11 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
18:39:07 INFO  : Disconnected from the channel tcfchan#3.
18:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:16 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:39:16 INFO  : 'jtag frequency' command is executed.
18:39:16 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:16 INFO  : Context for 'APU' is selected.
18:39:16 INFO  : System reset is completed.
18:39:19 INFO  : 'after 3000' command is executed.
18:39:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:39:21 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:39:21 INFO  : Context for 'APU' is selected.
18:39:21 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:39:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:21 INFO  : Context for 'APU' is selected.
18:39:21 INFO  : 'ps7_init' command is executed.
18:39:21 INFO  : 'ps7_post_config' command is executed.
18:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:21 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:09 INFO  : Disconnected from the channel tcfchan#4.
18:40:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:24 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:40:24 INFO  : 'jtag frequency' command is executed.
18:40:24 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:24 INFO  : Context for 'APU' is selected.
18:40:25 INFO  : System reset is completed.
18:40:28 INFO  : 'after 3000' command is executed.
18:40:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:40:29 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:40:29 INFO  : Context for 'APU' is selected.
18:40:29 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:40:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:29 INFO  : Context for 'APU' is selected.
18:40:29 INFO  : 'ps7_init' command is executed.
18:40:29 INFO  : 'ps7_post_config' command is executed.
18:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:29 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:29 INFO  : Memory regions updated for context APU
18:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:29 INFO  : 'con' command is executed.
18:40:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:40:29 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
18:41:27 INFO  : Disconnected from the channel tcfchan#5.
18:41:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:28 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:41:28 INFO  : 'jtag frequency' command is executed.
18:41:28 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:28 INFO  : Context for 'APU' is selected.
18:41:28 INFO  : System reset is completed.
18:41:31 INFO  : 'after 3000' command is executed.
18:41:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:41:32 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:41:32 INFO  : Context for 'APU' is selected.
18:41:34 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:41:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:34 INFO  : Context for 'APU' is selected.
18:41:34 INFO  : 'ps7_init' command is executed.
18:41:34 INFO  : 'ps7_post_config' command is executed.
18:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:34 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:34 INFO  : Memory regions updated for context APU
18:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:34 INFO  : 'con' command is executed.
18:41:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:41:34 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
18:42:09 INFO  : Disconnected from the channel tcfchan#6.
18:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:16 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:42:16 INFO  : 'jtag frequency' command is executed.
18:42:16 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:16 INFO  : Context for 'APU' is selected.
18:42:16 INFO  : System reset is completed.
18:42:19 INFO  : 'after 3000' command is executed.
18:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:42:20 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:42:20 INFO  : Context for 'APU' is selected.
18:42:21 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:42:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:21 INFO  : Context for 'APU' is selected.
18:42:21 INFO  : 'ps7_init' command is executed.
18:42:21 INFO  : 'ps7_post_config' command is executed.
18:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:21 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:23 INFO  : Disconnected from the channel tcfchan#7.
18:45:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:33 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:45:33 INFO  : 'jtag frequency' command is executed.
18:45:33 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:45:33 INFO  : Context for 'APU' is selected.
18:45:34 INFO  : System reset is completed.
18:45:37 INFO  : 'after 3000' command is executed.
18:45:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:45:38 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:45:38 INFO  : Context for 'APU' is selected.
18:45:38 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:45:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:38 INFO  : Context for 'APU' is selected.
18:45:38 INFO  : 'ps7_init' command is executed.
18:45:38 INFO  : 'ps7_post_config' command is executed.
18:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:38 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:38 INFO  : 'con' command is executed.
18:45:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:45:38 INFO  : Disconnected from the channel tcfchan#8.
18:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:06 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:46:06 INFO  : 'jtag frequency' command is executed.
18:46:06 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:06 INFO  : Context for 'APU' is selected.
18:46:06 INFO  : System reset is completed.
18:46:09 INFO  : 'after 3000' command is executed.
18:46:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:46:10 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:46:11 INFO  : Context for 'APU' is selected.
18:46:11 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:46:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:11 INFO  : Context for 'APU' is selected.
18:46:11 INFO  : 'ps7_init' command is executed.
18:46:11 INFO  : 'ps7_post_config' command is executed.
18:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:11 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:54 INFO  : Disconnected from the channel tcfchan#9.
18:47:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:15 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:47:15 INFO  : 'jtag frequency' command is executed.
18:47:15 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:15 INFO  : Context for 'APU' is selected.
18:47:15 INFO  : System reset is completed.
18:47:18 INFO  : 'after 3000' command is executed.
18:47:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:47:20 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:47:20 INFO  : Context for 'APU' is selected.
18:47:20 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:47:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:20 INFO  : Context for 'APU' is selected.
18:47:20 INFO  : 'ps7_init' command is executed.
18:47:20 INFO  : 'ps7_post_config' command is executed.
18:47:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:20 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:20 INFO  : Memory regions updated for context APU
18:47:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:20 INFO  : 'con' command is executed.
18:47:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:47:20 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
18:47:51 INFO  : Disconnected from the channel tcfchan#10.
18:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:23 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:48:23 INFO  : 'jtag frequency' command is executed.
18:48:23 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:23 INFO  : Context for 'APU' is selected.
18:48:23 INFO  : System reset is completed.
18:48:26 INFO  : 'after 3000' command is executed.
18:48:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:48:28 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:48:28 INFO  : Context for 'APU' is selected.
18:48:28 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:48:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:28 INFO  : Context for 'APU' is selected.
18:48:28 INFO  : 'ps7_init' command is executed.
18:48:28 INFO  : 'ps7_post_config' command is executed.
18:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:28 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:05 INFO  : Disconnected from the channel tcfchan#11.
18:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:39 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:49:39 INFO  : 'jtag frequency' command is executed.
18:49:39 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:39 INFO  : Context for 'APU' is selected.
18:49:39 INFO  : System reset is completed.
18:49:42 INFO  : 'after 3000' command is executed.
18:49:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:49:44 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:49:44 INFO  : Context for 'APU' is selected.
18:49:44 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:49:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:44 INFO  : Context for 'APU' is selected.
18:49:44 INFO  : 'ps7_init' command is executed.
18:49:44 INFO  : 'ps7_post_config' command is executed.
18:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:44 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:44 INFO  : Memory regions updated for context APU
18:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:44 INFO  : 'con' command is executed.
18:49:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:49:44 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
18:50:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:03 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:50:03 INFO  : 'jtag frequency' command is executed.
18:50:03 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:03 INFO  : Context for 'APU' is selected.
18:50:03 INFO  : System reset is completed.
18:50:06 INFO  : 'after 3000' command is executed.
18:50:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:50:08 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:50:08 INFO  : Context for 'APU' is selected.
18:50:08 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:50:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:08 INFO  : Context for 'APU' is selected.
18:50:08 INFO  : 'ps7_init' command is executed.
18:50:08 INFO  : 'ps7_post_config' command is executed.
18:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:08 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:21 INFO  : Disconnected from the channel tcfchan#12.
18:50:26 WARN  : channel "tcfchan#12" closed
18:50:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:41 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:50:41 INFO  : 'jtag frequency' command is executed.
18:50:41 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:41 INFO  : Context for 'APU' is selected.
18:50:41 INFO  : System reset is completed.
18:50:44 INFO  : 'after 3000' command is executed.
18:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:50:45 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:50:45 INFO  : Context for 'APU' is selected.
18:50:46 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:50:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:46 INFO  : Context for 'APU' is selected.
18:50:46 INFO  : 'ps7_init' command is executed.
18:50:46 INFO  : 'ps7_post_config' command is executed.
18:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:46 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:13 INFO  : Disconnected from the channel tcfchan#13.
18:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:20 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:52:20 INFO  : 'jtag frequency' command is executed.
18:52:20 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:20 INFO  : Context for 'APU' is selected.
18:52:20 INFO  : System reset is completed.
18:52:23 INFO  : 'after 3000' command is executed.
18:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:52:24 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:52:24 INFO  : Context for 'APU' is selected.
18:52:24 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:52:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:24 INFO  : Context for 'APU' is selected.
18:52:24 INFO  : 'ps7_init' command is executed.
18:52:24 INFO  : 'ps7_post_config' command is executed.
18:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:25 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:08 INFO  : Disconnected from the channel tcfchan#14.
18:55:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:22 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:55:22 INFO  : 'jtag frequency' command is executed.
18:55:22 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:22 INFO  : Context for 'APU' is selected.
18:55:22 INFO  : System reset is completed.
18:55:25 INFO  : 'after 3000' command is executed.
18:55:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:55:26 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:55:26 INFO  : Context for 'APU' is selected.
18:55:26 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:55:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:26 INFO  : Context for 'APU' is selected.
18:55:26 INFO  : 'ps7_init' command is executed.
18:55:26 INFO  : 'ps7_post_config' command is executed.
18:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:27 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:27 INFO  : Memory regions updated for context APU
18:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:27 INFO  : 'con' command is executed.
18:55:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:55:27 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
18:56:22 INFO  : Disconnected from the channel tcfchan#15.
19:00:50 INFO  : Registering command handlers for SDK TCF services
19:00:51 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
19:00:53 INFO  : XSCT server has started successfully.
19:00:53 INFO  : Successfully done setting XSCT server connection channel  
19:00:53 INFO  : Successfully done setting SDK workspace  
19:00:53 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
19:00:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:00:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556643613000,  Project:1556641805000
19:00:55 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
19:00:55 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:00:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:00:58 INFO  : 
19:00:58 INFO  : Updating hardware inferred compiler options for uart_intr.
19:00:58 INFO  : Clearing existing target manager status.
19:00:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:00:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:02:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:02 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:02:02 INFO  : 'jtag frequency' command is executed.
19:02:02 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:02 INFO  : Context for 'APU' is selected.
19:02:02 INFO  : System reset is completed.
19:02:05 INFO  : 'after 3000' command is executed.
19:02:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:02:06 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:02:06 INFO  : Context for 'APU' is selected.
19:02:06 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:02:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:06 INFO  : Context for 'APU' is selected.
19:02:06 INFO  : 'ps7_init' command is executed.
19:02:06 INFO  : 'ps7_post_config' command is executed.
19:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:07 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:56 INFO  : Disconnected from the channel tcfchan#1.
19:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:15 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:04:15 INFO  : 'jtag frequency' command is executed.
19:04:15 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:04:16 INFO  : Context for 'APU' is selected.
19:04:16 INFO  : System reset is completed.
19:04:19 INFO  : 'after 3000' command is executed.
19:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:04:20 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:04:20 INFO  : Context for 'APU' is selected.
19:04:20 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:04:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:20 INFO  : Context for 'APU' is selected.
19:04:20 INFO  : 'ps7_init' command is executed.
19:04:20 INFO  : 'ps7_post_config' command is executed.
19:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:20 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:03 INFO  : Disconnected from the channel tcfchan#2.
19:06:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:10 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:06:10 INFO  : 'jtag frequency' command is executed.
19:06:10 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:10 INFO  : Context for 'APU' is selected.
19:06:11 INFO  : System reset is completed.
19:06:14 INFO  : 'after 3000' command is executed.
19:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:06:15 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:06:15 INFO  : Context for 'APU' is selected.
19:06:15 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:06:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:15 INFO  : Context for 'APU' is selected.
19:06:15 INFO  : 'ps7_init' command is executed.
19:06:15 INFO  : 'ps7_post_config' command is executed.
19:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:15 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:15 INFO  : Memory regions updated for context APU
19:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:15 INFO  : 'con' command is executed.
19:06:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:06:15 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
19:06:51 INFO  : Disconnected from the channel tcfchan#3.
19:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:02 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:07:03 INFO  : 'jtag frequency' command is executed.
19:07:03 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:03 INFO  : Context for 'APU' is selected.
19:07:03 INFO  : System reset is completed.
19:07:06 INFO  : 'after 3000' command is executed.
19:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:07:07 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:07:07 INFO  : Context for 'APU' is selected.
19:07:07 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:07 INFO  : Context for 'APU' is selected.
19:07:07 INFO  : 'ps7_init' command is executed.
19:07:07 INFO  : 'ps7_post_config' command is executed.
19:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:07 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:39 INFO  : Disconnected from the channel tcfchan#4.
19:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:10 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:08:10 INFO  : 'jtag frequency' command is executed.
19:08:10 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:10 INFO  : Context for 'APU' is selected.
19:08:11 INFO  : System reset is completed.
19:08:14 INFO  : 'after 3000' command is executed.
19:08:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:08:15 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:08:15 INFO  : Context for 'APU' is selected.
19:08:15 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:08:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:15 INFO  : Context for 'APU' is selected.
19:08:15 INFO  : 'ps7_init' command is executed.
19:08:15 INFO  : 'ps7_post_config' command is executed.
19:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:15 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:15 INFO  : Memory regions updated for context APU
19:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:15 INFO  : 'con' command is executed.
19:08:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:08:15 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
19:08:44 INFO  : Disconnected from the channel tcfchan#5.
19:09:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:09 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:09:09 INFO  : 'jtag frequency' command is executed.
19:09:09 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:09 INFO  : Context for 'APU' is selected.
19:09:09 INFO  : System reset is completed.
19:09:12 INFO  : 'after 3000' command is executed.
19:09:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:09:14 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:09:14 INFO  : Context for 'APU' is selected.
19:09:14 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:09:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:14 INFO  : Context for 'APU' is selected.
19:09:14 INFO  : 'ps7_init' command is executed.
19:09:14 INFO  : 'ps7_post_config' command is executed.
19:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:14 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:14 INFO  : Memory regions updated for context APU
19:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:14 INFO  : 'con' command is executed.
19:09:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

19:09:14 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
19:21:16 INFO  : Disconnected from the channel tcfchan#6.
19:57:33 INFO  : Registering command handlers for SDK TCF services
19:57:34 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
19:57:36 INFO  : XSCT server has started successfully.
19:57:36 INFO  : Successfully done setting XSCT server connection channel  
19:57:36 INFO  : Successfully done setting SDK workspace  
19:57:36 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
19:57:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:57:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556647023000,  Project:1556643613000
19:57:38 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
19:57:38 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:57:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:57:41 INFO  : 
19:57:42 INFO  : Updating hardware inferred compiler options for uart_intr.
19:57:42 INFO  : Clearing existing target manager status.
19:57:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:57:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:58:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:23 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
19:58:23 INFO  : 'jtag frequency' command is executed.
19:58:23 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:23 INFO  : Context for 'APU' is selected.
19:58:23 INFO  : System reset is completed.
19:58:26 INFO  : 'after 3000' command is executed.
19:58:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
19:58:27 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:58:27 INFO  : Context for 'APU' is selected.
19:58:27 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:58:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:27 INFO  : Context for 'APU' is selected.
19:58:27 INFO  : 'ps7_init' command is executed.
19:58:27 INFO  : 'ps7_post_config' command is executed.
19:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:27 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:09 INFO  : Disconnected from the channel tcfchan#1.
20:00:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:12 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:00:12 INFO  : 'jtag frequency' command is executed.
20:00:12 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:12 INFO  : Context for 'APU' is selected.
20:00:12 INFO  : System reset is completed.
20:00:15 INFO  : 'after 3000' command is executed.
20:00:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:00:16 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:00:16 INFO  : Context for 'APU' is selected.
20:00:16 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:00:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:16 INFO  : Context for 'APU' is selected.
20:00:17 INFO  : 'ps7_init' command is executed.
20:00:17 INFO  : 'ps7_post_config' command is executed.
20:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:17 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:17 INFO  : Memory regions updated for context APU
20:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:17 INFO  : 'con' command is executed.
20:00:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:00:17 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:01:16 INFO  : Disconnected from the channel tcfchan#2.
20:07:24 INFO  : Registering command handlers for SDK TCF services
20:07:25 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
20:07:27 INFO  : XSCT server has started successfully.
20:07:27 INFO  : Successfully done setting XSCT server connection channel  
20:07:27 INFO  : Successfully done setting SDK workspace  
20:07:27 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
20:07:27 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:07:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556647595000,  Project:1556647023000
20:07:29 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
20:07:29 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
20:07:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:07:32 INFO  : 
20:07:33 INFO  : Updating hardware inferred compiler options for uart_intr.
20:07:33 INFO  : Clearing existing target manager status.
20:07:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:07:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:08:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:19 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:08:19 INFO  : 'jtag frequency' command is executed.
20:08:19 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:08:19 INFO  : Context for 'APU' is selected.
20:08:19 INFO  : System reset is completed.
20:08:22 INFO  : 'after 3000' command is executed.
20:08:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:08:24 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:08:24 INFO  : Context for 'APU' is selected.
20:08:24 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:08:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:24 INFO  : Context for 'APU' is selected.
20:08:24 INFO  : 'ps7_init' command is executed.
20:08:24 INFO  : 'ps7_post_config' command is executed.
20:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:24 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:24 INFO  : Memory regions updated for context APU
20:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:24 INFO  : 'con' command is executed.
20:08:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:08:24 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:09:10 INFO  : Disconnected from the channel tcfchan#1.
20:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:11 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:09:11 INFO  : 'jtag frequency' command is executed.
20:09:11 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:11 INFO  : Context for 'APU' is selected.
20:09:11 INFO  : System reset is completed.
20:09:14 INFO  : 'after 3000' command is executed.
20:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:09:15 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:09:15 INFO  : Context for 'APU' is selected.
20:09:16 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:09:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:16 INFO  : Context for 'APU' is selected.
20:09:17 INFO  : 'ps7_init' command is executed.
20:09:17 INFO  : 'ps7_post_config' command is executed.
20:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:17 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:17 INFO  : Memory regions updated for context APU
20:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:17 INFO  : 'con' command is executed.
20:09:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:09:17 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:10:37 INFO  : Disconnected from the channel tcfchan#2.
20:10:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:38 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:10:38 INFO  : 'jtag frequency' command is executed.
20:10:38 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:10:38 INFO  : Context for 'APU' is selected.
20:10:38 INFO  : System reset is completed.
20:10:41 INFO  : 'after 3000' command is executed.
20:10:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:10:42 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:10:42 INFO  : Context for 'APU' is selected.
20:10:42 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:10:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:42 INFO  : Context for 'APU' is selected.
20:10:43 INFO  : 'ps7_init' command is executed.
20:10:43 INFO  : 'ps7_post_config' command is executed.
20:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:43 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:43 INFO  : Memory regions updated for context APU
20:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:43 INFO  : 'con' command is executed.
20:10:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:10:43 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:12:56 INFO  : Disconnected from the channel tcfchan#3.
20:12:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:58 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:12:58 INFO  : 'jtag frequency' command is executed.
20:12:58 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:12:58 INFO  : Context for 'APU' is selected.
20:12:58 INFO  : System reset is completed.
20:13:01 INFO  : 'after 3000' command is executed.
20:13:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:13:02 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:13:02 INFO  : Context for 'APU' is selected.
20:13:02 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:13:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:02 INFO  : Context for 'APU' is selected.
20:13:02 INFO  : 'ps7_init' command is executed.
20:13:02 INFO  : 'ps7_post_config' command is executed.
20:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:02 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:02 INFO  : Memory regions updated for context APU
20:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:03 INFO  : 'con' command is executed.
20:13:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:13:03 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:13:25 INFO  : Disconnected from the channel tcfchan#4.
20:13:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:26 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:13:26 INFO  : 'jtag frequency' command is executed.
20:13:26 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:26 INFO  : Context for 'APU' is selected.
20:13:26 INFO  : System reset is completed.
20:13:29 INFO  : 'after 3000' command is executed.
20:13:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:13:30 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:13:30 INFO  : Context for 'APU' is selected.
20:13:30 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:13:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:30 INFO  : Context for 'APU' is selected.
20:13:31 INFO  : 'ps7_init' command is executed.
20:13:31 INFO  : 'ps7_post_config' command is executed.
20:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:31 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:31 INFO  : Memory regions updated for context APU
20:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:31 INFO  : 'con' command is executed.
20:13:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:13:31 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:14:09 INFO  : Disconnected from the channel tcfchan#5.
20:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:16 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:14:16 INFO  : 'jtag frequency' command is executed.
20:14:16 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:16 INFO  : Context for 'APU' is selected.
20:14:16 INFO  : System reset is completed.
20:14:19 INFO  : 'after 3000' command is executed.
20:14:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:14:20 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:14:20 INFO  : Context for 'APU' is selected.
20:14:20 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:14:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:20 INFO  : Context for 'APU' is selected.
20:14:20 INFO  : 'ps7_init' command is executed.
20:14:20 INFO  : 'ps7_post_config' command is executed.
20:14:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:21 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:21 INFO  : Memory regions updated for context APU
20:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:21 INFO  : 'con' command is executed.
20:14:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:14:21 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:16:29 INFO  : Disconnected from the channel tcfchan#6.
20:16:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:53 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:16:53 INFO  : 'jtag frequency' command is executed.
20:16:53 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:54 INFO  : Context for 'APU' is selected.
20:16:54 INFO  : System reset is completed.
20:16:57 INFO  : 'after 3000' command is executed.
20:16:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:16:58 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:16:58 INFO  : Context for 'APU' is selected.
20:16:58 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:16:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:58 INFO  : Context for 'APU' is selected.
20:16:58 INFO  : 'ps7_init' command is executed.
20:16:58 INFO  : 'ps7_post_config' command is executed.
20:16:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:58 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:58 INFO  : Memory regions updated for context APU
20:16:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:58 INFO  : 'con' command is executed.
20:16:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:16:58 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:20:13 INFO  : Disconnected from the channel tcfchan#7.
20:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:14 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:20:14 INFO  : 'jtag frequency' command is executed.
20:20:14 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:14 INFO  : Context for 'APU' is selected.
20:20:14 INFO  : System reset is completed.
20:20:17 INFO  : 'after 3000' command is executed.
20:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:20:19 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:20:19 INFO  : Context for 'APU' is selected.
20:20:19 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:20:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:19 INFO  : Context for 'APU' is selected.
20:20:19 INFO  : 'ps7_init' command is executed.
20:20:19 INFO  : 'ps7_post_config' command is executed.
20:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:19 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:19 INFO  : Memory regions updated for context APU
20:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:19 INFO  : 'con' command is executed.
20:20:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:20:19 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:21:07 INFO  : Disconnected from the channel tcfchan#8.
20:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:08 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:21:08 INFO  : 'jtag frequency' command is executed.
20:21:08 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:08 INFO  : Context for 'APU' is selected.
20:21:09 INFO  : System reset is completed.
20:21:12 INFO  : 'after 3000' command is executed.
20:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:21:13 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:21:13 INFO  : Context for 'APU' is selected.
20:21:13 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:21:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:13 INFO  : Context for 'APU' is selected.
20:21:13 INFO  : 'ps7_init' command is executed.
20:21:13 INFO  : 'ps7_post_config' command is executed.
20:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:13 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:13 INFO  : Memory regions updated for context APU
20:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:13 INFO  : 'con' command is executed.
20:21:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:21:13 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:22:36 INFO  : Disconnected from the channel tcfchan#9.
20:22:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:37 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:22:37 INFO  : 'jtag frequency' command is executed.
20:22:37 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:37 INFO  : Context for 'APU' is selected.
20:22:37 INFO  : System reset is completed.
20:22:40 INFO  : 'after 3000' command is executed.
20:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:22:42 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:22:42 INFO  : Context for 'APU' is selected.
20:22:42 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:42 INFO  : Context for 'APU' is selected.
20:22:42 INFO  : 'ps7_init' command is executed.
20:22:42 INFO  : 'ps7_post_config' command is executed.
20:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:42 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:42 INFO  : Memory regions updated for context APU
20:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:42 INFO  : 'con' command is executed.
20:22:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:22:42 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:24:23 INFO  : Disconnected from the channel tcfchan#10.
20:24:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:24 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:24:24 INFO  : 'jtag frequency' command is executed.
20:24:24 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:24:24 INFO  : Context for 'APU' is selected.
20:24:24 INFO  : System reset is completed.
20:24:27 INFO  : 'after 3000' command is executed.
20:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:24:28 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:24:29 INFO  : Context for 'APU' is selected.
20:24:29 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:24:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:29 INFO  : Context for 'APU' is selected.
20:24:29 INFO  : 'ps7_init' command is executed.
20:24:29 INFO  : 'ps7_post_config' command is executed.
20:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:29 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:29 INFO  : Memory regions updated for context APU
20:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:29 INFO  : 'con' command is executed.
20:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:24:29 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:26:52 INFO  : Disconnected from the channel tcfchan#11.
20:26:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:53 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:26:53 INFO  : 'jtag frequency' command is executed.
20:26:53 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:26:53 INFO  : Context for 'APU' is selected.
20:26:53 INFO  : System reset is completed.
20:26:56 INFO  : 'after 3000' command is executed.
20:26:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:26:57 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:26:57 INFO  : Context for 'APU' is selected.
20:26:57 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:26:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:57 INFO  : Context for 'APU' is selected.
20:26:58 INFO  : 'ps7_init' command is executed.
20:26:58 INFO  : 'ps7_post_config' command is executed.
20:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:58 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:58 INFO  : Memory regions updated for context APU
20:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:58 INFO  : 'con' command is executed.
20:26:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:26:58 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:27:54 INFO  : Disconnected from the channel tcfchan#12.
20:27:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:55 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:27:55 INFO  : 'jtag frequency' command is executed.
20:27:55 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:55 INFO  : Context for 'APU' is selected.
20:27:56 INFO  : System reset is completed.
20:27:59 INFO  : 'after 3000' command is executed.
20:27:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:28:00 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:28:00 INFO  : Context for 'APU' is selected.
20:28:00 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:28:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:00 INFO  : Context for 'APU' is selected.
20:28:00 INFO  : 'ps7_init' command is executed.
20:28:00 INFO  : 'ps7_post_config' command is executed.
20:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:00 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:00 INFO  : Memory regions updated for context APU
20:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:00 INFO  : 'con' command is executed.
20:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:28:00 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:30:25 INFO  : Disconnected from the channel tcfchan#13.
20:30:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:26 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:30:26 INFO  : 'jtag frequency' command is executed.
20:30:26 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:30:26 INFO  : Context for 'APU' is selected.
20:30:26 INFO  : System reset is completed.
20:30:29 INFO  : 'after 3000' command is executed.
20:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:30:31 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:30:31 INFO  : Context for 'APU' is selected.
20:30:31 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:30:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:31 INFO  : Context for 'APU' is selected.
20:30:31 INFO  : 'ps7_init' command is executed.
20:30:31 INFO  : 'ps7_post_config' command is executed.
20:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:31 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:31 INFO  : Memory regions updated for context APU
20:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:31 INFO  : 'con' command is executed.
20:30:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:30:31 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:37:36 INFO  : Disconnected from the channel tcfchan#14.
20:37:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:37 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:37:37 INFO  : 'jtag frequency' command is executed.
20:37:37 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:37 INFO  : Context for 'APU' is selected.
20:37:38 INFO  : System reset is completed.
20:37:41 INFO  : 'after 3000' command is executed.
20:37:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:37:42 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:37:42 INFO  : Context for 'APU' is selected.
20:37:42 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:37:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:42 INFO  : Context for 'APU' is selected.
20:37:42 INFO  : 'ps7_init' command is executed.
20:37:42 INFO  : 'ps7_post_config' command is executed.
20:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:42 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:42 INFO  : Memory regions updated for context APU
20:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:42 INFO  : 'con' command is executed.
20:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:37:42 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:38:40 INFO  : Disconnected from the channel tcfchan#15.
20:38:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:41 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:38:41 INFO  : 'jtag frequency' command is executed.
20:38:41 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:38:41 INFO  : Context for 'APU' is selected.
20:38:41 INFO  : System reset is completed.
20:38:44 INFO  : 'after 3000' command is executed.
20:38:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:38:45 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:38:45 INFO  : Context for 'APU' is selected.
20:38:45 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:38:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:45 INFO  : Context for 'APU' is selected.
20:38:45 INFO  : 'ps7_init' command is executed.
20:38:45 INFO  : 'ps7_post_config' command is executed.
20:38:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:46 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:46 INFO  : Memory regions updated for context APU
20:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:46 INFO  : 'con' command is executed.
20:38:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:38:46 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:39:35 INFO  : Disconnected from the channel tcfchan#16.
20:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:37 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:39:37 INFO  : 'jtag frequency' command is executed.
20:39:37 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:37 INFO  : Context for 'APU' is selected.
20:39:37 INFO  : System reset is completed.
20:39:40 INFO  : 'after 3000' command is executed.
20:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:39:41 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:39:41 INFO  : Context for 'APU' is selected.
20:39:41 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:39:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:41 INFO  : Context for 'APU' is selected.
20:39:41 INFO  : 'ps7_init' command is executed.
20:39:41 INFO  : 'ps7_post_config' command is executed.
20:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:41 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:41 INFO  : Memory regions updated for context APU
20:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:42 INFO  : 'con' command is executed.
20:39:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:39:42 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:40:06 INFO  : Disconnected from the channel tcfchan#17.
20:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:07 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:40:07 INFO  : 'jtag frequency' command is executed.
20:40:07 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:07 INFO  : Context for 'APU' is selected.
20:40:07 INFO  : System reset is completed.
20:40:10 INFO  : 'after 3000' command is executed.
20:40:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:40:11 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:40:11 INFO  : Context for 'APU' is selected.
20:40:11 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:40:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:11 INFO  : Context for 'APU' is selected.
20:40:11 INFO  : 'ps7_init' command is executed.
20:40:11 INFO  : 'ps7_post_config' command is executed.
20:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:12 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:12 INFO  : Memory regions updated for context APU
20:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:12 INFO  : 'con' command is executed.
20:40:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:40:12 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:40:48 INFO  : Disconnected from the channel tcfchan#18.
20:40:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:49 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:40:49 INFO  : 'jtag frequency' command is executed.
20:40:49 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:49 INFO  : Context for 'APU' is selected.
20:40:49 INFO  : System reset is completed.
20:40:52 INFO  : 'after 3000' command is executed.
20:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:40:53 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:40:53 INFO  : Context for 'APU' is selected.
20:40:53 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:40:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:53 INFO  : Context for 'APU' is selected.
20:40:53 INFO  : 'ps7_init' command is executed.
20:40:53 INFO  : 'ps7_post_config' command is executed.
20:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:54 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:54 INFO  : Memory regions updated for context APU
20:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:54 INFO  : 'con' command is executed.
20:40:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:40:54 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:41:04 INFO  : Disconnected from the channel tcfchan#19.
20:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:05 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:41:05 INFO  : 'jtag frequency' command is executed.
20:41:05 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:05 INFO  : Context for 'APU' is selected.
20:41:05 INFO  : System reset is completed.
20:41:08 INFO  : 'after 3000' command is executed.
20:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:41:09 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:41:09 INFO  : Context for 'APU' is selected.
20:41:09 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:09 INFO  : Context for 'APU' is selected.
20:41:09 INFO  : 'ps7_init' command is executed.
20:41:09 INFO  : 'ps7_post_config' command is executed.
20:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:10 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:10 INFO  : Memory regions updated for context APU
20:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:10 INFO  : 'con' command is executed.
20:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:41:10 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:41:47 INFO  : Disconnected from the channel tcfchan#20.
20:41:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:49 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:41:49 INFO  : 'jtag frequency' command is executed.
20:41:49 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:49 INFO  : Context for 'APU' is selected.
20:41:49 INFO  : System reset is completed.
20:41:52 INFO  : 'after 3000' command is executed.
20:41:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:41:53 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:41:53 INFO  : Context for 'APU' is selected.
20:41:53 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:53 INFO  : Context for 'APU' is selected.
20:41:53 INFO  : 'ps7_init' command is executed.
20:41:53 INFO  : 'ps7_post_config' command is executed.
20:41:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:53 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:53 INFO  : Memory regions updated for context APU
20:41:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:53 INFO  : 'con' command is executed.
20:41:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:41:53 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
20:44:40 INFO  : Disconnected from the channel tcfchan#21.
20:45:41 INFO  : Registering command handlers for SDK TCF services
20:45:42 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
20:45:44 INFO  : XSCT server has started successfully.
20:45:44 INFO  : Successfully done setting XSCT server connection channel  
20:45:44 INFO  : Successfully done setting SDK workspace  
20:45:44 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
20:45:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:45 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:46:45 INFO  : 'jtag frequency' command is executed.
20:46:45 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:46 INFO  : Context for 'APU' is selected.
20:46:46 INFO  : System reset is completed.
20:46:49 INFO  : 'after 3000' command is executed.
20:46:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:46:50 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:46:50 INFO  : Context for 'APU' is selected.
20:46:50 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:50 INFO  : Context for 'APU' is selected.
20:46:50 INFO  : 'ps7_init' command is executed.
20:46:50 INFO  : 'ps7_post_config' command is executed.
20:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:50 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:50 INFO  : Memory regions updated for context APU
20:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:51 INFO  : 'con' command is executed.
20:46:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:46:51 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
21:29:04 INFO  : Disconnected from the channel tcfchan#1.
21:47:02 INFO  : Registering command handlers for SDK TCF services
21:47:02 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
21:47:04 INFO  : XSCT server has started successfully.
21:47:04 INFO  : Successfully done setting XSCT server connection channel  
21:47:04 INFO  : Successfully done setting SDK workspace  
21:47:04 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
21:47:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:47:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556653566000,  Project:1556647595000
21:47:06 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
21:47:06 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
21:47:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:47:09 INFO  : 
21:47:10 INFO  : Updating hardware inferred compiler options for uart_intr.
21:47:10 INFO  : Clearing existing target manager status.
21:47:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:47:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:48:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:41 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:48:41 INFO  : 'jtag frequency' command is executed.
21:48:41 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:41 INFO  : Context for 'APU' is selected.
21:48:41 INFO  : System reset is completed.
21:48:44 INFO  : 'after 3000' command is executed.
21:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:48:45 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:48:45 INFO  : Context for 'APU' is selected.
21:48:45 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:48:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:45 INFO  : Context for 'APU' is selected.
21:48:46 INFO  : 'ps7_init' command is executed.
21:48:46 INFO  : 'ps7_post_config' command is executed.
21:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:46 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:46 INFO  : Memory regions updated for context APU
21:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:46 INFO  : 'con' command is executed.
21:48:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:48:46 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
21:55:52 INFO  : Disconnected from the channel tcfchan#1.
21:55:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:53 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:55:53 INFO  : 'jtag frequency' command is executed.
21:55:53 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:53 INFO  : Context for 'APU' is selected.
21:55:53 INFO  : System reset is completed.
21:55:56 INFO  : 'after 3000' command is executed.
21:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:55:57 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:55:57 INFO  : Context for 'APU' is selected.
21:55:58 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:58 INFO  : Context for 'APU' is selected.
21:55:59 INFO  : 'ps7_init' command is executed.
21:55:59 INFO  : 'ps7_post_config' command is executed.
21:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:59 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:59 INFO  : Memory regions updated for context APU
21:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:59 INFO  : 'con' command is executed.
21:55:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:55:59 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
21:56:43 INFO  : Disconnected from the channel tcfchan#2.
21:56:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:44 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:56:44 INFO  : 'jtag frequency' command is executed.
21:56:44 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:44 INFO  : Context for 'APU' is selected.
21:56:44 INFO  : System reset is completed.
21:56:47 INFO  : 'after 3000' command is executed.
21:56:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:56:48 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:56:49 INFO  : Context for 'APU' is selected.
21:56:49 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:56:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:49 INFO  : Context for 'APU' is selected.
21:56:49 INFO  : 'ps7_init' command is executed.
21:56:49 INFO  : 'ps7_post_config' command is executed.
21:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:49 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:49 INFO  : Memory regions updated for context APU
21:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:49 INFO  : 'con' command is executed.
21:56:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:56:49 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
21:58:01 INFO  : Disconnected from the channel tcfchan#3.
21:58:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:02 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:58:02 INFO  : 'jtag frequency' command is executed.
21:58:02 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:02 INFO  : Context for 'APU' is selected.
21:58:02 INFO  : System reset is completed.
21:58:05 INFO  : 'after 3000' command is executed.
21:58:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:58:07 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:58:07 INFO  : Context for 'APU' is selected.
21:58:07 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:07 INFO  : Context for 'APU' is selected.
21:58:07 INFO  : 'ps7_init' command is executed.
21:58:07 INFO  : 'ps7_post_config' command is executed.
21:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:07 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:07 INFO  : Memory regions updated for context APU
21:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:07 INFO  : 'con' command is executed.
21:58:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:58:07 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
22:42:41 INFO  : Disconnected from the channel tcfchan#4.
22:42:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:44:01 INFO  : Registering command handlers for SDK TCF services
22:44:01 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
22:44:03 INFO  : XSCT server has started successfully.
22:44:04 INFO  : Successfully done setting XSCT server connection channel  
22:44:04 INFO  : Successfully done setting SDK workspace  
22:44:04 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
22:44:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:45:33 INFO  : Registering command handlers for SDK TCF services
22:45:34 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
22:45:36 INFO  : XSCT server has started successfully.
22:45:36 INFO  : Successfully done setting XSCT server connection channel  
22:45:36 INFO  : Successfully done setting SDK workspace  
22:45:36 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
22:45:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:03 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
22:46:03 INFO  : 'jtag frequency' command is executed.
22:46:03 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:03 INFO  : Context for 'APU' is selected.
22:46:03 INFO  : System reset is completed.
22:46:06 INFO  : 'after 3000' command is executed.
22:46:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
22:46:07 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:46:07 INFO  : Context for 'APU' is selected.
22:46:07 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:46:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:07 INFO  : Context for 'APU' is selected.
22:46:08 INFO  : 'ps7_init' command is executed.
22:46:08 INFO  : 'ps7_post_config' command is executed.
22:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:08 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:08 INFO  : Memory regions updated for context APU
22:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:08 INFO  : 'con' command is executed.
22:46:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

22:46:08 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
22:47:25 INFO  : Disconnected from the channel tcfchan#1.
22:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:26 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
22:47:26 INFO  : 'jtag frequency' command is executed.
22:47:26 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:47:26 INFO  : Context for 'APU' is selected.
22:47:26 INFO  : System reset is completed.
22:47:29 INFO  : 'after 3000' command is executed.
22:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
22:47:30 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:47:30 INFO  : Context for 'APU' is selected.
22:47:31 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:47:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:31 INFO  : Context for 'APU' is selected.
22:47:32 INFO  : 'ps7_init' command is executed.
22:47:32 INFO  : 'ps7_post_config' command is executed.
22:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:32 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:32 INFO  : Memory regions updated for context APU
22:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:32 INFO  : 'con' command is executed.
22:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

22:47:32 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
22:48:15 INFO  : Disconnected from the channel tcfchan#2.
22:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:16 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
22:48:16 INFO  : 'jtag frequency' command is executed.
22:48:16 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:16 INFO  : Context for 'APU' is selected.
22:48:17 INFO  : System reset is completed.
22:48:20 INFO  : 'after 3000' command is executed.
22:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
22:48:21 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:48:21 INFO  : Context for 'APU' is selected.
22:48:22 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:48:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:22 INFO  : Context for 'APU' is selected.
22:48:22 INFO  : 'ps7_init' command is executed.
22:48:22 INFO  : 'ps7_post_config' command is executed.
22:48:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:23 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:23 INFO  : Memory regions updated for context APU
22:48:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:23 INFO  : 'con' command is executed.
22:48:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

22:48:23 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
22:48:44 INFO  : Disconnected from the channel tcfchan#3.
22:57:59 INFO  : Registering command handlers for SDK TCF services
22:58:00 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
22:58:02 INFO  : XSCT server has started successfully.
22:58:02 INFO  : Successfully done setting XSCT server connection channel  
22:58:02 INFO  : Successfully done setting SDK workspace  
22:58:02 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
22:58:02 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:58:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556657421000,  Project:1556653566000
22:58:04 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
22:58:04 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
22:58:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:58:07 INFO  : 
22:58:08 INFO  : Updating hardware inferred compiler options for uart_intr.
22:58:08 INFO  : Clearing existing target manager status.
22:58:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:58:09 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:58:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:24 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
22:58:24 INFO  : 'jtag frequency' command is executed.
22:58:24 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:58:24 INFO  : Context for 'APU' is selected.
22:58:25 INFO  : System reset is completed.
22:58:28 INFO  : 'after 3000' command is executed.
22:58:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
22:58:29 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:58:29 INFO  : Context for 'APU' is selected.
22:58:29 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:58:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:29 INFO  : Context for 'APU' is selected.
22:58:29 INFO  : 'ps7_init' command is executed.
22:58:29 INFO  : 'ps7_post_config' command is executed.
22:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:29 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:29 INFO  : Memory regions updated for context APU
22:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:30 INFO  : 'con' command is executed.
22:58:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

22:58:30 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:06:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556658376000,  Project:1556657421000
23:06:34 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:06:36 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
23:06:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:06:39 INFO  : 
23:06:40 INFO  : Updating hardware inferred compiler options for uart_intr.
23:06:40 INFO  : Clearing existing target manager status.
23:06:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:06:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:06:49 INFO  : Disconnected from the channel tcfchan#1.
23:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:40 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:07:40 INFO  : 'jtag frequency' command is executed.
23:07:40 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:07:40 INFO  : Context for 'APU' is selected.
23:07:41 INFO  : System reset is completed.
23:07:44 INFO  : 'after 3000' command is executed.
23:07:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:07:45 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:07:45 INFO  : Context for 'APU' is selected.
23:07:45 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:07:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:45 INFO  : Context for 'APU' is selected.
23:07:45 INFO  : 'ps7_init' command is executed.
23:07:45 INFO  : 'ps7_post_config' command is executed.
23:07:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:45 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:45 INFO  : Memory regions updated for context APU
23:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:46 INFO  : 'con' command is executed.
23:07:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:07:46 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:08:56 INFO  : Disconnected from the channel tcfchan#2.
23:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:57 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:08:57 INFO  : 'jtag frequency' command is executed.
23:08:57 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:58 INFO  : Context for 'APU' is selected.
23:08:58 INFO  : System reset is completed.
23:09:01 INFO  : 'after 3000' command is executed.
23:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:09:02 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:09:02 INFO  : Context for 'APU' is selected.
23:09:02 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:09:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:02 INFO  : Context for 'APU' is selected.
23:09:02 INFO  : 'ps7_init' command is executed.
23:09:02 INFO  : 'ps7_post_config' command is executed.
23:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:02 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:02 INFO  : Memory regions updated for context APU
23:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:03 INFO  : 'con' command is executed.
23:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:09:03 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:11:04 INFO  : Disconnected from the channel tcfchan#3.
23:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:05 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:11:05 INFO  : 'jtag frequency' command is executed.
23:11:05 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:11:06 INFO  : Context for 'APU' is selected.
23:11:06 INFO  : System reset is completed.
23:11:09 INFO  : 'after 3000' command is executed.
23:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:11:10 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:11:10 INFO  : Context for 'APU' is selected.
23:11:10 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:11:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:10 INFO  : Context for 'APU' is selected.
23:11:10 INFO  : 'ps7_init' command is executed.
23:11:10 INFO  : 'ps7_post_config' command is executed.
23:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:10 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:10 INFO  : Memory regions updated for context APU
23:11:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:11 INFO  : 'con' command is executed.
23:11:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:11:11 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:11:47 INFO  : Disconnected from the channel tcfchan#4.
23:11:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:48 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:11:48 INFO  : 'jtag frequency' command is executed.
23:11:48 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:11:48 INFO  : Context for 'APU' is selected.
23:11:48 INFO  : System reset is completed.
23:11:51 INFO  : 'after 3000' command is executed.
23:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:11:52 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:11:52 INFO  : Context for 'APU' is selected.
23:11:52 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:11:52 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:52 INFO  : Context for 'APU' is selected.
23:11:53 INFO  : 'ps7_init' command is executed.
23:11:53 INFO  : 'ps7_post_config' command is executed.
23:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:53 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:53 INFO  : Memory regions updated for context APU
23:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:53 INFO  : 'con' command is executed.
23:11:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:11:53 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:13:03 INFO  : Disconnected from the channel tcfchan#5.
23:13:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:04 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:13:04 INFO  : 'jtag frequency' command is executed.
23:13:04 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:13:04 INFO  : Context for 'APU' is selected.
23:13:04 INFO  : System reset is completed.
23:13:07 INFO  : 'after 3000' command is executed.
23:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:13:09 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:13:09 INFO  : Context for 'APU' is selected.
23:13:09 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:13:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:09 INFO  : Context for 'APU' is selected.
23:13:09 INFO  : 'ps7_init' command is executed.
23:13:09 INFO  : 'ps7_post_config' command is executed.
23:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:09 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:09 INFO  : Memory regions updated for context APU
23:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:09 INFO  : 'con' command is executed.
23:13:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:13:09 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:13:45 INFO  : Disconnected from the channel tcfchan#6.
23:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:46 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:13:46 INFO  : 'jtag frequency' command is executed.
23:13:46 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:13:46 INFO  : Context for 'APU' is selected.
23:13:46 INFO  : System reset is completed.
23:13:49 INFO  : 'after 3000' command is executed.
23:13:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:13:50 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:13:50 INFO  : Context for 'APU' is selected.
23:13:50 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:13:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:50 INFO  : Context for 'APU' is selected.
23:13:51 INFO  : 'ps7_init' command is executed.
23:13:51 INFO  : 'ps7_post_config' command is executed.
23:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:51 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:51 INFO  : Memory regions updated for context APU
23:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:51 INFO  : 'con' command is executed.
23:13:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:13:51 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:15:15 INFO  : Disconnected from the channel tcfchan#7.
23:15:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:16 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:15:16 INFO  : 'jtag frequency' command is executed.
23:15:16 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:15:16 INFO  : Context for 'APU' is selected.
23:15:16 INFO  : System reset is completed.
23:15:19 INFO  : 'after 3000' command is executed.
23:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:15:21 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:15:21 INFO  : Context for 'APU' is selected.
23:15:21 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:21 INFO  : Context for 'APU' is selected.
23:15:21 INFO  : 'ps7_init' command is executed.
23:15:21 INFO  : 'ps7_post_config' command is executed.
23:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:21 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:21 INFO  : Memory regions updated for context APU
23:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:21 INFO  : 'con' command is executed.
23:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:15:21 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:19:52 INFO  : Disconnected from the channel tcfchan#8.
23:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:53 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:19:53 INFO  : 'jtag frequency' command is executed.
23:19:53 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:53 INFO  : Context for 'APU' is selected.
23:19:53 INFO  : System reset is completed.
23:19:56 INFO  : 'after 3000' command is executed.
23:19:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:19:57 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:19:57 INFO  : Context for 'APU' is selected.
23:19:57 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:19:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:57 INFO  : Context for 'APU' is selected.
23:19:58 INFO  : 'ps7_init' command is executed.
23:19:58 INFO  : 'ps7_post_config' command is executed.
23:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:58 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:58 INFO  : Memory regions updated for context APU
23:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:58 INFO  : 'con' command is executed.
23:19:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:19:58 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:20:51 INFO  : Disconnected from the channel tcfchan#9.
23:25:49 INFO  : Registering command handlers for SDK TCF services
23:25:50 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
23:25:52 INFO  : XSCT server has started successfully.
23:25:52 INFO  : Successfully done setting XSCT server connection channel  
23:25:52 INFO  : Successfully done setting SDK workspace  
23:25:52 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
23:25:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:25:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556659472000,  Project:1556658376000
23:25:54 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
23:25:54 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
23:25:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:25:57 INFO  : 
23:25:57 INFO  : Updating hardware inferred compiler options for uart_intr.
23:25:57 INFO  : Clearing existing target manager status.
23:25:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:25:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:26:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:25 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:26:25 INFO  : 'jtag frequency' command is executed.
23:26:25 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:25 INFO  : Context for 'APU' is selected.
23:26:25 INFO  : System reset is completed.
23:26:28 INFO  : 'after 3000' command is executed.
23:26:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:26:30 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:26:30 INFO  : Context for 'APU' is selected.
23:26:30 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:30 INFO  : Context for 'APU' is selected.
23:26:30 INFO  : 'ps7_init' command is executed.
23:26:30 INFO  : 'ps7_post_config' command is executed.
23:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:30 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:30 INFO  : Memory regions updated for context APU
23:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:30 INFO  : 'con' command is executed.
23:26:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:26:30 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:26:59 INFO  : Disconnected from the channel tcfchan#1.
23:27:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:00 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:27:00 INFO  : 'jtag frequency' command is executed.
23:27:00 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:27:00 INFO  : Context for 'APU' is selected.
23:27:01 INFO  : System reset is completed.
23:27:04 INFO  : 'after 3000' command is executed.
23:27:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:27:05 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:27:05 INFO  : Context for 'APU' is selected.
23:27:06 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:27:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:06 INFO  : Context for 'APU' is selected.
23:27:06 INFO  : 'ps7_init' command is executed.
23:27:06 INFO  : 'ps7_post_config' command is executed.
23:27:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:07 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:07 INFO  : Memory regions updated for context APU
23:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:07 INFO  : 'con' command is executed.
23:27:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:27:07 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:28:23 INFO  : Disconnected from the channel tcfchan#2.
23:30:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:43 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:30:43 INFO  : 'jtag frequency' command is executed.
23:30:43 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:43 INFO  : Context for 'APU' is selected.
23:30:43 INFO  : System reset is completed.
23:30:46 INFO  : 'after 3000' command is executed.
23:30:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:30:47 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:30:47 INFO  : Context for 'APU' is selected.
23:30:47 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:30:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:47 INFO  : Context for 'APU' is selected.
23:30:47 INFO  : 'ps7_init' command is executed.
23:30:47 INFO  : 'ps7_post_config' command is executed.
23:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:48 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:48 INFO  : Memory regions updated for context APU
23:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:48 INFO  : 'con' command is executed.
23:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:30:48 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:31:57 INFO  : Disconnected from the channel tcfchan#3.
23:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:58 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:31:58 INFO  : 'jtag frequency' command is executed.
23:31:58 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:31:58 INFO  : Context for 'APU' is selected.
23:31:58 INFO  : System reset is completed.
23:32:01 INFO  : 'after 3000' command is executed.
23:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:32:02 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:32:02 INFO  : Context for 'APU' is selected.
23:32:02 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:32:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:03 INFO  : Context for 'APU' is selected.
23:32:03 INFO  : 'ps7_init' command is executed.
23:32:03 INFO  : 'ps7_post_config' command is executed.
23:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:03 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:03 INFO  : Memory regions updated for context APU
23:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:03 INFO  : 'con' command is executed.
23:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:32:03 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:34:22 INFO  : Disconnected from the channel tcfchan#4.
23:34:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:23 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:34:23 INFO  : 'jtag frequency' command is executed.
23:34:23 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:34:23 INFO  : Context for 'APU' is selected.
23:34:24 INFO  : System reset is completed.
23:34:27 INFO  : 'after 3000' command is executed.
23:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:34:28 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:34:28 INFO  : Context for 'APU' is selected.
23:34:28 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:28 INFO  : Context for 'APU' is selected.
23:34:28 INFO  : 'ps7_init' command is executed.
23:34:28 INFO  : 'ps7_post_config' command is executed.
23:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:28 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:28 INFO  : Memory regions updated for context APU
23:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:29 INFO  : 'con' command is executed.
23:34:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:34:29 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:34:40 INFO  : Disconnected from the channel tcfchan#5.
23:34:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:42 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:34:42 INFO  : 'jtag frequency' command is executed.
23:34:42 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:34:42 INFO  : Context for 'APU' is selected.
23:34:42 INFO  : System reset is completed.
23:34:45 INFO  : 'after 3000' command is executed.
23:34:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:34:46 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:34:46 INFO  : Context for 'APU' is selected.
23:34:46 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:46 INFO  : Context for 'APU' is selected.
23:34:46 INFO  : 'ps7_init' command is executed.
23:34:46 INFO  : 'ps7_post_config' command is executed.
23:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:47 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:47 INFO  : Memory regions updated for context APU
23:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:47 INFO  : 'con' command is executed.
23:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:34:47 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:35:43 INFO  : Disconnected from the channel tcfchan#6.
23:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:44 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:35:44 INFO  : 'jtag frequency' command is executed.
23:35:44 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:44 INFO  : Context for 'APU' is selected.
23:35:44 INFO  : System reset is completed.
23:35:47 INFO  : 'after 3000' command is executed.
23:35:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:35:48 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:35:48 INFO  : Context for 'APU' is selected.
23:35:48 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:35:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:48 INFO  : Context for 'APU' is selected.
23:35:49 INFO  : 'ps7_init' command is executed.
23:35:49 INFO  : 'ps7_post_config' command is executed.
23:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:49 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:49 INFO  : Memory regions updated for context APU
23:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:49 INFO  : 'con' command is executed.
23:35:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:35:49 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:36:49 INFO  : Disconnected from the channel tcfchan#7.
23:36:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:50 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:36:50 INFO  : 'jtag frequency' command is executed.
23:36:50 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:36:50 INFO  : Context for 'APU' is selected.
23:36:51 INFO  : System reset is completed.
23:36:54 INFO  : 'after 3000' command is executed.
23:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:36:55 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:36:55 INFO  : Context for 'APU' is selected.
23:36:55 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:36:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:55 INFO  : Context for 'APU' is selected.
23:36:55 INFO  : 'ps7_init' command is executed.
23:36:55 INFO  : 'ps7_post_config' command is executed.
23:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:55 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:55 INFO  : Memory regions updated for context APU
23:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:55 INFO  : 'con' command is executed.
23:36:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:36:55 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:37:52 INFO  : Disconnected from the channel tcfchan#8.
23:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:53 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:37:53 INFO  : 'jtag frequency' command is executed.
23:37:53 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:37:53 INFO  : Context for 'APU' is selected.
23:37:53 INFO  : System reset is completed.
23:37:56 INFO  : 'after 3000' command is executed.
23:37:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:37:57 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:37:57 INFO  : Context for 'APU' is selected.
23:37:57 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:37:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:57 INFO  : Context for 'APU' is selected.
23:37:58 INFO  : 'ps7_init' command is executed.
23:37:58 INFO  : 'ps7_post_config' command is executed.
23:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:58 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:58 INFO  : Memory regions updated for context APU
23:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:58 INFO  : 'con' command is executed.
23:37:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:37:58 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:38:40 INFO  : Disconnected from the channel tcfchan#9.
23:38:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:41 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:38:41 INFO  : 'jtag frequency' command is executed.
23:38:41 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:41 INFO  : Context for 'APU' is selected.
23:38:41 INFO  : System reset is completed.
23:38:44 INFO  : 'after 3000' command is executed.
23:38:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:38:46 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:38:46 INFO  : Context for 'APU' is selected.
23:38:46 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:46 INFO  : Context for 'APU' is selected.
23:38:46 INFO  : 'ps7_init' command is executed.
23:38:46 INFO  : 'ps7_post_config' command is executed.
23:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:46 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:46 INFO  : Memory regions updated for context APU
23:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:46 INFO  : 'con' command is executed.
23:38:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:38:46 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:39:36 INFO  : Disconnected from the channel tcfchan#10.
23:39:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:37 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:39:37 INFO  : 'jtag frequency' command is executed.
23:39:37 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:37 INFO  : Context for 'APU' is selected.
23:39:37 INFO  : System reset is completed.
23:39:40 INFO  : 'after 3000' command is executed.
23:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:39:41 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:39:42 INFO  : Context for 'APU' is selected.
23:39:42 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:39:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:42 INFO  : Context for 'APU' is selected.
23:39:42 INFO  : 'ps7_init' command is executed.
23:39:42 INFO  : 'ps7_post_config' command is executed.
23:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:42 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:42 INFO  : Memory regions updated for context APU
23:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:42 INFO  : 'con' command is executed.
23:39:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:39:42 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:40:19 INFO  : Disconnected from the channel tcfchan#11.
23:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:20 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:40:20 INFO  : 'jtag frequency' command is executed.
23:40:20 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:20 INFO  : Context for 'APU' is selected.
23:40:21 INFO  : System reset is completed.
23:40:24 INFO  : 'after 3000' command is executed.
23:40:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:40:25 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:40:25 INFO  : Context for 'APU' is selected.
23:40:25 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:25 INFO  : Context for 'APU' is selected.
23:40:25 INFO  : 'ps7_init' command is executed.
23:40:25 INFO  : 'ps7_post_config' command is executed.
23:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:25 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:25 INFO  : Memory regions updated for context APU
23:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:26 INFO  : 'con' command is executed.
23:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:40:26 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:41:10 INFO  : Disconnected from the channel tcfchan#12.
23:45:55 INFO  : Registering command handlers for SDK TCF services
23:45:55 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
23:45:57 INFO  : XSCT server has started successfully.
23:45:57 INFO  : Successfully done setting XSCT server connection channel  
23:45:57 INFO  : Successfully done setting SDK workspace  
23:45:57 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
23:45:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:52:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:18 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:52:18 INFO  : 'jtag frequency' command is executed.
23:52:18 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:52:18 INFO  : Context for 'APU' is selected.
23:52:18 INFO  : System reset is completed.
23:52:21 INFO  : 'after 3000' command is executed.
23:52:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:52:23 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:52:23 INFO  : Context for 'APU' is selected.
23:52:23 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:52:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:23 INFO  : Context for 'APU' is selected.
23:52:23 INFO  : 'ps7_init' command is executed.
23:52:23 INFO  : 'ps7_post_config' command is executed.
23:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:23 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:23 INFO  : Memory regions updated for context APU
23:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:23 INFO  : 'con' command is executed.
23:52:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:52:23 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:53:54 INFO  : Disconnected from the channel tcfchan#1.
23:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:30 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:54:31 INFO  : 'jtag frequency' command is executed.
23:54:31 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:54:31 INFO  : Context for 'APU' is selected.
23:54:31 INFO  : System reset is completed.
23:54:34 INFO  : 'after 3000' command is executed.
23:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:54:35 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:54:35 INFO  : Context for 'APU' is selected.
23:54:35 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:35 INFO  : Context for 'APU' is selected.
23:54:35 INFO  : 'ps7_init' command is executed.
23:54:35 INFO  : 'ps7_post_config' command is executed.
23:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:36 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:36 INFO  : Memory regions updated for context APU
23:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:36 INFO  : 'con' command is executed.
23:54:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:54:36 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:55:22 INFO  : Disconnected from the channel tcfchan#2.
23:55:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:23 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:55:23 INFO  : 'jtag frequency' command is executed.
23:55:23 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:23 INFO  : Context for 'APU' is selected.
23:55:23 INFO  : System reset is completed.
23:55:26 INFO  : 'after 3000' command is executed.
23:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:55:28 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:55:28 INFO  : Context for 'APU' is selected.
23:55:29 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:55:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:29 INFO  : Context for 'APU' is selected.
23:55:29 INFO  : 'ps7_init' command is executed.
23:55:29 INFO  : 'ps7_post_config' command is executed.
23:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:29 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:29 INFO  : Memory regions updated for context APU
23:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:29 INFO  : 'con' command is executed.
23:55:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:55:29 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:56:53 INFO  : Disconnected from the channel tcfchan#3.
23:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:54 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:56:54 INFO  : 'jtag frequency' command is executed.
23:56:54 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:56:54 INFO  : Context for 'APU' is selected.
23:56:54 INFO  : System reset is completed.
23:56:57 INFO  : 'after 3000' command is executed.
23:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:56:58 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:56:58 INFO  : Context for 'APU' is selected.
23:57:00 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:00 INFO  : Context for 'APU' is selected.
23:57:00 INFO  : 'ps7_init' command is executed.
23:57:00 INFO  : 'ps7_post_config' command is executed.
23:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:00 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:00 INFO  : Memory regions updated for context APU
23:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:00 INFO  : 'con' command is executed.
23:57:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:57:00 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:57:27 INFO  : Disconnected from the channel tcfchan#4.
23:57:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:28 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:57:28 INFO  : 'jtag frequency' command is executed.
23:57:28 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:28 INFO  : Context for 'APU' is selected.
23:57:28 INFO  : System reset is completed.
23:57:31 INFO  : 'after 3000' command is executed.
23:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:57:32 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:57:32 INFO  : Context for 'APU' is selected.
23:57:34 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:34 INFO  : Context for 'APU' is selected.
23:57:34 INFO  : 'ps7_init' command is executed.
23:57:34 INFO  : 'ps7_post_config' command is executed.
23:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:34 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:34 INFO  : Memory regions updated for context APU
23:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:34 INFO  : 'con' command is executed.
23:57:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:57:34 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:58:12 INFO  : Disconnected from the channel tcfchan#5.
23:58:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:13 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:58:13 INFO  : 'jtag frequency' command is executed.
23:58:13 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:13 INFO  : Context for 'APU' is selected.
23:58:13 INFO  : System reset is completed.
23:58:16 INFO  : 'after 3000' command is executed.
23:58:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:58:18 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:58:18 INFO  : Context for 'APU' is selected.
23:58:19 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:58:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:19 INFO  : Context for 'APU' is selected.
23:58:19 INFO  : 'ps7_init' command is executed.
23:58:19 INFO  : 'ps7_post_config' command is executed.
23:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:19 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:19 INFO  : Memory regions updated for context APU
23:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:19 INFO  : 'con' command is executed.
23:58:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:58:19 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
23:59:30 INFO  : Disconnected from the channel tcfchan#6.
23:59:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:32 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:59:32 INFO  : 'jtag frequency' command is executed.
23:59:32 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:32 INFO  : Context for 'APU' is selected.
23:59:32 INFO  : System reset is completed.
23:59:35 INFO  : 'after 3000' command is executed.
23:59:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:59:36 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:59:36 INFO  : Context for 'APU' is selected.
23:59:37 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:59:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:37 INFO  : Context for 'APU' is selected.
23:59:37 INFO  : 'ps7_init' command is executed.
23:59:37 INFO  : 'ps7_post_config' command is executed.
23:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:38 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:38 INFO  : Memory regions updated for context APU
23:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:38 INFO  : 'con' command is executed.
23:59:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:59:38 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:00:27 INFO  : Disconnected from the channel tcfchan#7.
00:00:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:28 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:00:28 INFO  : 'jtag frequency' command is executed.
00:00:28 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:28 INFO  : Context for 'APU' is selected.
00:00:28 INFO  : System reset is completed.
00:00:31 INFO  : 'after 3000' command is executed.
00:00:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:00:33 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:00:33 INFO  : Context for 'APU' is selected.
00:00:34 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:00:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:34 INFO  : Context for 'APU' is selected.
00:00:34 INFO  : 'ps7_init' command is executed.
00:00:34 INFO  : 'ps7_post_config' command is executed.
00:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:34 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:34 INFO  : Memory regions updated for context APU
00:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:34 INFO  : 'con' command is executed.
00:00:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:00:34 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:01:54 INFO  : Disconnected from the channel tcfchan#8.
00:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:55 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:01:55 INFO  : 'jtag frequency' command is executed.
00:01:55 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:01:55 INFO  : Context for 'APU' is selected.
00:01:55 INFO  : System reset is completed.
00:01:58 INFO  : 'after 3000' command is executed.
00:01:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:01:59 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:01:59 INFO  : Context for 'APU' is selected.
00:02:00 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:02:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:00 INFO  : Context for 'APU' is selected.
00:02:01 INFO  : 'ps7_init' command is executed.
00:02:01 INFO  : 'ps7_post_config' command is executed.
00:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:01 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:01 INFO  : Memory regions updated for context APU
00:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:01 INFO  : 'con' command is executed.
00:02:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:02:01 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:02:36 INFO  : Disconnected from the channel tcfchan#9.
00:06:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:28 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:06:28 INFO  : 'jtag frequency' command is executed.
00:06:28 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:28 INFO  : Context for 'APU' is selected.
00:06:29 INFO  : System reset is completed.
00:06:32 INFO  : 'after 3000' command is executed.
00:06:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:06:33 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:06:33 INFO  : Context for 'APU' is selected.
00:06:33 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:06:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:33 INFO  : Context for 'APU' is selected.
00:06:33 INFO  : 'ps7_init' command is executed.
00:06:33 INFO  : 'ps7_post_config' command is executed.
00:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:34 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:34 INFO  : Memory regions updated for context APU
00:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:34 INFO  : 'con' command is executed.
00:06:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:06:34 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:07:36 INFO  : Disconnected from the channel tcfchan#10.
00:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:37 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:07:37 INFO  : 'jtag frequency' command is executed.
00:07:37 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:07:37 INFO  : Context for 'APU' is selected.
00:07:37 INFO  : System reset is completed.
00:07:40 INFO  : 'after 3000' command is executed.
00:07:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:07:42 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:07:42 INFO  : Context for 'APU' is selected.
00:07:43 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:07:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:43 INFO  : Context for 'APU' is selected.
00:07:43 INFO  : 'ps7_init' command is executed.
00:07:43 INFO  : 'ps7_post_config' command is executed.
00:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:43 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:43 INFO  : Memory regions updated for context APU
00:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:43 INFO  : 'con' command is executed.
00:07:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:07:43 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:08:20 INFO  : Disconnected from the channel tcfchan#11.
00:11:43 INFO  : Registering command handlers for SDK TCF services
00:11:44 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
00:11:46 INFO  : XSCT server has started successfully.
00:11:46 INFO  : Successfully done setting XSCT server connection channel  
00:11:46 INFO  : Successfully done setting SDK workspace  
00:11:46 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
00:11:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:11:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556662265000,  Project:1556659472000
00:11:48 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
00:11:48 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
00:11:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:11:51 INFO  : 
00:11:52 INFO  : Updating hardware inferred compiler options for uart_intr.
00:11:52 INFO  : Clearing existing target manager status.
00:12:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:34 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:12:34 INFO  : 'jtag frequency' command is executed.
00:12:34 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:34 INFO  : Context for 'APU' is selected.
00:12:34 INFO  : System reset is completed.
00:12:37 INFO  : 'after 3000' command is executed.
00:12:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:12:38 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:12:38 INFO  : Context for 'APU' is selected.
00:12:38 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:12:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:38 INFO  : Context for 'APU' is selected.
00:12:38 INFO  : 'ps7_init' command is executed.
00:12:38 INFO  : 'ps7_post_config' command is executed.
00:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:39 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:39 INFO  : Memory regions updated for context APU
00:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:39 INFO  : 'con' command is executed.
00:12:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:12:39 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:13:09 INFO  : Disconnected from the channel tcfchan#1.
00:13:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:10 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:13:10 INFO  : 'jtag frequency' command is executed.
00:13:10 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:10 INFO  : Context for 'APU' is selected.
00:13:10 INFO  : System reset is completed.
00:13:13 INFO  : 'after 3000' command is executed.
00:13:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:13:15 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:13:15 INFO  : Context for 'APU' is selected.
00:13:16 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:16 INFO  : Context for 'APU' is selected.
00:13:16 INFO  : 'ps7_init' command is executed.
00:13:16 INFO  : 'ps7_post_config' command is executed.
00:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:16 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:16 INFO  : Memory regions updated for context APU
00:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:16 INFO  : 'con' command is executed.
00:13:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:13:16 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:13:58 INFO  : Disconnected from the channel tcfchan#2.
00:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:59 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:13:59 INFO  : 'jtag frequency' command is executed.
00:13:59 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:59 INFO  : Context for 'APU' is selected.
00:13:59 INFO  : System reset is completed.
00:14:02 INFO  : 'after 3000' command is executed.
00:14:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:14:03 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:14:03 INFO  : Context for 'APU' is selected.
00:14:03 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:14:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:03 INFO  : Context for 'APU' is selected.
00:14:04 INFO  : 'ps7_init' command is executed.
00:14:04 INFO  : 'ps7_post_config' command is executed.
00:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:04 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:04 INFO  : Memory regions updated for context APU
00:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:04 INFO  : 'con' command is executed.
00:14:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:14:04 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:14:54 INFO  : Disconnected from the channel tcfchan#3.
00:14:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:55 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:14:55 INFO  : 'jtag frequency' command is executed.
00:14:55 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:14:55 INFO  : Context for 'APU' is selected.
00:14:55 INFO  : System reset is completed.
00:14:58 INFO  : 'after 3000' command is executed.
00:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:14:59 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:14:59 INFO  : Context for 'APU' is selected.
00:14:59 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:14:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:59 INFO  : Context for 'APU' is selected.
00:15:00 INFO  : 'ps7_init' command is executed.
00:15:00 INFO  : 'ps7_post_config' command is executed.
00:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:00 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:00 INFO  : Memory regions updated for context APU
00:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:00 INFO  : 'con' command is executed.
00:15:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:15:00 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:15:31 INFO  : Disconnected from the channel tcfchan#4.
00:27:07 INFO  : Registering command handlers for SDK TCF services
00:27:08 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
00:27:10 INFO  : XSCT server has started successfully.
00:27:10 INFO  : Successfully done setting XSCT server connection channel  
00:27:10 INFO  : Successfully done setting SDK workspace  
00:27:10 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
00:27:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:27:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1556663206000,  Project:1556662265000
00:27:12 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf.
00:27:12 INFO  : Copied contents of /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
00:27:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:27:15 INFO  : 
00:27:16 INFO  : Updating hardware inferred compiler options for uart_intr.
00:27:16 INFO  : Clearing existing target manager status.
00:27:16 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:27:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:50 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:27:50 INFO  : 'jtag frequency' command is executed.
00:27:50 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:50 INFO  : Context for 'APU' is selected.
00:27:50 INFO  : System reset is completed.
00:27:53 INFO  : 'after 3000' command is executed.
00:27:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:27:55 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:27:55 INFO  : Context for 'APU' is selected.
00:27:55 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:27:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:55 INFO  : Context for 'APU' is selected.
00:27:55 INFO  : 'ps7_init' command is executed.
00:27:55 INFO  : 'ps7_post_config' command is executed.
00:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:55 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:55 INFO  : Memory regions updated for context APU
00:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:55 INFO  : 'con' command is executed.
00:27:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:27:55 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:28:33 INFO  : Disconnected from the channel tcfchan#1.
00:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:49 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:28:49 INFO  : 'jtag frequency' command is executed.
00:28:49 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:49 INFO  : Context for 'APU' is selected.
00:28:49 INFO  : System reset is completed.
00:28:52 INFO  : 'after 3000' command is executed.
00:28:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:28:53 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:28:53 INFO  : Context for 'APU' is selected.
00:28:53 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:53 INFO  : Context for 'APU' is selected.
00:28:54 INFO  : 'ps7_init' command is executed.
00:28:54 INFO  : 'ps7_post_config' command is executed.
00:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:54 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:54 INFO  : Memory regions updated for context APU
00:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:54 INFO  : 'con' command is executed.
00:28:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:28:54 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:29:44 INFO  : Disconnected from the channel tcfchan#2.
00:29:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:45 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:29:45 INFO  : 'jtag frequency' command is executed.
00:29:45 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:45 INFO  : Context for 'APU' is selected.
00:29:45 INFO  : System reset is completed.
00:29:48 INFO  : 'after 3000' command is executed.
00:29:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:29:49 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:29:49 INFO  : Context for 'APU' is selected.
00:29:49 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:29:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:49 INFO  : Context for 'APU' is selected.
00:29:50 INFO  : 'ps7_init' command is executed.
00:29:50 INFO  : 'ps7_post_config' command is executed.
00:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:50 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:50 INFO  : Memory regions updated for context APU
00:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:50 INFO  : 'con' command is executed.
00:29:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:29:50 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:40:43 INFO  : Disconnected from the channel tcfchan#3.
00:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:58 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:51:58 INFO  : 'jtag frequency' command is executed.
00:51:58 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:58 INFO  : Context for 'APU' is selected.
00:51:59 INFO  : System reset is completed.
00:52:02 INFO  : 'after 3000' command is executed.
00:52:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:52:03 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:52:03 INFO  : Context for 'APU' is selected.
00:52:03 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:52:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:03 INFO  : Context for 'APU' is selected.
00:52:03 INFO  : 'ps7_init' command is executed.
00:52:03 INFO  : 'ps7_post_config' command is executed.
00:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:03 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:03 INFO  : Memory regions updated for context APU
00:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:04 INFO  : 'con' command is executed.
00:52:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:52:04 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:55:12 INFO  : Disconnected from the channel tcfchan#4.
00:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:13 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:55:13 INFO  : 'jtag frequency' command is executed.
00:55:13 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:55:13 INFO  : Context for 'APU' is selected.
00:55:14 INFO  : System reset is completed.
00:55:17 INFO  : 'after 3000' command is executed.
00:55:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:55:18 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:55:18 INFO  : Context for 'APU' is selected.
00:55:18 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:55:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:18 INFO  : Context for 'APU' is selected.
00:55:18 INFO  : 'ps7_init' command is executed.
00:55:18 INFO  : 'ps7_post_config' command is executed.
00:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:18 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:18 INFO  : Memory regions updated for context APU
00:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:18 INFO  : 'con' command is executed.
00:55:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:55:18 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:56:37 INFO  : Disconnected from the channel tcfchan#5.
00:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:38 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:56:38 INFO  : 'jtag frequency' command is executed.
00:56:38 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:56:38 INFO  : Context for 'APU' is selected.
00:56:38 INFO  : System reset is completed.
00:56:41 INFO  : 'after 3000' command is executed.
00:56:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:56:43 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:56:43 INFO  : Context for 'APU' is selected.
00:56:43 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:56:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:56:43 INFO  : Context for 'APU' is selected.
00:56:43 INFO  : 'ps7_init' command is executed.
00:56:43 INFO  : 'ps7_post_config' command is executed.
00:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:43 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:56:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:56:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:56:43 INFO  : Memory regions updated for context APU
00:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:43 INFO  : 'con' command is executed.
00:56:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:56:43 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:58:04 INFO  : Disconnected from the channel tcfchan#6.
00:58:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:05 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
00:58:05 INFO  : 'jtag frequency' command is executed.
00:58:05 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:58:05 INFO  : Context for 'APU' is selected.
00:58:05 INFO  : System reset is completed.
00:58:08 INFO  : 'after 3000' command is executed.
00:58:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
00:58:10 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:58:10 INFO  : Context for 'APU' is selected.
00:58:10 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:58:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:10 INFO  : Context for 'APU' is selected.
00:58:10 INFO  : 'ps7_init' command is executed.
00:58:10 INFO  : 'ps7_post_config' command is executed.
00:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:10 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:10 INFO  : Memory regions updated for context APU
00:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:10 INFO  : 'con' command is executed.
00:58:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

00:58:10 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
00:58:42 INFO  : Disconnected from the channel tcfchan#7.
01:00:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:26 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
01:00:26 INFO  : 'jtag frequency' command is executed.
01:00:26 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:26 INFO  : Context for 'APU' is selected.
01:00:26 INFO  : System reset is completed.
01:00:29 INFO  : 'after 3000' command is executed.
01:00:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
01:00:30 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:00:30 INFO  : Context for 'APU' is selected.
01:00:30 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:00:30 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:30 INFO  : Context for 'APU' is selected.
01:00:31 INFO  : 'ps7_init' command is executed.
01:00:31 INFO  : 'ps7_post_config' command is executed.
01:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:31 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:31 INFO  : Memory regions updated for context APU
01:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:31 INFO  : 'con' command is executed.
01:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

01:00:31 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
01:01:46 INFO  : Disconnected from the channel tcfchan#8.
01:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:47 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
01:01:47 INFO  : 'jtag frequency' command is executed.
01:01:47 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:01:47 INFO  : Context for 'APU' is selected.
01:01:47 INFO  : System reset is completed.
01:01:50 INFO  : 'after 3000' command is executed.
01:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
01:01:52 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:01:52 INFO  : Context for 'APU' is selected.
01:01:52 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:01:52 INFO  : Context for 'APU' is selected.
01:01:52 INFO  : 'ps7_init' command is executed.
01:01:52 INFO  : 'ps7_post_config' command is executed.
01:01:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:52 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:01:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:01:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

01:01:52 INFO  : Memory regions updated for context APU
01:01:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:52 INFO  : 'con' command is executed.
01:01:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

01:01:52 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
01:02:35 INFO  : Disconnected from the channel tcfchan#9.
01:02:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:36 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
01:02:36 INFO  : 'jtag frequency' command is executed.
01:02:36 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:02:36 INFO  : Context for 'APU' is selected.
01:02:36 INFO  : System reset is completed.
01:02:39 INFO  : 'after 3000' command is executed.
01:02:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
01:02:41 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:02:41 INFO  : Context for 'APU' is selected.
01:02:41 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:02:41 INFO  : 'configparams force-mem-access 1' command is executed.
01:02:41 INFO  : Context for 'APU' is selected.
01:02:41 INFO  : 'ps7_init' command is executed.
01:02:41 INFO  : 'ps7_post_config' command is executed.
01:02:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:41 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:02:41 INFO  : 'configparams force-mem-access 0' command is executed.
01:02:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

01:02:41 INFO  : Memory regions updated for context APU
01:02:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:41 INFO  : 'con' command is executed.
01:02:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

01:02:41 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
01:04:52 INFO  : Disconnected from the channel tcfchan#10.
01:04:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:53 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
01:04:53 INFO  : 'jtag frequency' command is executed.
01:04:53 INFO  : Sourcing of '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:04:53 INFO  : Context for 'APU' is selected.
01:04:53 INFO  : System reset is completed.
01:04:56 INFO  : 'after 3000' command is executed.
01:04:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
01:04:57 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:04:57 INFO  : Context for 'APU' is selected.
01:04:57 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:04:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:57 INFO  : Context for 'APU' is selected.
01:04:58 INFO  : 'ps7_init' command is executed.
01:04:58 INFO  : 'ps7_post_config' command is executed.
01:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:58 INFO  : The application '/home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:58 INFO  : Memory regions updated for context APU
01:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:58 INFO  : 'con' command is executed.
01:04:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

01:04:58 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
01:09:19 INFO  : Disconnected from the channel tcfchan#11.
12:47:24 INFO  : Registering command handlers for SDK TCF services
12:47:27 INFO  : Launching XSCT server: xsct -n -interactive /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
12:47:31 INFO  : XSCT server has started successfully.
12:47:31 INFO  : Successfully done setting XSCT server connection channel  
12:47:35 INFO  : Successfully done setting SDK workspace  
12:47:35 INFO  : Processing command line option -hwspec /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper.hdf.
12:48:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:58 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:48:58 INFO  : 'jtag frequency' command is executed.
12:48:58 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:48:58 INFO  : Context for 'APU' is selected.
12:48:58 INFO  : System reset is completed.
12:49:01 INFO  : 'after 3000' command is executed.
12:49:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:49:02 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:49:02 INFO  : Context for 'APU' is selected.
12:49:02 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:49:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:02 INFO  : Context for 'APU' is selected.
12:49:03 INFO  : 'ps7_init' command is executed.
12:49:03 INFO  : 'ps7_post_config' command is executed.
12:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:03 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:03 INFO  : Memory regions updated for context APU
12:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:03 INFO  : 'con' command is executed.
12:49:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:49:03 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
12:50:06 INFO  : Disconnected from the channel tcfchan#1.
12:50:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:07 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:50:07 INFO  : 'jtag frequency' command is executed.
12:50:07 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:07 INFO  : Context for 'APU' is selected.
12:50:07 INFO  : System reset is completed.
12:50:10 INFO  : 'after 3000' command is executed.
12:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:50:12 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:50:12 INFO  : Context for 'APU' is selected.
12:50:13 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:50:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:13 INFO  : Context for 'APU' is selected.
12:50:14 INFO  : 'ps7_init' command is executed.
12:50:14 INFO  : 'ps7_post_config' command is executed.
12:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:14 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:14 INFO  : Memory regions updated for context APU
12:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:14 INFO  : 'con' command is executed.
12:50:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:50:14 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
12:52:03 INFO  : Disconnected from the channel tcfchan#2.
12:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:04 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:52:04 INFO  : 'jtag frequency' command is executed.
12:52:04 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:52:04 INFO  : Context for 'APU' is selected.
12:52:04 INFO  : System reset is completed.
12:52:07 INFO  : 'after 3000' command is executed.
12:52:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:52:08 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:52:08 INFO  : Context for 'APU' is selected.
12:52:08 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:52:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:08 INFO  : Context for 'APU' is selected.
12:52:09 INFO  : 'ps7_init' command is executed.
12:52:09 INFO  : 'ps7_post_config' command is executed.
12:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:09 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:09 INFO  : Memory regions updated for context APU
12:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:09 INFO  : 'con' command is executed.
12:52:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:52:09 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
12:52:30 INFO  : Disconnected from the channel tcfchan#3.
12:52:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:32 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:52:32 INFO  : 'jtag frequency' command is executed.
12:52:32 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:52:32 INFO  : Context for 'APU' is selected.
12:52:32 INFO  : System reset is completed.
12:52:35 INFO  : 'after 3000' command is executed.
12:52:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:52:36 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:52:36 INFO  : Context for 'APU' is selected.
12:52:36 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:52:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:36 INFO  : Context for 'APU' is selected.
12:52:37 INFO  : 'ps7_init' command is executed.
12:52:37 INFO  : 'ps7_post_config' command is executed.
12:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:37 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:37 INFO  : Memory regions updated for context APU
12:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:37 INFO  : 'con' command is executed.
12:52:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:52:37 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
12:54:20 INFO  : Disconnected from the channel tcfchan#4.
12:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:22 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:54:22 INFO  : 'jtag frequency' command is executed.
12:54:22 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:22 INFO  : Context for 'APU' is selected.
12:54:22 INFO  : System reset is completed.
12:54:25 INFO  : 'after 3000' command is executed.
12:54:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:54:26 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:54:26 INFO  : Context for 'APU' is selected.
12:54:26 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:54:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:26 INFO  : Context for 'APU' is selected.
12:54:27 INFO  : 'ps7_init' command is executed.
12:54:27 INFO  : 'ps7_post_config' command is executed.
12:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:27 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:27 INFO  : Memory regions updated for context APU
12:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:27 INFO  : 'con' command is executed.
12:54:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:54:27 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
12:55:52 INFO  : Disconnected from the channel tcfchan#5.
12:55:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:53 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:55:53 INFO  : 'jtag frequency' command is executed.
12:55:53 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:53 INFO  : Context for 'APU' is selected.
12:55:53 INFO  : System reset is completed.
12:55:56 INFO  : 'after 3000' command is executed.
12:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:55:58 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:55:58 INFO  : Context for 'APU' is selected.
12:55:58 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:55:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:58 INFO  : Context for 'APU' is selected.
12:55:58 INFO  : 'ps7_init' command is executed.
12:55:58 INFO  : 'ps7_post_config' command is executed.
12:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:58 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:58 INFO  : Memory regions updated for context APU
12:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:59 INFO  : 'con' command is executed.
12:55:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:55:59 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
12:57:43 INFO  : Disconnected from the channel tcfchan#6.
12:57:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:45 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:57:45 INFO  : 'jtag frequency' command is executed.
12:57:45 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:57:45 INFO  : Context for 'APU' is selected.
12:57:45 INFO  : System reset is completed.
12:57:48 INFO  : 'after 3000' command is executed.
12:57:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:57:49 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:57:49 INFO  : Context for 'APU' is selected.
12:57:49 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:57:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:49 INFO  : Context for 'APU' is selected.
12:57:50 INFO  : 'ps7_init' command is executed.
12:57:50 INFO  : 'ps7_post_config' command is executed.
12:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:50 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:50 INFO  : Memory regions updated for context APU
12:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:50 INFO  : 'con' command is executed.
12:57:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:57:50 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
12:58:50 INFO  : Disconnected from the channel tcfchan#7.
12:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:05 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:59:05 INFO  : 'jtag frequency' command is executed.
12:59:05 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:05 INFO  : Context for 'APU' is selected.
12:59:05 INFO  : System reset is completed.
12:59:08 INFO  : 'after 3000' command is executed.
12:59:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:59:09 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:59:09 INFO  : Context for 'APU' is selected.
12:59:09 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:59:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:09 INFO  : Context for 'APU' is selected.
12:59:10 INFO  : 'ps7_init' command is executed.
12:59:10 INFO  : 'ps7_post_config' command is executed.
12:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:10 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:30 INFO  : Disconnected from the channel tcfchan#8.
13:02:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:32 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:02:32 INFO  : 'jtag frequency' command is executed.
13:02:32 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:32 INFO  : Context for 'APU' is selected.
13:02:32 INFO  : System reset is completed.
13:02:35 INFO  : 'after 3000' command is executed.
13:02:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:02:36 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:02:36 INFO  : Context for 'APU' is selected.
13:02:36 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:02:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:36 INFO  : Context for 'APU' is selected.
13:02:37 INFO  : 'ps7_init' command is executed.
13:02:37 INFO  : 'ps7_post_config' command is executed.
13:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:37 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:35 INFO  : Disconnected from the channel tcfchan#9.
13:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:43 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:03:43 INFO  : 'jtag frequency' command is executed.
13:03:43 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:03:43 INFO  : Context for 'APU' is selected.
13:03:44 INFO  : System reset is completed.
13:03:47 INFO  : 'after 3000' command is executed.
13:03:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:03:48 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:03:48 INFO  : Context for 'APU' is selected.
13:03:48 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:03:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:48 INFO  : Context for 'APU' is selected.
13:03:49 INFO  : 'ps7_init' command is executed.
13:03:49 INFO  : 'ps7_post_config' command is executed.
13:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:49 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:49 INFO  : Memory regions updated for context APU
13:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:49 INFO  : 'con' command is executed.
13:03:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:03:49 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:05:11 INFO  : Disconnected from the channel tcfchan#10.
13:05:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:12 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:05:12 INFO  : 'jtag frequency' command is executed.
13:05:12 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:05:12 INFO  : Context for 'APU' is selected.
13:05:12 INFO  : System reset is completed.
13:05:15 INFO  : 'after 3000' command is executed.
13:05:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:05:17 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:05:17 INFO  : Context for 'APU' is selected.
13:05:17 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:05:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:17 INFO  : Context for 'APU' is selected.
13:05:17 INFO  : 'ps7_init' command is executed.
13:05:17 INFO  : 'ps7_post_config' command is executed.
13:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:17 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:17 INFO  : Memory regions updated for context APU
13:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:18 INFO  : 'con' command is executed.
13:05:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:05:18 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:07:52 INFO  : Disconnected from the channel tcfchan#11.
13:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:53 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:07:53 INFO  : 'jtag frequency' command is executed.
13:07:53 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:07:53 INFO  : Context for 'APU' is selected.
13:07:53 INFO  : System reset is completed.
13:07:56 INFO  : 'after 3000' command is executed.
13:07:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:07:58 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:07:58 INFO  : Context for 'APU' is selected.
13:07:58 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:07:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:58 INFO  : Context for 'APU' is selected.
13:07:58 INFO  : 'ps7_init' command is executed.
13:07:58 INFO  : 'ps7_post_config' command is executed.
13:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:58 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:58 INFO  : Memory regions updated for context APU
13:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:59 INFO  : 'con' command is executed.
13:07:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:07:59 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:10:56 INFO  : Disconnected from the channel tcfchan#12.
13:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:58 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:10:58 INFO  : 'jtag frequency' command is executed.
13:10:58 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:58 INFO  : Context for 'APU' is selected.
13:10:58 INFO  : System reset is completed.
13:11:01 INFO  : 'after 3000' command is executed.
13:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:11:02 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:11:02 INFO  : Context for 'APU' is selected.
13:11:02 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:11:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:02 INFO  : Context for 'APU' is selected.
13:11:03 INFO  : 'ps7_init' command is executed.
13:11:03 INFO  : 'ps7_post_config' command is executed.
13:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:03 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:03 INFO  : Memory regions updated for context APU
13:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:03 INFO  : 'con' command is executed.
13:11:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:11:03 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:12:25 INFO  : Disconnected from the channel tcfchan#13.
13:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:27 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:12:27 INFO  : 'jtag frequency' command is executed.
13:12:27 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:27 INFO  : Context for 'APU' is selected.
13:12:27 INFO  : System reset is completed.
13:12:30 INFO  : 'after 3000' command is executed.
13:12:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:12:31 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:12:31 INFO  : Context for 'APU' is selected.
13:12:31 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:12:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:31 INFO  : Context for 'APU' is selected.
13:12:32 INFO  : 'ps7_init' command is executed.
13:12:32 INFO  : 'ps7_post_config' command is executed.
13:12:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:32 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:32 INFO  : Memory regions updated for context APU
13:12:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:32 INFO  : 'con' command is executed.
13:12:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:12:32 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:14:55 INFO  : Disconnected from the channel tcfchan#14.
13:14:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:56 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:14:56 INFO  : 'jtag frequency' command is executed.
13:14:56 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:14:56 INFO  : Context for 'APU' is selected.
13:14:57 INFO  : System reset is completed.
13:15:00 INFO  : 'after 3000' command is executed.
13:15:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:15:01 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:15:01 INFO  : Context for 'APU' is selected.
13:15:01 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:15:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:01 INFO  : Context for 'APU' is selected.
13:15:01 INFO  : 'ps7_init' command is executed.
13:15:01 INFO  : 'ps7_post_config' command is executed.
13:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:02 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:02 INFO  : Memory regions updated for context APU
13:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:02 INFO  : 'con' command is executed.
13:15:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:15:02 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:17:17 INFO  : Disconnected from the channel tcfchan#15.
13:17:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:18 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:17:18 INFO  : 'jtag frequency' command is executed.
13:17:18 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:17:18 INFO  : Context for 'APU' is selected.
13:17:19 INFO  : System reset is completed.
13:17:22 INFO  : 'after 3000' command is executed.
13:17:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:17:23 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:17:23 INFO  : Context for 'APU' is selected.
13:17:23 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:17:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:23 INFO  : Context for 'APU' is selected.
13:17:23 INFO  : 'ps7_init' command is executed.
13:17:24 INFO  : 'ps7_post_config' command is executed.
13:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:24 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:24 INFO  : Memory regions updated for context APU
13:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:24 INFO  : 'con' command is executed.
13:17:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:17:24 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:19:37 INFO  : Disconnected from the channel tcfchan#16.
13:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:38 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:19:38 INFO  : 'jtag frequency' command is executed.
13:19:38 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:38 INFO  : Context for 'APU' is selected.
13:19:38 INFO  : System reset is completed.
13:19:41 INFO  : 'after 3000' command is executed.
13:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:19:43 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:19:43 INFO  : Context for 'APU' is selected.
13:19:43 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:43 INFO  : Context for 'APU' is selected.
13:19:43 INFO  : 'ps7_init' command is executed.
13:19:43 INFO  : 'ps7_post_config' command is executed.
13:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:43 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:43 INFO  : Memory regions updated for context APU
13:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:43 INFO  : 'con' command is executed.
13:19:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:19:43 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:21:10 INFO  : Disconnected from the channel tcfchan#17.
13:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:11 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:21:11 INFO  : 'jtag frequency' command is executed.
13:21:11 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:11 INFO  : Context for 'APU' is selected.
13:21:11 INFO  : System reset is completed.
13:21:14 INFO  : 'after 3000' command is executed.
13:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:21:16 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:21:16 INFO  : Context for 'APU' is selected.
13:21:16 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:21:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:16 INFO  : Context for 'APU' is selected.
13:21:16 INFO  : 'ps7_init' command is executed.
13:21:16 INFO  : 'ps7_post_config' command is executed.
13:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:16 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:16 INFO  : Memory regions updated for context APU
13:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:16 INFO  : 'con' command is executed.
13:21:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:21:16 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:22:54 INFO  : Disconnected from the channel tcfchan#18.
13:22:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:55 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:22:55 INFO  : 'jtag frequency' command is executed.
13:22:55 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:55 INFO  : Context for 'APU' is selected.
13:22:55 INFO  : System reset is completed.
13:22:58 INFO  : 'after 3000' command is executed.
13:22:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:23:00 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:23:00 INFO  : Context for 'APU' is selected.
13:23:00 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:23:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:00 INFO  : Context for 'APU' is selected.
13:23:00 INFO  : 'ps7_init' command is executed.
13:23:00 INFO  : 'ps7_post_config' command is executed.
13:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:00 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:00 INFO  : Memory regions updated for context APU
13:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:00 INFO  : 'con' command is executed.
13:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:23:00 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:24:20 INFO  : Disconnected from the channel tcfchan#19.
13:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:21 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:24:21 INFO  : 'jtag frequency' command is executed.
13:24:21 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:21 INFO  : Context for 'APU' is selected.
13:24:21 INFO  : System reset is completed.
13:24:24 INFO  : 'after 3000' command is executed.
13:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:24:25 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:24:25 INFO  : Context for 'APU' is selected.
13:24:25 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:24:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:25 INFO  : Context for 'APU' is selected.
13:24:25 INFO  : 'ps7_init' command is executed.
13:24:25 INFO  : 'ps7_post_config' command is executed.
13:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:26 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:26 INFO  : Memory regions updated for context APU
13:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:26 INFO  : 'con' command is executed.
13:24:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:24:26 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:25:31 INFO  : Disconnected from the channel tcfchan#20.
13:25:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:32 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:25:32 INFO  : 'jtag frequency' command is executed.
13:25:32 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:32 INFO  : Context for 'APU' is selected.
13:25:33 INFO  : System reset is completed.
13:25:36 INFO  : 'after 3000' command is executed.
13:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:25:37 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:25:37 INFO  : Context for 'APU' is selected.
13:25:37 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:25:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:37 INFO  : Context for 'APU' is selected.
13:25:37 INFO  : 'ps7_init' command is executed.
13:25:37 INFO  : 'ps7_post_config' command is executed.
13:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:37 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:37 INFO  : Memory regions updated for context APU
13:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:37 INFO  : 'con' command is executed.
13:25:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:25:37 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:27:21 INFO  : Disconnected from the channel tcfchan#21.
13:27:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:22 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:27:22 INFO  : 'jtag frequency' command is executed.
13:27:22 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:22 INFO  : Context for 'APU' is selected.
13:27:22 INFO  : System reset is completed.
13:27:25 INFO  : 'after 3000' command is executed.
13:27:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:27:26 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:27:26 INFO  : Context for 'APU' is selected.
13:27:26 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:27:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:27 INFO  : Context for 'APU' is selected.
13:27:27 INFO  : 'ps7_init' command is executed.
13:27:27 INFO  : 'ps7_post_config' command is executed.
13:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:27 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:27 INFO  : Memory regions updated for context APU
13:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:27 INFO  : 'con' command is executed.
13:27:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:27:27 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:28:28 INFO  : Disconnected from the channel tcfchan#22.
13:28:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:29 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:28:29 INFO  : 'jtag frequency' command is executed.
13:28:29 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:28:29 INFO  : Context for 'APU' is selected.
13:28:29 INFO  : System reset is completed.
13:28:32 INFO  : 'after 3000' command is executed.
13:28:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:28:34 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:28:34 INFO  : Context for 'APU' is selected.
13:28:34 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:28:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:34 INFO  : Context for 'APU' is selected.
13:28:34 INFO  : 'ps7_init' command is executed.
13:28:34 INFO  : 'ps7_post_config' command is executed.
13:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:34 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:34 INFO  : Memory regions updated for context APU
13:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:34 INFO  : 'con' command is executed.
13:28:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:28:34 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:30:22 INFO  : Disconnected from the channel tcfchan#23.
13:30:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:23 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:30:23 INFO  : 'jtag frequency' command is executed.
13:30:23 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:23 INFO  : Context for 'APU' is selected.
13:30:23 INFO  : System reset is completed.
13:30:26 INFO  : 'after 3000' command is executed.
13:30:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:30:28 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:30:28 INFO  : Context for 'APU' is selected.
13:30:28 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:30:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:28 INFO  : Context for 'APU' is selected.
13:30:28 INFO  : 'ps7_init' command is executed.
13:30:28 INFO  : 'ps7_post_config' command is executed.
13:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:28 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:28 INFO  : Memory regions updated for context APU
13:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:28 INFO  : 'con' command is executed.
13:30:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:30:28 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:31:45 INFO  : Disconnected from the channel tcfchan#24.
13:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:46 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:31:46 INFO  : 'jtag frequency' command is executed.
13:31:46 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:46 INFO  : Context for 'APU' is selected.
13:31:46 INFO  : System reset is completed.
13:31:49 INFO  : 'after 3000' command is executed.
13:31:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:31:50 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:31:50 INFO  : Context for 'APU' is selected.
13:31:50 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:31:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:50 INFO  : Context for 'APU' is selected.
13:31:50 INFO  : 'ps7_init' command is executed.
13:31:50 INFO  : 'ps7_post_config' command is executed.
13:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:51 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:51 INFO  : Memory regions updated for context APU
13:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:51 INFO  : 'con' command is executed.
13:31:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:31:51 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:36:26 INFO  : Disconnected from the channel tcfchan#25.
13:38:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:01 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:38:01 INFO  : 'jtag frequency' command is executed.
13:38:01 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:01 INFO  : Context for 'APU' is selected.
13:38:02 INFO  : System reset is completed.
13:38:05 INFO  : 'after 3000' command is executed.
13:38:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:38:06 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:38:06 INFO  : Context for 'APU' is selected.
13:38:06 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:38:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:06 INFO  : Context for 'APU' is selected.
13:38:06 INFO  : 'ps7_init' command is executed.
13:38:06 INFO  : 'ps7_post_config' command is executed.
13:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:06 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:06 INFO  : Memory regions updated for context APU
13:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:06 INFO  : 'con' command is executed.
13:38:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:38:06 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:38:33 INFO  : Disconnected from the channel tcfchan#26.
13:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:44 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:41:45 INFO  : 'jtag frequency' command is executed.
13:41:45 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:45 INFO  : Context for 'APU' is selected.
13:41:45 INFO  : System reset is completed.
13:41:48 INFO  : 'after 3000' command is executed.
13:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:41:49 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:41:49 INFO  : Context for 'APU' is selected.
13:41:49 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:41:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:49 INFO  : Context for 'APU' is selected.
13:41:49 INFO  : 'ps7_init' command is executed.
13:41:49 INFO  : 'ps7_post_config' command is executed.
13:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:49 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:49 INFO  : Memory regions updated for context APU
13:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:49 INFO  : 'con' command is executed.
13:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:41:50 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:42:41 INFO  : Disconnected from the channel tcfchan#27.
13:42:58 INFO  : Registering command handlers for SDK TCF services
13:42:59 INFO  : Launching XSCT server: xsct -n -interactive /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/temp_xsdb_launch_script.tcl
13:43:01 INFO  : XSCT server has started successfully.
13:43:01 INFO  : Successfully done setting XSCT server connection channel  
13:43:01 INFO  : Successfully done setting SDK workspace  
13:43:01 INFO  : Processing command line option -hwspec /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper.hdf.
13:44:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:44 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:44:44 INFO  : 'jtag frequency' command is executed.
13:44:44 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:44 INFO  : Context for 'APU' is selected.
13:44:44 INFO  : System reset is completed.
13:44:47 INFO  : 'after 3000' command is executed.
13:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:44:48 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:44:48 INFO  : Context for 'APU' is selected.
13:44:48 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:44:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:48 INFO  : Context for 'APU' is selected.
13:44:49 INFO  : 'ps7_init' command is executed.
13:44:49 INFO  : 'ps7_post_config' command is executed.
13:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:49 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:49 INFO  : Memory regions updated for context APU
13:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:49 INFO  : 'con' command is executed.
13:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:44:49 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:45:05 INFO  : Disconnected from the channel tcfchan#1.
13:45:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:06 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
13:45:06 INFO  : 'jtag frequency' command is executed.
13:45:06 INFO  : Sourcing of '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:06 INFO  : Context for 'APU' is selected.
13:45:06 INFO  : System reset is completed.
13:45:09 INFO  : 'after 3000' command is executed.
13:45:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
13:45:10 INFO  : FPGA configured successfully with bitstream "/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:45:11 INFO  : Context for 'APU' is selected.
13:45:11 INFO  : Hardware design information is loaded from '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:45:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:11 INFO  : Context for 'APU' is selected.
13:45:12 INFO  : 'ps7_init' command is executed.
13:45:12 INFO  : 'ps7_post_config' command is executed.
13:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:12 INFO  : The application '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/uart_intr/Debug/uart_intr.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:12 INFO  : Memory regions updated for context APU
13:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:12 INFO  : 'con' command is executed.
13:45:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

13:45:12 INFO  : Launch script is exported to file '/home/michele/Documenti/Universita/SE/Projects/UART_int/UART_int.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart_intr.elf_on_local.tcl'
13:45:15 INFO  : Disconnected from the channel tcfchan#2.
