// Seed: 23182039
module module_0 (
    output logic id_0
);
  parameter id_2 = 1;
  logic id_3;
  assign module_1.id_2 = 0;
  always @(posedge -1) begin : LABEL_0
    if (-1) id_3 <= -1;
    else id_0 <= id_3;
  end
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output logic id_2,
    input supply1 id_3
);
  always @(posedge -1'd0, negedge -1'b0) begin : LABEL_0
    if (~1 && -1'b0) disable id_5;
    else if (1) begin : LABEL_1
      id_2 = -1;
    end
  end
  module_0 modCall_1 (id_2);
endmodule
