#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Nov  1 13:18:37 2018
# Process ID: 7532
# Current directory: C:/Users/Mitch/Documents/DCA/PYNQ_integration
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14104 C:\Users\Mitch\Documents\DCA\PYNQ_integration\PYNQ_integration.xpr
# Log file: C:/Users/Mitch/Documents/DCA/PYNQ_integration/vivado.log
# Journal file: C:/Users/Mitch/Documents/DCA/PYNQ_integration\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 881.824 ; gain = 142.949
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name axi_zscore_v1_0_project -directory C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.tmp/axi_zscore_v1_0_project c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/mitch/documents/dca/pynq_integration/pynq_integration.tmp/axi_zscore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 925.559 ; gain = 43.734
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/axi_zscore.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/axi_zscore.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/simple_adder.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/simple_adder.vhd
export_ip_user_files -of_objects  [get_files c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/mm_zscore.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/mm_zscore.vhd
export_ip_user_files -of_objects  [get_files c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/simple_div.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/simple_div.vhd
add_files -norecurse -copy_to c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/src {C:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/axi_zscore.vhd C:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/mm_zscore.vhd C:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/simple_sub.vhd C:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/simple_div.vhd C:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/simple_adder.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/axi_zscore.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/mm_zscore.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/simple_adder.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/simple_div.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/axi_zscore.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/mm_zscore.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/simple_adder.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/simple_div.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc'
open_bd_design {C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:axi_zscore:1.0 - axi_zscore_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1101.730 ; gain = 60.469
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axi_zscore:1.0 [get_ips  design_1_axi_zscore_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_zscore_0_0 (axi_zscore_v1_0 1.0) from revision 2 to revision 3
Wrote  : <C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Mitch/Documents/DCA/PYNQ_integration/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_zscore_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_zscore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 389aa2d1a24adc9e; cache size = 3.885 MB.
[Thu Nov  1 13:22:57 2018] Launched design_1_axi_zscore_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_zscore_0_0_synth_1: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/design_1_axi_zscore_0_0_synth_1/runme.log
synth_1: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/synth_1/runme.log
[Thu Nov  1 13:22:57 2018] Launched impl_1...
Run output will be captured here: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1244.496 ; gain = 125.691
report_ip_status -name ip_status 
launch_sdk -workspace C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.sdk -hwspec C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.sdk -hwspec C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
reset_run design_1_processing_system7_0_0_synth_1
reset_run synth_1
save_bd_design
Wrote  : <C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_zscore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Nov  1 13:28:47 2018] Launched design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_xbar_0_synth_1, design_1_axi_zscore_0_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_zscore_0_0_synth_1: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/design_1_axi_zscore_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/synth_1/runme.log
[Thu Nov  1 13:28:47 2018] Launched impl_1...
Run output will be captured here: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1380.910 ; gain = 79.082
close_bd_design [get_bd_designs design_1]
ipx::edit_ip_in_project -upgrade true -name axi_zscore_v1_0_project -directory C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.tmp/axi_zscore_v1_0_project c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/mitch/documents/dca/pynq_integration/pynq_integration.tmp/axi_zscore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
ipgui::add_param -name {SIMPLE_DIVISION} -component [ipx::current_core] -display_name {Simple Division} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
set_property tooltip {Used bit shift instead of dividing by count register} [ipgui::get_guiparamspec -name "SIMPLE_DIVISION" -component [ipx::current_core] ]
set_property tooltip {Averaging window width equals 2 to the power of this parameter} [ipgui::get_guiparamspec -name "MAX_DATA_PTS_EXP" -component [ipx::current_core] ]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "MAX_DATA_PTS_EXP" -component [ipx::current_core] ]
set_property value_validation_range_minimum 0 [ipx::get_user_parameters MAX_DATA_PTS_EXP -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 8 [ipx::get_user_parameters MAX_DATA_PTS_EXP -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "MAX_DATA_PTS_EXP" -component [ipx::current_core] ]
set_property value_validation_type none [ipx::get_user_parameters MAX_DATA_PTS_EXP -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Mitch/Documents/DCA/czxkbczhxbczjhxc'
open_bd_design {C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:user:axi_zscore:1.0 - axi_zscore_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axi_zscore:1.0 [get_ips  design_1_axi_zscore_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_zscore_0_0 (axi_zscore_v1_0 1.0) from revision 3 to revision 4
Wrote  : <C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Mitch/Documents/DCA/PYNQ_integration/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_zscore_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_zscore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 67db4b803ebe7a73; cache size = 11.322 MB.
[Thu Nov  1 13:54:52 2018] Launched design_1_axi_zscore_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_zscore_0_0_synth_1: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/design_1_axi_zscore_0_0_synth_1/runme.log
synth_1: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/synth_1/runme.log
[Thu Nov  1 13:54:53 2018] Launched impl_1...
Run output will be captured here: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1435.828 ; gain = 39.402
report_ip_status -name ip_status 
close_bd_design [get_bd_designs design_1]
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov  1 13:57:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/impl_1/runme.log
open_bd_design {C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:user:axi_zscore:1.0 - axi_zscore_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd>
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
save_bd_design
Wrote  : <C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_rst_ps7_0_100M_0_synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_zscore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_100M_0, cache-ID = 3c4e93165fc7d249; cache size = 11.964 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_0_0, cache-ID = 4cbd98d8fc758e74; cache size = 11.964 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = dde9b39043f1e32d; cache size = 11.964 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 389aa2d1a24adc9e; cache size = 11.964 MB.
[Thu Nov  1 14:00:42 2018] Launched design_1_processing_system7_0_0_synth_1, design_1_axi_zscore_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_zscore_0_0_synth_1: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/design_1_axi_zscore_0_0_synth_1/runme.log
synth_1: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/synth_1/runme.log
[Thu Nov  1 14:00:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1623.059 ; gain = 47.508
close_bd_design [get_bd_designs design_1]
file copy -force C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/impl_1/design_1_wrapper.sysdef C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.sdk -hwspec C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.sdk -hwspec C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  1 17:08:40 2018...
