/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,MT6768";
	interrupt-parent = <0x1>;
	model = "MT6768";

	MD1-SIM1-HOT-PLUG-EINT {
		phandle = <0x108>;
	};

	MD1-SIM2-HOT-PLUG-EINT {
		phandle = <0x109>;
	};

	__symbols__ {
		MCDI_CLUSTER = "/cpus/idle-states/mcdi-cluster";
		MCDI_CPU = "/cpus/idle-states/mcdi-cpu";
		STANDBY = "/cpus/idle-states/standby";
		SUSPEND = "/cpus/idle-states/suspend";
		accdet = "/pwrap@1000d000/mt6358-pmic/accdet";
		afe = "/mt6768-afe-pcm@11220000";
		apdma = "/dma-controller@11000980";
		apmixed = "/apmixed@1000c000";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		aud_clk_miso_off = "/pinctrl/aud_clk_miso_off";
		aud_clk_miso_on = "/pinctrl/aud_clk_miso_on";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		audio = "/audio@11220000";
		auxadc = "/auxadc@11001000";
		battery_manager = "/battery-manager";
		bdg_support = "/soc/bdg_support";
		bp_thl = "/bp-thl";
		camera_af_hw_node = "/camera_af_hw_node";
		camsys = "/camsys@1a000000";
		camsys1 = "/camsysisp@1a000000";
		ccci_scp = "/ccci-scp";
		ccifdriver = "/ccifdriver@10209000";
		charger = "/charger";
		chosen = "/chosen";
		cldmadriver = "/cldmadriver@10014000";
		clk13m = "/clocks/clk13m";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		cluster0_opp = "/opp_table0";
		cluster1_opp = "/opp_table1";
		cm_mgr = "/soc/cm_mgr@0c530000";
		consys = "/consys@18002000";
		consys_mem = "/reserved-memory/consys-reserve-memory";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@103";
		cpu_dbgapb = "/cpu_dbgapb@0e010000";
		cpu_power_throttling = "/cpu_power_throttling";
		dcm = "/dcm@10001000";
		dfd_cache = "/dfd_cache";
		disp_aal0 = "/soc/disp_aal0@14011000";
		disp_ccorr0 = "/soc/disp_ccorr0@14010000";
		disp_color0 = "/soc/disp_color0@1400f000";
		disp_dither0 = "/soc/disp_dither0@14013000";
		disp_gamma0 = "/soc/disp_gamma0@14012000";
		disp_mtee_sec = "/soc/disp_mtee_sec";
		disp_mutex0 = "/soc/disp_mutex0@14001000";
		disp_ovl0 = "/soc/disp_ovl0@1400b000";
		disp_ovl0_2l = "/soc/disp_ovl0_2l@1400c000";
		disp_pwm = "/soc/disp_pwm0@1100e000";
		disp_rdma0 = "/soc/disp_rdma0@1400d000";
		disp_rsz0 = "/soc/disp_rsz0@14015000";
		disp_wdma0 = "/soc/disp_wdma0@1400e000";
		dispsys_config = "/soc/dispsys_config@14000000";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		drcc = "/drcc";
		drm_wv = "/drm_wv";
		dsi0 = "/soc/dsi@14014000";
		dsi_te = "/soc/dsi_te";
		dvfsp = "/dvfsp@00110c00";
		dvfsrc = "/dvfsrc@10012000";
		dvfsrc_freq_opp0 = "/dvfsrc@10012000/opp0";
		dvfsrc_freq_opp1 = "/dvfsrc@10012000/opp1";
		dvfsrc_freq_opp2 = "/dvfsrc@10012000/opp2";
		dvfsrc_vcore = "/dvfsrc@10012000/dvfsrc-vcore";
		dvfsrc_vscp = "/dvfsrc@10012000/dvfsrc-vscp";
		eas_info = "/soc/eas-info";
		eem_fsm = "/eem-fsm@1100b000";
		efuse = "/efuse@11c10000";
		efuse_ptpod = "/efuse@11c10000/ptpod@c8";
		efuse_segment = "/efuse@11c10000/segment@78";
		eint = "/apirq@1000b000";
		emicen = "/emicen@10219000";
		emichn = "/emichn@0x1022d000";
		ext_32k = "/pwrap@1000d000/mt6358-pmic/mt6358rtc/ext_32k";
		extcon_usb = "/extcon_usb";
		fg_init = "/pwrap@1000d000/mt6358-pmic/mt6358rtc/fg_init";
		fg_soc = "/pwrap@1000d000/mt6358-pmic/mt6358rtc/fg_soc";
		fl_core_0 = "/i2c@11016000/mt6370@34/flashlight/led@0/port@0/endpoint";
		fl_core_1 = "/i2c@11016000/mt6370@34/flashlight/led@1/port@1/endpoint";
		flashlight_0 = "/mtk_composite_v4l2_1/port@0/endpoint";
		flashlight_1 = "/mtk_composite_v4l2_1/port@1/endpoint";
		flashlight_core = "/flashlight_core";
		flashlights_mt6370 = "/flashlights_mt6370";
		flashlights_ocp8111 = "/flashlights_ocp8111";
		fpsgo = "/soc/fpsgo";
		gce = "/gce@10238000";
		gce_clk = "/gce_clk@10238000";
		gce_mbox = "/gce_mbox@10238000";
		gce_mbox_bdg = "/gce_mbox_bdg";
		gce_mbox_sec = "/gce_mbox_sec@10238000";
		ged = "/ged";
		gic = "/interrupt-controller";
		goodix_fp = "/fingerprint";
		gpio = "/gpio@10005000";
		gpio_usage_mapping = "/gpio";
		gpu_dvfs_prefence = "/gpu-prefence";
		gpu_mali_opp = "/opp-table0";
		gpufreq = "/gpufreq";
		gpufreq_wrapper = "/gpufreq_wrapper";
		hwrng = "/hwrng";
		hypervisor = "/hypervisor";
		i2c0 = "/i2c@11007000";
		i2c1 = "/i2c@11008000";
		i2c2 = "/i2c@11009000";
		i2c3 = "/i2c@1100f000";
		i2c4 = "/i2c@11011000";
		i2c5 = "/i2c@11016000";
		i2c6 = "/i2c@1100d000";
		i2c7 = "/i2c@11004000";
		i2c8 = "/i2c@11005000";
		idlebus26m = "/cpus/idle-states/idlebus26m";
		idledram = "/cpus/idle-states/idledram";
		idlesyspll = "/cpus/idle-states/idlesyspll";
		imgsys = "/syscon@15020000";
		imgsys_config = "/imgsys_config@15020000";
		infracfg_ao = "/infracfg_ao@10001000";
		input_booster = "/soc/input_booster_ddr";
		iocfg_bl = "/iocfg_bl@10002600";
		iocfg_lb = "/iocfg_lb@10002400";
		iocfg_lm = "/iocfg_lm@10002200";
		iocfg_lt = "/iocfg_lt@10002000";
		iocfg_rb = "/iocfg_rb@10002a00";
		iocfg_rm = "/iocfg_rm@10002800";
		iocfg_rt = "/iocfg_rt@10002c00";
		iocfg_tl = "/iocfg_tl@10002e00";
		iommu = "/m4u@10205000";
		irq_nfc = "/irq_nfc";
		irtx_pwm = "/irtx_pwm";
		kd_camera_hw1 = "/kd_camera_hw1@1a040000";
		keypad = "/kp@10010000";
		lcm = "/lcm_gpio";
		lk_charger = "/lk_charger";
		main_pmic = "/pwrap@1000d000/mt6358-pmic";
		mali = "/mali@13040000";
		mcdi = "/mcdi@00110100";
		mcucfg = "/mcucfg@0c530000";
		md1_sim1_hot_plug_eint = "/MD1-SIM1-HOT-PLUG-EINT";
		md1_sim2_hot_plug_eint = "/MD1-SIM2-HOT-PLUG-EINT";
		md_auxadc = "/md-auxadc";
		md_power_throttling = "/md_power_throttling";
		mddriver = "/mddriver";
		mdp_ccorr = "/mdp_ccorr0@14005000";
		mdp_rdma0 = "/mdp_rdma0@14004000";
		mdp_rsz0 = "/mdp_rsz0@14006000";
		mdp_rsz1 = "/mdp_rsz1@14007000";
		mdp_tdshp0 = "/mdp_tdshp0@1400a000";
		mdp_wdma0 = "/mdp_wdma0@14008000";
		mdp_wrot0 = "/mdp_wrot0@14009000";
		mdpsys_config = "/mdpsys_config@14000000";
		memory_ssmr_features = "/memory-ssmr-features";
		met_emi = "/met/met-emi";
		mfg_cfg = "/mfg_cfg@13000000";
		mgm = "/mgm";
		mipi_rx_ana_csi0a = "/mipi_rx_ana_csi0a@11c10000";
		mipi_rx_ana_csi0b = "/mipi_rx_ana_csi0b@11c11000";
		mipi_rx_ana_csi1a = "/mipi_rx_ana_csi1a@11c12000";
		mipi_rx_ana_csi1b = "/mipi_rx_ana_csi1b@11c13000";
		mipi_rx_ana_csi2a = "/mipi_rx_ana_csi2a@11c14000";
		mipi_rx_ana_csi2b = "/mipi_rx_ana_csi2b@11c15000";
		mipi_tx_config0 = "/soc/mipi_tx_config@11c80000";
		mmc0 = "/mmc@11230000";
		mmc0_pins_default = "/pinctrl/mmc0default";
		mmc0_pins_pull_down = "/pinctrl/mmc0@1";
		mmc0_pins_uhs = "/pinctrl/mmc0@0";
		mmc1 = "/mmc@11240000";
		mmc1_pins_default = "/pinctrl/mmc1default";
		mmc1_pins_pull_down = "/pinctrl/mmc1@1";
		mmc1_pins_uhs = "/pinctrl/mmc1@0";
		mmqos = "/interconnect";
		mmsys_config = "/mmsys_config@14000000";
		mobicore = "/mobicore";
		mrdump_ext_rst = "/mrdump_ext_rst";
		msdc1_ins = "/msdc1_ins";
		mt6358_batoc_throttle = "/pwrap@1000d000/mt6358-pmic/mtk_battery_oc_throttling";
		mt6358_clkbuf = "/pwrap@1000d000/mt6358-pmic/mt6358-clkbuf";
		mt6358_consys = "/pwrap@1000d000/mt6358-pmic/mt6358_consys";
		mt6358_dynamic_loading_throttling = "/pwrap@1000d000/mt6358-pmic/mtk_dynamic_loading_throttling";
		mt6358_lbat = "/pwrap@1000d000/mt6358-pmic/pmic_lbat_service";
		mt6358_rtc = "/pwrap@1000d000/mt6358-pmic/mt6358_rtc";
		mt6358_ts_buck1 = "/pwrap@1000d000/mt6358-pmic/mt6358_ts_buck1";
		mt6358_ts_buck2 = "/pwrap@1000d000/mt6358-pmic/mt6358_ts_buck2";
		mt6358_ts_buck3 = "/pwrap@1000d000/mt6358-pmic/mt6358_ts_buck3";
		mt6358_vmch_eint_high = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/VMCH_EINT_HIGH";
		mt6358_vmch_eint_low = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/VMCH_EINT_LOW";
		mt6358codec = "/pwrap@1000d000/mt6358-pmic/mt6358codec";
		mt6358keys = "/pwrap@1000d000/mt6358-pmic/mt6358keys";
		mt6358regulator = "/pwrap@1000d000/mt6358-pmic/mt6358regulator";
		mt6358rtc = "/pwrap@1000d000/mt6358-pmic/mt6358rtc";
		mt6370 = "/i2c@11016000/mt6370@34";
		mt6370_adc = "/i2c@11016000/mt6370@34/adc";
		mt6370_backlight = "/i2c@11016000/mt6370@34/backlight";
		mt_charger = "/mt_charger";
		mt_cpufreq = "/mt_cpufreq";
		mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va09";
		mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va12";
		mt_pmic_vaud28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaud28";
		mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaux18";
		mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vbif28";
		mt_pmic_vcama1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama1";
		mt_pmic_vcama2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama2";
		mt_pmic_vcamd_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamd";
		mt_pmic_vcamio_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamio";
		mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn18";
		mt_pmic_vcn28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn28";
		mt_pmic_vcn33_bt_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_bt";
		mt_pmic_vcn33_wifi_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_wifi";
		mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vcore";
		mt_pmic_vdram1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vdram1";
		mt_pmic_vdram2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vdram2";
		mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vefuse";
		mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vemc";
		mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vfe28";
		mt_pmic_vgpu_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vgpu";
		mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vibr";
		mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio18";
		mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio28";
		mt_pmic_vldo28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vldo28";
		mt_pmic_vmc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmc";
		mt_pmic_vmch_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmch";
		mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vmodem";
		mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vpa";
		mt_pmic_vproc11_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc11";
		mt_pmic_vproc12_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc12";
		mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf18";
		mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs1";
		mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs2";
		mt_pmic_vsram_gpu_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_gpu";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_others";
		mt_pmic_vsram_proc11_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc11";
		mt_pmic_vsram_proc12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc12";
		mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vusb";
		mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vxo22";
		mtee = "/trusty/mtee";
		mtee_svp = "/mtee_svp";
		mtk_chrdet = "/pwrap@1000d000/mt6358-pmic/mtk_chrdet";
		mtk_composite_v4l2_1 = "/mtk_composite_v4l2_1";
		mtk_ctd = "/mtk_ctd";
		mtk_dmabufheap_debug0 = "/dmaheap_test0";
		mtk_dmabufheap_debug1 = "/dmaheap_test1";
		mtk_gauge = "/pwrap@1000d000/mt6358-pmic/mtk_gauge";
		mtk_leds = "/soc/mtk_leds";
		mtk_ts_pmic = "/pwrap@1000d000/mt6358-pmic/mtk_ts_pmic";
		mtkfb = "/mtkfb@0";
		mtkheap_region_svp = "/mtkheap-region-svp";
		mtkheap_region_tui = "/mtkheap-region-tui";
		mtkheap_region_wfd = "/mtkheap-region-wfd";
		musb_drd_switch = "/usb0@11200000/port/endpoint@0";
		nebula = "/nebula";
		nfc = "/nfc";
		odm = "/odm";
		opp_table_cam = "/opp-table-cam";
		opp_table_mm = "/opp-table-mm";
		opp_table_venc = "/opp-table-venc";
		pbm = "/pbm";
		pd_adapter = "/pd_adapter";
		pdc = "/pdc";
		pe = "/pe";
		pe2 = "/pe2";
		pe4 = "/pe4";
		pericfg = "/pericfg@10003000";
		pio = "/pinctrl";
		pmic_auxadc = "/pwrap@1000d000/mt6358-pmic/mt635x-auxadc";
		pmic_clock_buffer_ctrl = "/clkbuf-ctrl";
		pmic_efuse = "/pwrap@1000d000/mt6358-pmic/mt6358-efuse";
		ppi_cluster0 = "/interrupt-controller/ppi-partitions/interrupt-partition-0";
		ppi_cluster1 = "/interrupt-controller/ppi-partitions/interrupt-partition-1";
		pwrap = "/pwrap@1000d000";
		pwraph = "/pwraphal@";
		radio_md_cfg = "/radio_md_cfg";
		regulator_vibrator = "/regulator-vibrator";
		reserved_memory = "/reserved-memory";
		rt1711_typec = "/i2c@1100d000/rt1711h@4e";
		rt9465_slave_chr = "/rt9465_slave_chr";
		scp_infra = "/scp_infra@10001000";
		scpsys = "/power-controller@10006000";
		scpsys_clk = "/scpsys_clk@10001000";
		sleep = "/sleep@10006000";
		smart_pa = "/smart_pa";
		smi_common = "/smi_common@14002000";
		smi_larb0 = "/smi_larb0@14003000";
		smi_larb1 = "/smi_larb1@16010000";
		smi_larb2 = "/smi_larb2@15021000";
		smi_larb3 = "/smi_larb3@1a002000";
		smi_larb4 = "/smi_larb4@17010000";
		snd_scp_spk = "/snd_scp_spk";
		sound = "/sound";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11014000";
		spi5 = "/spi5@11015000";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
		sspm_rts_header = "/met/sspm-rts-header";
		subpmic_pmu_eint = "/mt6370_pmu_eint";
		sysirq = "/intpol-controller@0";
		systimer = "/systimer@10017000";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor4 = "/thermal-sensor4";
		tboard_thermistor5 = "/thermal-sensor5";
		tcpc_pd = "/tcpc_pd_eint";
		thermal_data = "/efuse@11c10000/data1";
		timer = "/timer";
		topckgen = "/topckgen@10000000";
		toprgu = "/toprgu@10007000";
		touch = "/touch";
		touch_tui0 = "/touch-tui0";
		trusty = "/trusty";
		trusty_irq = "/trusty/trusty-irq";
		trusty_virtio = "/trusty/trusty-virtio";
		tz_system = "/trusty/tz-system";
		u2_phy_data = "/efuse@11c10000/u2-phy-data";
		u2phy0 = "/usb-phy@11cc0000";
		u2port0 = "/usb-phy@11cc0000/usb-phy@11cc0800";
		ulposc1 = "/clocks/ulposc1";
		usb = "/usb0@11200000";
		usb_boost = "/usb-boost-manager";
		usb_meta = "/usb_meta";
		usb_otg_vbus = "/i2c@11004000/wt_chargers@6B/otg";
		usb_role = "/extcon_usb/port/endpoint@0";
		usbpd_pm = "/usbpd_pm";
		utos = "/utos";
		vcodec_dec = "/vcodec_dec@16000000";
		vcodec_enc = "/vcodec_enc@17000000";
		vcu = "/vcu@16000000";
		vdec_gcon = "/vdec_gcon@16000000";
		venc_gcon = "/venc_gcon@17000000";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		wifi = "/wifi@18000000";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		wt_chargers = "/i2c@11004000/wt_chargers@6B";
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x0 0x10016000 0x0 0x1000>;
	};

	aliases {
		aal0 = "/soc/disp_aal0@14011000";
		ccorr0 = "/soc/disp_ccorr0@14010000";
		color0 = "/soc/disp_color0@1400f000";
		dither0 = "/soc/disp_dither0@14013000";
		dsi0 = "/soc/dsi@14014000";
		gamma0 = "/soc/disp_gamma0@14012000";
		i2c0 = "/i2c@11007000";
		i2c1 = "/i2c@11008000";
		i2c2 = "/i2c@11009000";
		i2c3 = "/i2c@1100f000";
		i2c4 = "/i2c@11011000";
		i2c5 = "/i2c@11016000";
		i2c6 = "/i2c@1100d000";
		i2c7 = "/i2c@11004000";
		i2c8 = "/i2c@11005000";
		mmc0 = "/mmc@11230000";
		mmc1 = "/mmc@11240000";
		mtksmmu0 = "/m4u@10205000";
		ovl0 = "/soc/disp_ovl0@1400b000";
		ovl3 = "/soc/disp_ovl0_2l@1400c000";
		rdma0 = "/soc/disp_rdma0@1400d000";
		rsz0 = "/soc/disp_rsz0@14015000";
		wdma0 = "/soc/disp_wdma0@1400e000";
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x0 0x131 0x1 0x0>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		interrupts = <0x0 0xa4 0x4 0x0>;
		reg = <0x0 0x10209000 0x0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		interrupts = <0x0 0xa6 0x4 0x0>;
		reg = <0x0 0x1020b000 0x0 0x1000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		interrupts = <0x0 0xa0 0x4 0x0>;
		reg = <0x0 0x1023c000 0x0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		interrupts = <0x0 0xa3 0x4 0x0>;
		reg = <0x0 0x1023e000 0x0 0x1000>;
	};

	ap_dma@11000000 {
		compatible = "mediatek,ap_dma";
		interrupts = <0x0 0x66 0x4 0x0>;
		reg = <0x0 0x11000000 0x0 0x1000>;
	};

	apcldmain@1021b000 {
		compatible = "mediatek,apcldmain";
		reg = <0x0 0x1021b000 0x0 0x100>;
	};

	apcldmain@1021b100 {
		compatible = "mediatek,apcldmain";
		reg = <0x0 0x1021b100 0x0 0x100>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x0 0x10014000 0x0 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		interrupts = <0x0 0xb4 0x4 0x0>;
		reg = <0x0 0x1021b800 0x0 0x100>;
	};

	apcldmamisc@1021b900 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021b900 0x0 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014800 0x0 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014c00 0x0 0x400>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x0 0x1021b400 0x0 0x100>;
	};

	apcldmaout@1021b500 {
		compatible = "mediatek,apcldmaout";
		reg = <0x0 0x1021b500 0x0 0x100>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x0 0x10014400 0x0 0x400>;
	};

	apirq@1000b000 {
		compatible = "mediatek,mt6983-eint";
		interrupts = <0x0 0xba 0x4 0x0>;
		mediatek,instance-num = <0x1>;
		mediatek,total-pin-number = <0xa0>;
		phandle = <0x32>;
		reg = <0x0 0x1000b000 0x0 0x1000>;
		reg-name = "eint";
	};

	apmixed@1000c000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apmixed", "syscon";
		phandle = <0x6b>;
		reg = <0x0 0x1000c000 0x0 0x1000>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <0x0 0x128 0x1 0x0>;
	};

	audio@11220000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,audio", "syscon";
		phandle = <0x6c>;
		reg = <0x0 0x11220000 0x0 0x1000>;
	};

	audio_sram@11221000 {
		block-size = <0x1000>;
		compatible = "mediatek,audio_sram";
		mode-size = <0x6c00 0x9000>;
		prefer-mode = <0x1>;
		reg = <0x0 0x11221000 0x0 0x9000>;
	};

	auxadc@11001000 {
		#interconnect-cells = <0x1>;
		#io-channel-cells = <0x1>;
		clock-names = "main";
		clocks = <0x7 0x21>;
		compatible = "mediatek,mt6765-auxadc";
		interrupts = <0x0 0x42 0x1 0x0>;
		mediatek,cali-efuse-reg-offset = <0x1a8>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0xa>;
		mediatek,cali-oe-bit = <0x0>;
		nvmem = <0x54>;
		nvmem-names = "mtk_efuse";
		phandle = <0x35>;
		reg = <0x0 0x11001000 0x0 0x1000>;
	};

	battery-manager {
		bootmode = <0x25>;
		charger = <0x33>;
		compatible = "mediatek,battery manager";
		gauge1 = <0x26>;
		phandle = <0x94>;
	};

	bp-thl {
		compatible = "mediatek,mtk-bp-thl";
		max-throttle-level = <0x2>;
		phandle = <0xbc>;
		soc-limit-threshold = <0xf>;
		soc-max-stage = <0x1>;
		soc-throttle-level = <0x0 0x1>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x0 0x1021f000 0x0 0x6000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	btif@1100c000 {
		clock-names = "btifc", "apdmac";
		clocks = <0x7 0x1a 0x7 0x26>;
		compatible = "mediatek,btif";
		interrupts = <0x0 0x85 0x4 0x0 0x0 0x73 0x4 0x0 0x0 0x8d 0x4 0x0>;
		reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x11000b80 0x0 0x80 0x0 0x11000c00 0x0 0x80>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		interrupts = <0x0 0x9e 0x4 0x0>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		reg = <0x0 0x10208000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
	};

	cache_parity {
		compatible = "mediatek,mt6785-cache-parity";
		interrupts = <0x0 0x16 0x4 0x0 0x0 0x17 0x4 0x0 0x0 0x18 0x4 0x0 0x0 0x19 0x4 0x0 0x0 0x1a 0x4 0x0 0x0 0x1b 0x4 0x0 0x0 0x1c 0x4 0x0 0x0 0x1d 0x4 0x0 0x0 0x13 0x4 0x0>;
		irq_config = <0x0 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x1 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x2 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x3 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x4 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x5 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x6 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x7 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x400 0xc8c0 0x1000000 0xc8c0 0xc 0xc8c8 0x1>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	cam1@1a003000 {
		compatible = "mediatek,cam1";
		interrupts = <0x0 0xfa 0x4 0x0>;
		reg = <0x0 0x1a003000 0x0 0x1000>;
	};

	cam2@1a004000 {
		compatible = "mediatek,cam2";
		interrupts = <0x0 0xfb 0x4 0x0>;
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	cam3@1a005000 {
		compatible = "mediatek,cam3";
		interrupts = <0x0 0xfc 0x4 0x0>;
		reg = <0x0 0x1a005000 0x0 0x1000>;
	};

	cam_clear@1a01b000 {
		compatible = "mediatek,cam_clear";
		reg = <0x0 0x1a01b000 0x0 0x1000>;
	};

	cam_inner@1a013000 {
		compatible = "mediatek,cam_inner";
		reg = <0x0 0x1a013000 0x0 0x1000>;
	};

	cam_mem {
		compatible = "mediatek,cam_mem";
		iommus = <0xa 0x40 0xa 0x41 0xa 0x42 0xa 0x43 0xa 0x44 0xa 0x48 0xa 0x49 0xa 0x4a 0xa 0x4b>;
		mediatek,platform = "mt6768";
	};

	cam_qos_legacy {
		compatible = "mediatek,cam_qos_legacy";
		dvfsrc-vcore-supply = <0xe>;
		l3_cam_aao = <0x62>;
		l3_cam_afo = <0x63>;
		l3_cam_bpci = <0x67>;
		l3_cam_imgo = <0x60>;
		l3_cam_lcso = <0x68>;
		l3_cam_lsci0 = <0x64>;
		l3_cam_lsci1 = <0x65>;
		l3_cam_pdo = <0x66>;
		l3_cam_rawi_a = <0x72>;
		l3_cam_rawi_b = <0x73>;
		l3_cam_rrzo = <0x61>;
		l3_cam_rsso_a = <0x69>;
		l3_cam_rsso_b = <0x6a>;
		l3_cam_soc0 = <0x6c>;
		l3_cam_soc1 = <0x6d>;
		l3_cam_soc2 = <0x6e>;
		l3_cam_ufeo = <0x6b>;
		mediatek,platform = "mt6768";
		operating-points-v2 = <0x8a>;
	};

	cam_set@1a00b000 {
		compatible = "mediatek,cam_set";
		reg = <0x0 0x1a00b000 0x0 0x1000>;
	};

	cama_clear@1a01c000 {
		compatible = "mediatek,cama_clear";
		reg = <0x0 0x1a01c000 0x0 0x1000>;
	};

	cama_ext@1a024000 {
		compatible = "mediatek,cama_ext";
		reg = <0x0 0x1a024000 0x0 0x1000>;
	};

	cama_inner@1a014000 {
		compatible = "mediatek,cama_inner";
		reg = <0x0 0x1a014000 0x0 0x1000>;
	};

	cama_set@1a00c000 {
		compatible = "mediatek,cama_set";
		reg = <0x0 0x1a00c000 0x0 0x1000>;
	};

	camb_clear@1a01d000 {
		compatible = "mediatek,camb_clear";
		reg = <0x0 0x1a01d000 0x0 0x1000>;
	};

	camb_ext@1a025000 {
		compatible = "mediatek,camb_ext";
		reg = <0x0 0x1a025000 0x0 0x1000>;
	};

	camb_inner@1a015000 {
		compatible = "mediatek,camb_inner";
		reg = <0x0 0x1a015000 0x0 0x1000>;
	};

	camb_set@1a00d000 {
		compatible = "mediatek,camb_set";
		reg = <0x0 0x1a00d000 0x0 0x1000>;
	};

	camera_af_hw_node {
		compatible = "mediatek,camera_af_lens";
		phandle = <0x142>;
	};

	camsv1@1a050000 {
		compatible = "mediatek,camsv1";
		interrupts = <0x0 0x102 0x4 0x0>;
		reg = <0x0 0x1a050000 0x0 0x1000>;
	};

	camsv2@1a051000 {
		compatible = "mediatek,camsv2";
		interrupts = <0x0 0x103 0x4 0x0>;
		reg = <0x0 0x1a051000 0x0 0x1000>;
	};

	camsv3@1a052000 {
		compatible = "mediatek,camsv3";
		interrupts = <0x0 0x100 0x4 0x0>;
		reg = <0x0 0x1a052000 0x0 0x1000>;
	};

	camsv4@1a053000 {
		compatible = "mediatek,camsv4";
		interrupts = <0x0 0x101 0x4 0x0>;
		reg = <0x0 0x1a053000 0x0 0x1000>;
	};

	camsys@1a000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6768-camsys", "syscon";
		phandle = <0x28>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	camsysisp@1a000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys", "syscon";
		mediatek,platform = "mt6768";
		phandle = <0x13d>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	ccci-scp {
		clock-names = "infra-ccif2-ap", "infra-ccif2-md";
		clocks = <0x7 0x51 0x7 0x52>;
		compatible = "mediatek,ccci_md_scp";
		phandle = <0x107>;
		reg = <0x0 0x1023c000 0x0 0x1000 0x0 0x1023d000 0x0 0x1000>;
	};

	ccifdriver@10209000 {
		clock-names = "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md";
		clocks = <0x7 0x29 0x7 0x2c 0x7 0x23 0x7 0x24 0x7 0x51 0x7 0x52>;
		compatible = "mediatek,ccci_ccif";
		interrupts = <0x0 0xa4 0x4 0x0 0x0 0xa5 0x4 0x0>;
		mediatek,sram-size = <0x200>;
		phandle = <0x103>;
		reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
	};

	ccu@1a0b1000 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		clock-names = "TOP_CAM_CLK", "CCU_CLK_CAM_CAM", "CCU_CLK_CAM_CCU_LARB3", "CCU_CLK_CAM_CCU";
		clocks = <0x8 0x49 0x28 0x2 0x28 0x0 0x28 0x8>;
		compatible = "mediatek,ccu";
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		dvfsrc-vcore-supply = <0xe>;
		interconnect-names = "ccu_g", "ccu_i", "ccu_o";
		interconnects = <0x11 0x30015 0x11 0x10000 0x11 0x4006f 0x11 0x10000 0x11 0x40070 0x11 0x10000>;
		interrupts = <0x0 0x105 0x4 0x0>;
		iommus = <0xa 0x6f 0xa 0x70>;
		mediatek,larbs = <0x3f>;
		operating-points-v2 = <0x8a>;
		power-domains = <0xc 0xa>;
		reg = <0x0 0x1a0b1000 0x0 0x10000>;
	};

	charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x1f47d0>;
		algorithm_name = "Basic";
		battery_cv = <0x432380>;
		battmanager = <0x94>;
		bootmode = <0x25>;
		charger = <0x33>;
		charger_configuration = <0x0>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,charger";
		enable-vbat-mon = <0x0>;
		enable_dynamic_mivr;
		enable_fast_charging_indicator;
		enable_min_charge_temp;
		enable_sw_jeita;
		enable_sw_safety_timer;
		gauge = <0x26>;
		jeita_temp_above_t4_cc = <0x0>;
		jeita_temp_above_t4_cv = <0x3e8fa0>;
		jeita_temp_below_t0_cc = <0x0>;
		jeita_temp_below_t0_cv = <0x432380>;
		jeita_temp_t0_to_t1_cc = <0x61a80>;
		jeita_temp_t0_to_t1_cv = <0x432380>;
		jeita_temp_t1_to_t2_cc = <0x124f80>;
		jeita_temp_t1_to_t2_cv = <0x432380>;
		jeita_temp_t2_to_t3_cc = <0x1e8480>;
		jeita_temp_t2_to_t3_cv = <0x432380>;
		jeita_temp_t3_to_t4_cc = <0x155cc0>;
		jeita_temp_t3_to_t4_cv = <0x3e8fa0>;
		max_charge_temp = <0x3c>;
		max_charge_temp_minus_x_degree = <0x3c>;
		max_charger_voltage = <0x9eb100>;
		max_charging_time = <0xa8c0>;
		max_dmivr_charger_current = <0x1b7740>;
		min_charge_temp = <0x0>;
		min_charge_temp_plus_x_degree = <0x0>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		phandle = <0x14e>;
		pmic = <0x2c>;
		temp_neg_10_thres = <0x0>;
		temp_t0_thres = <0x1>;
		temp_t0_thres_plus_x_degree = <0x1>;
		temp_t1_thres = <0x5>;
		temp_t1_thres_plus_x_degree = <0x6>;
		temp_t2_thres = <0xa>;
		temp_t2_thres_plus_x_degree = <0xb>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x2c>;
		temp_t4_thres = <0x37>;
		temp_t4_thres_minus_x_degree = <0x36>;
		usb_charger_current = <0x7a120>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000c 0x0 0x4>;
	};

	chn_emi@1021a000 {
		compatible = "mediatek,chn_emi";
		reg = <0x0 0x1021a000 0x0 0x1000>;
	};

	chosen {
		bootargs = "console=tty0 root=/dev/ram \t\t\tvmalloc=400M swiotlb=noforce \t\t\tnokaslr \t\t\tprintk.devkmsg=on \t\t\t8250.nr_uarts=2 \t\t\tcgroup.memory=nosocket,nokmem \t\t\tfirmware_class.path=/vendor/firmware,/efs/wifi \t\t\tloop.max_part=7 \t\t\tlog_buf_len=2m \t\t\tinitcall_debug=1 \t\t\tmemblock_memsize=procfs \t\t\tfault_around_bytes=32768 \t\t\tkswapd_cpumask=0x3f \t\t\trestrict_cma_redirect \t\t\tcgroup.memory=nokmem \t\t\tinit_on_alloc=0 \t\t\tprintk.devkmsg=on \t\t\ttransparent_hugepage=never";
		kaslr-seed = <0x0 0x0>;
		phandle = <0x25>;
	};

	cldmadriver@10014000 {
		cldma-infracfg = <0x7>;
		clock-names = "infra-cldma-bclk";
		clocks = <0x7 0x32>;
		compatible = "mediatek,ccci_cldma";
		interrupts = <0x0 0xb4 0x4 0x0>;
		mediatek,cldma-capability = <0x6>;
		mediatek,md-generation = <0x1895>;
		mediatek,platform = <0x1a70>;
		phandle = <0x104>;
		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1021b000 0x0 0x1000>;
	};

	clkbuf-ctrl {
		compatible = "mediatek,mt6768-clkbuf";
		phandle = <0x156>;
		pmic = <0x97>;
		pmif = <0x3b 0x0>;
	};

	clkchk {
		compatible = "mediatek,mt6768-clkchk";
	};

	clocks {

		clk13m {
			#clock-cells = <0x0>;
			clock-frequency = <0xc65d40>;
			compatible = "fixed-clock";
			phandle = <0x3c>;
		};

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x12>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0xc7>;
		};

		ulposc1 {
			#clock-cells = <0x0>;
			clock-frequency = <0xee6b280>;
			compatible = "fixed-clock";
			phandle = <0xc8>;
		};
	};

	cmdq-bdg-test {
		compatible = "mediatek,cmdq-bdg-test";
		mboxes = <0x52 0x16 0x0 0x2 0x52 0x17 0x0 0x1>;
		mediatek,gce = <0x52>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <0xf>;
		mediatek,gce-subsys = <0x63 0x1>;
		mmsys_config = <0xb>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	consys@18002000 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,mt6768-consys";
		interrupts = <0x0 0x11c 0x4 0x0 0x0 0x4e 0x4 0x0 0x0 0x11f 0x1 0x0>;
		memory-region = <0x67>;
		phandle = <0x129>;
		power-domains = <0xc 0x1>;
		reg = <0x0 0x18002000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180b1000 0x0 0x1000 0x0 0x180a3000 0x0 0x1000 0x0 0x180a5000 0x0 0x800 0x0 0x180c1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000>;
		wifi_ant_swap_gpio = <0x31 0x6c 0x0>;
	};

	cpu_dbgapb@0e010000 {
		compatible = "mediatek,hw_dbg";
		num = <0x8>;
		phandle = <0xb4>;
		reg = <0x0 0xe010000 0x0 0x1000 0x0 0xe110000 0x0 0x1000 0x0 0xe210000 0x0 0x1000 0x0 0xe310000 0x0 0x1000 0x0 0xe410000 0x0 0x1000 0x0 0xe510000 0x0 0x1000 0x0 0xe610000 0x0 0x1000 0x0 0xe710000 0x0 0x1000>;
	};

	cpu_power_throttling {
		compatible = "mediatek,cpu-power-throttling";
		lbat-limit-freq-lv1 = <0x7fffffff 0x7fffffff 0x7fffffff>;
		lbat-limit-freq-lv2 = <0xdbba0 0xdbba0 0x13d620>;
		lbat-max-level = <0x2>;
		oc-limit-freq-lv1 = <0x7fffffff 0x7fffffff 0x7fffffff>;
		oc-limit-freq-lv2 = <0xdbba0 0xdbba0 0xdbba0>;
		oc-max-level = <0x2>;
		phandle = <0xba>;
		soc-limit-freq-lv1 = <0x7fffffff 0x7fffffff 0x7fffffff>;
		soc-max-level = <0x1>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x1d>;
				};

				core1 {
					cpu = <0x1e>;
				};

				core2 {
					cpu = <0x1f>;
				};

				core3 {
					cpu = <0x20>;
				};

				core4 {
					cpu = <0x21>;
				};

				core5 {
					cpu = <0x22>;
				};

				doe {
					phandle = <0xaf>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x23>;
				};

				core1 {
					cpu = <0x24>;
				};

				doe {
					phandle = <0xb0>;
				};
			};
		};

		cpu@000 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x14>;
			phandle = <0x1d>;
			reg = <0x0>;
		};

		cpu@001 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x14>;
			phandle = <0x1e>;
			reg = <0x100>;
		};

		cpu@002 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x14>;
			phandle = <0x1f>;
			reg = <0x200>;
		};

		cpu@003 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x14>;
			phandle = <0x20>;
			reg = <0x300>;
		};

		cpu@100 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x14>;
			phandle = <0x21>;
			reg = <0x400>;
		};

		cpu@101 {
			capacity-dmips-mhz = <0x1ef>;
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x14>;
			phandle = <0x22>;
			reg = <0x500>;
		};

		cpu@102 {
			capacity-dmips-mhz = <0x400>;
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a75";
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x113>;
			enable-method = "psci";
			operating-points-v2 = <0x1c>;
			phandle = <0x23>;
			reg = <0x600>;
		};

		cpu@103 {
			capacity-dmips-mhz = <0x400>;
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a75";
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x113>;
			enable-method = "psci";
			operating-points-v2 = <0x1c>;
			phandle = <0x24>;
			reg = <0x700>;
		};

		idle-states {
			entry-method = "arm,psci";

			idlebus26m {
				arm,psci-suspend-param = <0x1010004>;
				compatible = "arm,idle-state";
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x3e8>;
				local-timer-stop;
				min-residency-us = <0x7d0>;
				phandle = <0x1a>;
				status = "okay";
			};

			idledram {
				arm,psci-suspend-param = <0x1010002>;
				compatible = "arm,idle-state";
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x3e8>;
				local-timer-stop;
				min-residency-us = <0x7d0>;
				phandle = <0x18>;
				status = "okay";
			};

			idlesyspll {
				arm,psci-suspend-param = <0x1010003>;
				compatible = "arm,idle-state";
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x3e8>;
				local-timer-stop;
				min-residency-us = <0x7d0>;
				phandle = <0x19>;
				status = "okay";
			};

			mcdi-cluster {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x258>;
				local-timer-stop;
				min-residency-us = <0x4b0>;
				phandle = <0x17>;
			};

			mcdi-cpu {
				arm,psci-suspend-param = <0x10001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x258>;
				local-timer-stop;
				min-residency-us = <0x4b0>;
				phandle = <0x16>;
			};

			standby {
				arm,psci-suspend-param = <0x1>;
				compatible = "arm,idle-state";
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x258>;
				local-timer-stop;
				min-residency-us = <0x4b0>;
				phandle = <0x15>;
			};

			suspend {
				arm,psci-suspend-param = <0x1010005>;
				compatible = "arm,idle-state";
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x3e8>;
				local-timer-stop;
				min-residency-us = <0x7d0>;
				phandle = <0x1b>;
			};
		};
	};

	cqdma-controller@10212000 {
		#dma-cells = <0x1>;
		compatible = "mediatek,mt6765-cqdma";
		dma-channel-mask = <0x3f>;
		dma-channels = <0x3>;
		dma-requests = <0xa>;
		interrupts = <0x0 0x86 0x4 0x0 0x0 0x87 0x4 0x0 0x0 0x88 0x4 0x0>;
		reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212080 0x0 0x80 0x0 0x10212100 0x0 0x80>;
	};

	dbg_apmcu_mp0@0d400000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd400000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d410000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd410000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d420000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd420000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d430000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd430000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d440000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd440000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d510000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd510000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d520000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd520000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d530000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd530000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d540000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd540000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d610000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd610000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d620000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd620000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d630000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd630000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d640000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd640000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d710000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd710000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d720000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd720000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d730000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd730000 0x0 0x1000>;
	};

	dbg_apmcu_mp0@0d740000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x0 0xd740000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d800000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd800000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d810000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd810000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d820000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd820000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d830000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd830000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d840000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd840000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d910000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd910000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d920000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd920000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d930000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd930000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0d940000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xd940000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0da10000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xda10000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0da20000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xda20000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0da30000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xda30000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0da40000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xda40000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0db10000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xdb10000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0db20000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xdb20000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0db30000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xdb30000 0x0 0x1000>;
	};

	dbg_apmcu_mp1@0db40000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x0 0xdb40000 0x0 0x1000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x0 0xd020000 0x0 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		interrupts = <0x0 0x9d 0x4 0x0>;
		reg = <0x0 0xd0a0000 0x0 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x0 0xd030000 0x0 0x10000>;
	};

	dbg_funnel@0d040000 {
		compatible = "mediatek,dbg_funnel";
		reg = <0x0 0xd040000 0x0 0x10000>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x0 0xd0c0000 0x0 0x40000>;
	};

	dcm@10001000 {
		compatible = "mediatek,mt6768-dcm";
		phandle = <0xc9>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0xc538000 0x0 0x10000 0x0 0xc53a800 0x0 0x10000 0x0 0x10228000 0x0 0x2000 0x0 0x10230000 0x0 0x2000 0x0 0x1022a000 0x0 0x2000 0x0 0x10232000 0x0 0x2000 0x0 0x10219000 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x10235000 0x0 0x1000>;
		reg-names = "infracfg_ao", "dcm_mcucfg", "dcm_cpccfg_rg", "dramc_ch0_top0_ao", "dramc_ch1_top0_ao", "dramc_ch0_top1_ao", "dramc_ch1_top1_ao", "emi", "ch0_emi", "ch1_emi";
	};

	ddrphy@10015000 {
		compatible = "mediatek,ddrphy";
		reg = <0x0 0x10015000 0x0 0x1000>;
	};

	dev_ril_bridge_pdata {
		compatible = "samsung,dev_ril_bridge_pdata";
		status = "okay";
	};

	devapc@10207000 {
		clock-names = "devapc-infra-clock";
		clocks = <0x7 0x28>;
		compatible = "mediatek,mt6768-devapc";
		interrupts = <0x0 0x9f 0x4 0x0>;
		reg = <0x0 0x10207000 0x0 0x1000 0x0 0x1000e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000 0x0 0x10c000 0x0 0x1000>;
	};

	dfd@10200b00 {
		compatible = "mediatek,dfd";
		mediatek,chain_length = <0xa7f8>;
		mediatek,check_dfd_support = <0x1>;
		mediatek,dfd_ap_addr_offset = <0x18>;
		mediatek,dfd_infra_base = <0x390>;
		mediatek,dfd_latch_offset = <0x48>;
		mediatek,enabled = <0x1>;
		mediatek,rg_dfd_timeout = <0xa0>;
		reg = <0x0 0x10200b00 0x0 0x10000>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x0>;
		mediatek,rg_dfd_timeout = <0x3e80>;
		phandle = <0x110>;
	};

	dip1@15022000 {
		compatible = "mediatek,dip1";
		interrupts = <0x0 0x10e 0x8 0x0>;
		reg = <0x0 0x15022000 0x0 0x3000>;
	};

	disp_pwm@1100e000 {
		compatible = "mediatek,disp_pwm";
		reg = <0x0 0x1100e000 0x0 0x1000>;
	};

	dispsys {
		clock-names = "MMSYS_SMI_COMMON", "MMSYS_SMI_LARB0", "MMSYS_GALS_COMM0", "MMSYS_GALS_COMM1", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_WDMA0", "MMSYS_DISP_COLOR0", "MMSYS_DISP_CCORR0", "MMSYS_DISP_AAL0", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_DITHER0", "MMSYS_DSI0_MM_CK", "MMSYS_DSI0_IF_CK", "MMSYS_IMG_DL_RELAY", "MMSYS_26M", "MMSYS_DISP_RSZ0", "APMIXED_MIPI_26M", "TOP_MUX_DISP_PWM", "DISP_PWM", "TOP_26M", "TOP_UNIVPLL2_D4", "TOP_ULPOSC1_D2", "TOP_ULPOSC1_D8";
		clocks = <0xb 0x13 0xb 0x14 0xb 0x15 0xb 0x16 0xb 0x7 0xb 0x8 0xb 0xa 0xb 0xb 0xb 0xc 0xb 0xd 0xb 0xe 0xb 0xf 0xb 0x10 0xb 0x11 0xb 0x1e 0xb 0x1c 0xb 0x1f 0xb 0x9 0x6b 0x15 0x8 0x63 0x7 0x31 0x12 0x8 0x1b 0x8 0x2e 0x8 0x30>;
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x9>;
		power-domains = <0xc 0x3>;
	};

	dma-controller@11000980 {
		#dma-cells = <0x1>;
		clock-names = "apdma";
		clocks = <0x7 0x26>;
		compatible = "mediatek,mt6779-uart-dma";
		dma-requests = <0x4>;
		interrupts = <0x0 0x66 0x4 0x0 0x0 0x67 0x4 0x0 0x0 0x68 0x4 0x0 0x0 0x72 0x4 0x0>;
		phandle = <0x55>;
		reg = <0x0 0x11000980 0x0 0x80 0x0 0x11000a00 0x0 0x80 0x0 0x11000a80 0x0 0x80 0x0 0x11000b00 0x0 0x80>;
	};

	dmaheap_test0 {
		compatible = "mediatek, mtk_dmabufheap, iommu0";
		iommus = <0xa 0x3>;
		phandle = <0x100>;
	};

	dmaheap_test1 {
		compatible = "mediatek, mtk_dmabufheap, iommu1";
		iommus = <0xa 0x7>;
		phandle = <0x101>;
	};

	dpe@15028000 {
		clock-names = "DPE_CG_IMG_DPE";
		clocks = <0x27 0x3>;
		compatible = "mediatek,dpe";
		dve_frame_done = <0x114>;
		interrupts = <0x0 0x10f 0x4 0x0>;
		iommus = <0xa 0x48 0xa 0x49>;
		mboxes = <0xf 0x5 0x0 0x1>;
		mediatek,larb = <0x3e>;
		power-domains = <0xc 0x3 0xc 0x5>;
		reg = <0x0 0x15028000 0x0 0x1000>;
		wmfe_frame_done = <0x115>;
	};

	dramc@1022a000 {
		ckdiv4 = <0xd18 0x8000000 0x1b 0xd18 0x8000000 0x1b>;
		compatible = "mediatek,common-dramc";
		crystal-freq = <0x34>;
		fmeter-version = <0x0>;
		mr4-rg = <0x90 0xffff 0x0>;
		mr4-version = <0x1>;
		pll-id = <0x510 0x80000000 0x1f>;
		posdiv = <0xda8 0x7 0x0 0xda0 0x7 0x0>;
		prediv = <0xda8 0xc0000 0x12 0xda0 0xc0000 0x12>;
		reg = <0x0 0x1022a000 0x0 0x2000 0x0 0x10232000 0x0 0x2000 0x0 0x1022c000 0x0 0x1000 0x0 0x10234000 0x0 0x1000 0x0 0x10228000 0x0 0x2000 0x0 0x10230000 0x0 0x2000 0x0 0x1022e000 0x0 0x1000 0x0 0x10236000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
		sdmpcw = <0xd9c 0xffff0000 0x10 0xd94 0xffff0000 0x10>;
		shu-lv = <0xe4 0x6 0x1>;
		shu-of = <0x500>;
		vdram2-enable = <0x1>;
		vdram2-supply = <0x47>;
	};

	drcc {
		compatible = "mediatek,drcc";
		drcc0_Code = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Code = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Code = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Code = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Code = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Code = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Code = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Code = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc7_Vref = <0xff>;
		phandle = <0x126>;
		state = <0xff>;
	};

	drm_wv {
		compatible = "mediatek,drm_wv";
		phandle = <0x15e>;
		status = "okay";
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		cpus = <0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23 0x24>;
		interrupts = <0x0 0x12 0x4 0x0>;
	};

	dvfsp@00110c00 {
		B-table = <0x7d0 0x48 0x1 0x1 0x79e 0x45 0x1 0x1 0x76c 0x41 0x1 0x1 0x73a 0x3d 0x1 0x1 0x708 0x3a 0x1 0x1 0x6ae 0x36 0x1 0x1 0x655 0x32 0x1 0x1 0x60c 0x30 0x2 0x1 0x5a3 0x2b 0x2 0x1 0x54a 0x27 0x2 0x1 0x4f1 0x24 0x2 0x1 0x498 0x20 0x2 0x1 0x43f 0x1d 0x2 0x1 0x3e6 0x19 0x2 0x1 0x38d 0x16 0x2 0x1 0x352 0x13 0x2 0x1>;
		CCI-table = <0x4a3 0x38 0x2 0x1 0x460 0x34 0x2 0x1 0x419 0x30 0x2 0x1 0x3f6 0x2e 0x2 0x1 0x3c1 0x2b 0x2 0x1 0x38d 0x28 0x2 0x1 0x358 0x24 0x2 0x1 0x335 0x22 0x2 0x1 0x300 0x1f 0x2 0x1 0x2dd 0x1d 0x4 0x1 0x2ba 0x1b 0x4 0x1 0x297 0x19 0x4 0x1 0x274 0x17 0x4 0x1 0x251 0x15 0x4 0x1 0x3a 0x13 0x4 0x1 0x1f4 0x10 0x4 0x1>;
		L-table = <0x6a4 0x38 0x2 0x1 0x659 0x35 0x2 0x1 0x5dc 0x30 0x2 0x1 0x5aa 0x2e 0x2 0x1 0x55f 0x2b 0x2 0x1 0x52d 0x29 0x2 0x1 0x4fb 0x27 0x2 0x1 0x497 0x22 0x2 0x1 0x44c 0x29 0x2 0x1 0x41a 0x1d 0x2 0x1 0x3e7 0x1b 0x2 0x1 0x3b6 0x19 0x2 0x1 0x384 0x17 0x2 0x1 0x352 0x15 0x4 0x1 0x306 0x13 0x4 0x1 0x1f4 0x10 0x4 0x1>;
		big-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		change_flag = <0x0>;
		compatible = "mediatek,mt6768-dvfsp";
		little-down-time = <0x2ee>;
		little-rise-time = <0x3e8>;
		phandle = <0x10a>;
		reg = <0x0 0x110c00 0x0 0x1400 0x0 0x110c00 0x0 0x1400>;
		state = <0x1>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x0 0x10227000 0x0 0x1000>;
	};

	dvfsrc@10012000 {
		#interconnect-cells = <0x1>;
		compatible = "mediatek,mt6768-dvfsrc";
		phandle = <0x2>;
		reg = <0x0 0x10012000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
		reg-names = "dvfsrc", "spm";

		dvfsrc-helper {
			compatible = "mediatek,dvfsrc-helper";
			interconnect-names = "icc-bw", "icc-perf-bw";
			interconnects = <0x2 0x18 0x2 0x0 0x2 0x18 0x2 0x0>;
			rc-vcore-supply = <0xe>;
			rc-vscp-supply = <0x2e>;
			required-opps = <0x3 0x4 0x5>;
		};

		dvfsrc-met {
			compatible = "mediatek,dvfsrc-met";
		};

		dvfsrc-vcore {
			phandle = <0xe>;
			regulator-always-on;
			regulator-max-microvolt = <0xc3500>;
			regulator-min-microvolt = <0x9eb10>;
			regulator-name = "dvfsrc-vcore";
		};

		dvfsrc-vscp {
			phandle = <0x2e>;
			regulator-always-on;
			regulator-max-microvolt = <0xc3500>;
			regulator-min-microvolt = <0x9eb10>;
			regulator-name = "dvfsrc-vscp";
		};

		opp0 {
			opp-peak-KBps = <0x0 0x73f780 0x0 0x4dd1e0>;
			phandle = <0x3>;
		};

		opp1 {
			opp-peak-KBps = <0x0 0x4dd1e0 0x0 0x39fbc0>;
			phandle = <0x4>;
		};

		opp2 {
			opp-peak-KBps = <0x0 0x0 0x0 0x0>;
			phandle = <0x5>;
		};
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		interrupts = <0x0 0xb1 0x4 0x0>;
		reg = <0x0 0x10210000 0x0 0x1000>;
	};

	eem-fsm@1100b000 {
		compatible = "mediatek,eem_fsm";
		eem-clamp-big = <0x0>;
		eem-clamp-cci = <0x0>;
		eem-clamp-gpu = <0x0>;
		eem-clamp-little = <0x0>;
		eem-initmon-big = <0xf>;
		eem-initmon-cci = <0xf>;
		eem-initmon-gpu = <0xf>;
		eem-initmon-little = <0xf>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		eem-offset-little = <0xff>;
		eem-status = <0x1>;
		interrupts = <0x0 0x8e 0x4 0x0>;
		nvmem-cell-names = "eem-calibration-data";
		nvmem-cells = <0x46>;
		phandle = <0x121>;
		proc11-supply = <0x5b>;
		proc12-supply = <0x5c>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	efuse@11c10000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mediatek,devinfo";
		phandle = <0x54>;
		reg = <0x0 0x11c10000 0x0 0x10000>;

		data1 {
			phandle = <0x5d>;
			reg = <0x190 0x48>;
		};

		ptpod@c8 {
			phandle = <0x46>;
			reg = <0xc8 0x3c>;
		};

		segment@78 {
			phandle = <0x45>;
			reg = <0x78 0x4>;
		};

		u2-phy-data {
			phandle = <0x6a>;
			reg = <0x1ac 0x4>;
		};
	};

	efuse_dbg@10004000 {
		compatible = "mediatek,efuse_dbg";
		reg = <0x0 0x10004000 0x0 0x1000>;
	};

	efusec@11ce0000 {
		compatible = "mediatek,efusec";
		reg = <0x0 0x11ce0000 0x0 0x10000>;
	};

	emicen@10219000 {
		compatible = "mediatek,mt6779-emicen", "mediatek,common-emicen";
		mediatek,emi-reg = <0x41>;
		phandle = <0x42>;
		reg = <0x0 0x10219000 0x0 0x1000>;
	};

	emichn@0x1022d000 {
		compatible = "mediatek,mt6779-emichn", "mediatek,common-emichn";
		phandle = <0x41>;
		reg = <0x0 0x1022d000 0x0 0x1000 0x0 0x10235000 0x0 0x1000>;
	};

	emictrl {
		compatible = "mediatek,common-emictrl";
		mediatek,emi-reg = <0x42>;
	};

	emiisu {
		compatible = "mediatek,mt6779-emiisu", "mediatek,common-emiisu";
		ctrl_intf = <0x1>;
	};

	emimpu@10226000 {
		addr_align = <0x10>;
		ap_apc = <0x0 0x5 0x5 0x5 0x0 0x5 0x6 0x5 0x0 0x0 0x5 0x0 0x0 0x0 0x5 0x5>;
		ap_region = <0x1f>;
		bypass = <0x1>;
		clear = <0x160 0xffffffff 0x10 0x200 0x3 0x10 0x1f0 0x80000000 0x1>;
		clear_md = <0x1fc 0x80000000 0x1>;
		compatible = "mediatek,mt6779-emimpu", "mediatek,common-emimpu";
		ctrl_intf = <0x1>;
		domain_cnt = <0x10>;
		dump = <0x1f0 0x1f8 0x1fc>;
		interrupts = <0x0 0xa1 0x4 0x0>;
		mediatek,emi-reg = <0x42>;
		reg = <0x0 0x10226000 0x0 0x1000>;
		region_cnt = <0x20>;
		slverr = <0x0>;
	};

	extcon_usb {
		charger = <0x33>;
		compatible = "mediatek,extcon-usb";
		mediatek,bypss-typec-sink = <0x0>;
		mediatek,u2;
		phandle = <0x151>;
		tcpc = "type_c_port0";
		vbus-supply = <0x95>;

		port {

			endpoint@0 {
				phandle = <0x69>;
				remote-endpoint = <0x96>;
			};
		};
	};

	fdvt@1502b000 {
		clock-names = "FD_CLK_IMG_FDVT";
		clocks = <0x27 0x2>;
		compatible = "mediatek,fdvt";
		interrupts = <0x0 0x111 0x4 0x0>;
		iommus = <0xa 0x45 0xa 0x46 0xa 0x47>;
		mboxes = <0xf 0xe 0x0 0x1>;
		mediatek,larb = <0x3e>;
		power-domains = <0xc 0x3 0xc 0x5>;
		reg = <0x0 0x1502b000 0x0 0x1000>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,mt6768-fhctl";
		reg = <0x0 0x1000ce00 0x0 0x200 0x0 0x1000c000 0x0 0x1000>;

		map0 {
			domain = "top";
			method = "fhctl-sspm";

			armpll {
				fh-id = <0x0>;
			};

			armpll_l {
				fh-id = <0x7>;
			};

			ccipll {
				fh-id = <0x8>;
			};

			mainpll {
				fh-id = <0x1>;
			};

			mfgpll {
				fh-id = <0x3>;
			};

			mmpll {
				fh-id = <0x6>;
			};

			mpll {
				fh-id = <0x5>;
			};

			msdcpll {
				fh-id = <0x2>;
			};
		};
	};

	fingerprint {
		compatible = "mediatek,goodix-fp";
		phandle = <0x10d>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x13f>;
	};

	flashlights_mt6370 {
		compatible = "mediatek,flashlights_mt6370";
		decouple = <0x0>;
		phandle = <0x140>;

		channel@1 {
			ct = <0x0>;
			part = <0x0>;
			type = <0x0>;
		};

		channel@2 {
			ct = <0x1>;
			part = <0x0>;
			type = <0x0>;
		};
	};

	flashlights_ocp8111 {
		compatible = "mediatek,flashlights_ocp8111";
		phandle = <0x141>;
	};

	gce@10238000 {
		#clock-cells = <0x1>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		buf-underrun-event-0 = <0x8c>;
		camsv-0-pass1-done = <0x143>;
		camsv-1-pass1-done = <0x144>;
		camsv-2-pass1-done = <0x145>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		clock-names = "GCE", "GCE_TIMER";
		clocks = <0x7 0x9 0x7 0x18>;
		compatible = "mediatek,mdp", "syscon";
		conn_peri_base = <0x18820000 0x7 0xffff0000>;
		dip-cq-thread0-frame-done = <0x101>;
		dip-cq-thread1-frame-done = <0x102>;
		dip-cq-thread10-frame-done = <0x10b>;
		dip-cq-thread11-frame-done = <0x10c>;
		dip-cq-thread12-frame-done = <0x10d>;
		dip-cq-thread13-frame-done = <0x10e>;
		dip-cq-thread14-frame-done = <0x10f>;
		dip-cq-thread15-frame-done = <0x110>;
		dip-cq-thread16-frame-done = <0x111>;
		dip-cq-thread17-frame-done = <0x112>;
		dip-cq-thread18-frame-done = <0x113>;
		dip-cq-thread2-frame-done = <0x103>;
		dip-cq-thread3-frame-done = <0x104>;
		dip-cq-thread4-frame-done = <0x105>;
		dip-cq-thread5-frame-done = <0x106>;
		dip-cq-thread6-frame-done = <0x107>;
		dip-cq-thread7-frame-done = <0x108>;
		dip-cq-thread8-frame-done = <0x109>;
		dip-cq-thread9-frame-done = <0x10a>;
		disp-2l-ovl0-frame-done = <0x1c>;
		disp-2l-ovl0-sof = <0x8>;
		disp-aal0-frame-done = <0x22>;
		disp-aal0-sof = <0xd>;
		disp-ccorr0-frame-done = <0x21>;
		disp-ccorr0-sof = <0xc>;
		disp-color0-frame-done = <0x20>;
		disp-color0-sof = <0xb>;
		disp-dither0-frame-done = <0x24>;
		disp-dither0-sof = <0xf>;
		disp-dsi0-frame-done = <0x25>;
		disp-dsi0-sof = <0x10>;
		disp-gamma0-frame-done = <0x23>;
		disp-gamma0-sof = <0xe>;
		disp-ovl0-frame-done = <0x1b>;
		disp-ovl0-frame-rst-done-pusle = <0x98>;
		disp-ovl0-sof = <0x7>;
		disp-pwm0-sof = <0x13>;
		disp-rdma0-frame-done = <0x1e>;
		disp-rdma0-sof = <0x9>;
		disp-rsz0-frame-done = <0x1d>;
		disp-rsz0-sof = <0x11>;
		disp-wdma0-frame-done = <0x1f>;
		disp-wdma0-rst-done = <0x93>;
		disp-wdma0-sof = <0xa>;
		disp_dither_base = <0x14010000 0x2 0xffff0000>;
		disp_mutex_reg = <0x14016000 0x1000>;
		dsi0-done-event = <0x8f>;
		dsi0-irq-event = <0x8e>;
		dsi0-te-event = <0x8d>;
		dsi0-te-from-infra = <0x382>;
		dve-frame-done = <0x114>;
		g3d_config_base = <0x13000000 0x0 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		gce_mbox_bdg = <0x52>;
		gcpu_base = <0x10050000 0xf 0xffff0000>;
		img-dl-relay-sof = <0x12>;
		imgsys_base = <0x15020000 0x4 0xffff0000>;
		infra_na3_base = <0x10010000 0xb 0xffff0000>;
		infra_na4_base = <0x10020000 0xc 0xffff0000>;
		interconnect-names = "mdp_rdma0", "mdp_wrot0", "mdp_wdma", "img_imgi", "img_imgo", "img_img2o", "img_img3o", "img_vipi", "img_lcei";
		interconnects = <0x11 0x40004 0x11 0x10000 0x11 0x40006 0x11 0x10000 0x11 0x40005 0x11 0x10000 0x11 0x40040 0x11 0x10000 0x11 0x40060 0x11 0x10000 0x11 0x40041 0x11 0x10000 0x11 0x40042 0x11 0x10000 0x11 0x40043 0x11 0x10000 0x11 0x40044 0x11 0x10000>;
		interrupts = <0x0 0xaa 0x4 0x0>;
		isp-dvfsrc-vcore-supply = <0xe>;
		isp-frame-done-b = <0x142>;
		isp-opp = <0xd>;
		jpgenc-done = <0x123>;
		kp_base = <0x18840000 0x9 0xffff0000>;
		mboxes = <0x10 0xa 0x0 0x1 0xf 0xb 0x0 0x1 0xf 0xd 0x0 0x1>;
		mcucfg_base = <0x10040000 0xe 0xffff0000>;
		mdp-ccorr0-frame-done = <0x15>;
		mdp-ccorr0-sof = <0x1>;
		mdp-dvfsrc-vcore-supply = <0xe>;
		mdp-opp = <0xd>;
		mdp-rdma0-frame-done = <0x14>;
		mdp-rdma0-rst-done = <0x97>;
		mdp-rdma0-sof = <0x0>;
		mdp-rsz0-frame-done = <0x16>;
		mdp-rsz0-sof = <0x2>;
		mdp-rsz1-frame-done = <0x17>;
		mdp-rsz1-sof = <0x3>;
		mdp-tdshp0-frame-done = <0x1a>;
		mdp-tdshp0-sof = <0x6>;
		mdp-wdma-frame-done = <0x19>;
		mdp-wdma-rst-done = <0x94>;
		mdp-wdma-sof = <0x4>;
		mdp-wrot0-rst-done = <0x95>;
		mdp-wrot0-sof = <0x5>;
		mdp-wrot0-write-frame-done = <0x18>;
		mdp_ccorr0 = <0x50>;
		mdp_color0 = <0x4f>;
		mdp_rdma0 = <0x49>;
		mdp_rsz0 = <0x4a>;
		mdp_rsz1 = <0x4b>;
		mdp_tdshp0 = <0x4e>;
		mdp_wdma0 = <0x4c>;
		mdp_wrot0 = <0x4d>;
		mdpsys_config = <0x48>;
		mediatek,larb = <0x9>;
		mediatek,mailbox-gce = <0xf>;
		mm-mutex = <0x51>;
		mm_na_base = <0x14020000 0x3 0xffff0000>;
		mmsys-config = <0xb>;
		mmsys_config_base = <0x14000000 0x1 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		operating-points-v2 = <0xd 0xd>;
		phandle = <0x10c>;
		pwm_sw_base = <0x1100e000 0x63 0xffff0000>;
		reg = <0x0 0x10238000 0x0 0x4000>;
		rsc-frame-done = <0x116>;
		scp_base = <0x10030000 0xd 0xffff0000>;
		scp_sram_base = <0x10000000 0xa 0xffff0000>;
		seninf-0-fifo-full = <0x147>;
		seninf-1-fifo-full = <0x148>;
		seninf-2-fifo-full = <0x149>;
		seninf-3-fifo-full = <0x14a>;
		seninf-4-fifo-full = <0x14b>;
		seninf-5-fifo-full = <0x14c>;
		seninf-6-fifo-full = <0x14d>;
		seninf-7-fifo-full = <0x14e>;
		sram-share-cnt = <0x1>;
		sram-share-engine = <0xd>;
		sram-share-event = <0x2c6>;
		stream-done-0 = <0x82>;
		stream-done-1 = <0x83>;
		stream-done-2 = <0x84>;
		stream-done-3 = <0x85>;
		stream-done-4 = <0x86>;
		stream-done-5 = <0x87>;
		stream-done-6 = <0x88>;
		stream-done-7 = <0x89>;
		stream-done-8 = <0x8a>;
		stream-done-9 = <0x8b>;
		thread-count = <0x10>;
		topckgen_base = <0x18830000 0x8 0xffff0000>;
		tsf-done = <0x146>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
		venc-128byte-cnt-done = <0x125>;
		venc-frame-done = <0x121>;
		venc-mb-done = <0x124>;
		venc-pause-done = <0x122>;
		venc_gcon_base = <0x18810000 0x6 0xffff0000>;
		wmf-frame-done = <0x115>;
	};

	gce_clk@10238000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6768-gceclk", "syscon";
		phandle = <0x138>;
		reg = <0x0 0x10238000 0x0 0x4000>;
	};

	gce_mbox@10238000 {
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x7 0x9 0x7 0x18>;
		compatible = "mediatek,mt6768-gce";
		cpr-not-support-cookie;
		default-tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		interrupts = <0x0 0xaa 0x4 0x0>;
		phandle = <0xf>;
		power-domains = <0xc 0x3>;
		reg = <0x0 0x10238000 0x0 0x4000>;
		skip-poll-sleep;
	};

	gce_mbox_bdg {
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		#mbox-cells = <0x3>;
		compatible = "mediatek,mailbox-gce-bdg";
		mboxes = <0x52 0x14 0x0 0x2 0x52 0x15 0x0 0x1>;
		phandle = <0x52>;
	};

	gce_mbox_sec@10238000 {
		#mbox-cells = <0x3>;
		clock-names = "gce";
		clocks = <0x7 0x9>;
		compatible = "mediatek,mailbox-gce-sec";
		mboxes = <0xf 0xf 0xffffffff 0x1>;
		phandle = <0x10>;
		reg = <0x0 0x10238000 0x0 0x4000>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0x86>;
		phandle = <0x84>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x0 0xc000000 0x0 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x0 0xc400000 0x0 0x40000>;
	};

	gpio {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x15d>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio", "syscon";
		phandle = <0x2d>;
		reg = <0x0 0x10005000 0x0 0x1000>;
	};

	gpu-prefence {
		compatible = "mediatek,gpu_prefence";
		dvfs-prefence-enable = <0x1>;
		phandle = <0x135>;
	};

	gpufreq {
		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0", "mtcmos_mfg_core1";
		clocks = <0x8 0x54 0x8 0x26 0x8 0x6 0x85 0x0 0x43 0x9 0x43 0x4 0x43 0x7 0x43 0x8>;
		compatible = "mediatek,gpufreq";
		nvmem-cell-names = "efuse_segment_cell";
		nvmem-cells = <0x45>;
		phandle = <0x86>;
	};

	gpufreq_wrapper {
		compatible = "mediatek,gpufreq_wrapper";
		dual-buck = <0x0>;
		gpueb-support = <0x0>;
		gpufreq-version = <0x2>;
		phandle = <0x136>;
	};

	hwrng {
		compatible = "arm,sec-rng";
		method-fid = [02 6a];
		methods = "smc";
		phandle = <0x102>;
		quality = [03 84];
	};

	hypervisor {
		compatible = "mediatek,geniezone-hyp", "mediatek,geniezone";
		phandle = <0x165>;
		status = "okay";
	};

	i2c@11004000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x7 0xb 0x7 0x26>;
		compatible = "mediatek,mt6768-i2c";
		interrupts = <0x0 0x6e 0x4 0x0>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x11e>;
		reg = <0x0 0x11004000 0x0 0x1000 0x0 0x11000680 0x0 0x180>;

		sp2130-standalone@6D {
			compatible = "sp2130-standalone";
			irq-gpios = <0x31 0x15 0x0>;
			reg = <0x6d>;
			sp2130,ac-ovp-threshold = <0x2af8>;
			sp2130,bat-ocp-alarm-threshold = <0x1770>;
			sp2130,bat-ocp-threshold = <0x1b58>;
			sp2130,bat-ovp-alarm-disable;
			sp2130,bat-ovp-alarm-threshold = <0x118a>;
			sp2130,bat-ovp-threshold = <0x11ad>;
			sp2130,bat-therm-disable;
			sp2130,bat-therm-threshold = <0x15>;
			sp2130,bat-ucp-alarm-disable;
			sp2130,bat-ucp-disable;
			sp2130,bus-ovp-alarm-threshold = <0x2af8>;
			sp2130,bus-ovp-threshold = <0x2af8>;
			sp2130,bus-therm-disable;
			sp2130,bus-therm-threshold = <0x15>;
			sp2130,die-therm-disable;
			sp2130,die-therm-threshold = <0x91>;
			sp2130,sense-resistor-mohm = <0x2>;
			status = "ok";
		};

		upm6720@65 {
			chg_name = "primary_dvchg";
			compatible = "unisemipower,upm6720-standalone";
			irq-gpios = <0x31 0x15 0x0>;
			reg = <0x65>;
			status = "ok";
			upm6720,adc-avg = <0x0>;
			upm6720,adc-avg-init = <0x0>;
			upm6720,adc-enable;
			upm6720,adc-rate = <0x0>;
			upm6720,adc-sample-bit = <0x0>;
			upm6720,bat-ocp-alm-disable;
			upm6720,bat-ocp-alm-threshold = <0x1f40>;
			upm6720,bat-ocp-disable;
			upm6720,bat-ocp-threshold = <0x2008>;
			upm6720,bat-ovp-alm-threshold = <0x119e>;
			upm6720,bat-ovp-threshold = <0x11ad>;
			upm6720,bat-ucp-alm-threshold = <0x0>;
			upm6720,bus-ocp-alm-threshold = <0x1388>;
			upm6720,bus-ocp-threshold = <0xdac>;
			upm6720,bus-ovp-alm-threshold = <0x2e18>;
			upm6720,bus-ovp-threshold = <0x2904>;
			upm6720,bus-rcp-threshold = <0x12c>;
			upm6720,bus-ucp-threshold = <0xfa>;
			upm6720,chg-config-1 = <0x1>;
			upm6720,freq-shift = <0x0>;
			upm6720,fsw-set = <0x1f4>;
			upm6720,ibus-ucp-fall-dg-sel = <0x0>;
			upm6720,sense-resistor-mohm = <0x5>;
			upm6720,ss-timeout = <0x2710>;
			upm6720,tdie-alm-threshold = <0x7d>;
			upm6720,tdie-flt-threshold = <0x8c>;
			upm6720,tsbat-flt-disable;
			upm6720,tsbat-flt-threshold = <0x1006>;
			upm6720,tsbus-flt-disable;
			upm6720,tsbus-flt-threshold = <0x1006>;
			upm6720,vac1-ovp-threshold = <0x2904>;
			upm6720,vac2-ovp-threshold = <0x2904>;
			upm6720,vbus-errhi-disable;
			upm6720,vout-ovp-threshold = <0x1388>;
			upm6720,wdt-disable;
			upm6720,wdt-set = <0x7530>;
		};

		wt_chargers@6B {
			bc12_sel = <0x58>;
			bigm,alias_name = "sd7601d";
			bigm,cc_ma = <0xbb8>;
			bigm,cv_mv = <0x1130>;
			bigm,eoc_ma = <0xf0>;
			bigm,ilimit_ma = <0xbb8>;
			bigm,pre_ma = <0x21c>;
			bigm,rechg_mv = <0x64>;
			bigm,target_hv = <0x0>;
			bigm,vlimit_mv = <0x1194>;
			bigm,vsysmin_mv = <0xd48>;
			bootmode = <0x25>;
			charger = <0x33>;
			charger_name = "primary_chg";
			compatible = "bigmtech,sd7601d", "upm,upm6910d";
			intr_gpio = <0x31 0x7 0x0>;
			io-channel-names = "vbus_dect";
			io-channels = <0x34 0x2>;
			load_switch_name = "primary_load_switch";
			phandle = <0x33>;
			phy-names = "usb2-phy";
			phys = <0x59 0x3>;
			reg = <0x6b>;
			status = "okay";
			upm,eint_name = "upm6910";
			upm,upm6910,boost-current = <0x4b0>;
			upm,upm6910,boost-voltage = <0x141e>;
			upm,upm6910,charge-detect-enable;
			upm,upm6910,precharge-current = <0xb4>;
			upm,upm6910,stat-pin-ctrl = <0x0>;
			upm,upm6910,termination-current = <0xf0>;
			upm,upm6910,usb-ichg = <0x7d0>;
			upm,upm6910,usb-ilim = <0x7d0>;
			upm,upm6910,usb-vlim = <0x1194>;
			upm,upm6910,usb-vreg = <0x1068>;
			upm,upm6910,vac-ovp-threshold = <0x36b0>;
			usb = <0x5a>;

			otg {
				phandle = <0x95>;
				regulator-compatible = "usb-otg-vbus";
				regulator-max-microamp = <0x2dc6c0>;
				regulator-max-microvolt = <0x588040>;
				regulator-min-microamp = <0x7a120>;
				regulator-min-microvolt = <0x426030>;
				regulator-name = "usb-otg-vbus";
			};
		};
	};

	i2c@11005000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x7 0xb 0x7 0x26>;
		compatible = "mediatek,mt6768-i2c";
		interrupts = <0x0 0x6f 0x4 0x0>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x11f>;
		reg = <0x0 0x11005000 0x0 0x1000 0x0 0x11000800 0x0 0x180>;
	};

	i2c@11007000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x7 0xb 0x7 0x26>;
		compatible = "mediatek,mt6768-i2c";
		interrupts = <0x0 0x69 0x4 0x0>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x113>;
		reg = <0x0 0x11007000 0x0 0x1000 0x0 0x11000080 0x0 0x80>;
	};

	i2c@11008000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x7 0xb 0x7 0x26>;
		compatible = "mediatek,mt6768-i2c";
		interrupts = <0x0 0x6a 0x4 0x0>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x114>;
		reg = <0x0 0x11008000 0x0 0x1000 0x0 0x11000100 0x0 0x80>;
	};

	i2c@11009000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x7 0xb 0x7 0x26>;
		compatible = "mediatek,mt6768-i2c";
		interrupts = <0x0 0x6b 0x4 0x0>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x115>;
		reg = <0x0 0x11009000 0x0 0x1000 0x0 0x11000180 0x0 0x180>;
	};

	i2c@1100d000 {
		clock-div = <0x1>;
		clock-frequency = <0xf4240>;
		clock-names = "main", "dma";
		clocks = <0x7 0xb 0x7 0x26>;
		compatible = "mediatek,mt6768-i2c";
		interrupts = <0x0 0x94 0x4 0x0>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x11c>;
		reg = <0x0 0x1100d000 0x0 0x1000 0x0 0x11000600 0x0 0x80>;
		status = "okay";

		aw35615@22 {
			aw35615,cc1_ov_th = <0x7>;
			aw35615,cc2_ov_th = <0x7>;
			aw35615,lpd_tim_set = <0x4>;
			aw35615,snk_pdo_cur = <0x7d0 0x686>;
			aw35615,snk_pdo_size = <0x2>;
			aw35615,snk_pdo_vol = <0x1388 0x2328>;
			aw35615,snk_pps_cur = <0x0>;
			aw35615,snk_pps_size = <0x0>;
			aw35615,snk_pps_vol = <0x0>;
			aw35615,snk_tog_time = <0x36>;
			aw35615,src_pdo_cur = <0x3e8>;
			aw35615,src_pdo_size = <0x1>;
			aw35615,src_pdo_vol = <0x1388>;
			aw35615,src_pps_cur = <0x0>;
			aw35615,src_pps_size = <0x0>;
			aw35615,src_pps_vol = <0x0>;
			aw35615,src_tog_time = <0x36>;
			awinic,int_n = <0x31 0x4 0x0>;
			compatible = "awinic,aw35615";
			reg = <0x22>;
			status = "okay";
		};

		rt1711h@4e {
			compatible = "richtek,rt1711h";
			phandle = <0x11d>;
			reg = <0x4e>;
			rt-tcpc,name = "type_c_port0";
			rt-tcpc,role-def = <0x5>;
			rt-tcpc,rp-level = <0x0>;
			rt-tcpc,vconn-supply = <0x1>;
			rt1711pd,intr-gpio = <0x31 0x4 0x0>;
			rt1711pd,intr-gpio-num = <0x4>;
			status = "okay";

			displayport {
				1st-connection = "dfp-d";
				2nd-connection = "dfp-d";
				typec,receptacle;

				dfp-d {
					pin-assignment,mode-c;
					pin-assignment,mode-d;
					pin-assignment,mode-e;
				};

				ufp-d {
				};
			};

			dpm-caps {
				dr-check = <0x0>;
				local-dr-data;
				local-dr-power;
				local-no-suspend;
				local-usb-comm;
				pr-check = <0x0>;
			};

			pd-data {
				bat,nr = <0x1>;
				pd,charging-policy = <0x31>;
				pd,country-nr = <0x0>;
				pd,id-vdo-data = <0xd14029cf 0x0 0x17110000 0x61000000 0x0 0x41000000>;
				pd,id-vdo-size = <0x6>;
				pd,mfrs = "RichtekTCPC";
				pd,pid = <0x1711>;
				pd,sink-cap-ext = <0xcf291117 0x0 0x100 0x0 0x10b010a 0xa000000>;
				pd,sink-pdo-data = <0x190c8 0x2d0a7>;
				pd,sink-pdo-size = <0x2>;
				pd,source-cap-ext = [cf 29 11 17 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 02 00];
				pd,source-pdo-data = <0x19096>;
				pd,source-pdo-size = <0x1>;
				pd,vid = <0x29cf>;

				bat-info0 {
					bat,design-cap = <0xbb8>;
					bat,mfrs = "bat1";
					bat,pid = <0x1711>;
					bat,vid = <0x29cf>;
				};
			};
		};
	};

	i2c@1100f000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x7 0xb 0x7 0x26>;
		compatible = "mediatek,mt6768-i2c";
		interrupts = <0x0 0x6c 0x4 0x0>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x116>;
		reg = <0x0 0x1100f000 0x0 0x1000 0x0 0x11000300 0x0 0x100>;
	};

	i2c@11011000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x7 0xb 0x7 0x26>;
		compatible = "mediatek,mt6768-i2c";
		interrupts = <0x0 0x6d 0x4 0x0>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x117>;
		reg = <0x0 0x11011000 0x0 0x1000 0x0 0x11000400 0x0 0x180>;
	};

	i2c@11016000 {
		clock-div = <0x1>;
		clock-frequency = <0xf4240>;
		clock-names = "main", "dma";
		clocks = <0x7 0xb 0x7 0x26>;
		compatible = "mediatek,mt6768-i2c";
		interrupts = <0x0 0x93 0x4 0x0>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x118>;
		reg = <0x0 0x11016000 0x0 0x1000 0x0 0x11000580 0x0 0x80>;

		mt6370@34 {
			#interrupt-cells = <0x1>;
			compatible = "mediatek,mt6370";
			interrupt-controller;
			interrupt-parent = <0x31>;
			interrupts = <0x14 0x8 0x14 0x0>;
			phandle = <0x119>;
			reg = <0x34>;
			status = "okay";
			wakeup-source;

			adc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6370-adc";
				phandle = <0x11a>;
			};

			backlight {
				compatible = "mediatek,mt6372-backlight";
				default-brightness = <0x1000>;
				mediatek,bled-channel-use = [0f];
				mediatek,bled-exponential-mode-enable;
				phandle = <0x11b>;
			};

			flashlight {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "mediatek,mt6370-flashlight";

				led@0 {
					color = <0x0>;
					ct = <0x0>;
					flash-max-microamp = <0x7a120>;
					flash-max-timeout-us = <0x249f00>;
					function = "flash";
					function-enumerator = <0x1>;
					led-max-microamp = <0x30d40>;
					led-sources = <0x0>;
					part = <0x0>;
					reg = <0x0>;
					type = <0x0>;

					port@0 {

						endpoint {
							phandle = <0x91>;
							remote-endpoint = <0x56>;
						};
					};
				};

				led@1 {
					color = <0x0>;
					ct = <0x1>;
					flash-max-microamp = <0x7a120>;
					flash-max-timeout-us = <0xfa000>;
					function = "flash";
					function-enumerator = <0x2>;
					led-max-microamp = <0x30d40>;
					led-sources = <0x1>;
					part = <0x0>;
					reg = <0x1>;
					type = <0x0>;

					port@1 {

						endpoint {
							phandle = <0x92>;
							remote-endpoint = <0x57>;
						};
					};
				};
			};

			indicator {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "mediatek,mt6370-indicator";

				led@3 {
					color = <0x0>;
					function = "indicator";
					led-max-microamp = <0x1770>;
					reg = <0x3>;
				};

				multi-led@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					color = <0x9>;
					function = "indicator";
					led-max-microamp = <0x5dc0>;
					reg = <0x0>;

					led@0 {
						color = <0x1>;
						reg = <0x0>;
					};

					led@1 {
						color = <0x2>;
						reg = <0x1>;
					};

					led@2 {
						color = <0x3>;
						reg = <0x2>;
					};
				};
			};

			regulators {

				dsvbst {
					regulator-max-microvolt = <0x5e9ac0>;
					regulator-min-microvolt = <0x3d0900>;
					regulator-name = "mt6370-dsv-vbst";
				};

				dsvneg {
					regulator-max-microvolt = <0x5b8d80>;
					regulator-min-microvolt = <0x3d0900>;
					regulator-name = "dsv_neg";
				};

				dsvpos {
					regulator-max-microvolt = <0x5b8d80>;
					regulator-min-microvolt = <0x3d0900>;
					regulator-name = "dsv_pos";
				};

				vibldo {
					regulator-max-microvolt = <0x3d0900>;
					regulator-min-microvolt = <0x186a00>;
					regulator-name = "mt6370-vib-ldo";
				};
			};
		};
	};

	imgsys_config@15020000 {
		clock-names = "ISP_CLK_IMG_DIP", "ISP_CLK_CAM", "ISP_CLK_CAMTG", "ISP_CLK_CAM_SENINF", "ISP_CLK_CAMSV0", "ISP_CLK_CAMSV1", "ISP_CLK_CAMSV2";
		clocks = <0x27 0x1 0x28 0x2 0x28 0x3 0x28 0x4 0x28 0x5 0x28 0x6 0x28 0x7>;
		compatible = "mediatek,imgsys", "syscon";
		mediatek,larb = <0x3e 0x3f>;
		phandle = <0x139>;
		power-domain-names = "pd_disp", "pd_isp", "pd_cam";
		power-domains = <0xc 0x3 0xc 0x5 0xc 0xa>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imp_iic@11017000 {
		compatible = "mediatek,imp_iic";
		reg = <0x0 0x11017000 0x0 0x1000>;
	};

	infra_dbgsystop_cpu0@0e000000 {
		compatible = "mediatek,infra_dbgsystop_cpu0";
		reg = <0x0 0xe000000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu1@0e100000 {
		compatible = "mediatek,infra_dbgsystop_cpu1";
		reg = <0x0 0xe100000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu2@0e200000 {
		compatible = "mediatek,infra_dbgsystop_cpu2";
		reg = <0x0 0xe200000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu3@0e300000 {
		compatible = "mediatek,infra_dbgsystop_cpu3";
		reg = <0x0 0xe300000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu4@0e400000 {
		compatible = "mediatek,infra_dbgsystop_cpu4";
		reg = <0x0 0xe400000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu5@0e500000 {
		compatible = "mediatek,infra_dbgsystop_cpu5";
		reg = <0x0 0xe500000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu6@0e600000 {
		compatible = "mediatek,infra_dbgsystop_cpu6";
		reg = <0x0 0xe600000 0x0 0x100000>;
	};

	infra_dbgsystop_cpu7@0e700000 {
		compatible = "mediatek,infra_dbgsystop_cpu7";
		reg = <0x0 0xe700000 0x0 0x100000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x0 0x1020d000 0x0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x0 0x1020e000 0x0 0x1000>;
	};

	infracfg_ao@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,infracfg_ao", "syscon";
		interrupts = <0x0 0x47 0x1 0x0>;
		phandle = <0x7>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	input_booster {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		allowed_resources = "0,1";
		compatible = "input_booster";
		cpu_cluster_policy = "6,0";
		ib_release_values = "-1,16";
		max_cluster_count = [33 00];
		max_resource_count = [33 00];
		resValcount = [32 00];
		status = "okay";

		booster@1 {
			booster,label = "Disable_Mode";
			booster,mode = [31 00];

			booster_key@1 {
				input_booster,head_time = <0x0>;
				input_booster,label = "Touch_Disable";
				input_booster,tail_time = <0x0>;
				input_booster,type = <0x2>;

				input_booster,resource {
					compatible = "resource";

					resource@1 {
						resource,id = [30 00];
						resource,label = "CPU";
						resource,value = <0x0 0x0>;
					};
				};
			};
		};

		booster@2 {
			booster,label = "Sip_Mode";
			booster,mode = [32 00];

			booster_key@1 {
				input_booster,head_time = <0x78>;
				input_booster,label = "sip_touch";
				input_booster,tail_time = <0x0>;
				input_booster,type = <0x2>;

				input_booster,resource {
					compatible = "resource";

					resource@1 {
						resource,id = [30 00];
						resource,label = "CPU";
						resource,value = <0x137090 0x0>;
					};
				};
			};
		};

		booster@3 {
			booster,label = "Game_Mode";
			booster,mode = [33 00];

			booster_key@1 {
				input_booster,head_time = <0x0>;
				input_booster,label = "GAME_MT";
				input_booster,tail_time = <0x0>;
				input_booster,type = <0x3>;

				input_booster,resource {
					compatible = "resource";

					resource@1 {
						resource,id = [30 00];
						resource,label = "CPU";
						resource,value = <0x0 0x0>;
					};
				};
			};
		};

		booster@4 {
			booster,label = "input_booster";
			booster,mode = [30 00];

			booster_key@1 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "key";
				input_booster,tail_time = <0x0>;
				input_booster,type = <0x0>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,id = [30 00];
						resource,label = "CPU";
						resource,value = <0x137090 0x0>;
					};

					resource@2 {
						resource,id = [31 00];
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@2 {
				input_booster,head_time = <0x1>;
				input_booster,label = "touchkey";
				input_booster,tail_time = <0x12c>;
				input_booster,type = <0x1>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,id = [30 00];
						resource,label = "CPU";
						resource,value = <0x137090 0x106800>;
					};

					resource@2 {
						resource,id = [31 00];
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@3 {
				input_booster,head_time = <0x82>;
				input_booster,label = "touch";
				input_booster,tail_time = <0x1f4>;
				input_booster,type = <0x2>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,id = [30 00];
						resource,label = "CPU";
						resource,value = <0x137090 0x106800>;
					};

					resource@2 {
						resource,id = [31 00];
						resource,label = "DDR";
						resource,value = <0x10aa 0x10aa>;
					};
				};
			};

			booster_key@4 {
				input_booster,head_time = <0x3e8>;
				input_booster,label = "multitouch";
				input_booster,tail_time = <0x1f4>;
				input_booster,type = <0x3>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,id = [30 00];
						resource,label = "CPU";
						resource,value = <0x137090 0x106800>;
					};

					resource@2 {
						resource,id = [31 00];
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@5 {
				input_booster,head_time = <0x82>;
				input_booster,label = "keyboard";
				input_booster,tail_time = <0x82>;
				input_booster,type = <0x4>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,id = [30 00];
						resource,label = "CPU";
						resource,value = <0x106800 0x106800>;
					};

					resource@2 {
						resource,id = [31 00];
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@6 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "MOUSE";
				input_booster,tail_time = <0x12c>;
				input_booster,type = <0x5>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,id = [30 00];
						resource,label = "CPU";
						resource,value = <0x137090 0x106800>;
					};

					resource@2 {
						resource,id = [31 00];
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@7 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "mouse_wheel";
				input_booster,tail_time = <0x0>;
				input_booster,type = <0x6>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,id = [30 00];
						resource,label = "CPU";
						resource,value = <0x137090 0x0>;
					};

					resource@2 {
						resource,id = [31 00];
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@8 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "pen_hover";
				input_booster,tail_time = <0x12c>;
				input_booster,type = <0x7>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,id = [30 00];
						resource,label = "CPU";
						resource,value = <0x1a3ec0 0x106800>;
					};

					resource@2 {
						resource,id = [31 00];
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};

			booster_key@9 {
				input_booster,head_time = <0xc8>;
				input_booster,label = "pen";
				input_booster,tail_time = <0x258>;
				input_booster,type = <0x8>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,id = [30 00];
						resource,label = "CPU";
						resource,value = <0x1a3ec0 0x10c8e0>;
					};

					resource@2 {
						resource,id = [31 00];
						resource,label = "DDR";
						resource,value = <0x0 0x0>;
					};
				};
			};
		};
	};

	interconnect {
		#mtk-interconnect-cells = <0x1>;
		clock-names = "mm";
		clocks = <0x8 0x52>;
		compatible = "mediatek,mt6768-mmqos";
		interconnect-names = "icc-bw", "icc-hrt-bw";
		interconnects = <0x2 0x8 0x2 0x0 0x2 0x1a 0x2 0x19>;
		mediatek,commons-supply = <0x2b>;
		mediatek,larbs-supply = <0x9 0x3d 0x3e 0x3f 0x40>;
		mmqos-log-level = <0x0>;
		mmqos-state = <0x4>;
		phandle = <0x11>;
	};

	interrupt-controller {
		#address-cells = <0x2>;
		#interrupt-cells = <0x4>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x9 0x4 0x0>;
		phandle = <0x1>;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000 0x0 0xc53a650 0x0 0x50>;

		ppi-partitions {

			interrupt-partition-0 {
				affinity = <0x1d 0x1e 0x1f 0x20 0x21 0x22>;
				phandle = <0xb5>;
			};

			interrupt-partition-1 {
				affinity = <0x23 0x24>;
				phandle = <0xb6>;
			};
		};
	};

	intpol-controller@0 {
		#interrupt-cells = <0x3>;
		compatible = "mediatek,mt6577-sysirq";
		interrupt-controller;
		interrupt-parent = <0x1>;
		phandle = <0xb7>;
		reg = <0x0 0xc53a650 0x0 0x50>;
	};

	iocfg_0@10002000 {
		compatible = "mediatek,iocfg_0";
		reg = <0x0 0x10002000 0x0 0x200>;
	};

	iocfg_1@10002200 {
		compatible = "mediatek,iocfg_1";
		reg = <0x0 0x10002200 0x0 0x200>;
	};

	iocfg_2@10002400 {
		compatible = "mediatek,iocfg_2";
		reg = <0x0 0x10002400 0x0 0x200>;
	};

	iocfg_3@10002600 {
		compatible = "mediatek,iocfg_3";
		reg = <0x0 0x10002600 0x0 0x200>;
	};

	iocfg_4@10002800 {
		compatible = "mediatek,iocfg_4";
		reg = <0x0 0x10002800 0x0 0x200>;
	};

	iocfg_5@10002a00 {
		compatible = "mediatek,iocfg_5";
		reg = <0x0 0x10002a00 0x0 0x200>;
	};

	iocfg_bl@10002600 {
		compatible = "mediatek,iocfg_bl";
		phandle = <0xc1>;
		reg = <0x0 0x10002600 0x0 0x200>;
	};

	iocfg_lb@10002400 {
		compatible = "mediatek,iocfg_lb";
		phandle = <0xc0>;
		reg = <0x0 0x10002400 0x0 0x200>;
	};

	iocfg_lm@10002200 {
		compatible = "mediatek,iocfg_lm";
		phandle = <0xbf>;
		reg = <0x0 0x10002200 0x0 0x200>;
	};

	iocfg_lt@10002000 {
		compatible = "mediatek,iocfg_lt";
		phandle = <0xbe>;
		reg = <0x0 0x10002000 0x0 0x200>;
	};

	iocfg_rb@10002a00 {
		compatible = "mediatek,iocfg_rb";
		phandle = <0xc3>;
		reg = <0x0 0x10002a00 0x0 0x200>;
	};

	iocfg_rm@10002800 {
		compatible = "mediatek,iocfg_rm";
		phandle = <0xc2>;
		reg = <0x0 0x10002800 0x0 0x200>;
	};

	iocfg_rt@10002c00 {
		compatible = "mediatek,iocfg_rt";
		phandle = <0xc4>;
		reg = <0x0 0x10002c00 0x0 0x200>;
	};

	iocfg_tl@10002e00 {
		compatible = "mediatek,iocfg_tl";
		phandle = <0xc5>;
		reg = <0x0 0x10002e00 0x0 0x200>;
	};

	iommu_mtee_pa_mode {
		compatible = "mediatek,iommu_mtee_pa_mode";
	};

	iommu_test {
		compatible = "mediatek,ktf-iommu-test";
		iommus = <0xa 0x0>;
	};

	irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
		phandle = <0x15b>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		phandle = <0x155>;
		pwm-supply = "vio28";
		pwm_ch = <0x0>;
		pwm_data_invert = <0x0>;
	};

	kd_camera_hw1@1a040000 {
		clock-names = "CLK_TOP_CAMTG_SEL", "CLK_TOP_CAMTG1_SEL", "CLK_TOP_CAMTG2_SEL", "CLK_TOP_CAMTG3_SEL", "CLK_MCLK_6M", "CLK_MCLK_12M", "CLK_MCLK_13M", "CLK_MCLK_48M", "CLK_MCLK_52M", "CLK_MCLK_24M", "CLK_MCLK_26M", "CLK_CAM_SENINF_CG", "CLK_MIPI_C0_26M_CG", "CLK_MIPI_C1_26M_CG", "CLK_MIPI_ANA_0A_CG", "CLK_MIPI_ANA_0B_CG", "CLK_MIPI_ANA_1A_CG", "CLK_MIPI_ANA_1B_CG", "CLK_MIPI_ANA_2A_CG", "CLK_MIPI_ANA_2B_CG", "CLK_TOP_CAMTM_SEL_CG", "CLK_TOP_CAMTM_208_CG";
		clocks = <0x8 0x56 0x8 0x57 0x8 0x58 0x8 0x59 0x8 0x14 0x8 0x13 0x8 0x1d 0x8 0x11 0x8 0x1c 0x8 0x12 0x12 0x28 0x4 0x6b 0xe 0x6b 0x12 0x8b 0x0 0x8c 0x0 0x8d 0x0 0x8e 0x0 0x8f 0x0 0x90 0x0 0x8 0x6d 0x8 0x1a>;
		compatible = "mediatek,camera_hw";
		dvfsrc-vcore-supply = <0xe>;
		operating-points-v2 = <0x8a>;
		phandle = <0x13e>;
		power-domains = <0xc 0xa>;
		reg = <0x0 0x1a040000 0x0 0x1000>;
	};

	kp@10010000 {
		clock-names = "kpd";
		clocks = <0x12>;
		compatible = "mediatek,kp";
		interrupts = <0x0 0x49 0x1 0x0>;
		mediatek,hw-init-map = <0x0 0x73 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		mediatek,hw-map-num = <0x48>;
		mediatek,key-debounce-ms = <0x400>;
		phandle = <0xf9>;
		reg = <0x0 0x10010000 0x0 0x1000>;
	};

	ktf-cmdq-test {
		compatible = "mediatek,ktf-cmdq-test";
		gce-event-names = "disp_rdma0_sof", "disp_rdsz0_sof", "mdp_rdma0_sof";
		gce-events = <0xf 0x9 0xf 0x11 0xf 0x0>;
		mboxes = <0xf 0x8 0x0 0x1 0xf 0x9 0xffffffff 0x1 0xf 0xa 0x0 0x1>;
		mediatek,gce-subsys = <0x63 0x1>;
		mediatek,mailbox-gce = <0xf>;
		mmsys_config = <0xb>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	lastbus@10001000 {
		compatible = "mediatek,lastbus-v1";
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10003000 0x0 0x1000>;
	};

	lcm_gpio {
		compatible = "mediatek,lcm_gpio";
		phandle = <0x157>;
	};

	lk_charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		fast_charge_voltage = <0x2dc6c0>;
		max_charger_voltage = <0x632ea0>;
		non_std_ac_charger_current = <0x7a120>;
		pd_charger_current = <0x7a120>;
		phandle = <0x149>;
		power_path_support;
		ta_ac_charger_current = <0x2dc6c0>;
		temp_t1_threshold = <0x0>;
		temp_t3_threshold = <0x2d>;
		temp_t4_threshold = <0x32>;
		usb_charger_current = <0x7a120>;
	};

	low_battery_throttling {
		bat0-thd-volts-h = <0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c>;
		bat0-thd-volts-l = <0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c>;
		bat1-thd-volts-h = <0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c>;
		bat1-thd-volts-l = <0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c>;
		bootmode = <0x25>;
		compatible = "mediatek,low_battery_throttling";
		gauge = <0x26>;
		lvsys-thd-enable = <0x0>;
		temperature-stage-threshold = <0x19 0xa 0x0>;
		throttle-level = <0x0 0x1 0x2 0x3 0x0 0x1 0x2 0x3 0x0 0x1 0x2 0x3 0x0 0x1 0x2 0x3>;
		vbat-thd-enable = <0x1>;
	};

	m4u@10205000 {
		#iommu-cells = <0x1>;
		cell-index = <0x0>;
		compatible = "mediatek,mt6768-m4u";
		interrupts = <0x0 0xae 0x4 0x0>;
		mediatek,larbs = <0x9 0x3d 0x3e 0x3f 0x40>;
		phandle = <0xa>;
		reg = <0x0 0x10205000 0x0 0x1000>;
	};

	mali@13040000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		ged-supply = <0x84>;
		gpu-frame-base-optimize = <0x1>;
		interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
		interrupts = <0x0 0x112 0x4 0x0 0x0 0x113 0x4 0x0 0x0 0x114 0x4 0x0 0x0 0x115 0x4 0x0 0x0 0x116 0x4 0x0>;
		operating-points-v2 = <0x83>;
		phandle = <0x134>;
		physical-memory-group-manager = <0x82>;
		reg = <0x0 0x13040000 0x0 0x4000>;
	};

	masp@1000a000 {
		compatible = "mediatek,masp";
		interrupts = <0x0 0xcb 0x4 0x0>;
		reg = <0x0 0x1000a000 0x0 0x1000>;
	};

	mbist@17040000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17040000 0x0 0x10000>;
	};

	mbist@17050000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17050000 0x0 0x10000>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17060000 0x0 0x10000>;
	};

	mbist@17070000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17070000 0x0 0x10000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x0 0x10013000 0x0 0x1000>;
	};

	mcdi@00110100 {
		compatible = "mediatek,mt6768-mcdi";
		mediatek,enabled = <0x1>;
		phandle = <0xbd>;
		reg = <0x0 0x110100 0x0 0x800 0x0 0xc53a000 0x0 0x1000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		phandle = <0xfc>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcucfg_mp0_counter@0c530000 {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcupm_reg@10216000 {
		compatible = "mediatek,mcupm_reg";
		reg = <0x0 0x10216000 0x0 0x1000>;
	};

	mcupm_sram0@10217000 {
		compatible = "mediatek,mcupm_sram0";
		reg = <0x0 0x10217000 0x0 0x1000>;
	};

	mcupm_sram1@10218000 {
		compatible = "mediatek,mcupm_sram1";
		reg = <0x0 0x10218000 0x0 0x1000>;
	};

	mcupm_sram2@10211000 {
		compatible = "mediatek,mcupm_sram2";
		reg = <0x0 0x10211000 0x0 0x1000>;
	};

	mcupm_sram3@10213000 {
		compatible = "mediatek,mcupm_sram3";
		reg = <0x0 0x10213000 0x0 0x1000>;
	};

	md-auxadc {
		compatible = "mediatek,md_auxadc";
		io-channel-names = "md-channel";
		io-channels = <0x35 0x2>;
		phandle = <0x106>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x0 0x1020a000 0x0 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x0 0x1020c000 0x0 0x1000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x0 0x1023d000 0x0 0x1000>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x0 0x1023f000 0x0 0x1000>;
	};

	md_power_throttling {
		compatible = "mediatek,md-power-throttling";
		lbat_md_reduce_tx = <0x6>;
		oc_md_reduce_tx = <0x6>;
		phandle = <0xbb>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x0 0x1021c000 0x0 0x400>;
	};

	mdcldmain_ao@10015000 {
		compatible = "mediatek,mdcldmain_ao";
		reg = <0x0 0x10015000 0x0 0x400>;
	};

	mdcldmamisc@1021c000 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x0 0x1021c000 0x0 0x1000>;
	};

	mdcldmamisc@1021c900 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x0 0x1021c900 0x0 0x400>;
	};

	mdcldmamisc_ao@10015800 {
		compatible = "mediatek,mdcldmamisc_ao";
		reg = <0x0 0x10015800 0x0 0x400>;
	};

	mdcldmaout@1021c400 {
		compatible = "mediatek,mdcldmaout";
		reg = <0x0 0x1021c400 0x0 0x400>;
	};

	mdcldmaout_ao@10015400 {
		compatible = "mediatek,mdcldmaout_ao";
		reg = <0x0 0x10015400 0x0 0x400>;
	};

	mddriver {
		ccci-infracfg = <0x7>;
		ccci-topckgen = <0x8>;
		clock-names = "scp-sys-md1-main";
		clocks = <0x43 0x0>;
		compatible = "mediatek,mddriver", "mediatek,mddriver-mt6768";
		dvfsrc-vcore-supply = <0xe>;
		interrupts = <0x0 0x4b 0x1 0x0 0x0 0xa4 0x4 0x0 0x0 0xa5 0x4 0x0>;
		md-vmodem = <0xb71b0 0xb71b0>;
		md-vmodem-supply = <0x44>;
		mediatek,ap-plat-info = <0x1a70>;
		mediatek,boot-status-value = <0x54430007>;
		mediatek,cldma-capability = <0x6>;
		mediatek,md-generation = <0x1895>;
		mediatek,md-id = <0x0>;
		mediatek,mdhif-type = <0x3>;
		mediatek,offset-epon-md1 = <0x1c24>;
		mediatek,power-flow-config = <0x1>;
		mediatek,srclken-o1 = <0x0>;
		phandle = <0x105>;
	};

	mdp_ccorr0@14005000 {
		clock-names = "MDP_CCORR";
		clocks = <0xb 0x1>;
		compatible = "mediatek,mdp_ccorr0";
		interrupts = <0x0 0xef 0x4 0x0>;
		phandle = <0x50>;
		reg = <0x0 0x14005000 0x0 0x1000>;
	};

	mdp_rdma0@14004000 {
		clock-names = "MDP_RDMA0";
		clocks = <0xb 0x0>;
		compatible = "mediatek,mdp_rdma0";
		interrupts = <0x0 0xe0 0x4 0x0>;
		phandle = <0x49>;
		reg = <0x0 0x14004000 0x0 0x1000>;
	};

	mdp_rsz0@14006000 {
		clock-names = "MDP_RSZ0";
		clocks = <0xb 0x2>;
		compatible = "mediatek,mdp_rsz0";
		interrupts = <0x0 0xe1 0x4 0x0>;
		phandle = <0x4a>;
		reg = <0x0 0x14006000 0x0 0x1000>;
	};

	mdp_rsz1@14007000 {
		clock-names = "MDP_RSZ1";
		clocks = <0xb 0x3>;
		compatible = "mediatek,mdp_rsz1";
		interrupts = <0x0 0xe2 0x4 0x0>;
		phandle = <0x4b>;
		reg = <0x0 0x14007000 0x0 0x1000>;
	};

	mdp_tdshp0@1400a000 {
		clock-names = "MDP_TDSHP";
		clocks = <0xb 0x4>;
		compatible = "mediatek,mdp_tdshp0";
		phandle = <0x4e>;
		reg = <0x0 0x1400a000 0x0 0x1000>;
	};

	mdp_wdma0@14008000 {
		clock-names = "MDP_WDMA";
		clocks = <0xb 0x6>;
		compatible = "mediatek,mdp_wdma0";
		interrupts = <0x0 0xe5 0x4 0x0>;
		phandle = <0x4c>;
		reg = <0x0 0x14008000 0x0 0x1000>;
	};

	mdp_wrot0@14009000 {
		clock-names = "MDP_WROT0";
		clocks = <0xb 0x5>;
		compatible = "mediatek,mdp_wrot0";
		interrupts = <0x0 0xe4 0x4 0x0>;
		phandle = <0x4d>;
		reg = <0x0 0x14009000 0x0 0x1000>;
	};

	mdpsys_config@14000000 {
		clock-names = "CAM_MDP", "IMG_DL_RELAY", "IMG_DL_ASYNC_TOP";
		clocks = <0xb 0x17 0xb 0x1c 0xb 0x1d>;
		compatible = "mediatek,mdpsys_config";
		dma-mask-bit = <0x23>;
		iommus = <0xa 0x4 0xa 0x5 0xa 0x6>;
		phandle = <0x48>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x3e605000>;
	};

	memory-ssmr-features {
		2d_fr-size = <0x0 0x0>;
		compatible = "mediatek,memory-ssmr-features";
		iris-recognition-size = <0x0 0x10000000>;
		phandle = <0x145>;
		prot-region-based-size = <0x0 0x8000000>;
		sdsp-firmware-size = <0x0 0x1000000>;
		sdsp-tee-sharedmem-size = <0x0 0x1000000>;
		svp-region-based-size = <0x0 0x10000000>;
		ta-elf-size = <0x0 0x1000000>;
		ta-stack-heap-size = <0x0 0x6000000>;
		tui-size = <0x0 0x4000000>;
		wfd-region-based-size = <0x0 0x5000000>;
	};

	met {

		met-emi {
			cen-emi-reg-base = <0x10219000>;
			cen-emi-reg-size = <0x1000>;
			chn-emi-reg-base = <0x1022d000 0x10235000>;
			chn-emi-reg-size = <0xa90>;
			compatible = "mediatek,met_emi";
			ddr-ratio-default = <0x8>;
			ddrphy-ao-misc-cg-ctrl0 = <0x284>;
			ddrphy-ao-misc-cg-ctrl2 = <0x28c>;
			ddrphy-ao-reg-base = <0x10228000 0x10230000>;
			ddrphy-ao-reg-size = <0x1650>;
			dram-freq-default = <0x1900>;
			dram-num = <0x2>;
			dram-type-default = <0x8>;
			dramc-ao-reg-base = <0x1022a000 0x10232000>;
			dramc-ao-reg-size = <0x2000>;
			dramc-nao-reg-base = <0x1022c000 0x10234000>;
			dramc-nao-reg-size = <0x76c>;
			dramc-ver = <0x2>;
			emi-num = <0x1>;
			met-emi-support-list = <0x4>;
			phandle = <0x160>;
			seda-ver = <0x12c>;
		};

		met-res-ram {
			compatible = "mediatek,met_res_ram";

			met-res-ram-sspm {
				size = <0x400000>;
				start = <0x0>;
			};
		};

		sspm-rts-header {
			node-0 = "SSPM_PTPOD", "_id,voltage";
			node-1 = "SSPM_MET_UNIT_TEST", "test";
			node-10 = "SSPM_CM_MGR_VP_RATIO", "up0,up1,up2,up3,down0,down1,down2,down3";
			node-11 = "SSPM_CM_MGR_DE_TIMES", "up0,up1,up2,up3,down0,down1,down2,down3,reset";
			node-12 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-13 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-14 = "SSPM_SWPM_CPU__CORE_OFF_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-15 = "SSPM_SWPM_CPU__CORE_STALL_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-16 = "SSPM_SWPM_CPU__CORE_PMU_L3DC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-17 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-18 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-19 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-2 = "SSPM_QOS_BOUND_STATE", "idx,state,num,event,emibw_mon_total,emibw_mon_cpu,", "emibw_mon_gpu,emibw_mon_mm,emibw_mon_md,emibw_req_total,", "emibw_req_cpu,emibw_req_gpu,emibw_req_mm,emibw_req_md,", "smibw_mon_venc,smibw_mon_cam,smibw_mon_img,smibw_mon_mdp,", "smibw_mon_gpu,smibw_mon_apu,smibw_mon_vpu0,smibw_mon_vpu1,", "smibw_mon_mdla,smibw_req_venc,smibw_req_cam,smibw_req_img,", "smibw_req_mdp,smibw_req_gpu,smibw_req_apu,smibw_req_vpu0,", "smibw_req_vpu1,smibw_req_mdla,lat_mon_cpu,lat_mon_vpu0,", "lat_mon_vpu1,lat_mon_mdla";
			node-20 = "SSPM_SWPM_CPU__DSU_STATE_RATIO", "active,idle,off";
			node-21 = "SSPM_SWPM_CPU__DSU_L3_BW", "L3_BW";
			node-22 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO", "active,idle,off";
			node-23 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW", "cpu_emi_bw";
			node-24 = "SSPM_SWPM_CPU__DVFS", "vproc2,vproc1,cpuL_freq,cpuB_freq,cpu_L_opp,", "cpu_B_opp,cci_volt,cci_freq,cci_opp";
			node-25 = "SSPM_SWPM_CPU__LKG_POWER", "cpu_L,cpu_B,dsu";
			node-26 = "SSPM_SWPM_CPU__POWER", "cpu_L,cpu_B,dsu,mcusys";
			node-27 = "SSPM_SWPM_GPU__GPU_STATE_RATIO", "active,idle,off";
			node-28 = "SSPM_SWPM_GPU__DVFS", "vgpu,gpu_freq";
			node-29 = "SSPM_SWPM_GPU__URATE", "tex,alu";
			node-3 = "SSPM_CM_MGR_NON_WFX", "non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,", "non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";
			node-30 = "SSPM_SWPM_GPU__POWER", "gpu";
			node-31 = "SSPM_SWPM_CORE__CAM_STATE_RATIO", "RAW_A_active,RAW_B_active,RAW_C_active,idle,off";
			node-32 = "SSPM_SWPM_CORE__IMG_STATE_RATIO", "P2_active,P2_idle,MFB_active,WPE_active,off";
			node-33 = "SSPM_SWPM_CORE__IPE_STATE_RATIO", "FDVT_active,DVP_active,DVS_active,DV_idle,off";
			node-34 = "SSPM_SWPM_CORE__MDP_STATE_RATIO", "active,off";
			node-35 = "SSPM_SWPM_CORE__DISP_STATE_RATIO", "active,off";
			node-36 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO", "active,off";
			node-37 = "SSPM_SWPM_CORE__VENC_STATE_RATIO", "active,idle,off";
			node-38 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO", "active,idle,off";
			node-39 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO", "dact,cact,idle,dcm";
			node-4 = "SSPM_CM_MGR_LOADING", "ratio,cps";
			node-40 = "SSPM_SWPM_CORE__VDO_CODING_TYPE", "venc,vdec";
			node-41 = "SSPM_SWPM_CORE__DVFS", "vcore,cam_freq,img_freq,ipe_freq,dpe_freq,", "venc_freq,vdec_freq";
			node-42 = "SSPM_SWPM_CORE__POWER", "cam,img,ipe,mdp,disp,adsp,venc,vdec,dramc,", "infra_top,aphy_vcore";
			node-43 = "SSPM_SWPM_DRAM__MEM_IDX", "read_bw,write_bw,srr_pct,pdir_pct,phr_pct,", "acc_util,mr4";
			node-44 = "SSPM_SWPM_DRAM__DVFS", "ddr_freq";
			node-45 = "SSPM_SWPM_DRAM__POWER", "aphy_vddq_0p6v,aphy_vm_1p1v,aphy_vio_1p8v,", "dram_vddq_0p6v,dram_vdd2_1p1v,dram_vdd1_1p8v";
			node-46 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO", "active,idle,off";
			node-47 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO", "active,idle,off";
			node-48 = "SSPM_SWPM_VPU__DVFS", "vvpu,vpu0_freq,vpu1_freq";
			node-49 = "SSPM_SWPM_VPU__POWER", "vpu";
			node-5 = "SSPM_CM_MGR_POWER", "c_up_array_0,c_up_array_1,c_down_array_0,c_down_array_1,", "c_up_0,c_up_1,c_down_0,c_dwon_1,c_up,", "c_down,v_up,v_down,v2f_0,v2f_1";
			node-50 = "SSPM_SWPM_MDLA__ACTIVE_RATIO", "pool,dw,fc,conv,ewe,sb";
			node-51 = "SSPM_SWPM_MDLA__TOTAL_CYCLES", "total_cycles";
			node-52 = "SSPM_SWPM_MDLA__DVFS", "vmdla,mdla_freq";
			node-53 = "SSPM_SWPM_MDLA__POWER", "mdla";
			node-54 = "__SSPM_APUSYS_QOS_CNT__", "bw_VPU0,bw_VPU1,bw_MDLA0,bw_MDAL1,lt_VPU0,", "lt_VPU1,lt_MDLA0,lt_MDLA1";
			node-55 = "__SSPM_GPU_APU_SSC_CNT__", "GPU_0_R,GPU_0_W,APU_0_R,APU_0_W,GPU_1_R,", "GPU_1_W,APU_1_R,APU_1_W";
			node-6 = "SSPM_CM_MGR_OPP", "v_dram_opp,v_dram_opp_cur,c_opp_cur_0,c_opp_cur_1,d_times_up,", "d_times_down";
			node-7 = "SSPM_CM_MGR_RATIO", "ratio_max_0,ratio_max_1,ratio_0,ratio_1,ratio_2,ratio_3,ratio_4,", "ratio_5,ratio_6,ratio_7";
			node-8 = "SSPM_CM_MGR_BW", "total_bw";
			node-9 = "SSPM_CM_MGR_CP_RATIO", "up0,up1,up2,up3,down0,down1,down2,down3";
			phandle = <0x161>;
		};
	};

	mfg_cfg@13000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mfgcfg", "syscon";
		phandle = <0x85>;
		reg = <0x0 0x13000000 0x0 0x1000>;
	};

	mgm {
		compatible = "arm,physical-memory-group-manager";
		phandle = <0x82>;
	};

	mif_pdata {
		compatible = "sec_modem,modem_pdata";
		mif,ipc_version = <0x32>;
		mif,link_attrs = <0x7c8>;
		mif,link_name = "shmem";
		mif,link_types = <0x200>;
		mif,modem_net = <0x0>;
		mif,modem_type = <0xa>;
		mif,name = "MTKap";
		mif,num_iodevs = <0x5>;
		mif,use_handover = <0x0>;
		status = "okay";

		iodevs {

			io_device_0 {
				iod,app = "RIL";
				iod,attrs = <0x2>;
				iod,format = <0x0>;
				iod,id = <0xec>;
				iod,io_type = <0x0>;
				iod,links = <0x200>;
				iod,minor = <0x52>;
				iod,name = "umts_boot0";
			};

			io_device_1 {
				iod,app = "RIL";
				iod,attrs = <0x2>;
				iod,format = <0x0>;
				iod,id = <0xec>;
				iod,io_type = <0x0>;
				iod,links = <0x200>;
				iod,minor = <0x50>;
				iod,name = "umts_ipc0";
			};

			io_device_2 {
				iod,app = "RIL";
				iod,attrs = <0x2>;
				iod,format = <0x0>;
				iod,id = <0xec>;
				iod,io_type = <0x0>;
				iod,links = <0x200>;
				iod,minor = <0x51>;
				iod,name = "umts_ipc1";
			};

			io_device_3 {
				iod,app = "smdexe";
				iod,attrs = <0x2>;
				iod,format = <0x1>;
				iod,id = <0xec>;
				iod,io_type = <0x0>;
				iod,links = <0x200>;
				iod,minor = <0x3>;
				iod,name = "umts_router";
			};

			io_device_4 {
				iod,app = "CSVT";
				iod,attrs = <0x2>;
				iod,format = <0x1>;
				iod,io_type = <0x0>;
				iod,links = <0x200>;
				iod,minor = <0x52>;
				iod,name = "umts_csd";
			};
		};
	};

	mipi_rx_ana_csi0a@11c10000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi0a", "syscon";
		phandle = <0x8b>;
		reg = <0x0 0x11c10000 0x0 0x1000>;
	};

	mipi_rx_ana_csi0b@11c11000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi0b", "syscon";
		phandle = <0x8c>;
		reg = <0x0 0x11c11000 0x0 0x1000>;
	};

	mipi_rx_ana_csi1a@11c12000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi1a", "syscon";
		phandle = <0x8d>;
		reg = <0x0 0x11c12000 0x0 0x1000>;
	};

	mipi_rx_ana_csi1b@11c13000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi1b", "syscon";
		phandle = <0x8e>;
		reg = <0x0 0x11c13000 0x0 0x1000>;
	};

	mipi_rx_ana_csi2a@11c14000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi2a", "syscon";
		phandle = <0x8f>;
		reg = <0x0 0x11c14000 0x0 0x1000>;
	};

	mipi_rx_ana_csi2b@11c15000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mipi_rx_ana_csi2b", "syscon";
		phandle = <0x90>;
		reg = <0x0 0x11c15000 0x0 0x1000>;
	};

	mm_mutex@14016000 {
		compatible = "mediatek,mm_mutex";
		reg = <0x0 0x14016000 0x0 0x1000>;
	};

	mmc@11230000 {
		bus-width = <0x8>;
		cap-mmc-highspeed;
		cap-mmc-hw-reset;
		clock-names = "source", "hclk", "source_cg", "crypto_clk";
		clocks = <0x8 0x3c 0x7 0x1c 0x7 0x4c 0x7 0x44>;
		compatible = "mediatek,mt6768-mmc";
		dump-gpio-end = <0x85>;
		dump-gpio-start = <0x7a>;
		dvfsrc-vcore-supply = <0xe>;
		host-index = <0x0>;
		hs400-ds-delay = <0x12814>;
		interrupts = <0x0 0x64 0x4 0x0>;
		max-frequency = <0xbebc200>;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		ocr-voltage = <0x30000>;
		phandle = <0x127>;
		pinctrl-0 = <0x5e>;
		pinctrl-1 = <0x5f>;
		pinctrl-2 = <0x60>;
		pinctrl-names = "default", "state_uhs", "pull_down";
		reg = <0x0 0x11230000 0x0 0x10000 0x0 0x11cd0000 0x0 0x1000>;
		req-vcore = <0xaae60>;
		status = "okay";
		supports-cqe;
		vmmc-supply = <0x61>;
	};

	mmc@11240000 {
		bus-width = <0x4>;
		cap-sd-highspeed;
		cd-debounce-delay-ms = <0x0>;
		cd-gpios = <0x31 0x12 0x0>;
		clock-names = "source", "hclk", "source_cg";
		clocks = <0x8 0x3d 0x7 0x1d 0x7 0x4d>;
		compatible = "mediatek,mt6768-mmc";
		dump-gpio-end = <0xab>;
		dump-gpio-start = <0xa1>;
		dvfsrc-vcore-supply = <0xe>;
		host-index = <0x1>;
		interrupts = <0x0 0x65 0x4 0x0>;
		max-frequency = <0xbebc200>;
		no-mmc;
		no-sdio;
		ocr-voltage = <0x30000>;
		phandle = <0x128>;
		pinctrl-0 = <0x62>;
		pinctrl-1 = <0x63>;
		pinctrl-2 = <0x64>;
		pinctrl-names = "default", "state_uhs", "pull_down";
		reg = <0x0 0x11240000 0x0 0x10000 0x0 0x11c90000 0x0 0x1000>;
		req-vcore = <0xaae60>;
		sd-uhs-ddr50;
		sd-uhs-sdr104;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		status = "okay";
		vmmc-supply = <0x65>;
		vqmmc-supply = <0x66>;
	};

	mmdvfs {
		_vcore-supply = <0x2f>;
		clock-names = "mm", "venc", "cam", "TOP_MMPLL", "TOP_UNIVPLL1_D2", "TOP_MMPLL_D2", "TOP_UNIVPLL_D3", "TOP_SYSPLL_D2";
		clocks = <0x8 0x52 0x8 0x6e 0x8 0x6f 0x8 0x21 0x8 0x17 0x8 0x22 0x8 0x19 0x8 0x1>;
		compatible = "mediatek,mmdvfs";
		dvfsrc-vcore-supply = <0xe>;
		mediatek,mux-cam = "TOP_MMPLL_D2", "TOP_UNIVPLL1_D2", "TOP_SYSPLL_D2";
		mediatek,mux-mm = "TOP_MMPLL_D2", "TOP_UNIVPLL1_D2", "TOP_MMPLL";
		mediatek,mux-venc = "TOP_UNIVPLL1_D2", "TOP_UNIVPLL_D3", "TOP_MMPLL";
		mediatek,support-mux = "mm", "venc", "cam";
		operating-points-v2 = <0xd>;
	};

	mmdvfs-debug {
		compatible = "mediatek,mmdvfs-debug";
		dvfsrc-vcore-supply = <0xe>;
		force-step0 = <0x1>;
		release-step0 = <0x1>;
	};

	mmqos_wrapper {
		compatible = "mediatek,mt6768-mmqos-wrapper";
	};

	mmsys_config@14000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mmsys_config", "syscon";
		interrupts = <0x0 0xf0 0x4 0x0>;
		phandle = <0xb>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x129 0x1 0x0>;
		phandle = <0xb1>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x0 0x10018000 0x0 0x1000>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		force_mode = "SYSRST";
		mode = "RST";
		phandle = <0xfa>;
		status = "okay";
	};

	msdc0_top@11cd0000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x0 0x11cd0000 0x0 0x1000>;
	};

	msdc1_ins {
		phandle = <0x148>;
	};

	msdc1_top@11c90000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x0 0x11c90000 0x0 0x1000>;
	};

	mt6370_pmu_eint {
		phandle = <0x153>;
	};

	mt6768-afe-pcm@11220000 {
		apmixed = <0x6b>;
		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_tml_clk", "aud_infra_axi_clk", "aud_infra_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_sys_pll1_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "apmixed_apll1", "top_clk26m_clk";
		clocks = <0x6c 0x0 0x6c 0x5 0x6c 0x6 0x6c 0x4 0x6c 0x1 0x6c 0x2 0x6c 0x3 0x6c 0x7 0x7 0x2b 0x7 0x33 0x8 0x5f 0x8 0x60 0x8 0x3 0x8 0x61 0x8 0x29 0x8 0x62 0x8 0x2c 0x8 0x82 0x8 0x83 0x8 0x84 0x8 0x85 0x8 0x70 0x8 0x71 0x8 0x72 0x8 0x73 0x6b 0x8 0x12>;
		compatible = "mediatek,mt6768-sound";
		interrupts = <0x0 0xa9 0x4 0x0>;
		phandle = <0x81>;
		pinctrl-0 = <0x6d>;
		pinctrl-1 = <0x6e>;
		pinctrl-10 = <0x77>;
		pinctrl-11 = <0x78>;
		pinctrl-12 = <0x79>;
		pinctrl-13 = <0x7a>;
		pinctrl-14 = <0x7b>;
		pinctrl-15 = <0x7c>;
		pinctrl-16 = <0x7d>;
		pinctrl-17 = <0x7e>;
		pinctrl-18 = <0x7f>;
		pinctrl-19 = <0x80>;
		pinctrl-2 = <0x6f>;
		pinctrl-3 = <0x70>;
		pinctrl-4 = <0x71>;
		pinctrl-5 = <0x72>;
		pinctrl-6 = <0x73>;
		pinctrl-7 = <0x74>;
		pinctrl-8 = <0x75>;
		pinctrl-9 = <0x76>;
		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_clk_miso_off", "aud_clk_miso_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso_off", "aud_dat_miso_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on";
		reg = <0x0 0x11220000 0x0 0x1000>;
		topckgen = <0x8>;
	};

	mt_charger {
		bootmode = <0x25>;
		compatible = "mediatek,mt-charger";
		phandle = <0x147>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		nvmem-cell-names = "efuse_segment_cell", "efuse_ptpod_cell";
		nvmem-cells = <0x45 0x46>;
		phandle = <0x10b>;
	};

	mtee_svp {
		compatible = "medaitek,svp";
		phandle = <0x15f>;
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		disable_write_silence = <0x0>;
		interrupts = <0x0 0x11b 0x4 0x0>;
		mediatek,infracfg = <0x7>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x10000>;
	};

	mtk_composite_v4l2_1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
		phandle = <0x143>;

		port@0 {

			endpoint {
				phandle = <0x56>;
				remote-endpoint = <0x91>;
			};
		};

		port@1 {

			endpoint {
				phandle = <0x57>;
				remote-endpoint = <0x92>;
			};
		};
	};

	mtk_ctd {
		bc12-psy-port0 = <0x33>;
		bc12-sel-port0 = <0x2>;
		chg-name-port0 = "primary_chg";
		compatible = "mediatek,mtk_ctd";
		nr-port = <0x1>;
		phandle = <0x58>;
	};

	mtk_iommu_debug {
		compatible = "mediatek,mt6768-iommu-debug";
	};

	mtk_iommu_tee_debug {
		compatible = "mediatek,mt6768-iommu-tee-debug";
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0x137>;
	};

	mtkheap-region-prot {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_prot_region";
		iommus = <0xa 0x0>;
		region-heap-align-name = "mtk_prot_region-aligned";
		trusted-mem-type = <0x1>;
	};

	mtkheap-region-svp {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_svp_region";
		iommus = <0xa 0x0>;
		phandle = <0xfd>;
		region-heap-align-name = "mtk_svp_region-aligned";
		trusted-mem-type = <0x0>;
	};

	mtkheap-region-tui {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_tui_region";
		iommus = <0xa 0x0>;
		phandle = <0xff>;
		region-heap-align-name = "mtk_tui_region-aligned";
		trusted-mem-type = <0x8>;
	};

	mtkheap-region-wfd {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_wfd_region";
		iommus = <0xa 0x0>;
		phandle = <0xfe>;
		region-heap-align-name = "mtk_wfd_region-aligned";
		trusted-mem-type = <0x2>;
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		phandle = <0x164>;
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	nfc {
		compatible = "mediatek,nfc-gpio-v2";
		gpio-irq = <0x9>;
		gpio-irq-std = <0x31 0x9 0x0>;
		gpio-rst = <0x9f>;
		gpio-rst-std = <0x31 0x9f 0x0>;
		phandle = <0x15a>;
	};

	nfi@11018000 {
		compatible = "mediatek,nfi";
		reg = <0x0 0x11018000 0x0 0x1000>;
	};

	nfiecc@11019000 {
		compatible = "mediatek,nfiecc";
		reg = <0x0 0x11019000 0x0 0x1000>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x144>;
	};

	opp-table-cam {
		compatible = "operating-points-v2";
		phandle = <0x8a>;

		opp-0 {
			opp-hz = <0x0 0xd970100>;
			opp-microvolt = <0x9eb10>;
		};

		opp-1 {
			opp-hz = <0x0 0x1298be00>;
			opp-microvolt = <0xaae60>;
		};

		opp-2 {
			opp-hz = <0x0 0x208b4c80>;
			opp-microvolt = <0xc3500>;
		};
	};

	opp-table-mm {
		compatible = "operating-points-v2";
		phandle = <0xd>;

		opp-0 {
			opp-hz = <0x0 0xd970100>;
			opp-microvolt = <0x9eb10>;
		};

		opp-1 {
			opp-hz = <0x0 0x1298be00>;
			opp-microvolt = <0xaae60>;
		};

		opp-2 {
			opp-hz = <0x0 0x1b3d4440>;
			opp-microvolt = <0xc3500>;
		};
	};

	opp-table-venc {
		compatible = "operating-points-v2";
		phandle = <0x88>;

		opp-0 {
			opp-hz = <0x0 0x1298be00>;
			opp-microvolt = <0x9eb10>;
		};

		opp-1 {
			opp-hz = <0x0 0x18cba800>;
			opp-microvolt = <0xaae60>;
		};

		opp-2 {
			opp-hz = <0x0 0x1b3d4440>;
			opp-microvolt = <0xc3500>;
		};
	};

	opp-table0 {
		compatible = "operating-points-v2";
		phandle = <0x83>;

		opp00 {
			opp-hz = <0x0 0x3b9aca00>;
			opp-microvolt = <0x17318>;
		};

		opp01 {
			opp-hz = <0x0 0x3a1d51c0>;
			opp-microvolt = <0x16954>;
		};

		opp02 {
			opp-hz = <0x0 0x389fd980>;
			opp-microvolt = <0x15f90>;
		};

		opp03 {
			opp-hz = <0x0 0x37226140>;
			opp-microvolt = <0x155cc>;
		};

		opp04 {
			opp-hz = <0x0 0x35a4e900>;
			opp-microvolt = <0x14c08>;
		};

		opp05 {
			opp-hz = <0x0 0x342770c0>;
			opp-microvolt = <0x14244>;
		};

		opp06 {
			opp-hz = <0x0 0x32a9f880>;
			opp-microvolt = <0x13880>;
		};

		opp07 {
			opp-hz = <0x0 0x310dfbc0>;
			opp-microvolt = <0x1360f>;
		};

		opp08 {
			opp-hz = <0x0 0x2f71ff00>;
			opp-microvolt = <0x1312d>;
		};

		opp09 {
			opp-hz = <0x0 0x2dd60240>;
			opp-microvolt = <0x12c4b>;
		};

		opp10 {
			opp-hz = <0x0 0x2c4947c0>;
			opp-microvolt = <0x12769>;
		};

		opp11 {
			opp-hz = <0x0 0x2aad4b00>;
			opp-microvolt = <0x124f8>;
		};

		opp12 {
			opp-hz = <0x0 0x29209080>;
			opp-microvolt = <0x12016>;
		};

		opp13 {
			opp-hz = <0x0 0x278493c0>;
			opp-microvolt = <0x11b34>;
		};

		opp14 {
			opp-hz = <0x0 0x25f7d940>;
			opp-microvolt = <0x11652>;
		};

		opp15 {
			opp-hz = <0x0 0x246b1ec0>;
			opp-microvolt = <0x113e1>;
		};

		opp16 {
			opp-hz = <0x0 0x22eda680>;
			opp-microvolt = <0x11170>;
		};

		opp17 {
			opp-hz = <0x0 0x2160ec00>;
			opp-microvolt = <0x10eff>;
		};

		opp18 {
			opp-hz = <0x0 0x1fe373c0>;
			opp-microvolt = <0x10c8e>;
		};

		opp19 {
			opp-hz = <0x0 0x1e56b940>;
			opp-microvolt = <0x10a1d>;
		};

		opp20 {
			opp-hz = <0x0 0x1cd94100>;
			opp-microvolt = <0x1053b>;
		};

		opp21 {
			opp-hz = <0x0 0x1bd5dac0>;
			opp-microvolt = <0x1053b>;
		};

		opp22 {
			opp-hz = <0x0 0x1ad27480>;
			opp-microvolt = <0x102ca>;
		};

		opp23 {
			opp-hz = <0x0 0x19de5080>;
			opp-microvolt = <0x10059>;
		};

		opp24 {
			opp-hz = <0x0 0x18daea40>;
			opp-microvolt = <0xfde8>;
		};

		opp25 {
			opp-hz = <0x0 0x17d78400>;
			opp-microvolt = <0xfb77>;
		};

		opp26 {
			opp-hz = <0x0 0x16d41dc0>;
			opp-microvolt = <0xfb77>;
		};

		opp27 {
			opp-hz = <0x0 0x15d0b780>;
			opp-microvolt = <0xf906>;
		};

		opp28 {
			opp-hz = <0x0 0x14cd5140>;
			opp-microvolt = <0xf695>;
		};

		opp29 {
			opp-hz = <0x0 0x13c9eb00>;
			opp-microvolt = <0xf424>;
		};

		opp30 {
			opp-hz = <0x0 0x12c684c0>;
			opp-microvolt = <0xf1b3>;
		};
	};

	opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x14>;

		opp0 {
			opp-hz = <0x0 0x1dcd6500>;
			opp-microvolt = <0x9eb10>;
		};

		opp1 {
			opp-hz = <0x0 0x2e224d80>;
			opp-microvolt = <0xa4cb8>;
		};

		opp10 {
			opp-hz = <0x0 0x4ef9e540>;
			opp-microvolt = <0xcdfe6>;
		};

		opp11 {
			opp-hz = <0x0 0x51f4d5c0>;
			opp-microvolt = <0xd10ba>;
		};

		opp12 {
			opp-hz = <0x0 0x566d3e80>;
			opp-microvolt = <0xd7262>;
		};

		opp13 {
			opp-hz = <0x0 0x59682f00>;
			opp-microvolt = <0xda336>;
		};

		opp14 {
			opp-hz = <0x0 0x60db8840>;
			opp-microvolt = <0xe35b2>;
		};

		opp15 {
			opp-hz = <0x0 0x6b49d200>;
			opp-microvolt = <0xf5aaa>;
		};

		opp2 {
			opp-hz = <0x0 0x32a9f880>;
			opp-microvolt = <0xaae60>;
		};

		opp3 {
			opp-hz = <0x0 0x35a4e900>;
			opp-microvolt = <0xaf79e>;
		};

		opp4 {
			opp-hz = <0x0 0x389fd980>;
			opp-microvolt = <0xb2872>;
		};

		opp5 {
			opp-hz = <0x0 0x3b8b87c0>;
			opp-microvolt = <0xb5946>;
		};

		opp6 {
			opp-hz = <0x0 0x3e95ba80>;
			opp-microvolt = <0xba284>;
		};

		opp7 {
			opp-hz = <0x0 0x4190ab00>;
			opp-microvolt = <0xbd358>;
		};

		opp8 {
			opp-hz = <0x0 0x460913c0>;
			opp-microvolt = <0xc3500>;
		};

		opp9 {
			opp-hz = <0x0 0x4bfef4c0>;
			opp-microvolt = <0xcaf12>;
		};
	};

	opp_table1 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x1c>;

		opp0 {
			opp-hz = <0x0 0x32a9f880>;
			opp-microvolt = <0xa4cb8>;
		};

		opp1 {
			opp-hz = <0x0 0x362e3d40>;
			opp-microvolt = <0xaae60>;
		};

		opp10 {
			opp-hz = <0x0 0x65ec8780>;
			opp-microvolt = <0xf4240>;
		};

		opp11 {
			opp-hz = <0x0 0x6b49d200>;
			opp-microvolt = <0xfbc52>;
		};

		opp12 {
			opp-hz = <0x0 0x6e44c280>;
			opp-microvolt = <0x100590>;
		};

		opp13 {
			opp-hz = <0x0 0x713fb300>;
			opp-microvolt = <0x103664>;
		};

		opp14 {
			opp-hz = <0x0 0x743aa380>;
			opp-microvolt = <0x106738>;
		};

		opp15 {
			opp-hz = <0x0 0x77359400>;
			opp-microvolt = <0x10980c>;
		};

		opp2 {
			opp-hz = <0x0 0x3b7c4580>;
			opp-microvolt = <0xb2872>;
		};

		opp3 {
			opp-hz = <0x0 0x40ca4dc0>;
			opp-microvolt = <0xbbaee>;
		};

		opp4 {
			opp-hz = <0x0 0x46185600>;
			opp-microvolt = <0xc3500>;
		};

		opp5 {
			opp-hz = <0x0 0x4d3021c0>;
			opp-microvolt = <0xcdfe6>;
		};

		opp6 {
			opp-hz = <0x0 0x50b46680>;
			opp-microvolt = <0xd418e>;
		};

		opp7 {
			opp-hz = <0x0 0x56026ec0>;
			opp-microvolt = <0xdbba0>;
		};

		opp8 {
			opp-hz = <0x0 0x5b507700>;
			opp-microvolt = <0xe35b2>;
		};

		opp9 {
			opp-hz = <0x0 0x609e7f40>;
			opp-microvolt = <0xec82e>;
		};
	};

	pbm {
		compatible = "mediatek,pbm";
		phandle = <0xb9>;
	};

	pd_adapter {
		adapter_name = "pd_adapter";
		compatible = "mediatek,pd_adapter";
		phandle = <0x14f>;
	};

	pdc {
		compatible = "mediatek,charger,pd";
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dcs_input_current = <0x30d400>;
		dual_polling_ieoc = <0x6ddd0>;
		gauge = <0x26>;
		ibus_err = <0xe>;
		min_charger_voltage = <0x4630c0>;
		pd_stop_battery_soc = <0x50>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x895440>;
		phandle = <0x14c>;
		sc_charger_current = <0x2dc6c0>;
		sc_input_current = <0x30d400>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		vsys_watt = <0x4c4b40>;
	};

	pdchk {
		compatible = "mediatek,mt6768-pdchk";
	};

	pe {
		compatible = "mediatek,charger,pe";
		gauge = <0x26>;
		min_charger_voltage = <0x4630c0>;
		pe_charger_current = <0x2dc6c0>;
		pe_ichg_level_threshold = <0xf4240>;
		phandle = <0x14a>;
		ta_12v_support;
		ta_9v_support;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		vbat_threshold = <0x1036>;
	};

	pe2 {
		cable_imp_threshold = <0x2bb>;
		compatible = "mediatek,charger,pe2";
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dcs_input_current = <0x30d400>;
		dual_polling_ieoc = <0x6ddd0>;
		gauge = <0x26>;
		min_charger_voltage = <0x4630c0>;
		pe20_ichg_level_threshold = <0xf4240>;
		phandle = <0x14b>;
		sc_charger_current = <0x2dc6c0>;
		sc_input_current = <0x30d400>;
		slave_mivr_diff = <0x186a0>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		vbat_cable_imp_threshold = <0x3b8260>;
		vbat_threshold = <0x1036>;
	};

	pe4 {
		compatible = "mediatek,charger,pe4";
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dcs_input_current = <0x30d400>;
		dual_polling_ieoc = <0x6ddd0>;
		gauge = <0x26>;
		high_temp_to_enter_pe40 = <0x27>;
		high_temp_to_leave_pe40 = <0x2e>;
		ibus_err = <0xe>;
		low_temp_to_enter_pe40 = <0x10>;
		low_temp_to_leave_pe40 = <0xa>;
		min_charger_voltage = <0x4630c0>;
		pe40_r_cable_1a_lower = <0x1f4>;
		pe40_r_cable_2a_lower = <0x15f>;
		pe40_r_cable_3a_lower = <0xf0>;
		pe40_stop_battery_soc = <0x50>;
		phandle = <0x14d>;
		sc_charger_current = <0x2dc6c0>;
		sc_input_current = <0x30d400>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
	};

	pericfg@10003000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,pericfg", "syscon";
		phandle = <0x68>;
		reg = <0x0 0x10003000 0x0 0x1000>;
	};

	pinctrl {
		#gpio-cells = <0x2>;
		#interrupt-cells = <0x4>;
		compatible = "mediatek,mt6768-pinctrl";
		gpio-controller;
		gpio-ranges = <0x31 0x0 0x0 0xba>;
		interrupt-controller;
		mediatek,eint = <0x32>;
		phandle = <0x31>;
		reg = <0x0 0x10005000 0x0 0x1000 0x0 0x10002000 0x0 0x200 0x0 0x10002200 0x0 0x200 0x0 0x10002400 0x0 0x200 0x0 0x10002600 0x0 0x200 0x0 0x10002800 0x0 0x200 0x0 0x10002a00 0x0 0x200 0x0 0x10002c00 0x0 0x200 0x0 0x10002e00 0x0 0x200>;
		reg-names = "gpio", "iocfg_lt", "iocfg_lm", "iocfg_lb", "iocfg_bl", "iocfg_rm", "iocfg_rb", "iocfg_rt", "iocfg_tl";

		aud_clk_miso_off {
			phandle = <0x6f>;

			pins_cmd0_dat {
				pinmux = <0x8c00 0x8d00>;
			};
		};

		aud_clk_miso_on {
			phandle = <0x70>;

			pins_cmd0_dat {
				input-schmitt-enable;
				pinmux = <0x8c01>;
			};

			pins_cmd1_dat {
				input-schmitt-enable;
				pinmux = <0x8d01>;
			};
		};

		aud_clk_mosi_off {
			phandle = <0x6d>;

			pins_cmd0_dat {
				pinmux = <0x8800 0x8900>;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x6e>;

			pins_cmd0_dat {
				input-schmitt-enable;
				pinmux = <0x8801>;
			};

			pins_cmd1_dat {
				input-schmitt-enable;
				pinmux = <0x8901>;
			};
		};

		aud_dat_miso_off {
			phandle = <0x73>;

			pins_cmd0_dat {
				bias-disable;
				input-enable;
				pinmux = <0x8c00>;
				slew-rate = <0x0>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-enable;
				pinmux = <0x8d00>;
				slew-rate = <0x0>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-enable;
				pinmux = <0x8e00>;
				slew-rate = <0x0>;
			};

			pins_cmd3_dat {
				bias-disable;
				input-enable;
				pinmux = <0x8f00>;
				slew-rate = <0x0>;
			};
		};

		aud_dat_miso_on {
			phandle = <0x74>;

			pins_cmd0_dat {
				input-schmitt-enable;
				pinmux = <0x8c01>;
			};

			pins_cmd1_dat {
				input-schmitt-enable;
				pinmux = <0x8d01>;
			};

			pins_cmd2_dat {
				input-schmitt-enable;
				pinmux = <0x8e01>;
			};

			pins_cmd3_dat {
				input-schmitt-enable;
				pinmux = <0x8f01>;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x71>;

			pins_cmd0_dat {
				bias-disable;
				input-enable;
				pinmux = <0x8800>;
				slew-rate = <0x0>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-enable;
				pinmux = <0x8900>;
				slew-rate = <0x0>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-enable;
				pinmux = <0x8a00>;
				slew-rate = <0x0>;
			};

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x8b00>;
				slew-rate = <0x0>;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x72>;

			pins_cmd0_dat {
				input-schmitt-enable;
				pinmux = <0x8801>;
			};

			pins_cmd1_dat {
				input-schmitt-enable;
				pinmux = <0x8901>;
			};

			pins_cmd2_dat {
				input-schmitt-enable;
				pinmux = <0x8a01>;
			};

			pins_cmd3_dat {
				input-schmitt-enable;
				pinmux = <0x8b01>;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x75>;

			pins_cmd_dat {
				pinmux = <0x2800>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x76>;

			pins_cmd_dat {
				pinmux = <0x2802>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x77>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x78>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x79>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x7a>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x7b>;

			pins_cmd_dat {
				pinmux = <0x2500 0x2600 0x2400>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x7c>;

			pins_cmd_dat {
				pinmux = <0x2502 0x2602 0x2402>;
			};
		};

		mmc0@0 {
			phandle = <0x5f>;

			pins_clk {
				bias-pull-down = <0x66>;
				drive-strength = <0x4>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0x7c01>;
			};

			pins_cmd_dat {
				bias-pull-up = <0x65>;
				drive-strength = <0x4>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0x7b01 0x8001 0x7d01 0x8401 0x7e01 0x8101 0x7f01 0x8201 0x7a01>;
			};

			pins_ds {
				bias-pull-down = <0x66>;
				drive-strength = <0x4>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0x8301>;
			};

			pins_rst {
				bias-pull-up = <0x65>;
				drive-strength = <0x4>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0x8501>;
			};
		};

		mmc0@1 {
			phandle = <0x60>;

			pins_clk {
				bias-pull-down = <0x66>;
				drive-strength = <0x4>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0x7c01>;
			};

			pins_cmd_dat {
				bias-pull-down = <0x66>;
				drive-strength = <0x4>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0x7b01 0x8001 0x7d01 0x8401 0x7e01 0x8101 0x7f01 0x8201 0x7a01>;
			};

			pins_ds {
				bias-pull-down = <0x66>;
				drive-strength = <0x4>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0x8301>;
			};

			pins_rst {
				bias-pull-up = <0x65>;
				drive-strength = <0x4>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0x8501>;
			};
		};

		mmc0default {
			phandle = <0x5e>;

			pins_clk {
				bias-pull-down = <0x66>;
				drive-strength = <0x4>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0x7c01>;
			};

			pins_cmd_dat {
				bias-pull-up = <0x65>;
				drive-strength = <0x4>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0x7b01 0x8001 0x7d01 0x8401 0x7e01 0x8101 0x7f01 0x8201 0x7a01>;
			};

			pins_ds {
				bias-pull-down = <0x66>;
				drive-strength = <0x4>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0x8301>;
			};

			pins_rst {
				bias-pull-up = <0x65>;
				drive-strength = <0x4>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0x8501>;
			};
		};

		mmc1@0 {
			phandle = <0x63>;

			pins_clk {
				drive-strength = <0x3>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0xab01>;
			};

			pins_cmd_dat {
				bias-pull-up = <0x65>;
				drive-strength = <0x3>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0xa401 0xa301 0xa201 0xa101 0xaa01>;
			};
		};

		mmc1@1 {
			phandle = <0x64>;

			pins_clk {
				bias-pull-down = <0x66>;
				drive-strength = <0x3>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0xab01>;
			};

			pins_cmd_dat {
				bias-pull-down = <0x66>;
				drive-strength = <0x3>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0xa401 0xa301 0xa201 0xa101 0xaa01>;
			};
		};

		mmc1default {
			phandle = <0x62>;

			pins_clk {
				bias-pull-down = <0x66>;
				drive-strength = <0x3>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0xab01>;
			};

			pins_cmd_dat {
				bias-pull-up = <0x65>;
				drive-strength = <0x3>;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0xa401 0xa301 0xa201 0xa101 0xaa01>;
			};

			pins_insert {
				bias-pull-up;
				input-enable;
				input-schmitt-enable = <0x1>;
				pinmux = <0x1200>;
			};
		};

		vow_clk_miso_off {
			phandle = <0x7f>;

			pins_cmd3_dat {
				pinmux = <0x8f00>;
			};
		};

		vow_clk_miso_on {
			phandle = <0x80>;

			pins_cmd3_dat {
				pinmux = <0x8f04>;
			};
		};

		vow_dat_miso_off {
			phandle = <0x7d>;

			pins_cmd1_dat {
				pinmux = <0x8e00>;
			};
		};

		vow_dat_miso_on {
			phandle = <0x7e>;

			pins_cmd1_dat {
				pinmux = <0x8e04>;
			};
		};
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x7 0x8 0x0>;
	};

	power-controller@10006000 {
		#power-domain-cells = <0x1>;
		clock-names = "disp", "mfg", "cam", "venc", "disp-0", "disp-1", "disp-2", "disp-3", "disp-4", "isp-1", "cam-4", "isp-0", "isp-2", "isp-3", "isp-4", "cam-0", "cam-1", "cam-2", "cam-3", "venc-0", "vdec-0", "vdec-1", "vdec-2", "vdec-3";
		clocks = <0x8 0x52 0x8 0x54 0x8 0x6f 0x8 0x6e 0xb 0x13 0xb 0x15 0xb 0x16 0xb 0x14 0xb 0x17 0xb 0x18 0xb 0x19 0x27 0x0 0x27 0x1 0x27 0x2 0x27 0x3 0x28 0x0 0x28 0x1 0x28 0x2 0x28 0x8 0x29 0x1 0x2a 0x0 0x2a 0x1 0x2a 0x2 0x2a 0x3>;
		compatible = "mediatek,mt6768-scpsys", "syscon";
		infracfg = <0x7>;
		phandle = <0xc>;
		reg = <0x0 0x10006000 0x0 0x1000>;
		smi_comm = <0x2b>;
	};

	power_gs {
		compatible = "mediatek,power_gs";
		pmic = <0x2c>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	pwm@11006000 {
		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM5-main", "PWM6-main", "PWM-HCLK-main", "PWM-main";
		clocks = <0x7 0x10 0x7 0x11 0x7 0x12 0x7 0x13 0x7 0x14 0x7 0x30 0x7 0xf 0x7 0x15>;
		compatible = "mediatek,pwm";
		interrupts = <0x0 0x62 0x4 0x0>;
		mediatek,pwm-bclk-sw-ctrl-offset = <0xc>;
		mediatek,pwm-topclk-ctl-reg = <0x410>;
		mediatek,pwm-version = <0x1>;
		mediatek,pwm1-bclk-sw-ctrl-offset = <0x0>;
		mediatek,pwm2-bclk-sw-ctrl-offset = <0x2>;
		mediatek,pwm3-bclk-sw-ctrl-offset = <0x4>;
		mediatek,pwm4-bclk-sw-ctrl-offset = <0x6>;
		mediatek,pwm5-bclk-sw-ctrl-offset = <0x8>;
		mediatek,pwm6-bclk-sw-ctrl-offset = <0xa>;
		pwmsrcclk = <0x7>;
		reg = <0x0 0x11006000 0x0 0x1000>;
	};

	pwrap@1000d000 {
		clock-names = "spi", "wrap";
		clocks = <0x12 0x12>;
		compatible = "mediatek,mt6768-pwrap";
		interrupts = <0x0 0xc2 0x4 0x0>;
		phandle = <0x3b>;
		reg = <0x0 0x1000d000 0x0 0x1000>;
		reg-names = "pwrap";

		mt6358-pmic {
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6358";
			interrupt-controller;
			interrupt-parent = <0x31>;
			interrupts = <0x90 0x4 0x90 0x0>;
			phandle = <0x2c>;
			status = "okay";

			accdet {
				accdet-mic-mode = <0x1>;
				accdet-mic-vol = <0x6>;
				accdet-name = "mt6358-accdet";
				accdet-plugout-debounce = <0x1>;
				compatible = "mediatek,mt6358-accdet";
				headset-eint-level-pol = <0x8>;
				headset-four-key-threshold = <0x0 0x3a 0x79 0xc0 0x190>;
				headset-mode-setting = <0x500 0x500 0x1 0x1f0 0x800 0x800 0x20 0x44 0x0 0x0 0xe 0x0 0x0 0x0 0x0>;
				headset-three-key-threshold = <0x0 0x50 0xdc 0x190>;
				headset-three-key-threshold-CDD = <0x0 0x79 0xc0 0x258>;
				io-channel-names = "pmic_accdet";
				io-channels = <0x34 0x9>;
				nvmem = <0x39>;
				nvmem-names = "mt63xx-accdet-efuse";
				phandle = <0xd0>;
				status = "okay";
			};

			mt6358-clkbuf {
				compatible = "mediatek,mt6358-clkbuf";
				phandle = <0x97>;

				XO-CEL {
					xo-id = <0x3>;
				};

				XO-EXT {
					perms = <0x3ffff>;
					xo-id = <0x6>;
				};

				XO-NFC {
					xo-id = <0x2>;
				};

				XO-RSV2 {
					xo-id = <0x5>;
				};

				XO-SOC {
					xo-id = <0x0>;
				};

				XO-WCN {
					xo-id = <0x1>;
				};
			};

			mt6358-efuse {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "mediatek,mt6358-efuse";
				phandle = <0x39>;
			};

			mt6358_consys {
				compatible = "mediatek,mt6358-consys";
				phandle = <0xf6>;
			};

			mt6358_rtc {
				apply-lpsd-solution;
				base = <0x580>;
				bootmode = <0x25>;
				compatible = "mediatek,mt6358-rtc";
				interrupt-names = "rtc";
				interrupts = <0x40 0x0>;
				phandle = <0xf4>;
			};

			mt6358_ts_buck1 {
				compatible = "mediatek,mt6358_ts_buck1";
				interconnects = <0x38 0x1>;
				io-channel-names = "pmic_buck1_temp";
				io-channels = <0x34 0x6>;
				phandle = <0xcc>;
			};

			mt6358_ts_buck2 {
				compatible = "mediatek,mt6358_ts_buck2";
				interconnects = <0x38 0x1>;
				io-channel-names = "pmic_buck2_temp";
				io-channels = <0x34 0x7>;
				phandle = <0xcd>;
			};

			mt6358_ts_buck3 {
				compatible = "mediatek,mt6358_ts_buck3";
				interconnects = <0x38 0x1>;
				io-channel-names = "pmic_buck3_temp";
				io-channels = <0x34 0x8>;
				phandle = <0xce>;
			};

			mt6358codec {
				compatible = "mediatek,mt6358-sound";
				io-channel-names = "pmic_hpofs_cal";
				io-channels = <0x34 0xc>;
				mediatek,dmic-mode = <0x0>;
				mediatek,mic-type = <0x1>;
				nvmem = <0x39>;
				nvmem-names = "pmic-hp-efuse";
				phandle = <0xf5>;
				reg-vaud28-supply = <0x3a>;
			};

			mt6358keys {
				compatible = "mediatek,mt6358-keys";
				mediatek,long-press-mode = <0x2>;
				phandle = <0xcf>;
				power-off-time-sec = <0x0>;

				home {
					linux,keycodes = <0x72>;
				};

				power {
					linux,keycodes = <0x74>;
					wakeup-source;
				};
			};

			mt6358regulator {
				compatible = "mediatek,mt6358-regulator";
				phandle = <0xd4>;

				VMCH_EINT_HIGH {
					phandle = <0xf3>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "mt6358_vmch_eint_high";
				};

				VMCH_EINT_LOW {
					phandle = <0x65>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "mt6358_vmch_eint_low";
				};

				buck_vcore {
					phandle = <0x2f>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vcore";
				};

				buck_vdram1 {
					phandle = <0xd5>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vdram1";
				};

				buck_vgpu {
					phandle = <0xd7>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vgpu";
				};

				buck_vmodem {
					phandle = <0x44>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x384>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vmodem";
				};

				buck_vpa {
					phandle = <0xd6>;
					regulator-enable-ramp-delay = <0xfa>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vpa";
				};

				buck_vproc11 {
					phandle = <0x5b>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vproc11";
				};

				buck_vproc12 {
					phandle = <0x5c>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vproc12";
				};

				buck_vs1 {
					phandle = <0xd9>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x277b6c>;
					regulator-min-microvolt = <0xf4240>;
					regulator-name = "vs1";
				};

				buck_vs2 {
					phandle = <0xd8>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vs2";
				};

				ldo_va09 {
					phandle = <0xf2>;
					regulator-boot-on;
					regulator-enable-ramp-delay = <0x108>;
					regulator-max-microvolt = <0xdbba0>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "va09";
				};

				ldo_va12 {
					phandle = <0xec>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "va12";
				};

				ldo_vaud28 {
					phandle = <0x3a>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vaud28";
				};

				ldo_vaux18 {
					phandle = <0xe6>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaux18";
				};

				ldo_vbif28 {
					phandle = <0xe8>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vbif28";
				};

				ldo_vcama1 {
					phandle = <0xea>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcama1";
				};

				ldo_vcama2 {
					phandle = <0xf0>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcama2";
				};

				ldo_vcamd {
					phandle = <0xde>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "vcamd";
				};

				ldo_vcamio {
					phandle = <0xdd>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcamio";
				};

				ldo_vcn18 {
					phandle = <0xdf>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcn18";
				};

				ldo_vcn28 {
					phandle = <0xe2>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn28";
				};

				ldo_vcn33_bt {
					phandle = <0xee>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "vcn33_bt";
				};

				ldo_vcn33_wifi {
					phandle = <0xef>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "vcn33_wifi";
				};

				ldo_vdram2 {
					phandle = <0x47>;
					regulator-enable-ramp-delay = <0xce4>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "vdram2";
				};

				ldo_vefuse {
					phandle = <0xe5>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vefuse";
				};

				ldo_vemc {
					phandle = <0x61>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "vemc";
				};

				ldo_vfe28 {
					phandle = <0xe0>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vfe28";
				};

				ldo_vibr {
					phandle = <0x53>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vibr";
				};

				ldo_vio18 {
					phandle = <0xdb>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xa8c>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vio18";
				};

				ldo_vio28 {
					phandle = <0xeb>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vio28";
				};

				ldo_vldo28 {
					phandle = <0xf1>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vldo28";
				};

				ldo_vmc {
					phandle = <0x66>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vmc";
				};

				ldo_vmch {
					phandle = <0xe7>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "vmch";
				};

				ldo_vrf12 {
					phandle = <0xda>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vrf12";
				};

				ldo_vrf18 {
					phandle = <0xed>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vrf18";
				};

				ldo_vsram_gpu {
					phandle = <0xe3>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_gpu";
				};

				ldo_vsram_others {
					phandle = <0x30>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_others";
				};

				ldo_vsram_proc11 {
					phandle = <0xe1>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc11";
				};

				ldo_vsram_proc12 {
					phandle = <0xe9>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc12";
				};

				ldo_vusb {
					phandle = <0xdc>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vusb";
				};

				ldo_vxo22 {
					phandle = <0xe4>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x2191c0>;
					regulator-name = "vxo22";
				};
			};

			mt6358rtc {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "mediatek,mt6358-rtc";
				phandle = <0xca>;

				ext_32k {
					bits = <0x6 0x1>;
					phandle = <0xcb>;
					reg = <0x2 0x1>;
				};

				fg_init {
					phandle = <0x36>;
					reg = <0x0 0x1>;
				};

				fg_soc {
					phandle = <0x37>;
					reg = <0x1 0x1>;
				};
			};

			mt635x-auxadc {
				#io-channel-cells = <0x1>;
				cali-efuse-offset = <0x1>;
				compatible = "mediatek,mt6358-auxadc";
				nvmem = <0x39>;
				nvmem-names = "auxadc_efuse_dev";
				phandle = <0x34>;

				accdet {
					channel = <0x9>;
				};

				bat_temp {
					channel = <0x3>;
					resistance-ratio = <0x2 0x1>;
				};

				batadc {
					avg-num = <0x80>;
					channel = <0x0>;
					resistance-ratio = <0x3 0x1>;
				};

				chip_temp {
					channel = <0x5>;
				};

				dcxo_temp {
					avg-num = <0x10>;
					channel = <0xd>;
				};

				dcxo_volt {
					channel = <0xa>;
					resistance-ratio = <0x3 0x2>;
				};

				hpofs_cal {
					avg-num = <0x100>;
					channel = <0xc>;
				};

				imix_r {
					channel = <0x10>;
					val = <0x5a>;
				};

				imp {
					avg-num = <0x80>;
					channel = <0xf>;
					resistance-ratio = <0x3 0x1>;
				};

				tsx_temp {
					avg-num = <0x80>;
					channel = <0xb>;
				};

				vbif {
					channel = <0xe>;
					resistance-ratio = <0x2 0x1>;
				};

				vcdt {
					channel = <0x2>;
				};

				vcore_temp {
					channel = <0x6>;
				};

				vgpu_temp {
					channel = <0x8>;
				};

				vproc_temp {
					channel = <0x7>;
				};
			};

			mt63xx_debug {
				compatible = "mediatek,mt63xx-debug";
			};

			mtk_battery_oc_throttling {
				compatible = "mediatek,mt6358-battery_oc_throttling";
				oc-thd-h = <0x123e>;
				oc-thd-l = <0x157c>;
				phandle = <0xd3>;
			};

			mtk_chrdet {
				bootmode = <0x25>;
				compatible = "mediatek,mtk-chr-det";
				io-channel-names = "pmic_vbus";
				io-channels = <0x34 0x2>;
				phandle = <0xf7>;
				vcdt_int_active;
			};

			mtk_dynamic_loading_throttling {
				compatible = "mediatek,mt6358-dynamic_loading_throttling";
				io-channel-names = "pmic_ptim", "pmic_imix_r", "pmic_batadc";
				io-channels = <0x34 0xf 0x34 0x10 0x34 0x0>;
				phandle = <0xd1>;
				uvlo-level = <0xa28>;
			};

			mtk_gauge {
				active-table = <0x6>;
				battery0_profile_t0 = <0x0 0xaaae 0x78 0x6c 0x1f7 0xa9af 0x1f5 0x1c3 0x3ee 0xa91b 0x242 0x208 0x5e5 0xa89f 0x248 0x20e 0x7dc 0xa824 0x24c 0x211 0x9d3 0xa7aa 0x24f 0x214 0xbcb 0xa730 0x256 0x21a 0xdc2 0xa6b8 0x25a 0x21e 0xfb9 0xa63e 0x252 0x217 0x11b0 0xa5c6 0x256 0x21a 0x13a7 0xa54d 0x259 0x21d 0x159e 0xa4d3 0x254 0x218 0x1795 0xa45c 0x256 0x21a 0x198c 0xa3e4 0x25c 0x220 0x1b83 0xa370 0x25d 0x221 0x1d7a 0xa2fc 0x25d 0x221 0x1f71 0xa288 0x25d 0x221 0x2169 0xa214 0x25f 0x222 0x2360 0xa1a2 0x264 0x227 0x2557 0xa130 0x264 0x227 0x274e 0xa0c2 0x264 0x227 0x2945 0xa053 0x265 0x228 0x2b3c 0x9fe4 0x265 0x228 0x2d33 0x9f79 0x269 0x22b 0x2f2a 0x9f11 0x273 0x234 0x3121 0x9ea6 0x26c 0x22e 0x3318 0x9e43 0x278 0x239 0x350f 0x9dde 0x27b 0x23c 0x3707 0x9d7c 0x283 0x243 0x38fe 0x9d1b 0x28a 0x249 0x3af5 0x9cb9 0x287 0x246 0x3cec 0x9c5e 0x291 0x24f 0x3ee3 0x9c04 0x294 0x252 0x40da 0x9bac 0x297 0x255 0x42d1 0x9b58 0x2a9 0x265 0x44c8 0x9b04 0x2b9 0x273 0x46bf 0x9ab0 0x2c1 0x27b 0x48b6 0x9a5f 0x2e2 0x298 0x4aad 0x9a0f 0x2fb 0x2af 0x4ca5 0x99b3 0x30a 0x2bc 0x4e9c 0x994b 0x306 0x2b9 0x5093 0x98cf 0x2dc 0x293 0x528a 0x9845 0x294 0x252 0x5481 0x97cd 0x264 0x227 0x5678 0x976f 0x25e 0x221 0x586f 0x9724 0x25d 0x221 0x5a66 0x96df 0x259 0x21d 0x5c5d 0x969f 0x254 0x218 0x5e54 0x9664 0x254 0x218 0x604b 0x962b 0x256 0x21a 0x6243 0x95f7 0x25c 0x220 0x643a 0x95c3 0x250 0x215 0x6631 0x9591 0x24b 0x210 0x6828 0x9562 0x250 0x215 0x6a1f 0x9537 0x255 0x219 0x6c16 0x950a 0x255 0x219 0x6e0d 0x94e1 0x253 0x218 0x7004 0x94b7 0x255 0x219 0x71fb 0x9493 0x259 0x21d 0x73f2 0x9470 0x25c 0x220 0x75e9 0x944e 0x25f 0x222 0x77e1 0x942e 0x264 0x227 0x79d8 0x940c 0x262 0x225 0x7bcf 0x93f2 0x270 0x232 0x7dc6 0x93d4 0x273 0x234 0x7fbd 0x93b8 0x27b 0x23c 0x81b4 0x939e 0x28a 0x249 0x83ab 0x9382 0x298 0x256 0x85a2 0x935d 0x294 0x252 0x8799 0x931e 0x272 0x233 0x8990 0x92d1 0x24b 0x210 0x8b87 0x9291 0x244 0x20a 0x8d7f 0x9260 0x24c 0x211 0x8f76 0x9238 0x250 0x215 0x916d 0x9210 0x255 0x219 0x9364 0x91e3 0x24d 0x212 0x955b 0x91be 0x253 0x218 0x9752 0x919c 0x256 0x21a 0x9949 0x917b 0x25e 0x221 0x9b40 0x9159 0x26c 0x22e 0x9d37 0x912e 0x26c 0x22e 0x9f2e 0x90f8 0x26c 0x22e 0xa125 0x90ba 0x266 0x229 0xa31d 0x9081 0x269 0x22b 0xa514 0x9044 0x26f 0x231 0xa70b 0x8ffd 0x266 0x229 0xa902 0x8fb3 0x240 0x206 0xaaf9 0x8f99 0x246 0x20c 0xacf0 0x8f8d 0x25e 0x221 0xaee7 0x8f81 0x27d 0x23d 0xb0de 0x8f74 0x2b2 0x26d 0xb2d5 0x8f5b 0x2ef 0x2a4 0xb4cc 0x8f17 0x307 0x2ba 0xb6c3 0x8e4f 0x2a6 0x262 0xb8bb 0x8caf 0x2af 0x26a 0xbab2 0x8a8b 0x2d6 0x28d 0xbca9 0x87a5 0x319 0x2ca 0xbea0 0x832f 0x3d2 0x370 0xc097 0x7e26 0x4e7 0x46a 0xc28e 0x7e26 0x4e7 0x46a>;
				battery0_profile_t0_col = <0x4>;
				battery0_profile_t0_num = <0x64>;
				battery0_profile_t1 = <0x0 0xaab7 0x104 0xea 0x1f7 0xaa2e 0x2a7 0x263 0x3ee 0xa9ae 0x302 0x2b5 0x5e5 0xa931 0x30b 0x2bd 0x7dc 0xa8b4 0x30f 0x2c1 0x9d3 0xa838 0x310 0x2c2 0xbcb 0xa7bf 0x318 0x2c9 0xdc2 0xa744 0x316 0x2c7 0xfb9 0xa6ca 0x31b 0x2cc 0x11b0 0xa653 0x31f 0x2cf 0x13a7 0xa5dc 0x31f 0x2cf 0x159e 0xa562 0x31e 0x2ce 0x1795 0xa4ea 0x31e 0x2ce 0x198c 0xa473 0x320 0x2d0 0x1b83 0xa3fe 0x324 0x2d4 0x1d7a 0xa38b 0x32b 0x2da 0x1f71 0xa318 0x32e 0x2dd 0x2169 0xa2a6 0x32d 0x2dc 0x2360 0xa234 0x330 0x2de 0x2557 0xa1c2 0x336 0x2e4 0x274e 0xa153 0x340 0x2ed 0x2945 0xa0e3 0x340 0x2ed 0x2b3c 0xa073 0x345 0x2f1 0x2d33 0xa007 0x352 0x2fd 0x2f2a 0x9f9e 0x35f 0x309 0x3121 0x9f3b 0x363 0x30c 0x3318 0x9ef8 0x38f 0x334 0x350f 0x9ead 0x3a9 0x34b 0x3707 0x9e3c 0x39f 0x342 0x38fe 0x9da7 0x387 0x32d 0x3af5 0x9d08 0x37e 0x325 0x3cec 0x9c81 0x389 0x32f 0x3ee3 0x9c21 0x39e 0x341 0x40da 0x9bd5 0x3b6 0x357 0x42d1 0x9b94 0x3d4 0x372 0x44c8 0x9b54 0x3f5 0x390 0x46bf 0x9b11 0x410 0x3a8 0x48b6 0x9ac5 0x41d 0x3b4 0x4aad 0x9a75 0x425 0x3bb 0x4ca5 0x9a1c 0x42c 0x3c1 0x4e9c 0x99b5 0x419 0x3b0 0x5093 0x9941 0x3ed 0x389 0x528a 0x98c3 0x3ad 0x34f 0x5481 0x9842 0x35a 0x304 0x5678 0x97d7 0x332 0x2e0 0x586f 0x977d 0x317 0x2c8 0x5a66 0x972f 0x30a 0x2bc 0x5c5d 0x96ea 0x307 0x2ba 0x5e54 0x96aa 0x303 0x2b6 0x604b 0x966c 0x2f8 0x2ac 0x6243 0x9635 0x2f8 0x2ac 0x643a 0x9603 0x2f8 0x2ac 0x6631 0x95d2 0x2fc 0x2b0 0x6828 0x95a2 0x300 0x2b3 0x6a1f 0x9575 0x2ff 0x2b2 0x6c16 0x9548 0x2ff 0x2b2 0x6e0d 0x951f 0x300 0x2b3 0x7004 0x94f8 0x305 0x2b8 0x71fb 0x94d2 0x307 0x2ba 0x73f2 0x94ae 0x30a 0x2bc 0x75e9 0x948c 0x311 0x2c3 0x77e1 0x946d 0x317 0x2c8 0x79d8 0x944e 0x320 0x2d0 0x7bcf 0x9430 0x324 0x2d4 0x7dc6 0x9414 0x32a 0x2d9 0x7fbd 0x93f9 0x330 0x2de 0x81b4 0x93df 0x337 0x2e5 0x83ab 0x93c5 0x33b 0x2e8 0x85a2 0x93ab 0x33c 0x2e9 0x8799 0x938e 0x33e 0x2eb 0x8990 0x936e 0x32f 0x2de 0x8b87 0x934a 0x318 0x2c9 0x8d7f 0x9326 0x303 0x2b6 0x8f76 0x9301 0x2f5 0x2a9 0x916d 0x92dd 0x2e9 0x29f 0x9364 0x92b8 0x2ed 0x2a2 0x955b 0x9290 0x2ea 0x29f 0x9752 0x926d 0x2ec 0x2a1 0x9949 0x924c 0x2f2 0x2a7 0x9b40 0x922b 0x2fb 0x2af 0x9d37 0x920b 0x308 0x2ba 0x9f2e 0x91dc 0x30e 0x2c0 0xa125 0x91a2 0x30f 0x2c1 0xa31d 0x9166 0x310 0x2c2 0xa514 0x912f 0x317 0x2c8 0xa70b 0x90f5 0x322 0x2d2 0xa902 0x90ad 0x325 0x2d5 0xaaf9 0x9057 0x312 0x2c3 0xacf0 0x9039 0x328 0x2d7 0xaee7 0x9026 0x338 0x2e6 0xb0de 0x9018 0x348 0x2f4 0xb2d5 0x900a 0x367 0x310 0xb4cc 0x8ff6 0x39c 0x340 0xb6c3 0x8fcd 0x3d4 0x372 0xb8bb 0x8f29 0x3d2 0x370 0xbab2 0x8db3 0x3db 0x378 0xbca9 0x8b9e 0x416 0x3ad 0xbea0 0x88ce 0x492 0x41d 0xc097 0x84a1 0x5cc 0x538 0xc28e 0x7db7 0x954 0x865>;
				battery0_profile_t1_col = <0x4>;
				battery0_profile_t1_num = <0x64>;
				battery0_profile_t2 = <0x0 0xaaa4 0x24e 0x213 0x1f7 0xaa06 0x5c0 0x52d 0x3ee 0xa97a 0x66b 0x5c7 0x5e5 0xa8f6 0x66b 0x5c7 0x7dc 0xa874 0x665 0x5c1 0x9d3 0xa7f3 0x65a 0x5b7 0xbcb 0xa777 0x654 0x5b2 0xdc2 0xa700 0x654 0x5b2 0xfb9 0xa688 0x659 0x5b7 0x11b0 0xa60e 0x657 0x5b5 0x13a7 0xa595 0x651 0x5af 0x159e 0xa51f 0x64d 0x5ac 0x1795 0xa4aa 0x64d 0x5ac 0x198c 0xa435 0x653 0x5b1 0x1b83 0xa3c2 0x654 0x5b2 0x1d7a 0xa351 0x658 0x5b6 0x1f71 0xa2e1 0x658 0x5b6 0x2169 0xa26f 0x658 0x5b6 0x2360 0xa1ff 0x665 0x5c1 0x2557 0xa195 0x678 0x5d2 0x274e 0xa124 0x681 0x5db 0x2945 0xa0b5 0x688 0x5e1 0x2b3c 0xa04b 0x692 0x5ea 0x2d33 0x9fe6 0x69c 0x5f3 0x2f2a 0x9f8d 0x6ab 0x600 0x3121 0x9f4f 0x6ec 0x63b 0x3318 0x9f04 0x733 0x67b 0x350f 0x9e8b 0x73f 0x686 0x3707 0x9dee 0x727 0x670 0x38fe 0x9d42 0x703 0x650 0x3af5 0x9c9f 0x6e6 0x635 0x3cec 0x9c1b 0x6e0 0x630 0x3ee3 0x9bb2 0x6e0 0x630 0x40da 0x9b61 0x6ea 0x639 0x42d1 0x9b1e 0x703 0x650 0x44c8 0x9ade 0x71f 0x669 0x46bf 0x9a9b 0x72f 0x677 0x48b6 0x9a4f 0x734 0x67c 0x4aad 0x99ef 0x70e 0x659 0x4ca5 0x998b 0x6dc 0x62c 0x4e9c 0x9920 0x69c 0x5f3 0x5093 0x98b5 0x65f 0x5bc 0x528a 0x984e 0x62d 0x58f 0x5481 0x97ea 0x5f5 0x55d 0x5678 0x9793 0x5d4 0x53f 0x586f 0x9744 0x5bf 0x52c 0x5a66 0x96fa 0x5ab 0x51a 0x5c5d 0x96b7 0x5a4 0x514 0x5e54 0x967c 0x5a8 0x517 0x604b 0x9641 0x5a2 0x512 0x6243 0x960a 0x59c 0x50c 0x643a 0x95d8 0x59b 0x50c 0x6631 0x95a7 0x59b 0x50c 0x6828 0x9579 0x5a0 0x510 0x6a1f 0x954f 0x5aa 0x519 0x6c16 0x9523 0x5b1 0x51f 0x6e0d 0x94fa 0x5b1 0x51f 0x7004 0x94d7 0x5c3 0x530 0x71fb 0x94b2 0x5c3 0x530 0x73f2 0x948f 0x5c7 0x533 0x75e9 0x946f 0x5d0 0x53b 0x77e1 0x944e 0x5d4 0x53f 0x79d8 0x9432 0x5e1 0x54b 0x7bcf 0x9415 0x5e7 0x550 0x7dc6 0x93fb 0x5ed 0x555 0x7fbd 0x93e2 0x5f0 0x558 0x81b4 0x93cc 0x5f2 0x55a 0x83ab 0x93b7 0x5f7 0x55e 0x85a2 0x93a5 0x5f8 0x55f 0x8799 0x939b 0x60b 0x570 0x8990 0x938c 0x613 0x578 0x8b87 0x937a 0x61d 0x581 0x8d7f 0x9367 0x628 0x58a 0x8f76 0x9351 0x632 0x593 0x916d 0x9334 0x63e 0x59e 0x9364 0x930f 0x63e 0x59e 0x955b 0x92e9 0x643 0x5a3 0x9752 0x92c5 0x656 0x5b4 0x9949 0x92a2 0x670 0x5cb 0x9b40 0x927c 0x68e 0x5e6 0x9d37 0x9251 0x6b4 0x608 0x9f2e 0x921b 0x6dc 0x62c 0xa125 0x91de 0x6f6 0x644 0xa31d 0x91a3 0x727 0x670 0xa514 0x9167 0x762 0x6a5 0xa70b 0x9122 0x796 0x6d4 0xa902 0x90d1 0x7c0 0x6fa 0xaaf9 0x908a 0x7f2 0x727 0xacf0 0x9064 0x84b 0x777 0xaee7 0x9049 0x8c3 0x7e3 0xb0de 0x902f 0x95e 0x86e 0xb2d5 0x900f 0xa38 0x932 0xb4cc 0x8fe0 0xb77 0xa52 0xb6c3 0x8f78 0xd29 0xbd8 0xb8bb 0x8e9f 0xeeb 0xd6d 0xbab2 0x8d06 0x10a1 0xef7 0xbca9 0x8ab3 0x1422 0x121f 0xbea0 0x8771 0x1b2b 0x1874 0xc097 0x8415 0x23b2 0x2020 0xc28e 0x8415 0x23b2 0x2020>;
				battery0_profile_t2_col = <0x4>;
				battery0_profile_t2_num = <0x64>;
				battery0_profile_t3 = <0x0 0xaaa4 0x6c2 0x615 0x1f7 0xaa1d 0xbda 0xaab 0x3ee 0xa987 0xce6 0xb9c 0x5e5 0xa8f3 0xcea 0xb9f 0x7dc 0xa865 0xcde 0xb95 0x9d3 0xa7dc 0xccc 0xb84 0xbcb 0xa75a 0xcc5 0xb7e 0xdc2 0xa6d8 0xcb2 0xb6d 0xfb9 0xa65b 0xcaa 0xb66 0x11b0 0xa5df 0xc9c 0xb59 0x13a7 0xa562 0xc82 0xb42 0x159e 0xa4e6 0xc68 0xb2a 0x1795 0xa46f 0xc62 0xb25 0x198c 0xa3fd 0xc69 0xb2b 0x1b83 0xa38a 0xc6f 0xb31 0x1d7a 0xa318 0xc6d 0xb2f 0x1f71 0xa2a7 0xc71 0xb33 0x2169 0xa238 0xc81 0xb41 0x2360 0xa1cb 0xc91 0xb4f 0x2557 0xa158 0xc8f 0xb4e 0x274e 0xa0e8 0xc8b 0xb4a 0x2945 0xa07e 0xc8f 0xb4e 0x2b3c 0xa01d 0xc97 0xb55 0x2d33 0x9fc9 0xcc4 0xb7d 0x2f2a 0x9f85 0xd32 0xbe0 0x3121 0x9f37 0xd8c 0xc31 0x3318 0x9eba 0xd8b 0xc30 0x350f 0x9e15 0xd4e 0xbf9 0x3707 0x9d61 0xcfc 0xbb0 0x38fe 0x9cb6 0xcb6 0xb71 0x3af5 0x9c22 0xc8d 0xb4c 0x3cec 0x9baa 0xc71 0xb33 0x3ee3 0x9b48 0xc5e 0xb21 0x40da 0x9af4 0xc5f 0xb22 0x42d1 0x9aab 0xc71 0xb33 0x44c8 0x9a64 0xc80 0xb40 0x46bf 0x9a17 0xc79 0xb3a 0x48b6 0x99c4 0xc5a 0xb1e 0x4aad 0x9968 0xc32 0xafa 0x4ca5 0x990a 0xc01 0xace 0x4e9c 0x98a9 0xbd6 0xaa7 0x5093 0x984a 0xbae 0xa83 0x528a 0x97ee 0xb8a 0xa63 0x5481 0x9799 0xb71 0xa4c 0x5678 0x974b 0xb5e 0xa3b 0x586f 0x9700 0xb49 0xa28 0x5a66 0x96b9 0xb43 0xa23 0x5c5d 0x9678 0xb43 0xa23 0x5e54 0x963c 0xb45 0xa25 0x604b 0x9603 0xb4d 0xa2c 0x6243 0x95cc 0xb53 0xa31 0x643a 0x959a 0xb65 0xa41 0x6631 0x956c 0xb78 0xa52 0x6828 0x9540 0xb88 0xa61 0x6a1f 0x9515 0xb95 0xa6d 0x6c16 0x94ec 0xba5 0xa7b 0x6e0d 0x94c7 0xbbc 0xa90 0x7004 0x94a1 0xbc5 0xa98 0x71fb 0x9480 0xbe0 0xab0 0x73f2 0x945f 0xbf5 0xac3 0x75e9 0x9440 0xc03 0xad0 0x77e1 0x9425 0xc16 0xae1 0x79d8 0x9409 0xc1c 0xae6 0x7bcf 0x93f9 0xc3d 0xb04 0x7dc6 0x93ea 0xc58 0xb1c 0x7fbd 0x93dd 0xc7a 0xb3b 0x81b4 0x93d1 0xc96 0xb54 0x83ab 0x93c1 0xcab 0xb67 0x85a2 0x93b5 0xce0 0xb96 0x8799 0x93a7 0xd18 0xbc9 0x8990 0x9399 0xd64 0xc0d 0x8b87 0x9386 0xdb2 0xc53 0x8d7f 0x9370 0xdfd 0xc97 0x8f76 0x9358 0xe4b 0xcdd 0x916d 0x933e 0xead 0xd35 0x9364 0x931e 0xf0e 0xd8d 0x955b 0x92fd 0xf7e 0xdf1 0x9752 0x92d6 0xffd 0xe64 0x9949 0x92a9 0x1085 0xede 0x9b40 0x9278 0x111c 0xf66 0x9d37 0x9248 0x11c6 0xfff 0x9f2e 0x9212 0x127d 0x10a4 0xa125 0x91d7 0x133e 0x1151 0xa31d 0x9194 0x1401 0x1201 0xa514 0x914b 0x14da 0x12c4 0xa70b 0x9104 0x15de 0x13ae 0xa902 0x90ca 0x171d 0x14cd 0xaaf9 0x9096 0x18b5 0x163d 0xacf0 0x905f 0x1abd 0x1811 0xaee7 0x902e 0x1d56 0x1a67 0xb0de 0x9001 0x20a6 0x1d62 0xb2d5 0x8fc8 0x24cd 0x211f 0xb4cc 0x8f6d 0x29e4 0x25b4 0xb6c3 0x8edb 0x2ff9 0x2b2d 0xb8bb 0x8e13 0x3639 0x30cd 0xbab2 0x8cd8 0x3ad1 0x34ef 0xbca9 0x8aee 0x3ecb 0x3884 0xbea0 0x8808 0x438e 0x3ccd 0xc097 0x84f1 0x488a 0x4149 0xc28e 0x84f1 0x488a 0x4149>;
				battery0_profile_t3_col = <0x4>;
				battery0_profile_t3_num = <0x64>;
				battery0_profile_t4 = <0x0 0xaac0 0x424 0x3ba 0x1f7 0xaa15 0x12a4 0x10c7 0x3ee 0xa96d 0x1545 0x1325 0x5e5 0xa8d0 0x1500 0x12e6 0x7dc 0xa83e 0x14b7 0x12a5 0x9d3 0xa7b3 0x1478 0x126c 0xbcb 0xa72c 0x1438 0x1232 0xdc2 0xa6aa 0x1403 0x1203 0xfb9 0xa62d 0x13db 0x11df 0x11b0 0xa5b0 0x13b4 0x11bc 0x13a7 0xa533 0x1386 0x1192 0x159e 0xa4b7 0x1359 0x116a 0x1795 0xa441 0x133e 0x1151 0x198c 0xa3ce 0x130a 0x1123 0x1b83 0xa35c 0x12ed 0x1109 0x1d7a 0xa2ed 0x12e5 0x1101 0x1f71 0xa27d 0x12d8 0x10f6 0x2169 0xa20b 0x12bd 0x10dd 0x2360 0xa198 0x12a3 0x10c6 0x2557 0xa126 0x127d 0x10a4 0x274e 0xa0b8 0x125f 0x1089 0x2945 0xa057 0x1262 0x108b 0x2b3c 0xa002 0x1292 0x10b7 0x2d33 0x9fb4 0x12e0 0x10fd 0x2f2a 0x9f62 0x132a 0x113f 0x3121 0x9efa 0x134f 0x1161 0x3318 0x9e5b 0x1311 0x1129 0x350f 0x9daa 0x12c6 0x10e5 0x3707 0x9cf7 0x127a 0x10a1 0x38fe 0x9c52 0x1228 0x1057 0x3af5 0x9bc5 0x11d3 0x100b 0x3cec 0x9b4d 0x119f 0xfdc 0x3ee3 0x9ae5 0x1183 0xfc3 0x40da 0x9a92 0x117e 0xfbe 0x42d1 0x9a44 0x117e 0xfbe 0x44c8 0x99f6 0x117d 0xfbd 0x46bf 0x99a7 0x117b 0xfbc 0x48b6 0x9954 0x1171 0xfb3 0x4aad 0x9901 0x1171 0xfb3 0x4ca5 0x98aa 0x1167 0xfaa 0x4e9c 0x9854 0x1151 0xf96 0x5093 0x9801 0x113c 0xf83 0x528a 0x97af 0x112f 0xf77 0x5481 0x9762 0x1124 0xf6d 0x5678 0x971f 0x1124 0xf6d 0x586f 0x96db 0x112e 0xf76 0x5a66 0x969b 0x1133 0xf7b 0x5c5d 0x965c 0x113f 0xf86 0x5e54 0x9621 0x1154 0xf98 0x604b 0x95ed 0x1162 0xfa5 0x6243 0x95b9 0x117d 0xfbd 0x643a 0x9589 0x11ae 0xfe9 0x6631 0x955f 0x11cf 0x1007 0x6828 0x9532 0x11eb 0x1020 0x6a1f 0x9505 0x1209 0x103b 0x6c16 0x94dc 0x1233 0x1061 0x6e0d 0x94b8 0x1274 0x109c 0x7004 0x9494 0x129d 0x10c1 0x71fb 0x9473 0x12cd 0x10ec 0x73f2 0x9456 0x1300 0x111a 0x75e9 0x943f 0x133f 0x1152 0x77e1 0x942b 0x138e 0x1199 0x79d8 0x941b 0x13db 0x11df 0x7bcf 0x9406 0x141d 0x121a 0x7dc6 0x93fa 0x1472 0x1267 0x7fbd 0x93ed 0x14d4 0x12bf 0x81b4 0x93dd 0x1547 0x1326 0x83ab 0x93ce 0x15cc 0x139e 0x85a2 0x93be 0x165a 0x141e 0x8799 0x93a9 0x16cf 0x1487 0x8990 0x9394 0x1759 0x1503 0x8b87 0x937c 0x17f0 0x158b 0x8d7f 0x9362 0x1897 0x1622 0x8f76 0x9346 0x1950 0x16c8 0x916d 0x9327 0x1a13 0x1778 0x9364 0x9308 0x1ad6 0x1827 0x955b 0x92e0 0x1bc6 0x18ff 0x9752 0x92b7 0x1cb5 0x19d6 0x9949 0x928d 0x1dbe 0x1ac5 0x9b40 0x9260 0x1ee5 0x1bce 0x9d37 0x922c 0x200d 0x1cd9 0x9f2e 0x91f8 0x2193 0x1e38 0xa125 0x91bb 0x2324 0x1fa0 0xa31d 0x917d 0x24c8 0x211a 0xa514 0x9141 0x26b1 0x22d3 0xa70b 0x910b 0x28f0 0x24d8 0xa902 0x90dc 0x2b7f 0x2726 0xaaf9 0x90ad 0x2e98 0x29ef 0xacf0 0x9075 0x321f 0x2d1c 0xaee7 0x9043 0x35b7 0x3058 0xb0de 0x9015 0x3904 0x3350 0xb2d5 0x8fdf 0x3be7 0x35ea 0xb4cc 0x8f93 0x3e63 0x3826 0xb6c3 0x8f21 0x4060 0x39f0 0xb8bb 0x8e68 0x4259 0x3bb7 0xbab2 0x8d44 0x44b9 0x3dda 0xbca9 0x8b82 0x489b 0x4158 0xbea0 0x88e9 0x4f30 0x4745 0xc097 0x863a 0x5695 0x4ded 0xc28e 0x863a 0x5695 0x4ded>;
				battery0_profile_t4_col = <0x4>;
				battery0_profile_t4_num = <0x64>;
				battery1_profile_t0 = <0x0 0xa9ce 0x2a8 0x264 0x1e6 0xa956 0x2aa 0x266 0x3cb 0xa8e5 0x2ab 0x267 0x5b1 0xa878 0x2b1 0x26c 0x797 0xa80b 0x2b9 0x273 0x97c 0xa799 0x2b9 0x273 0xb62 0xa729 0x2b3 0x26e 0xd48 0xa6b8 0x2b7 0x272 0xf2e 0xa648 0x2bd 0x277 0x1113 0xa5d8 0x2c1 0x27b 0x12f9 0xa565 0x2c0 0x27a 0x14df 0xa4f4 0x2ba 0x274 0x16c4 0xa483 0x2ba 0x274 0x18aa 0xa415 0x2c1 0x27b 0x1a90 0xa3a8 0x2c9 0x282 0x1c75 0xa338 0x2cb 0x284 0x1e5b 0xa2c9 0x2c9 0x282 0x2041 0xa25a 0x2c3 0x27c 0x2226 0xa1f0 0x2cb 0x284 0x240c 0xa185 0x2d2 0x28a 0x25f2 0xa119 0x2cf 0x287 0x27d7 0xa0b0 0x2c9 0x282 0x29bd 0xa049 0x2d5 0x28d 0x2ba3 0x9fe3 0x2d9 0x290 0x2d89 0x9f7e 0x2dd 0x294 0x2f6e 0x9f1c 0x2e3 0x299 0x3154 0x9eb8 0x2e9 0x29f 0x333a 0x9e58 0x2e9 0x29f 0x351f 0x9df8 0x2ec 0x2a1 0x3705 0x9d9c 0x2f6 0x2aa 0x38eb 0x9d41 0x302 0x2b5 0x3ad0 0x9ce5 0x308 0x2ba 0x3cb6 0x9c8d 0x30e 0x2c0 0x3e9c 0x9c37 0x319 0x2ca 0x4081 0x9be4 0x32b 0x2da 0x4267 0x9b92 0x340 0x2ed 0x444d 0x9b41 0x35b 0x305 0x4632 0x9aee 0x37f 0x326 0x4818 0x9a8d 0x38d 0x332 0x49fe 0x9a0f 0x36a 0x313 0x4be4 0x997d 0x321 0x2d1 0x4dc9 0x98ee 0x2d7 0x28e 0x4faf 0x9886 0x2c9 0x282 0x5195 0x9834 0x2bc 0x276 0x537a 0x97e8 0x2ba 0x274 0x5560 0x97a3 0x2b6 0x271 0x5746 0x9761 0x2b2 0x26d 0x592b 0x9722 0x2b2 0x26d 0x5b11 0x96e8 0x2b2 0x26d 0x5cf7 0x96b1 0x2b7 0x272 0x5edc 0x967b 0x2ba 0x274 0x60c2 0x9646 0x2b9 0x273 0x62a8 0x9612 0x2b9 0x273 0x648e 0x95e2 0x2b9 0x273 0x6673 0x95b3 0x2c1 0x27b 0x6859 0x9585 0x2c2 0x27b 0x6a3f 0x9558 0x2c3 0x27c 0x6c24 0x952e 0x2c9 0x282 0x6e0a 0x9506 0x2c9 0x282 0x6ff0 0x94e0 0x2ce 0x286 0x71d5 0x94bd 0x2d6 0x28d 0x73bb 0x9499 0x2df 0x296 0x75a1 0x9476 0x2e8 0x29e 0x7786 0x9456 0x2f0 0x2a5 0x796c 0x9438 0x2fd 0x2b1 0x7b52 0x9418 0x309 0x2bb 0x7d37 0x93f8 0x315 0x2c6 0x7f1d 0x93d4 0x318 0x2c9 0x8103 0x93a1 0x304 0x2b7 0x82e9 0x9353 0x2d2 0x28a 0x84ce 0x9303 0x2ba 0x274 0x86b4 0x92c5 0x2bd 0x277 0x889a 0x9293 0x2c9 0x282 0x8a7f 0x9264 0x2c8 0x281 0x8c65 0x9234 0x2c2 0x27b 0x8e4b 0x9202 0x2c1 0x27b 0x9030 0x91d6 0x2c5 0x27e 0x9216 0x91af 0x2c9 0x282 0x93fc 0x918a 0x2cb 0x284 0x95e1 0x9166 0x2d7 0x28e 0x97c7 0x9138 0x2d9 0x290 0x99ad 0x90ff 0x2d0 0x288 0x9b93 0x90c3 0x2c8 0x281 0x9d78 0x9088 0x2cc 0x284 0x9f5e 0x9051 0x2da 0x291 0xa144 0x9008 0x2d4 0x28c 0xa329 0x8fc5 0x2b5 0x270 0xa50f 0x8f9e 0x2ad 0x269 0xa6f5 0x8f90 0x2bf 0x279 0xa8da 0x8f86 0x2d1 0x289 0xaac0 0x8f7a 0x2ec 0x2a1 0xaca6 0x8f67 0x31f 0x2cf 0xae8b 0x8f3c 0x34f 0x2fa 0xb071 0x8eb6 0x34b 0x2f7 0xb257 0x8d92 0x2fb 0x2af 0xb43c 0x8bc9 0x313 0x2c4 0xb622 0x8962 0x352 0x2fd 0xb808 0x8608 0x3c5 0x365 0xb9ee 0x8023 0xa41 0x93b 0xbbd3 0x78c3 0x16ce 0x1486>;
				battery1_profile_t0_col = <0x4>;
				battery1_profile_t0_num = <0x64>;
				battery1_profile_t1 = <0x0 0xaa54 0x550 0x4c8 0x1e6 0xa9d2 0x54e 0x4c6 0x3cb 0xa95c 0x565 0x4db 0x5b1 0xa8ec 0x57a 0x4ee 0x797 0xa87a 0x586 0x4f9 0x97c 0xa806 0x58a 0x4fc 0xb62 0xa793 0x58a 0x4fc 0xd48 0xa724 0x595 0x506 0xf2e 0xa6b2 0x59a 0x50b 0x1113 0xa63f 0x595 0x506 0x12f9 0xa5cc 0x58c 0x4fe 0x14df 0xa55b 0x591 0x503 0x16c4 0xa4ea 0x593 0x504 0x18aa 0xa479 0x592 0x503 0x1a90 0xa409 0x594 0x505 0x1c75 0xa39b 0x599 0x50a 0x1e5b 0xa329 0x58a 0x4fc 0x2041 0xa2bb 0x591 0x503 0x2226 0xa24f 0x594 0x505 0x240c 0xa1e3 0x593 0x504 0x25f2 0xa177 0x594 0x505 0x27d7 0xa10e 0x5a2 0x512 0x29bd 0xa0a5 0x5a9 0x518 0x2ba3 0xa03b 0x5aa 0x519 0x2d89 0x9fd5 0x5ad 0x51c 0x2f6e 0x9f71 0x5b3 0x521 0x3154 0x9f0f 0x5ba 0x527 0x333a 0x9eb0 0x5c6 0x532 0x351f 0x9e50 0x5d2 0x53d 0x3705 0x9dee 0x5db 0x545 0x38eb 0x9d8a 0x5e3 0x54c 0x3ad0 0x9d28 0x5f0 0x558 0x3cb6 0x9cc7 0x604 0x56a 0x3e9c 0x9c6e 0x616 0x57a 0x4081 0x9c16 0x62c 0x58e 0x4267 0x9bbf 0x648 0x5a7 0x444d 0x9b68 0x664 0x5c0 0x4632 0x9b06 0x66a 0x5c6 0x4818 0x9a84 0x638 0x599 0x49fe 0x99ea 0x5d3 0x53e 0x4be4 0x9959 0x577 0x4eb 0x4dc9 0x98e4 0x547 0x4c0 0x4faf 0x9887 0x535 0x4b0 0x5195 0x9839 0x529 0x4a5 0x537a 0x97f2 0x521 0x49e 0x5560 0x97af 0x51e 0x49b 0x5746 0x9771 0x51c 0x499 0x592b 0x9732 0x516 0x494 0x5b11 0x96f8 0x517 0x495 0x5cf7 0x96c1 0x517 0x495 0x5edc 0x9689 0x517 0x495 0x60c2 0x9654 0x514 0x492 0x62a8 0x9622 0x510 0x48e 0x648e 0x95f5 0x51c 0x499 0x6673 0x95c6 0x51e 0x49b 0x6859 0x9599 0x522 0x49f 0x6a3f 0x956f 0x526 0x4a2 0x6c24 0x9548 0x526 0x4a2 0x6e0a 0x951f 0x52d 0x4a9 0x6ff0 0x94f7 0x534 0x4af 0x71d5 0x94d3 0x53a 0x4b4 0x73bb 0x94af 0x540 0x4ba 0x75a1 0x948e 0x549 0x4c2 0x7786 0x9470 0x555 0x4cd 0x796c 0x944e 0x559 0x4d0 0x7b52 0x9430 0x560 0x4d6 0x7d37 0x940e 0x561 0x4d7 0x7f1d 0x93e9 0x559 0x4d0 0x8103 0x93c2 0x54a 0x4c3 0x82e9 0x9390 0x532 0x4ad 0x84ce 0x9360 0x523 0x4a0 0x86b4 0x9330 0x513 0x491 0x889a 0x9302 0x506 0x485 0x8a7f 0x92d7 0x508 0x487 0x8c65 0x92a8 0x508 0x487 0x8e4b 0x927c 0x502 0x482 0x9030 0x9258 0x508 0x487 0x9216 0x9236 0x511 0x48f 0x93fc 0x9212 0x517 0x495 0x95e1 0x91e8 0x51d 0x49a 0x97c7 0x91b3 0x52f 0x4aa 0x99ad 0x9179 0x539 0x4b3 0x9b93 0x9140 0x542 0x4bb 0x9d78 0x9107 0x550 0x4c8 0x9f5e 0x90c8 0x55a 0x4d1 0xa144 0x9073 0x55c 0x4d3 0xa329 0x903f 0x565 0x4db 0xa50f 0x9022 0x579 0x4ed 0xa6f5 0x9013 0x594 0x505 0xa8da 0x9006 0x5b3 0x521 0xaac0 0x8ff7 0x5e6 0x54f 0xaca6 0x8fda 0x617 0x57b 0xae8b 0x8f90 0x648 0x5a7 0xb071 0x8ed2 0x66b 0x5c7 0xb257 0x8d54 0x672 0x5cd 0xb43c 0x8b34 0x6cb 0x61d 0xb622 0x883c 0x758 0x69c 0xb808 0x838c 0x8a8 0x7ca 0xb9ee 0x800a 0x9bf 0x8c6 0xbbd3 0x800a 0x9bf 0x8c6>;
				battery1_profile_t1_col = <0x4>;
				battery1_profile_t1_num = <0x64>;
				battery1_profile_t2 = <0x0 0xaa36 0xa32 0x92d 0x1e6 0xa9b3 0xa2f 0x92a 0x3cb 0xa93a 0xa3e 0x938 0x5b1 0xa8c3 0xa42 0x93b 0x797 0xa84d 0xa38 0x932 0x97c 0xa7db 0xa2e 0x929 0xb62 0xa765 0xa15 0x913 0xd48 0xa6f2 0xa08 0x907 0xf2e 0xa681 0x9fb 0x8fc 0x1113 0xa610 0x9ee 0x8f0 0x12f9 0xa59e 0x9e4 0x8e7 0x14df 0xa52f 0x9da 0x8de 0x16c4 0xa4bd 0x9c6 0x8cc 0x18aa 0xa44c 0x9b9 0x8c0 0x1a90 0xa3de 0x9b1 0x8b9 0x1c75 0xa36f 0x9a7 0x8b0 0x1e5b 0xa305 0x99d 0x8a7 0x2041 0xa298 0x997 0x8a2 0x2226 0xa22b 0x991 0x89c 0x240c 0xa1bf 0x989 0x895 0x25f2 0xa155 0x983 0x890 0x27d7 0xa0ee 0x983 0x890 0x29bd 0xa088 0x986 0x892 0x2ba3 0xa01f 0x97f 0x88c 0x2d89 0x9fba 0x981 0x88e 0x2f6e 0x9f5b 0x992 0x89d 0x3154 0x9f00 0x9a9 0x8b2 0x333a 0x9ea9 0x9d0 0x8d5 0x351f 0x9e49 0x9df 0x8e2 0x3705 0x9ddc 0x9d5 0x8d9 0x38eb 0x9d65 0x9b9 0x8c0 0x3ad0 0x9ce8 0x998 0x8a2 0x3cb6 0x9c76 0x991 0x89c 0x3e9c 0x9c17 0x9a0 0x8aa 0x4081 0x9bc6 0x9bf 0x8c6 0x4267 0x9b79 0x9d9 0x8dd 0x444d 0x9b29 0x9d8 0x8dc 0x4632 0x9ad2 0x9ce 0x8d3 0x4818 0x9a6d 0x9a4 0x8ad 0x49fe 0x99fa 0x95f 0x86f 0x4be4 0x997e 0x90a 0x823 0x4dc9 0x9902 0x8b4 0x7d5 0x4faf 0x9893 0x86f 0x797 0x5195 0x9836 0x845 0x771 0x537a 0x97e4 0x82d 0x75c 0x5560 0x9798 0x81e 0x74e 0x5746 0x9752 0x812 0x743 0x592b 0x9713 0x808 0x73a 0x5b11 0x96d8 0x808 0x73a 0x5cf7 0x969f 0x808 0x73a 0x5edc 0x9668 0x804 0x737 0x60c2 0x9634 0x802 0x735 0x62a8 0x9603 0x80e 0x740 0x648e 0x95d4 0x813 0x744 0x6673 0x95a4 0x812 0x743 0x6859 0x9577 0x815 0x746 0x6a3f 0x954e 0x81d 0x74d 0x6c24 0x9525 0x824 0x754 0x6e0a 0x94fe 0x82c 0x75b 0x6ff0 0x94d9 0x835 0x763 0x71d5 0x94b6 0x840 0x76d 0x73bb 0x9492 0x849 0x775 0x75a1 0x946f 0x84d 0x779 0x7786 0x9453 0x85c 0x786 0x796c 0x9434 0x866 0x78f 0x7b52 0x9415 0x86a 0x793 0x7d37 0x93f7 0x86e 0x796 0x7f1d 0x93db 0x876 0x79d 0x8103 0x93bf 0x876 0x79d 0x82e9 0x93a6 0x87b 0x7a2 0x84ce 0x938c 0x881 0x7a7 0x86b4 0x9371 0x88a 0x7af 0x889a 0x9355 0x894 0x7b8 0x8a7f 0x9335 0x89e 0x7c1 0x8c65 0x9311 0x8ad 0x7cf 0x8e4b 0x92e8 0x8bb 0x7dc 0x9030 0x92c0 0x8d4 0x7f2 0x9216 0x929c 0x8fa 0x814 0x93fc 0x9279 0x929 0x83f 0x95e1 0x9252 0x956 0x867 0x97c7 0x9225 0x992 0x89d 0x99ad 0x91ef 0x9c9 0x8cf 0x9b93 0x91b2 0x9fd 0x8fd 0x9d78 0x9177 0xa3f 0x939 0x9f5e 0x913c 0xa8b 0x97d 0xa144 0x90f7 0xad8 0x9c2 0xa329 0x90aa 0xb21 0xa04 0xa50f 0x9065 0xb72 0xa4d 0xa6f5 0x903b 0xbd4 0xaa5 0xa8da 0x9027 0xc4f 0xb14 0xaac0 0x9013 0xcda 0xb91 0xaca6 0x8ffd 0xd83 0xc29 0xae8b 0x8fdf 0xe50 0xce2 0xb071 0x8fa5 0xf3c 0xdb6 0xb257 0x8f1b 0x102c 0xe8e 0xb43c 0x8d98 0x10e8 0xf37 0xb622 0x8b78 0x1227 0x1056 0xb808 0x888a 0x13ec 0x11ee 0xb9ee 0x8408 0x17a4 0x1547 0xbbd3 0x7c7d 0x2082 0x1d42>;
				battery1_profile_t2_col = <0x4>;
				battery1_profile_t2_num = <0x64>;
				battery1_profile_t3 = <0x0 0xaaa1 0x1d42 0x1a55 0x1e6 0xa9e3 0x1d42 0x1a55 0x3cb 0xa93b 0x1d58 0x1a69 0x5b1 0xa8a1 0x1d52 0x1a63 0x797 0xa811 0x1d29 0x1a3f 0x97c 0xa787 0x1cfe 0x1a18 0xb62 0xa700 0x1cbb 0x19dc 0xd48 0xa680 0x1c8f 0x19b4 0xf2e 0xa601 0x1c5c 0x1986 0x1113 0xa585 0x1c16 0x1947 0x12f9 0xa50e 0x1bc1 0x18fb 0x14df 0xa495 0x1b88 0x18c7 0x16c4 0xa420 0x1b5c 0x18a0 0x18aa 0xa3b0 0x1b14 0x185f 0x1a90 0xa340 0x1ad0 0x1822 0x1c75 0xa2d0 0x1aad 0x1802 0x1e5b 0xa261 0x1a86 0x17df 0x2041 0xa1f4 0x1a5e 0x17bb 0x2226 0xa189 0x1a3a 0x179b 0x240c 0xa11e 0x1a1a 0x177e 0x25f2 0xa0b5 0x19f0 0x1758 0x27d7 0xa052 0x198b 0x16fd 0x29bd 0x9ff1 0x1985 0x16f8 0x2ba3 0x9f93 0x197f 0x16f2 0x2d89 0x9f33 0x197a 0x16ee 0x2f6e 0x9ece 0x1967 0x16dd 0x3154 0x9e63 0x1924 0x16a0 0x333a 0x9ded 0x18ec 0x166e 0x351f 0x9d75 0x18b5 0x163d 0x3705 0x9cfe 0x186d 0x15fc 0x38eb 0x9c8c 0x182b 0x15c0 0x3ad0 0x9c22 0x1817 0x15ae 0x3cb6 0x9bc3 0x1803 0x159c 0x3e9c 0x9b67 0x17e7 0x1583 0x4081 0x9b0a 0x17c9 0x1568 0x4267 0x9aab 0x17ac 0x154e 0x444d 0x9a4b 0x178b 0x1530 0x4632 0x99e4 0x174f 0x14fa 0x4818 0x997c 0x1710 0x14c2 0x49fe 0x9916 0x16a9 0x1465 0x4be4 0x98b1 0x1645 0x140b 0x4dc9 0x9851 0x1606 0x13d2 0x4faf 0x97f9 0x15dc 0x13ac 0x5195 0x97a8 0x15c4 0x1397 0x537a 0x975e 0x15a0 0x1376 0x5560 0x9719 0x158c 0x1364 0x5746 0x96d8 0x158f 0x1367 0x592b 0x9699 0x158c 0x1364 0x5b11 0x9661 0x158f 0x1367 0x5cf7 0x962a 0x1597 0x136e 0x5edc 0x95f4 0x15a1 0x1377 0x60c2 0x95c2 0x15a9 0x137f 0x62a8 0x9593 0x15ac 0x1381 0x648e 0x9567 0x15c7 0x139a 0x6673 0x953b 0x15dc 0x13ac 0x6859 0x9511 0x15e1 0x13b1 0x6a3f 0x94e8 0x15e5 0x13b5 0x6c24 0x94c3 0x1602 0x13cf 0x6e0a 0x949e 0x1619 0x13e3 0x6ff0 0x947b 0x1618 0x13e2 0x71d5 0x945d 0x1628 0x13f1 0x73bb 0x9443 0x164d 0x1412 0x75a1 0x942c 0x167e 0x143e 0x7786 0x9418 0x16b2 0x146d 0x796c 0x9408 0x16d0 0x1488 0x7b52 0x93f5 0x170f 0x14c1 0x7d37 0x93e3 0x175f 0x1509 0x7f1d 0x93d3 0x17b0 0x1552 0x8103 0x93c0 0x1815 0x15ad 0x82e9 0x93ab 0x187f 0x160c 0x84ce 0x9395 0x18e4 0x1667 0x86b4 0x937b 0x194e 0x16c6 0x889a 0x935f 0x19b9 0x1727 0x8a7f 0x9344 0x1a0d 0x1772 0x8c65 0x9320 0x1aa3 0x17f9 0x8e4b 0x92fa 0x1b45 0x188b 0x9030 0x92d2 0x1be7 0x191d 0x9216 0x92aa 0x1c8c 0x19b1 0x93fc 0x9280 0x1d42 0x1a55 0x95e1 0x924f 0x1de5 0x1ae8 0x97c7 0x921a 0x1e59 0x1b50 0x99ad 0x91e0 0x1efe 0x1be5 0x9b93 0x91a2 0x1fd7 0x1ca8 0x9d78 0x9163 0x20bb 0x1d75 0x9f5e 0x911f 0x21a1 0x1e44 0xa144 0x90d6 0x22a7 0x1f30 0xa329 0x908b 0x23bc 0x2029 0xa50f 0x9049 0x24db 0x212c 0xa6f5 0x901a 0x260a 0x223c 0xa8da 0x8ffb 0x277a 0x2387 0xaac0 0x8fe0 0x28eb 0x24d4 0xaca6 0x8fc2 0x2aa2 0x265f 0xae8b 0x8f9c 0x2c85 0x2811 0xb071 0x8f59 0x2e6d 0x29c9 0xb257 0x8ec7 0x3039 0x2b67 0xb43c 0x8d53 0x3148 0x2c5a 0xb622 0x8b45 0x32f5 0x2ddd 0xb808 0x8870 0x351c 0x2fcc 0xb9ee 0x7f19 0x2c6c 0x27fb 0xbbd3 0x6331 0xd0 0xbb>;
				battery1_profile_t3_col = <0x4>;
				battery1_profile_t3_num = <0x64>;
				battery1_profile_t4 = <0x0 0xaaa1 0x398a 0x33c9 0x1e6 0xa9b8 0x3986 0x33c5 0x3cb 0xa8e2 0x3905 0x3351 0x5b1 0xa81c 0x3823 0x3286 0x797 0xa764 0x3713 0x3191 0x97c 0xa6b8 0x3614 0x30ac 0xb62 0xa61a 0x352d 0x2fdc 0xd48 0xa584 0x3440 0x2f06 0xf2e 0xa4f6 0x3367 0x2e43 0x1113 0xa46f 0x32a8 0x2d97 0x12f9 0xa3ef 0x31fe 0x2cfe 0x14df 0xa372 0x3156 0x2c67 0x16c4 0xa2f9 0x30b9 0x2bda 0x18aa 0xa283 0x3023 0x2b53 0x1a90 0xa20e 0x2f97 0x2ad5 0x1c75 0xa19e 0x2f18 0x2a62 0x1e5b 0xa132 0x2ead 0x2a02 0x2041 0xa0cb 0x2e4f 0x29ae 0x2226 0xa068 0x2df5 0x295d 0x240c 0xa004 0x2d9d 0x290d 0x25f2 0x9f9a 0x2d42 0x28bb 0x27d7 0x9f29 0x2cdd 0x2861 0x29bd 0x9eae 0x2c60 0x27f0 0x2ba3 0x9e34 0x2bdf 0x277c 0x2d89 0x9db9 0x2b63 0x270c 0x2f6e 0x9d3f 0x2aec 0x26a1 0x3154 0x9cca 0x2a76 0x2637 0x333a 0x9c5e 0x2a25 0x25ee 0x351f 0x9bfe 0x29e2 0x25b2 0x3705 0x9ba1 0x29ad 0x2582 0x38eb 0x9b45 0x297b 0x2555 0x3ad0 0x9aeb 0x2941 0x2521 0x3cb6 0x9a91 0x291a 0x24fe 0x3e9c 0x9a39 0x28f5 0x24dd 0x4081 0x99de 0x28c4 0x24b0 0x4267 0x9982 0x288d 0x247f 0x444d 0x9928 0x285b 0x2452 0x4632 0x98d0 0x2837 0x2432 0x4818 0x9878 0x2805 0x2405 0x49fe 0x9824 0x27e5 0x23e8 0x4be4 0x97d4 0x27c6 0x23cc 0x4dc9 0x9787 0x27a3 0x23ac 0x4faf 0x973e 0x278b 0x2397 0x5195 0x96fa 0x2776 0x2384 0x537a 0x96ba 0x276e 0x237d 0x5560 0x967d 0x2768 0x2377 0x5746 0x9642 0x2761 0x2371 0x592b 0x960b 0x275b 0x236c 0x5b11 0x95d6 0x275b 0x236c 0x5cf7 0x95a6 0x275b 0x236c 0x5edc 0x9579 0x2766 0x2375 0x60c2 0x954f 0x277b 0x2388 0x62a8 0x9528 0x2793 0x239e 0x648e 0x9504 0x27a0 0x23aa 0x6673 0x94e6 0x27c8 0x23ce 0x6859 0x94c9 0x27f9 0x23fa 0x6a3f 0x94af 0x2828 0x2424 0x6c24 0x9496 0x285a 0x2451 0x6e0a 0x9482 0x28b3 0x24a1 0x6ff0 0x946c 0x28fa 0x24e1 0x71d5 0x9457 0x2951 0x252f 0x73bb 0x9445 0x29a7 0x257d 0x75a1 0x9432 0x29fa 0x25c7 0x7786 0x941b 0x2a69 0x262b 0x796c 0x9409 0x2af9 0x26ad 0x7b52 0x93f4 0x2b71 0x2719 0x7d37 0x93dd 0x2be9 0x2785 0x7f1d 0x93c7 0x2c70 0x27fe 0x8103 0x93b1 0x2d0d 0x288c 0x82e9 0x9398 0x2d9f 0x290f 0x84ce 0x937c 0x2e37 0x2998 0x86b4 0x9360 0x2ede 0x2a2e 0x889a 0x9344 0x2f8a 0x2ac9 0x8a7f 0x9325 0x302e 0x2b5d 0x8c65 0x9305 0x30d2 0x2bf0 0x8e4b 0x92e0 0x317e 0x2c8b 0x9030 0x92ba 0x3233 0x2d2e 0x9216 0x9292 0x32e9 0x2dd2 0x93fc 0x9264 0x339c 0x2e73 0x95e1 0x9234 0x3446 0x2f0c 0x97c7 0x9202 0x34f0 0x2fa5 0x99ad 0x91ce 0x359a 0x303e 0x9b93 0x9197 0x3649 0x30db 0x9d78 0x915c 0x36fc 0x317c 0x9f5e 0x911d 0x37a4 0x3214 0xa144 0x90d9 0x3852 0x32b0 0xa329 0x909b 0x3903 0x3350 0xa50f 0x9066 0x39be 0x33f8 0xa6f5 0x9039 0x3a84 0x34aa 0xa8da 0x9014 0x3b57 0x3568 0xaac0 0x8ff6 0x3c4a 0x3643 0xaca6 0x8fd3 0x3d62 0x373f 0xae8b 0x8fa6 0x3ea7 0x3863 0xb071 0x8f56 0x3ffe 0x3998 0xb257 0x8ebe 0x4145 0x3abe 0xb43c 0x8d8e 0x4284 0x3bdd 0xb622 0x8ba3 0x43f6 0x3d2a 0xb808 0x7b2d 0x23bd 0x202a 0xb9ee 0x6ca3 0x57b 0x4ef 0xbbd3 0x6ca3 0x57b 0x4ef>;
				battery1_profile_t4_col = <0x4>;
				battery1_profile_t4_num = <0x64>;
				battery2_profile_t0 = <0x0 0xaa95 0x78 0x6c 0x1fd 0xa996 0x240 0x206 0x3fa 0xa905 0x293 0x251 0x5f7 0xa88e 0x293 0x251 0x7f4 0xa817 0x292 0x250 0x9f2 0xa7a2 0x293 0x251 0xbef 0xa72e 0x292 0x250 0xdec 0xa6bd 0x29b 0x258 0xfe9 0xa647 0x294 0x252 0x11e6 0xa5d1 0x293 0x251 0x13e3 0xa55e 0x29b 0x258 0x15e0 0xa4ea 0x29e 0x25b 0x17dd 0xa475 0x297 0x255 0x19db 0xa404 0x2a3 0x260 0x1bd8 0xa392 0x2a1 0x25e 0x1dd5 0xa321 0x2a8 0x264 0x1fd2 0xa2b0 0x2a6 0x262 0x21cf 0xa23f 0x2a2 0x25f 0x23cc 0xa1cf 0x2a3 0x260 0x25c9 0xa163 0x2a7 0x263 0x27c6 0xa0f5 0x2a3 0x260 0x29c4 0xa08e 0x2af 0x26a 0x2bc1 0xa023 0x2b2 0x26d 0x2dbe 0x9fbb 0x2b2 0x26d 0x2fbb 0x9f54 0x2b2 0x26d 0x31b8 0x9eee 0x2b1 0x26c 0x33b5 0x9e8a 0x2b0 0x26b 0x35b2 0x9e29 0x2b9 0x273 0x37af 0x9dcc 0x2bf 0x279 0x39ad 0x9d6f 0x2c7 0x280 0x3baa 0x9d13 0x2cd 0x285 0x3da7 0x9cb9 0x2d0 0x288 0x3fa4 0x9c61 0x2d2 0x28a 0x41a1 0x9c0a 0x2da 0x291 0x439e 0x9bb8 0x2e5 0x29b 0x459b 0x9b68 0x2f1 0x2a6 0x4798 0x9b18 0x2fb 0x2af 0x4996 0x9ac9 0x30b 0x2bd 0x4b93 0x9a7c 0x324 0x2d4 0x4d90 0x9a31 0x33a 0x2e7 0x4f8d 0x99e4 0x35c 0x306 0x518a 0x998e 0x374 0x31c 0x5387 0x991a 0x364 0x30d 0x5584 0x9889 0x312 0x2c3 0x5781 0x9800 0x2be 0x278 0x597f 0x979d 0x2a7 0x263 0x5b7c 0x9755 0x2a3 0x260 0x5d79 0x9712 0x2a3 0x260 0x5f76 0x96d5 0x29e 0x25b 0x6173 0x969d 0x297 0x255 0x6370 0x9665 0x291 0x24f 0x656d 0x9630 0x28f 0x24e 0x676a 0x95ff 0x295 0x253 0x6968 0x95d2 0x29b 0x258 0x6b65 0x95a2 0x293 0x251 0x6d62 0x9575 0x293 0x251 0x6f5f 0x954c 0x29c 0x259 0x715c 0x9523 0x29d 0x25a 0x7359 0x94fb 0x295 0x253 0x7556 0x94d8 0x2a3 0x260 0x7753 0x94b4 0x2a3 0x260 0x7951 0x9494 0x2ae 0x269 0x7b4e 0x9472 0x2ad 0x269 0x7d4b 0x9451 0x2ae 0x269 0x7f48 0x9433 0x2b4 0x26f 0x8145 0x9417 0x2be 0x278 0x8342 0x93ff 0x2d7 0x28e 0x853f 0x93e2 0x2d7 0x28e 0x873c 0x93c5 0x2e9 0x29f 0x893a 0x939b 0x2e4 0x29a 0x8b37 0x935a 0x2bb 0x275 0x8d34 0x930c 0x28a 0x249 0x8f31 0x92c7 0x284 0x244 0x912e 0x929a 0x291 0x24f 0x932b 0x9273 0x29f 0x25c 0x9528 0x9247 0x2a8 0x264 0x9725 0x9219 0x29e 0x25b 0x9923 0x91ed 0x295 0x253 0x9b20 0x91c6 0x29c 0x259 0x9d1d 0x91a1 0x2a1 0x25e 0x9f1a 0x917f 0x2bd 0x277 0xa117 0x914d 0x2c6 0x27f 0xa314 0x910e 0x2c0 0x27a 0xa511 0x90cc 0x2b6 0x271 0xa70e 0x908d 0x2bb 0x275 0xa90c 0x904b 0x2cb 0x284 0xab09 0x8ff7 0x296 0x254 0xad06 0x8fcb 0x273 0x234 0xaf03 0x8fbc 0x28c 0x24b 0xb100 0x8fb2 0x2b7 0x272 0xb2fd 0x8fa7 0x2f0 0x2a5 0xb4fa 0x8f96 0x336 0x2e4 0xb6f7 0x8f73 0x36b 0x314 0xb8f4 0x8efc 0x349 0x2f5 0xbaf2 0x8d91 0x2ec 0x2a1 0xbcef 0x8b8c 0x2f1 0x2a6 0xbeec 0x88cb 0x338 0x2e6 0xc0e9 0x84b3 0x3e9 0x385 0xc2e6 0x800a 0x4f9 0x47a 0xc4e3 0x800a 0x4f9 0x47a>;
				battery2_profile_t0_col = <0x4>;
				battery2_profile_t0_num = <0x64>;
				battery2_profile_t1 = <0x0 0xaa98 0x104 0xea 0x1fd 0xa9fd 0x2e8 0x29e 0x3fa 0xa979 0x343 0x2f0 0x5f7 0xa902 0x34e 0x2f9 0x7f4 0xa88d 0x354 0x2ff 0x9f2 0xa816 0x354 0x2ff 0xbef 0xa7a0 0x355 0x300 0xdec 0xa729 0x355 0x300 0xfe9 0xa6b6 0x35a 0x304 0x11e6 0xa642 0x367 0x310 0x13e3 0xa5cd 0x369 0x312 0x15e0 0xa557 0x362 0x30b 0x17dd 0xa4e2 0x361 0x30b 0x19db 0xa470 0x36b 0x314 0x1bd8 0xa3fc 0x374 0x31c 0x1dd5 0xa388 0x368 0x311 0x1fd2 0xa316 0x368 0x311 0x21cf 0xa2a7 0x372 0x31a 0x23cc 0xa239 0x37c 0x323 0x25c9 0xa1ca 0x37d 0x324 0x27c6 0xa15b 0x381 0x327 0x29c4 0xa0f2 0x38e 0x333 0x2bc1 0xa086 0x390 0x335 0x2dbe 0xa01e 0x39a 0x33e 0x2fbb 0x9fb6 0x3a5 0x348 0x31b8 0x9f4f 0x3ad 0x34f 0x33b5 0x9eee 0x3bb 0x35c 0x35b2 0x9e87 0x3c2 0x362 0x37af 0x9e27 0x3cc 0x36b 0x39ad 0x9dc6 0x3d4 0x372 0x3baa 0x9d69 0x3e2 0x37f 0x3da7 0x9d10 0x3f7 0x392 0x3fa4 0x9cb7 0x40a 0x3a3 0x41a1 0x9c5d 0x415 0x3ad 0x439e 0x9c0c 0x431 0x3c6 0x459b 0x9bba 0x445 0x3d8 0x4798 0x9b6a 0x45e 0x3ee 0x4996 0x9b1a 0x478 0x406 0x4b93 0x9ac9 0x492 0x41d 0x4d90 0x9a7a 0x4ab 0x434 0x4f8d 0x9a29 0x4c0 0x446 0x518a 0x99cf 0x4cd 0x452 0x5387 0x9961 0x4a4 0x42d 0x5584 0x98de 0x44f 0x3e1 0x5781 0x9858 0x3eb 0x387 0x597f 0x97e1 0x399 0x33d 0x5b7c 0x9785 0x372 0x31a 0x5d79 0x973c 0x365 0x30e 0x5f76 0x96fb 0x35e 0x308 0x6173 0x96c0 0x358 0x302 0x6370 0x9689 0x358 0x302 0x656d 0x9655 0x35a 0x304 0x676a 0x9623 0x355 0x300 0x6968 0x95f4 0x35c 0x306 0x6b65 0x95c4 0x356 0x301 0x6d62 0x9599 0x35f 0x309 0x6f5f 0x956f 0x360 0x30a 0x715c 0x9547 0x35f 0x309 0x7359 0x9523 0x365 0x30e 0x7556 0x94fe 0x36c 0x314 0x7753 0x94de 0x379 0x320 0x7951 0x94ba 0x382 0x328 0x7b4e 0x949b 0x389 0x32f 0x7d4b 0x947d 0x387 0x32d 0x7f48 0x945f 0x388 0x32e 0x8145 0x9444 0x398 0x33c 0x8342 0x9427 0x39b 0x33f 0x853f 0x940f 0x3a7 0x34a 0x873c 0x93f5 0x3af 0x351 0x893a 0x93d9 0x3b1 0x353 0x8b37 0x93bd 0x3ae 0x350 0x8d34 0x939c 0x3a2 0x345 0x8f31 0x9372 0x389 0x32f 0x912e 0x9348 0x36d 0x315 0x932b 0x9325 0x373 0x31b 0x9528 0x92fd 0x36a 0x313 0x9725 0x92d3 0x365 0x30e 0x9923 0x92aa 0x363 0x30c 0x9b20 0x9284 0x35f 0x309 0x9d1d 0x9265 0x36d 0x315 0x9f1a 0x923f 0x365 0x30e 0xa117 0x9214 0x36b 0x314 0xa314 0x91dd 0x36c 0x314 0xa511 0x919c 0x365 0x30e 0xa70e 0x915d 0x365 0x30e 0xa90c 0x9125 0x37a 0x321 0xab09 0x90d9 0x36c 0x314 0xad06 0x9083 0x359 0x303 0xaf03 0x9059 0x35a 0x304 0xb100 0x9047 0x364 0x30d 0xb2fd 0x903c 0x371 0x319 0xb4fa 0x902e 0x386 0x32c 0xb6f7 0x901d 0x3af 0x351 0xb8f4 0x9000 0x3fe 0x398 0xbaf2 0x8f88 0x406 0x39f 0xbcef 0x8e2e 0x3d2 0x370 0xbeec 0x8c14 0x3c9 0x368 0xc0e9 0x892a 0x40c 0x3a4 0xc2e6 0x84a0 0x568 0x4de 0xc4e3 0x7c68 0xb16 0x9fa>;
				battery2_profile_t1_col = <0x4>;
				battery2_profile_t1_num = <0x64>;
				battery2_profile_t2 = <0x0 0xaa9e 0x24e 0x213 0x1fd 0xaa13 0x4f3 0x474 0x3fa 0xa996 0x571 0x4e6 0x5f7 0xa91f 0x573 0x4e8 0x7f4 0xa8a9 0x573 0x4e8 0x9f2 0xa833 0x577 0x4eb 0xbef 0xa7bf 0x581 0x4f4 0xdec 0xa748 0x57b 0x4ef 0xfe9 0xa6d2 0x580 0x4f3 0x11e6 0xa65c 0x587 0x4fa 0x13e3 0xa5e6 0x58e 0x500 0x15e0 0xa570 0x598 0x509 0x17dd 0xa4fc 0x5a0 0x510 0x19db 0xa489 0x5a2 0x512 0x1bd8 0xa412 0x5a0 0x510 0x1dd5 0xa39e 0x5a7 0x516 0x1fd2 0xa32e 0x5b3 0x521 0x21cf 0xa2bf 0x5bc 0x529 0x23cc 0xa24d 0x5c3 0x530 0x25c9 0xa1dd 0x5cc 0x538 0x27c6 0xa174 0x5e5 0x54e 0x29c4 0xa106 0x5ee 0x556 0x2bc1 0xa09b 0x5ff 0x566 0x2dbe 0xa032 0x60e 0x573 0x2fbb 0x9fc9 0x61b 0x57f 0x31b8 0x9f62 0x629 0x58b 0x33b5 0x9f00 0x63c 0x59c 0x35b2 0x9e9c 0x64f 0x5ae 0x37af 0x9e3b 0x664 0x5c0 0x39ad 0x9dd7 0x683 0x5dc 0x3baa 0x9d75 0x6a4 0x5fa 0x3da7 0x9d12 0x6b8 0x60c 0x3fa4 0x9cb1 0x6bd 0x611 0x41a1 0x9c5a 0x6d6 0x627 0x439e 0x9c06 0x6de 0x62e 0x459b 0x9bb4 0x6f0 0x63e 0x4798 0x9b61 0x708 0x654 0x4996 0x9b0b 0x719 0x663 0x4b93 0x9ab4 0x71d 0x667 0x4d90 0x9a59 0x71a 0x664 0x4f8d 0x99f2 0x6f2 0x640 0x518a 0x9987 0x6be 0x611 0x5387 0x9913 0x66f 0x5ca 0x5584 0x98a0 0x622 0x585 0x5781 0x9834 0x5e3 0x54c 0x597f 0x97d2 0x5af 0x51e 0x5b7c 0x9779 0x582 0x4f5 0x5d79 0x9730 0x575 0x4e9 0x5f76 0x96ed 0x568 0x4de 0x6173 0x96b0 0x568 0x4de 0x6370 0x9677 0x56c 0x4e1 0x656d 0x9642 0x56c 0x4e1 0x676a 0x9610 0x56b 0x4e0 0x6968 0x95de 0x569 0x4df 0x6b65 0x95b1 0x577 0x4eb 0x6d62 0x9587 0x584 0x4f7 0x6f5f 0x955d 0x587 0x4fa 0x715c 0x9533 0x586 0x4f9 0x7359 0x950a 0x58d 0x4ff 0x7556 0x94e5 0x59b 0x50c 0x7753 0x94c0 0x599 0x50a 0x7951 0x94a0 0x5ab 0x51a 0x7b4e 0x9481 0x5b2 0x520 0x7d4b 0x9463 0x5bd 0x52a 0x7f48 0x9446 0x5cd 0x539 0x8145 0x9429 0x5d3 0x53e 0x8342 0x940f 0x5d9 0x543 0x853f 0x93f7 0x5e6 0x54f 0x873c 0x93df 0x5ee 0x556 0x893a 0x93c8 0x5f4 0x55c 0x8b37 0x93b1 0x5fa 0x561 0x8d34 0x939c 0x601 0x567 0x8f31 0x9386 0x606 0x56c 0x912e 0x936f 0x5ff 0x566 0x932b 0x935a 0x605 0x56b 0x9528 0x933b 0x5f7 0x55e 0x9725 0x9319 0x5ef 0x557 0x9923 0x92f3 0x5ea 0x553 0x9b20 0x92ca 0x5de 0x548 0x9d1d 0x92a3 0x5da 0x544 0x9f1a 0x9281 0x5ed 0x555 0xa117 0x9251 0x5f5 0x55d 0xa314 0x9216 0x5fc 0x563 0xa511 0x91d4 0x5ff 0x566 0xa70e 0x9193 0x607 0x56d 0xa90c 0x9157 0x620 0x583 0xab09 0x910e 0x635 0x596 0xad06 0x90b4 0x634 0x595 0xaf03 0x9080 0x644 0x5a4 0xb100 0x9063 0x65c 0x5b9 0xb2fd 0x9050 0x67c 0x5d6 0xb4fa 0x903f 0x6a8 0x5fe 0xb6f7 0x9029 0x6e4 0x634 0xb8f4 0x9009 0x73b 0x682 0xbaf2 0x8fa8 0x7a8 0x6e4 0xbcef 0x8e6b 0x7cd 0x705 0xbeec 0x8c5b 0x840 0x76d 0xc0e9 0x8967 0x986 0x892 0xc2e6 0x864a 0xb3e 0xa1e 0xc4e3 0x864a 0xb3e 0xa1e>;
				battery2_profile_t2_col = <0x4>;
				battery2_profile_t2_num = <0x64>;
				battery2_profile_t3 = <0x0 0xaa9b 0x6c2 0x615 0x1fd 0xa9be 0xb39 0xa1a 0x3fa 0xa935 0xc10 0xadb 0x5f7 0xa8bf 0xc10 0xadb 0x7f4 0xa84a 0xc0d 0xad9 0x9f2 0xa7d5 0xc09 0xad5 0xbef 0xa75f 0xbfd 0xaca 0xdec 0xa6e8 0xbf5 0xac3 0xfe9 0xa675 0xbf6 0xac4 0x11e6 0xa5fd 0xbf5 0xac3 0x13e3 0xa587 0xbf9 0xac7 0x15e0 0xa512 0xbfd 0xaca 0x17dd 0xa49d 0xbff 0xacc 0x19db 0xa42c 0xc0d 0xad9 0x1bd8 0xa3b8 0xc06 0xad2 0x1dd5 0xa344 0xc00 0xacd 0x1fd2 0xa2d4 0xc07 0xad3 0x21cf 0xa265 0xc0a 0xad6 0x23cc 0xa1f4 0xc0a 0xad6 0x25c9 0xa186 0xc16 0xae1 0x27c6 0xa11a 0xc23 0xaec 0x29c4 0xa0ac 0xc2a 0xaf3 0x2bc1 0xa03f 0xc30 0xaf8 0x2dbe 0x9fd7 0xc3f 0xb06 0x2fbb 0x9f6f 0xc48 0xb0e 0x31b8 0x9f08 0xc47 0xb0d 0x33b5 0x9ea9 0xc5c 0xb20 0x35b2 0x9e3f 0xc76 0xb37 0x37af 0x9dd6 0xc8f 0xb4e 0x39ad 0x9d69 0xc97 0xb55 0x3baa 0x9cfc 0xc98 0xb56 0x3da7 0x9c91 0xc94 0xb52 0x3fa4 0x9c29 0xc83 0xb43 0x41a1 0x9bc5 0xc6a 0xb2c 0x439e 0x9b64 0xc4a 0xb0f 0x459b 0x9b05 0xc23 0xaec 0x4798 0x9aa6 0xc07 0xad3 0x4996 0x9a44 0xbe7 0xab6 0x4b93 0x99de 0xbbc 0xa90 0x4d90 0x997a 0xb96 0xa6d 0x4f8d 0x9913 0xb6d 0xa49 0x518a 0x98b4 0xb4b 0xa2a 0x5387 0x9859 0xb2b 0xa0d 0x5584 0x9801 0xb0a 0x9ef 0x5781 0x97ad 0xae8 0x9d1 0x597f 0x975f 0xac9 0x9b5 0x5b7c 0x9717 0xab9 0x9a7 0x5d79 0x96d4 0xabd 0x9aa 0x5f76 0x9695 0xaba 0x9a7 0x6173 0x965a 0xabd 0x9aa 0x6370 0x9621 0xabf 0x9ac 0x656d 0x95eb 0xac3 0x9b0 0x676a 0x95ba 0xad0 0x9bb 0x6968 0x958b 0xad7 0x9c2 0x6b65 0x955b 0xae3 0x9cc 0x6d62 0x9532 0xaf5 0x9dd 0x6f5f 0x9507 0xb02 0x9e8 0x715c 0x94de 0xb0b 0x9f0 0x7359 0x94b9 0xb1a 0x9fe 0x7556 0x9494 0xb35 0xa16 0x7753 0x9470 0xb43 0xa23 0x7951 0x944f 0xb4e 0xa2d 0x7b4e 0x9430 0xb61 0xa3e 0x7d4b 0x9412 0xb71 0xa4c 0x7f48 0x93f6 0xb83 0xa5c 0x8145 0x93db 0xb99 0xa70 0x8342 0x93c1 0xb9f 0xa76 0x853f 0x93ac 0xbbb 0xa8f 0x873c 0x9397 0xbca 0xa9c 0x893a 0x9384 0xbdc 0xaac 0x8b37 0x9373 0xbf0 0xabe 0x8d34 0x9362 0xc03 0xad0 0x8f31 0x934f 0xc17 0xae2 0x912e 0x933a 0xc2c 0xaf4 0x932b 0x9323 0xc39 0xb00 0x9528 0x930b 0xc50 0xb15 0x9725 0x92ef 0xc67 0xb2a 0x9923 0x92ce 0xc7d 0xb3d 0x9b20 0x92ab 0xc96 0xb54 0x9d1d 0x9283 0xcb8 0xb72 0x9f1a 0x9251 0xcda 0xb91 0xa117 0x9219 0xd00 0xbb3 0xa314 0x91db 0xd39 0xbe7 0xa511 0x919c 0xd71 0xc19 0xa70e 0x915a 0xda8 0xc4a 0xa90c 0x9111 0xded 0xc89 0xab09 0x90bd 0xe22 0xcb8 0xad06 0x9073 0xe5d 0xced 0xaf03 0x9044 0xeb8 0xd3f 0xb100 0x9023 0xf2b 0xda7 0xb2fd 0x9006 0xfc0 0xe2d 0xb4fa 0x8fe7 0x1088 0xee1 0xb6f7 0x8fc1 0x1196 0xfd4 0xb8f4 0x8f87 0x133a 0x114e 0xbaf2 0x8edf 0x1585 0x135e 0xbcef 0x8d53 0x18c0 0x1646 0xbeec 0x8ae8 0x2117 0x1dc8 0xc0e9 0x8745 0x3492 0x2f50 0xc2e6 0x832d 0x4eed 0x4709 0xc4e3 0x832d 0x4eed 0x4709>;
				battery2_profile_t3_col = <0x4>;
				battery2_profile_t3_num = <0x64>;
				battery2_profile_t4 = <0x0 0xaa51 0x424 0x3ba 0x1fd 0xa9cb 0x14d8 0x12c2 0x3fa 0xa942 0x17d2 0x1570 0x5f7 0xa8c0 0x17cf 0x156e 0x7f4 0xa843 0x17ba 0x155b 0x9f2 0xa7c8 0x1796 0x153a 0xbef 0xa74f 0x177e 0x1525 0xdec 0xa6d7 0x1778 0x151f 0xfe9 0xa662 0x176a 0x1513 0x11e6 0xa5eb 0x1740 0x14ed 0x13e3 0xa575 0x1713 0x14c4 0x15e0 0xa500 0x16f3 0x14a8 0x17dd 0xa48a 0x16db 0x1492 0x19db 0xa413 0x16b4 0x146f 0x1bd8 0xa3a5 0x16a7 0x1463 0x1dd5 0xa332 0x168a 0x1449 0x1fd2 0xa2c0 0x1676 0x1437 0x21cf 0xa24f 0x1668 0x142a 0x23cc 0xa1de 0x1659 0x141d 0x25c9 0xa16d 0x1649 0x140f 0x27c6 0xa0fe 0x1647 0x140d 0x29c4 0xa08d 0x1634 0x13fc 0x2bc1 0xa01c 0x1621 0x13eb 0x2dbe 0x9faf 0x1616 0x13e1 0x2fbb 0x9f45 0x1615 0x13e0 0x31b8 0x9edd 0x1619 0x13e3 0x33b5 0x9e71 0x1619 0x13e3 0x35b2 0x9dfa 0x1613 0x13de 0x37af 0x9d7e 0x15f9 0x13c7 0x39ad 0x9d03 0x15df 0x13af 0x3baa 0x9c86 0x15c2 0x1395 0x3da7 0x9c09 0x1599 0x1370 0x3fa4 0x9b90 0x1564 0x1340 0x41a1 0x9b24 0x154f 0x132e 0x439e 0x9ac6 0x153e 0x131e 0x459b 0x9a69 0x151a 0x12fe 0x4798 0x9a12 0x1503 0x12e9 0x4996 0x99be 0x14fa 0x12e1 0x4b93 0x9969 0x14f3 0x12db 0x4d90 0x9912 0x14ea 0x12d3 0x4f8d 0x98bb 0x14dd 0x12c7 0x518a 0x9869 0x14ca 0x12b6 0x5387 0x981a 0x14c1 0x12ae 0x5584 0x97ce 0x14c9 0x12b5 0x5781 0x9785 0x14d4 0x12bf 0x597f 0x973e 0x14d6 0x12c1 0x5b7c 0x96fb 0x14dc 0x12c6 0x5d79 0x96bb 0x14e3 0x12cc 0x5f76 0x967e 0x14f9 0x12e0 0x6173 0x9644 0x1510 0x12f5 0x6370 0x960b 0x1521 0x1304 0x656d 0x95d5 0x1530 0x1312 0x676a 0x95a1 0x1546 0x1325 0x6968 0x9572 0x1560 0x133d 0x6b65 0x9542 0x157f 0x1359 0x6d62 0x9513 0x1595 0x136d 0x6f5f 0x94e7 0x15b5 0x1389 0x715c 0x94be 0x15dd 0x13ad 0x7359 0x9497 0x1606 0x13d2 0x7556 0x9473 0x162d 0x13f5 0x7753 0x9451 0x164d 0x1412 0x7951 0x942c 0x1673 0x1434 0x7b4e 0x940c 0x169a 0x1457 0x7d4b 0x93f0 0x16c3 0x147c 0x7f48 0x93d5 0x16ea 0x149f 0x8145 0x93c0 0x1712 0x14c3 0x8342 0x93ab 0x1740 0x14ed 0x853f 0x9397 0x1769 0x1512 0x873c 0x9382 0x178f 0x1534 0x893a 0x9370 0x17bf 0x155f 0x8b37 0x935d 0x17f7 0x1592 0x8d34 0x9346 0x1830 0x15c5 0x8f31 0x932c 0x1865 0x15f5 0x912e 0x9315 0x18a6 0x162f 0x932b 0x92f8 0x18e2 0x1665 0x9528 0x92db 0x192d 0x16a9 0x9725 0x92ba 0x197d 0x16f1 0x9923 0x9295 0x19d0 0x173b 0x9b20 0x926f 0x1a30 0x1792 0x9d1d 0x9242 0x1aa0 0x17f6 0x9f1a 0x9213 0x1b04 0x1850 0xa117 0x91e1 0x1b76 0x18b7 0xa314 0x91ac 0x1bfa 0x192e 0xa511 0x9170 0x1c81 0x19a7 0xa70e 0x912f 0x1d06 0x1a1f 0xa90c 0x90ec 0x1d96 0x1aa1 0xab09 0x90ac 0x1e40 0x1b3a 0xad06 0x9075 0x1f04 0x1bea 0xaf03 0x9044 0x1ffa 0x1cc7 0xb100 0x9018 0x212e 0x1ddd 0xb2fd 0x8fee 0x22c0 0x1f46 0xb4fa 0x8fc0 0x24d9 0x212a 0xb6f7 0x8f84 0x27ac 0x23b4 0xb8f4 0x8f2b 0x2c1f 0x27b6 0xbaf2 0x8e73 0x3423 0x2eec 0xbcef 0x8d1f 0x4961 0x420b 0xbeec 0x8af5 0x5971 0x507f 0xc0e9 0x8830 0x5b77 0x5252 0xc2e6 0x85d1 0x558f 0x4d01 0xc4e3 0x85d1 0x558f 0x4d01>;
				battery2_profile_t4_col = <0x4>;
				battery2_profile_t4_num = <0x64>;
				bootmode = <0x25>;
				car-tune-value = <0x64>;
				charger = <0x33>;
				com-fg-meter-resistance = <0x64>;
				com-r-fg-value = <0x0>;
				compatible = "mediatek,mt6358-gauge";
				difference-fullocv-ith = <0xc8>;
				embedded-sel = <0x0>;
				enable-tmp-intr-suspend = <0x0>;
				fg-meter-resistance = <0x64>;
				g-fg-pseudo100-t0 = <0x64>;
				g-fg-pseudo100-t1 = <0x64>;
				g-fg-pseudo100-t2 = <0x64>;
				g-fg-pseudo100-t3 = <0x64>;
				g-fg-pseudo100-t4 = <0x64>;
				io-channel-names = "pmic_battery_temp", "pmic_battery_voltage", "pmic_bif_voltage", "pmic_ptim_voltage", "pmic_ptim_r", "batteryID-channel";
				io-channels = <0x34 0x3 0x34 0x0 0x34 0xe 0x34 0xf 0x34 0x10 0x35 0x4>;
				keep-100-percent = <0x1>;
				multi-temp-gauge0 = <0x1>;
				nvmem-cell-names = "initialization", "state-of-charge";
				nvmem-cells = <0x36 0x37>;
				phandle = <0x26>;
				pmic-min-vol = <0x82dc>;
				pmic-shutdown-current = <0x14>;
				poweron-system-iboot = <0x1f4>;
				q-max-sys-voltage-bat0 = <0xd16>;
				q-max-sys-voltage-bat1 = <0xd16>;
				q-max-sys-voltage-bat2 = <0xd16>;
				q-max-sys-voltage-bat3 = <0xd16>;
				r-fg-value = <0x5>;
				rbat-pull-up-volt = <0xaf0>;
				shutdown-1-time = <0x1e>;
				shutdown-gauge0-voltage = <0x84d0>;
				temperature-t0 = <0x32>;
				temperature-t1 = <0x19>;
				temperature-t2 = <0xa>;
				temperature-t3 = <0x0>;
				temperature-t4 = <0xfffffffa>;
				temperature-t5 = <0xfffffff6>;
			};

			mtk_ts_pmic {
				#interconnect-cells = <0x1>;
				compatible = "mediatek,mtk_ts_pmic";
				interconnects = <0x34 0x1>;
				io-channel-names = "pmic_chip_temp", "pmic_buck1_temp", "pmic_buck2_temp", "pmic_buck3_temp";
				io-channels = <0x34 0x5 0x34 0x6 0x34 0x7 0x34 0x8>;
				phandle = <0x38>;
			};

			pmic_lbat_service {
				compatible = "mediatek,mt6358-lbat_service";
				phandle = <0xd2>;
			};
		};
	};

	pwrap_md32@10448000 {
		compatible = "mediatek,pwrap_md32";
		reg = <0x0 0x10448000 0x0 0x1000>;
	};

	pwrap_mpu@1000d000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x0 0x1000d000 0x0 0x1000>;
	};

	pwrap_p2p@1005cb000 {
		compatible = "mediatek,pwrap_p2p";
		reg = <0x0 0x105cb000 0x0 0x1000>;
	};

	pwraphal@ {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x3b>;
		phandle = <0xf8>;
	};

	qos@00110b80 {
		compatible = "mediatek,mt6768-qos";
		reg = <0x0 0x110b80 0x0 0x80>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0x146>;
	};

	regulator-vibrator {
		compatible = "regulator-vibrator";
		label = "vibrator";
		max-limit = <0x3a98>;
		max-volt = <0x30d400>;
		min-limit = <0xf>;
		min-volt = <0x231860>;
		phandle = <0x10e>;
		vib-supply = <0x53>;
	};

	reserve@16030000 {
		compatible = "mediatek,reserve";
		reg = <0x0 0x16030000 0x0 0x10000>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0xb3>;
		ranges;

		consys-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			phandle = <0x67>;
			size = <0x0 0x400000>;
		};

		ion-carveout-heap {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x0 0x9000>;
		};

		reserve-memory-scp_share {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x0 0x300000>;
		};

		reserve-memory-sspm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			size = <0x0 0x510000>;
			status = "okay";
		};

		secdbg-auto-comment {
			compatible = "samsung,secdbg-auto-comment";
			reg = <0x0 0x47500000 0x0 0x10000>;
		};

		secdbg-extra-info {
			compatible = "samsung,secdbg-extra-info";
			reg = <0x0 0x47610000 0x0 0x1e0000>;
		};

		secdbg-kernel-log {
			compatible = "samsung,secdbg-kernel-log";
			reg = <0x0 0x46c00000 0x0 0x200000>;
		};

		secdbg-last-klog {
			compatible = "samsung,secdbg-last-klog";
			reg = <0x0 0x46e00000 0x0 0x200000>;
		};

		secdbg-pcpureg {
			compatible = "samsung,secdbg-pcpureg";
			reg = <0x0 0x477f0000 0x0 0x10000>;
		};

		secdbg-pmsg-log {
			compatible = "samsung,secdbg-pmsg-log";
			reg = <0x0 0x47000000 0x0 0x400000>;
		};

		ssmr-reserved-cma_memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x93>;
			reusable;
			size = <0x0 0x10000000>;
		};

		wifi-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x89>;
			size = <0x0 0x410000>;
		};
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	rt9465_slave_chr {
		compatible = "richtek,rt9465";
		phandle = <0x152>;
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		core_1 = "enable";
		interrupts = <0x0 0xcd 0x4 0x0>;
		reg = <0x0 0x10500000 0x0 0x80000 0x0 0x105c0000 0x0 0x3000 0x0 0x105c4000 0x0 0x1000 0x0 0x105d4000 0x0 0x6000>;
		scp_feature_tbl = <0x0 0x5 0x1 0x164 0x2 0x3e 0x3 0x2f 0x4 0x1a 0x5 0x0 0x6 0x6e 0x7 0x0 0x8 0x8d 0x9 0xa 0xa 0x2b 0xb 0x2b 0xc 0x16>;
		scp_mem_key = "mediatek,reserve-memory-scp_share";
		scp_mem_tbl = <0x1 0x100000 0x3 0x1000 0x4 0x180000>;
		scp_mpuRegionId = <0x1c>;
		scp_sramSize = <0x80000>;
		status = "okay";
	};

	scp_dvfs {
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6";
		clocks = <0x8 0x53 0x12 0x8 0xe 0x8 0x1a 0x8 0x2 0x8 0x17 0x8 0x6 0x8 0x19>;
		compatible = "mediatek,scp_dvfs";
		dvfs-opp = <0x9eb10 0xdbba0 0xff 0x0 0x0 0xa5 0x1 0x9eb10 0xdbba0 0xff 0x0 0x0 0xfa 0x2 0xaae60 0xdbba0 0xff 0x2 0x8 0x14a 0x4 0xc3500 0xdbba0 0xff 0x3 0xc 0x1a0 0x6>;
		dvfsrc-opp-num = <0x3>;
		dvfsrc-vscp-supply = <0x2e>;
		gpio = <0x2d 0x1>;
		gpio-feature = "gpio-mode";
		gpio-feature-cfg = <0x1>;
		gpio-mode-reg = <0x430 0x7 0x8 0x1>;
		legacy_support_v1;
		pmic = <0x2c>;
		sshub-vcore-supply = <0x2f>;
		sshub-vsram-supply = <0x30>;
	};

	scp_infra@10001000 {
		compatible = "mediatek,scpinfra";
		phandle = <0x10f>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	scpsys_clk@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,scpsys-clk", "syscon";
		phandle = <0x43>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x14002000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x18002000 0x0 0x1000 0x0 0x10000000 0x0 0x1000 0x0 0x16000000 0x0 0x1000 0x0 0x16025000 0x0 0x1000>;
	};

	sec_debug {
		compatible = "samsung,sec_debug";
		status = "okay";
	};

	secure_m4u {
		compatible = "mediatek,secure_m4u";
		interrupts = <0x0 0xae 0x4 0x0>;
		iommus = <0xa 0x20 0xa 0x80 0xa 0x1>;
		mediatek,mm_m4u = <0xa>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x0 0x1001a000 0x0 0x1000>;
	};

	seninf1@1a040000 {
		compatible = "mediatek,seninf1";
		reg = <0x0 0x1a040000 0x0 0x1000>;
	};

	seninf2@1a041000 {
		compatible = "mediatek,seninf2";
		reg = <0x0 0x1a041000 0x0 0x1000>;
	};

	seninf3@1a042000 {
		compatible = "mediatek,seninf3";
		reg = <0x0 0x1a042000 0x0 0x1000>;
	};

	seninf4@1a043000 {
		compatible = "mediatek,seninf4";
		reg = <0x0 0x1a043000 0x0 0x1000>;
	};

	serial@11002000 {
		clock-names = "baud", "bus";
		clocks = <0x12 0x7 0x16>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x55 0x0 0x55 0x1>;
		interrupts = <0x0 0x70 0x4 0x0>;
		phandle = <0x111>;
		reg = <0x0 0x11002000 0x0 0x1000>;
	};

	serial@11003000 {
		clock-names = "baud", "bus";
		clocks = <0x12 0x7 0x17>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x55 0x2 0x55 0x3>;
		interrupts = <0x0 0x71 0x4 0x0>;
		phandle = <0x112>;
		reg = <0x0 0x11003000 0x0 0x1000>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		interrupts = <0x0 0xc3 0x4 0x0>;
		phandle = <0x6>;
		reg = <0x0 0x10006000 0x0 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x0 0x1000f000 0x0 0x1000>;
	};

	smart_pa {
		phandle = <0x15c>;
	};

	smi-dbg {
		compatible = "mediatek,mtk-smi-dbg";
		mediatek-common-supply = <0x2b>;
		mediatek-larb-supply = <0x9 0x3d 0x3e 0x3f 0x40>;
	};

	smi-test {
		compatible = "mediatek,smi-testcase";
		mediatek,larbs = <0x3e>;
	};

	smi_bwc {
		compatible = "mediatek,smi-legacy-bwc", "mediatek,mt6768-smi-bwc";
	};

	smi_common@14002000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0xb 0x15 0xb 0x16 0xb 0x13 0xb 0x13>;
		compatible = "mediatek,mt6768-smi-common", "mediatek,smi-common", "syscon";
		disable-gals;
		mediatek,common-id = <0x0>;
		mmsys-config = <0xb>;
		operating-points-v2 = <0xd>;
		phandle = <0x2b>;
		power-domains = <0xc 0x3>;
		reg = <0x0 0x14002000 0x0 0x1000>;
		smi-common;
	};

	smi_larb0@14003000 {
		clock-names = "apb", "smi";
		clocks = <0xb 0x14 0xb 0x14>;
		compatible = "mediatek,smi_larb0", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x0>;
		mediatek,smi-supply = <0x2b 0x0>;
		phandle = <0x9>;
		power-domains = <0xc 0x3>;
		reg = <0x0 0x14003000 0x0 0x1000>;
	};

	smi_larb1@16010000 {
		clock-names = "apb", "smi";
		clocks = <0xb 0x1b 0x2a 0x3>;
		compatible = "mediatek,smi_larb1", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		interrupts = <0x0 0xf7 0x4 0x0>;
		mediatek,larb-id = <0x1>;
		mediatek,smi-supply = <0x2b 0x0>;
		phandle = <0x3d>;
		power-domains = <0xc 0xc>;
		reg = <0x0 0x16010000 0x0 0x1000>;
	};

	smi_larb2@15021000 {
		clock-names = "apb", "smi";
		clocks = <0xb 0x18 0x27 0x0>;
		compatible = "mediatek,smi_larb2", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x2>;
		mediatek,smi-supply = <0x2b 0x0>;
		phandle = <0x3e>;
		power-domains = <0xc 0x5>;
		reg = <0x0 0x15021000 0x0 0x1000>;
	};

	smi_larb3@1a002000 {
		clock-names = "apb", "smi";
		clocks = <0xb 0x19 0x28 0x0>;
		compatible = "mediatek,smi_larb3", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x3>;
		mediatek,smi-supply = <0x2b 0x0>;
		phandle = <0x3f>;
		power-domains = <0xc 0xa>;
		reg = <0x0 0x1a002000 0x0 0x1000>;
	};

	smi_larb4@17010000 {
		clock-names = "apb", "smi", "gals";
		clocks = <0xb 0x1a 0x29 0x1 0x29 0x2>;
		compatible = "mediatek,smi_larb4", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x4>;
		mediatek,smi-supply = <0x2b 0x0>;
		phandle = <0x40>;
		power-domains = <0xc 0xb>;
		reg = <0x0 0x17010000 0x0 0x1000>;
	};

	snd_scp_spk {
		compatible = "mediatek,snd_scp_spk";
		phandle = <0x133>;
	};

	soc {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "simple-bus";
		ranges;

		bdg_support {
			compatible = "mediatek,disp,6382,bdg";
			phandle = <0xac>;
		};

		cm_mgr@0c530000 {
			cm_mgr,cp_down = <0x64 0x64 0x64 0x64 0x64>;
			cm_mgr,cp_up = <0x8c 0x64 0x8c 0x64 0x8c>;
			cm_mgr,dt_down = <0x3 0x0 0x0 0x0 0x0>;
			cm_mgr,dt_up = <0x0 0x0 0x0 0x0 0x0>;
			cm_mgr,vp_down = <0x64 0x64 0x64 0x64 0x64>;
			cm_mgr,vp_up = <0x64 0x64 0x64 0x64 0x64>;
			compatible = "mediatek,mt6768-cm_mgr";
			interconnect-names = "cm-perf-bw";
			interconnects = <0x2 0x2 0x2 0x0>;
			phandle = <0x9c>;
			reg = <0x0 0xc530000 0x0 0x9000>;
			reg-names = "cm_mgr_base";
			required-opps = <0x3 0x4 0x5>;
		};

		disp_aal0@14011000 {
			clocks = <0xb 0xe>;
			compatible = "mediatek,disp_aal0", "mediatek,mt6768-disp-aal";
			doze-bypass = <0x10001>;
			interrupts = <0x0 0xeb 0x4 0x0>;
			mtk-aal-support = <0x1>;
			mtk-dre30-support = <0x0>;
			phandle = <0xa8>;
			reg = <0x0 0x14011000 0x0 0x1000>;
		};

		disp_ccorr0@14010000 {
			ccorr-bit = <0xc>;
			ccorr-linear = <0x1>;
			ccorr-linear-per-pipe = <0x1>;
			ccorr-num-per-pipe = <0x1>;
			ccorr-prim-force-linear = <0x0>;
			clocks = <0xb 0xd>;
			compatible = "mediatek,disp_ccorr0", "mediatek,mt6768-disp-ccorr";
			doze-bypass = <0x10001>;
			interrupts = <0x0 0xea 0x4 0x0>;
			phandle = <0xa7>;
			reg = <0x0 0x14010000 0x0 0x1000>;
		};

		disp_color0@1400f000 {
			clocks = <0xb 0xc>;
			compatible = "mediatek,disp_color0", "mediatek,mt6768-disp-color";
			doze-bypass = <0x1>;
			interrupts = <0x0 0xe9 0x4 0x0>;
			phandle = <0x4f>;
			reg = <0x0 0x1400f000 0x0 0x1000>;
		};

		disp_dither0@14013000 {
			clocks = <0xb 0x10>;
			compatible = "mediatek,disp_dither0", "mediatek,mt6768-disp-dither";
			interrupts = <0x0 0xed 0x4 0x0>;
			phandle = <0xaa>;
			pure-clr-det = <0x0>;
			pure-clr-num = <0x7>;
			pure-clr-rgb = <0xff 0x0 0x0 0x0 0xff 0x0 0x0 0x0 0xff 0xff 0xff 0x0 0xff 0x0 0xff 0x0 0xff 0xff 0xff 0xff 0xff>;
			reg = <0x0 0x14013000 0x0 0x1000>;
		};

		disp_gamma0@14012000 {
			clocks = <0xb 0xf>;
			color-protect-black = <0x0>;
			color-protect-blue = <0x0>;
			color-protect-green = <0x0>;
			color-protect-lsb = <0x0>;
			color-protect-red = <0x0>;
			color-protect-white = <0x0>;
			compatible = "mediatek,disp_gamma0", "mediatek,mt6768-disp-gamma";
			gamma-data-mode = <0x0>;
			interrupts = <0x0 0xec 0x4 0x0>;
			phandle = <0xa9>;
			reg = <0x0 0x14012000 0x0 0x1000>;
		};

		disp_mtee_sec {
			compatible = "mediatek,disp_mtee";
			gce-client-names = "CLIENT_SEC_CFG0", "CLIENT_SEC_CFG1", "CLIENT_SEC_CFG2";
			mboxes = <0x10 0x8 0x0 0x3 0x10 0x9 0x0 0x3 0x10 0x9 0x0 0x3>;
			mediatek,mailbox-gce = <0xf>;
			phandle = <0xa2>;
		};

		disp_mutex0@14001000 {
			clocks = <0x8 0x63>;
			compatible = "mediatek,disp_mutex0", "mediatek,mt6768-disp-mutex";
			interrupts = <0x0 0xdf 0x4 0x0>;
			phandle = <0x51>;
			reg = <0x0 0x14001000 0x0 0x1000>;
		};

		disp_ovl0@1400b000 {
			clocks = <0xb 0x7>;
			compatible = "mediatek,disp_ovl0", "mediatek,mt6768-disp-ovl";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "DDP_COMPONENT_OVL0_qos", "DDP_COMPONENT_OVL0_fbdc_qos", "DDP_COMPONENT_OVL0_hrt_qos";
			interconnects = <0x11 0x40000 0x11 0x10000 0x11 0x40000 0x11 0x10000 0x11 0x40000 0x11 0x10000>;
			interrupts = <0x0 0xe6 0x4 0x0>;
			iommus = <0xa 0x0>;
			mediatek,larb = <0x9>;
			mediatek,smi-id = <0x0>;
			phandle = <0xa3>;
			reg = <0x0 0x1400b000 0x0 0x1000>;
		};

		disp_ovl0_2l@1400c000 {
			clocks = <0xb 0x8>;
			compatible = "mediatek,disp_ovl0_2l", "mediatek,mt6768-disp-ovl";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos", "DDP_COMPONENT_OVL0_2L_fbdc_qos", "DDP_COMPONENT_OVL0_2L_hrt_qos";
			interconnects = <0x11 0x40001 0x11 0x10000 0x11 0x40001 0x11 0x10000 0x11 0x40001 0x11 0x10000>;
			interrupts = <0x0 0xf2 0x4 0x0>;
			iommus = <0xa 0x1>;
			mediatek,larb = <0x9>;
			mediatek,smi-id = <0x0>;
			phandle = <0xa4>;
			reg = <0x0 0x1400c000 0x0 0x1000>;
		};

		disp_pwm0@1100e000 {
			#pwm-cells = <0x2>;
			clock-names = "main", "mm", "pwm_src";
			clocks = <0x7 0x31 0x8 0x63 0x8 0x30>;
			compatible = "mediatek,disp_pwm0", "mediatek,mt6768-disp-pwm";
			interrupts = <0x0 0xcb 0x4 0x0>;
			phandle = <0xa0>;
			pwm_src_addr = <0x458>;
			pwm_src_base = <0x6>;
			reg = <0x0 0x1100e000 0x0 0x1000>;
		};

		disp_rdma0@1400d000 {
			clocks = <0xb 0xa>;
			compatible = "mediatek,disp_rdma0", "mediatek,mt6768-disp-rdma";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "DDP_COMPONENT_RDMA0_qos", "DDP_COMPONENT_RDMA0_hrt_qos";
			interconnects = <0x11 0x40002 0x11 0x10000 0x11 0x40002 0x11 0x10000>;
			interrupts = <0x0 0xe7 0x4 0x0>;
			iommus = <0xa 0x2>;
			mediatek,larb = <0x9>;
			mediatek,smi-id = <0x0>;
			phandle = <0xa6>;
			reg = <0x0 0x1400d000 0x0 0x1000>;
		};

		disp_rsz0@14015000 {
			clocks = <0xb 0x9>;
			compatible = "mediatek,disp_rsz0", "mediatek,mt6768-disp-rsz";
			interrupts = <0x0 0x125 0x4 0x0>;
			phandle = <0xa5>;
			reg = <0x0 0x14015000 0x0 0x1000>;
		};

		disp_wdma0@1400e000 {
			clocks = <0xb 0xb>;
			compatible = "mediatek,disp_wdma0", "mediatek,mt6768-disp-wdma";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <0x0 0xe8 0x4 0x0>;
			iommus = <0xa 0x3>;
			mediatek,larb = <0x9>;
			mediatek,smi-id = <0x0>;
			phandle = <0xae>;
			reg = <0x0 0x1400e000 0x0 0x1000>;
		};

		dispsys_config@14000000 {
			clock-num = <0x3>;
			clocks = <0xb 0x1f 0xb 0x1c 0x8 0x63>;
			compatible = "mediatek,mt6768-mmsys";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dvfsrc-required-opps = <0x3 0x4 0x5>;
			gce-client-names = "CLIENT_CFG0", "CLIENT_CFG1", "CLIENT_CFG2", "CLIENT_TRIG_LOOP0", "CLIENT_SUB_CFG0", "CLIENT_DSI_CFG0";
			gce-event-names = "disp_mutex0_eof", "disp_token_stream_dirty0", "disp_wait_dsi0_te", "disp_token_stream_eof0", "disp_dsi0_eof", "disp_token_esd_eof0", "disp_rdma0_eof0", "disp_wdma0_eof0", "disp_token_stream_block0", "disp_token_cabc_eof0", "disp_wdma0_eof2", "disp_dsi0_sof0";
			gce-events = <0xf 0x82 0xf 0x280 0xf 0x8d 0xf 0x281 0xf 0x25 0xf 0x282 0xf 0x1e 0xf 0x1f 0xf 0x283 0xf 0x284 0xf 0x1f 0xf 0x10>;
			gce-subsys = <0xf 0x14000000 0x1 0xf 0x14010000 0x2 0xf 0x14020000 0x3>;
			helper-name = "MTK_DRM_OPT_STAGE", "MTK_DRM_OPT_USE_CMDQ", "MTK_DRM_OPT_USE_M4U", "MTK_DRM_OPT_MMQOS_SUPPORT", "MTK_DRM_OPT_MMDVFS_SUPPORT", "MTK_DRM_OPT_SODI_SUPPORT", "MTK_DRM_OPT_IDLE_MGR", "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE", "MTK_DRM_OPT_IDLEMGR_BY_REPAINT", "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS", "MTK_DRM_OPT_IDLEMGR_KEEP_LP11", "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING", "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ", "MTK_DRM_OPT_MET_LOG", "MTK_DRM_OPT_USE_PQ", "MTK_DRM_OPT_ESD_CHECK_RECOVERY", "MTK_DRM_OPT_ESD_CHECK_SWITCH", "MTK_DRM_OPT_PRESENT_FENCE", "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE", "MTK_DRM_OPT_DSI_UNDERRUN_AEE", "MTK_DRM_OPT_HRT", "MTK_DRM_OPT_HRT_MODE", "MTK_DRM_OPT_DELAYED_TRIGGER", "MTK_DRM_OPT_OVL_EXT_LAYER", "MTK_DRM_OPT_AOD", "MTK_DRM_OPT_RPO", "MTK_DRM_OPT_DUAL_PIPE", "MTK_DRM_OPT_DC_BY_HRT", "MTK_DRM_OPT_OVL_WCG", "MTK_DRM_OPT_OVL_SBCH", "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK", "MTK_DRM_OPT_MET", "MTK_DRM_OPT_REG_PARSER_RAW_DUMP", "MTK_DRM_OPT_VP_PQ", "MTK_DRM_OPT_GAME_PQ", "MTK_DRM_OPT_MMPATH", "MTK_DRM_OPT_HBM", "MTK_DRM_OPT_VDS_PATH_SWITCH", "MTK_DRM_OPT_LAYER_REC", "MTK_DRM_OPT_CLEAR_LAYER", "MTK_DRM_OPT_LFR", "MTK_DRM_OPT_SF_PF", "MTK_DRM_OPT_DYN_MIPI_CHANGE", "MTK_DRM_OPT_PRIM_DUAL_PIPE", "MTK_DRM_OPT_MSYNC2_0", "MTK_DRM_OPT_MML_PRIMARY", "MTK_DRM_OPT_DUAL_TE", "MTK_DRM_OPT_VIRTUAL_DISP", "MTK_DRM_OPT_RES_SWITCH", "MTK_DRM_OPT_SHARE_SRAM", "MTK_DRM_OPT_SPHRT";
			helper-value = <0x0 0x1 0x1 0x1 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
			interconnect-names = "disp-perf-bw";
			interconnects = <0x2 0xa 0x2 0x0>;
			iommus = <0xa 0x1>;
			mboxes = <0xf 0x0 0x0 0x4 0xf 0x3 0x0 0x4 0xf 0x4 0x0 0x4 0xf 0x7 0xffffffff 0x2 0xf 0x2 0x0 0x4 0xf 0x6 0x0 0x3>;
			mediatek,larb = <0x9>;
			mediatek,mailbox-gce = <0xf>;
			mediatek,smi-id = <0x0>;
			mmdvfs-dvfsrc-vcore-supply = <0xe>;
			operating-points-v2 = <0xd>;
			phandle = <0xa1>;
			power-domains = <0xc 0x3>;
			pre-define-bw = <0xffffffff 0x0 0x0 0x0>;
			reg = <0x0 0x14000000 0x0 0x1000>;
		};

		dsi@14014000 {
			clock-names = "engine", "digital", "hs";
			clocks = <0xb 0x11 0xb 0x1e 0x13>;
			compatible = "mediatek,dsi0", "mediatek,mt6768-dsi";
			interrupts = <0x0 0xee 0x4 0x0>;
			phandle = <0xab>;
			phy-names = "dphy";
			phys = <0x13>;
			reg = <0x0 0x14014000 0x0 0x1000>;
		};

		dsi_te {
			compatible = "mediatek, dsi_te-eint";
			phandle = <0xad>;
			status = "disabled";
		};

		eas-info {
			compatible = "mediatek,eas-info";
			legacy-api-support = <0x1>;
			phandle = <0x9d>;
		};

		fpsgo {
			boost-dram = <0x2>;
			compatible = "mediatek,fpsgo";
			fbt-cpu-mask = <0xff 0xc0 0x3f 0x3f 0xc0 0x3f>;
			interconnect-names = "fpsgo-perf-bw";
			interconnects = <0x2 0x3 0x2 0x0>;
			phandle = <0x9e>;
			required-opps = <0x3>;
			sbe-resceue-enable = <0x1>;
		};

		input_booster_ddr {
			compatible = "samsung,input_booster";
			interconnect-names = "inputbooster-perf-bw";
			interconnects = <0x2 0x1 0x2 0x0>;
			phandle = <0x9f>;
			required-opps = <0x3>;
		};

		mipi_tx_config@11c80000 {
			#clock-cells = <0x0>;
			#phy-cells = <0x0>;
			clock-output-names = "mipi_tx0_pll";
			clocks = <0x12>;
			compatible = "mediatek,mipi_tx_config0", "mediatek,mt6768-mipi-tx";
			phandle = <0x13>;
			reg = <0x0 0x11c80000 0x0 0x1000>;
		};

		mtk_leds {
			phandle = <0x9b>;

			backlight {
				label = "lcd-backlight";
				max-brightness = <0xff>;
				max-hw-brightness = <0x3ff>;
				min-hw-brightness = <0x4>;
			};
		};
	};

	sound {
		compatible = "mediatek,mt6768-mt6358-sound";
		mediatek,platform = <0x81>;
		phandle = <0x132>;
	};

	spi0@1100a000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x8 0xb 0x8 0x5b 0x7 0x1b>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x8a 0x4 0x0>;
		mediatek,pad-select = <0x0>;
		phandle = <0x120>;
		reg = <0x0 0x1100a000 0x0 0x1000>;
	};

	spi1@11010000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x8 0xb 0x8 0x5b 0x7 0x34>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x8b 0x4 0x0>;
		mediatek,pad-select = <0x0>;
		phandle = <0x12a>;
		reg = <0x0 0x11010000 0x0 0x1000>;
	};

	spi2@11012000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x8 0xb 0x8 0x5b 0x7 0x37>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x91 0x4 0x0>;
		mediatek,pad-select = <0x0>;
		phandle = <0x12b>;
		reg = <0x0 0x11012000 0x0 0x1000>;
	};

	spi3@11013000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x8 0xb 0x8 0x5b 0x7 0x38>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x92 0x4 0x0>;
		mediatek,pad-select = <0x0>;
		phandle = <0x12c>;
		reg = <0x0 0x11013000 0x0 0x1000>;
	};

	spi4@11014000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x8 0xb 0x8 0x5b 0x7 0x41>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x74 0x4 0x0>;
		mediatek,pad-select = <0x0>;
		phandle = <0x12d>;
		reg = <0x0 0x11014000 0x0 0x1000>;
	};

	spi5@11015000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x8 0xb 0x8 0x5b 0x7 0x42>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x75 0x4 0x0>;
		mediatek,pad-select = <0x0>;
		phandle = <0x12e>;
		reg = <0x0 0x11015000 0x0 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x0 0x10214000 0x0 0x1000>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x93>;
	};

	sspm@10440000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0xd7 0x4 0x0 0x0 0xda 0x4 0x0 0x0 0xdb 0x4 0x0 0x0 0xdc 0x4 0x0 0x0 0xdd 0x4 0x0 0x0 0xde 0x4 0x0>;
		reg = <0x0 0x10400000 0x0 0x28000 0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x8 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x8 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x8 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x8 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x8>;
		reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_ctrl", "mbox1_base", "mbox1_ctrl", "mbox2_base", "mbox2_ctrl", "mbox3_base", "mbox3_ctrl", "mbox4_base", "mbox4_ctrl";
		sspm_mem_key = "mediatek,reserve-memory-sspm_share";
		sspm_mem_tbl = <0x0 0x100100 0x1 0x300 0x2 0xc00 0x3 0x1800 0x4 0x1000 0x5 0x1800 0x6 0x400000 0x7 0x9000 0x8 0x1000>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		interrupts = <0x0 0x127 0x4 0x0>;
		mediatek,cirq_num = <0xe8>;
		mediatek,spi_start_offset = <0x40>;
		reg = <0x0 0x10204000 0x0 0x1000>;
	};

	syscon@15020000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6768-imgsys", "syscon";
		phandle = <0x27>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	systimer@10017000 {
		clocks = <0x3c>;
		compatible = "mediatek,mt6768-timer", "mediatek,mt6765-timer", "mediatek,sys_timer";
		interrupts = <0x0 0xcf 0x4 0x0 0x0 0xd0 0x4 0x0 0x0 0xd1 0x4 0x0>;
		phandle = <0xfb>;
		reg = <0x0 0x10017000 0x0 0x1000>;
	};

	tcpc_pd_eint {
		phandle = <0x154>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x0 0x12a 0x1 0x0>;
	};

	teegris {
		compatible = "samsung,teegris";
		interrupts = <0x0 0x106 0x1 0x0 0x0 0x107 0x1 0x0>;
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channel-names = "thermistor-ch0";
		io-channels = <0x35 0x0>;
		phandle = <0x122>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channel-names = "thermistor-ch1";
		io-channels = <0x35 0x1>;
		phandle = <0x123>;
	};

	thermal-sensor4 {
		compatible = "mediatek,mtboard-thermistor4";
		io-channel-names = "thermistor-ch3";
		io-channels = <0x35 0x2>;
		phandle = <0x124>;
	};

	thermal-sensor5 {
		compatible = "mediatek,mtboard-thermistor5";
		io-channel-names = "thermistor-ch4";
		io-channels = <0x35 0x3>;
		phandle = <0x125>;
	};

	thermal_ctrl@1100b000 {
		clock-names = "therm-main", "auxadc-main";
		clocks = <0x7 0xa 0x7 0x21>;
		compatible = "mediatek,therm_ctrl";
		interrupts = <0x0 0x63 0x4 0x0>;
		nvmem-cell-names = "thermal-calibration-data";
		nvmem-cells = <0x5d>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0xd 0x8 0x0 0x1 0xe 0x8 0x0 0x1 0xb 0x8 0x0 0x1 0xa 0x8 0x0>;
		phandle = <0xb8>;
	};

	topckgen@10000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,topckgen", "syscon";
		phandle = <0x8>;
		reg = <0x0 0x10000000 0x0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x0 0x1001b000 0x0 0x1000>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x0 0x10011000 0x0 0x1000>;
	};

	toprgu@10007000 {
		#reset-cells = <0x1>;
		compatible = "mediatek,mt6768-wdt", "mediatek,mt6589-wdt", "mediatek,toprgu", "syscon", "simple-mfd";
		mediatek,rg_dfd_timeout = <0xa0>;
		phandle = <0xc6>;
		reg = <0x0 0x10007000 0x0 0x1000>;

		reboot-mode {
			compatible = "syscon-reboot-mode";
			mask = <0xf>;
			mode-bootloader = <0x3>;
			mode-charger = <0x1>;
			mode-ddr-reserve = <0x6>;
			mode-dm-verity-dev-corrupt = <0x4>;
			mode-kpoc = <0x5>;
			mode-meta = <0x7>;
			mode-recovery = <0x2>;
			mode-rpmbpk = <0x8>;
			offset = <0x24>;
		};
	};

	touch {
		compatible = "goodix,touch";
		phandle = <0x158>;
	};

	touch-tui0 {
		compatible = "mediatek,tui_common";
		phandle = <0x159>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		interrupts = <0x0 0xb0 0x4 0x0>;
		reg = <0x0 0x1020f000 0x0 0x1000>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		phandle = <0x162>;
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
			phandle = <0x163>;
			tz-supply = <0x9a>;
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			phandle = <0x99>;
			ppi-interrupt-parent = <0x1>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
			phandle = <0x98>;
		};

		tz-system {
			compatible = "mediatek,trusty-tz";
			irq-supply = <0x99>;
			phandle = <0x9a>;
			virtio-supply = <0x98>;
		};
	};

	usb-boost-manager {
		compatible = "mediatek,usb-boost", "mediatek,mt6768-usb-boost";
		interconnect-names = "icc-bw";
		interconnects = <0x2 0x17 0x2 0x0>;
		phandle = <0x131>;
		required-opps = <0x3>;
		small-core = <0x1312d0>;
		usb-audio;
	};

	usb-phy@11cc0000 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,generic-tphy-v1";
		phandle = <0x12f>;
		ranges;
		reg = <0x0 0x11cc0000 0x0 0x800>;
		status = "okay";

		usb-phy@11cc0800 {
			#phy-cells = <0x1>;
			clock-names = "ref";
			clocks = <0x12>;
			mediatek,disc-host = <0x9>;
			mediatek,discth = <0xf>;
			mediatek,eye-term = <0x3>;
			mediatek,eye-term-host = <0x3>;
			mediatek,eye-vrt = <0x7>;
			mediatek,eye-vrt-host = <0x7>;
			mediatek,rev6 = <0x3>;
			mediatek,rev6-host = <0x3>;
			nvmem-cell-masks = <0x1f>;
			nvmem-cell-names = "intr_cal";
			nvmem-cells = <0x6a>;
			phandle = <0x59>;
			reg = <0x0 0x11cc0800 0x0 0x100>;
			status = "okay";
		};
	};

	usb0@11200000 {
		cdp-block;
		clock-names = "sys_clk", "ref_clk", "src_clk";
		clocks = <0x7 0x8 0x8 0x66 0x8 0x20>;
		compatible = "mediatek,mt6768-usb20";
		dr_mode = "otg";
		host-suspend-disable;
		infracg = <0x7>;
		interrupt-names = "mc";
		interrupts = <0x0 0x61 0x4 0x0>;
		mode = <0x2>;
		multipoint = <0x1>;
		num_eps = <0x10>;
		pericfg = <0x68>;
		phandle = <0x5a>;
		phys = <0x59 0x3>;
		reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11cc0000 0x0 0x10000>;
		usb-role-switch;
		usb_phy_offset = <0x800>;
		wakeup-source;

		port {

			endpoint@0 {
				phandle = <0x96>;
				remote-endpoint = <0x69>;
			};
		};
	};

	usb1p_sif@11210000 {
		compatible = "mediatek,usb1p_sif";
		reg = <0x0 0x11210000 0x0 0x10000>;
	};

	usb_meta {
		compatible = "mediatek,usb-meta";
		phandle = <0x130>;
		udc = <0x5a>;
	};

	usbpd_pm {
		compatible = "unisemipower,usbpd-pm";
		pd-adapter-min-curr-required = <0x7d0>;
		pd-adapter-min-vol-required = <0x2af8>;
		pd-bat-curr-max = <0x157c>;
		pd-bat-volt-max = <0x1130>;
		pd-bus-curr-max = <0xad2>;
		pd-bus-volt-max = <0x38a4>;
		pd-fc2-disable-sw;
		pd-fc2-min-vbat-for-cp = <0xce4>;
		pd-fc2-one-step = <0x1>;
		pd-fc2-taper-curr = <0x5dc>;
		phandle = <0x150>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x12b 0x1 0x0 0x0 0x12c 0x1 0x0>;
		phandle = <0xb2>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	vcodec_dec@16000000 {
		bandwidth-table = <0x3 0x0 0x3b5 0x6 0x1 0x1>;
		clock-names = "CORE_MT_CG_VDEC";
		clocks = <0x2a 0x0>;
		compatible = "mediatek,mt6768-vcodec-dec";
		interconnect-names = "path_vdec_mc", "path_larb1";
		interconnect-num = <0x2>;
		interconnects = <0x11 0x40020 0x11 0x10000 0x11 0x30001 0x11 0x10000>;
		interrupts = <0x0 0xf6 0x4 0x0>;
		iommus = <0xa 0x20 0xa 0x21 0xa 0x22 0xa 0x23 0xa 0x24 0xa 0x25 0xa 0x26 0xa 0x27 0xa 0x28>;
		m4u-port-names = "M4U_PORT_VDEC_MC", "M4U_PORT_VDEC_PP", "M4U_PORT_VDEC_VLD", "M4U_PORT_VDEC_VLD2", "M4U_PORT_VDEC_AVC_MV", "M4U_PORT_VDEC_PRED_RD", "M4U_PORT_VDEC_PRED_WR", "M4U_PORT_VDEC_PPWRAP", "M4U_PORT_VDEC_TILE";
		m4u-ports = <0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28>;
		max-op-rate-table = <0x3447504d 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1 0x3147504d 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1 0x3247504d 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1 0x33363248 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1 0x34363248 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e 0x31435641 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e 0x43564548 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e 0x35363248 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e 0x30395056 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e>;
		mediatek,ipm = <0x1>;
		mediatek,larbs = <0x3d>;
		mediatek,platform = "platform:mt6768";
		mediatek,vcu = <0x87>;
		mmdvfs-dvfsrc-vcore-supply = <0xe>;
		operating-points-v2 = <0xd>;
		phandle = <0x13a>;
		reg = <0x0 0x16000000 0x0 0x1000 0x0 0x16020000 0x0 0x400 0x0 0x16025000 0x0 0x1000>;
		reg-names = "VDEC_SYS", "VDEC_VLD", "VDEC_MISC";
		svp-mtee = <0x1>;
		throughput-min = <0xd970100>;
		throughput-normal-max = <0x1298be00>;
		throughput-op-rate-thresh = <0x78>;
		throughput-table = <0x3447504d 0x0 0x282 0x282 0x3147504d 0x0 0x255 0x255 0x3247504d 0x0 0x255 0x255 0x33363248 0x0 0x255 0x255 0x34363248 0x0 0x2d2 0x2d2 0x31435641 0x0 0x2d2 0x2d2 0x43564548 0x0 0x2d2 0x2d2 0x35363248 0x0 0x2d2 0x2d2 0x30395056 0x0 0x2d2 0x2d2>;
		vdec-set-bw-in-min-freq = <0x1>;
	};

	vcodec_enc@17000000 {
		bandwidth-table = <0x4 0x0 0x2c8 0x6 0x1 0x4>;
		clock-names = "MT_CG_VENC";
		clocks = <0x29 0x1>;
		compatible = "mediatek,mt6768-vcodec-enc";
		config-table = <0x34363248 0x3fc00 0x4 0x4 0x34363248 0x69780 0x6 0x6 0x34363248 0xffffffff 0x11 0x11 0x43564548 0x3fc00 0x4 0x4 0x43564548 0x69780 0x6 0x6 0x43564548 0xffffffff 0x11 0x11 0x35363248 0x3fc00 0x4 0x4 0x35363248 0x69780 0x6 0x6 0x35363248 0xffffffff 0x11 0x11>;
		interconnect-names = "path_venc_rcpu", "path_larb4";
		interconnect-num = <0x2>;
		interconnects = <0x11 0x40080 0x11 0x10000 0x11 0x30004 0x11 0x10000>;
		interrupts = <0x0 0xf3 0x4 0x0>;
		iommus = <0xa 0x80 0xa 0x81 0xa 0x82 0xa 0x83 0xa 0x84 0xa 0x85 0xa 0x86 0xa 0x87 0xa 0x88 0xa 0x89 0xa 0x8a>;
		mediatek,ipm = <0x1>;
		mediatek,larbs = <0x40>;
		mediatek,platform = "platform:mt6768";
		mediatek,vcu = <0x87>;
		mmdvfs-dvfsrc-vcore-supply = <0xe>;
		operating-points-v2 = <0x88>;
		phandle = <0x13b>;
		reg = <0x0 0x17020000 0x0 0x2000>;
		reg-names = "VENC_SYS";
		throughput-config-offset = <0x2>;
		throughput-min = <0x1298be00>;
		throughput-normal-max = <0x1b3d4440>;
		throughput-op-rate-thresh = <0x78>;
		throughput-table = <0x34363248 0x4 0x4aa 0x4aa 0x1298be00 0x58 0x34363248 0x6 0x3c2 0x3c2 0x18cba800 0x75 0x34363248 0x11 0x3c2 0x3c2 0x1b3d4440 0x80 0x43564548 0x4 0x4aa 0x4aa 0x1298be00 0x58 0x43564548 0x6 0x3c2 0x3c2 0x18cba800 0x75 0x43564548 0x11 0x3c2 0x3c2 0x1b3d4440 0x80 0x35363248 0x4 0x4aa 0x4aa 0x1298be00 0x58 0x35363248 0x6 0x3c2 0x3c2 0x18cba800 0x75 0x35363248 0x11 0x3c2 0x3c2 0x1b3d4440 0x80>;
		venc-disable-hw-break = <0x1>;
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		gce-event-names = "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_128B_cnt_done";
		gce-events = <0xf 0x121 0xf 0x122 0xf 0x124 0xf 0x125>;
		gce-norm-token = [02 b8];
		gce-sec-token = [02 b9];
		iommus = <0xa 0x20 0xa 0x21 0xa 0x22 0xa 0x23 0xa 0x24 0xa 0x25 0xa 0x26 0xa 0x27 0xa 0x28>;
		mboxes = <0xf 0xc 0x0 0x1 0xf 0x1 0x0 0x1 0x10 0xc 0x0 0x1>;
		mediatek,dec-gce-th-num = <0x0>;
		mediatek,enc-gce-th-num = <0x2>;
		mediatek,mailbox-gce = <0xf>;
		mediatek,vcu-off = <0x0>;
		mediatek,vcuid = <0x0>;
		mediatek,vcuname = "vcu";
		phandle = <0x87>;
		reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x19002000 0x0 0x1000>;
	};

	vcu_iommu_venc {
		compatible = "mediatek,vcu-io-venc";
		iommus = <0xa 0x80 0xa 0x81 0xa 0x82 0xa 0x83 0xa 0x84 0xa 0x85 0xa 0x86 0xa 0x87 0xa 0x88 0xa 0x89 0xa 0x8a>;
		mediatek,vcuid = <0x0>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		interrupts = <0x0 0xf6 0x4 0x0>;
		reg = <0x0 0x16020000 0x0 0x10000>;
	};

	vdec_gcon@16000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,vdec_gcon", "syscon";
		phandle = <0x2a>;
		reg = <0x0 0x16000000 0x0 0x1000 0x0 0x16020000 0x0 0x400 0x0 0x16025000 0x0 0x1000>;
	};

	vdec_mbist_ctrl@16001000 {
		compatible = "mediatek,vdec_mbist_ctrl";
		reg = <0x0 0x16001000 0x0 0x1000>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		interrupts = <0x0 0xf3 0x4 0x0>;
		reg = <0x0 0x17020000 0x0 0x10000>;
	};

	venc_gcon@17000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,venc_gcon", "syscon";
		phandle = <0x29>;
		reg = <0x0 0x17000000 0x0 0x1000 0x0 0x17020000 0x0 0x1000>;
	};

	venc_jpg@17030000 {
		clock-names = "jpgenc";
		clocks = <0x29 0x2>;
		compatible = "mediatek,mtk-jpgenc";
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		interconnect-names = "path_jpegenc_bsdma";
		interconnect-num = <0x1>;
		interconnects = <0x11 0x40086 0x11 0x10000>;
		interrupts = <0x0 0xf5 0x4 0x0>;
		iommus = <0xa 0x86>;
		mediatek,larb = <0x40>;
		mmdvfs-dvfsrc-vcore-supply = <0xe>;
		operating-points-v2 = <0x88>;
		reg = <0x0 0x17030000 0x0 0x10000>;
		support-34bits = <0x0>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		interrupts = <0x0 0x11d 0x4 0x0>;
		memory-region = <0x89>;
		phandle = <0x13c>;
		reg = <0x0 0x18000000 0x0 0x100000>;
	};
};
