

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_1_x0'
================================================================
* Date:           Sun Sep 18 13:56:54 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16273|    16273|  54.238 us|  54.238 us|  16273|  16273|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                             Loop Name                                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1_D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2   |    16272|    16272|       678|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3_D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4  |      641|      641|         7|          5|          1|   128|       yes|
        | + D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_7                                                 |       32|       32|         3|          2|          2|    16|       yes|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 2
  Pipeline-0 : II = 5, D = 7, States = { 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 2, D = 3, States = { 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 10 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_1_x0148, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_1_x0148, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:11122]   --->   Operation 19 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:11131]   --->   Operation 20 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln11122 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:11122]   --->   Operation 21 'specmemcore' 'specmemcore_ln11122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 22 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_split_V_addr_269 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 23 'getelementptr' 'data_split_V_addr_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_split_V_addr_270 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 24 'getelementptr' 'data_split_V_addr_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_split_V_addr_271 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 25 'getelementptr' 'data_split_V_addr_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln11125 = br void" [./dut.cpp:11125]   --->   Operation 26 'br' 'br_ln11125' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i5 0, void, i5 %add_ln890_70, void %.loopexit376"   --->   Operation 27 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln890_70 = add i5 %indvar_flatten8, i5 1"   --->   Operation 28 'add' 'add_ln890_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten8, i5 24"   --->   Operation 29 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split17, void"   --->   Operation 30 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1_D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2_str"   --->   Operation 31 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_200"   --->   Operation 33 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln890 = br void"   --->   Operation 34 'br' 'br_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln11177 = ret" [./dut.cpp:11177]   --->   Operation 35 'ret' 'ret_ln11177' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %.split17, i8 %add_ln890, void %.preheader3"   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split17, i4 %select_ln890_38, void %.preheader3"   --->   Operation 37 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split17, i5 %add_ln691_1073, void %.preheader3"   --->   Operation 38 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 39 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.58ns)   --->   "%icmp_ln890_992 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 40 'icmp' 'icmp_ln890_992' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_992, void %.preheader3, void %.preheader.preheader"   --->   Operation 41 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 42 'add' 'add_ln691' <Predicate = (!icmp_ln890_992)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.63ns)   --->   "%icmp_ln890_993 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 43 'icmp' 'icmp_ln890_993' <Predicate = (!icmp_ln890_992)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_993, i5 0, i5 %c8_V"   --->   Operation 44 'select' 'select_ln890' <Predicate = (!icmp_ln890_992)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.35ns)   --->   "%select_ln890_38 = select i1 %icmp_ln890_993, i4 %add_ln691, i4 %c7_V"   --->   Operation 45 'select' 'select_ln890_38' <Predicate = (!icmp_ln890_992)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_38, i32 2"   --->   Operation 46 'bitselect' 'tmp_438' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_38"   --->   Operation 47 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_438" [./dut.cpp:11143]   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln11143 = zext i6 %tmp_s" [./dut.cpp:11143]   --->   Operation 49 'zext' 'zext_ln11143' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11143" [./dut.cpp:11143]   --->   Operation 50 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11143]   --->   Operation 51 'load' 'out_data_V' <Predicate = (!icmp_ln890_992)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 52 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11143]   --->   Operation 52 'load' 'out_data_V' <Predicate = (!icmp_ln890_992)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %out_data_V"   --->   Operation 53 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.69ns)   --->   "%store_ln11145 = store i32 %trunc_ln674, i2 %data_split_V_addr_271" [./dut.cpp:11145]   --->   Operation 54 'store' 'store_ln11145' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 55 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.69ns)   --->   "%store_ln11145 = store i32 %p_Result_1, i2 %data_split_V_addr_270" [./dut.cpp:11145]   --->   Operation 56 'store' 'store_ln11145' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 57 'partselect' 'p_Result_2' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 58 'partselect' 'p_Result_3' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 59 [1/1] (0.69ns)   --->   "%store_ln11145 = store i32 %p_Result_2, i2 %data_split_V_addr_269" [./dut.cpp:11145]   --->   Operation 59 'store' 'store_ln11145' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 60 [1/1] (0.69ns)   --->   "%store_ln11145 = store i32 %p_Result_3, i2 %data_split_V_addr" [./dut.cpp:11145]   --->   Operation 60 'store' 'store_ln11145' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %trunc_ln890"   --->   Operation 61 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.21ns)   --->   "%tmp_440 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_1_x0148" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'read' 'tmp_440' <Predicate = (!icmp_ln890_992)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%data_split_V_addr_272 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 63 'getelementptr' 'data_split_V_addr_272' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.69ns)   --->   "%store_ln11153 = store i32 %tmp_440, i2 %data_split_V_addr_272" [./dut.cpp:11153]   --->   Operation 64 'store' 'store_ln11153' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 65 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_271"   --->   Operation 65 'load' 'v2_V' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 66 [2/2] (0.69ns)   --->   "%v2_V_1855 = load i2 %data_split_V_addr_270"   --->   Operation 66 'load' 'v2_V_1855' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln691_1073 = add i5 %select_ln890, i5 1"   --->   Operation 67 'add' 'add_ln691_1073' <Predicate = (!icmp_ln890_992)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 68 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_271"   --->   Operation 68 'load' 'v2_V' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 69 [1/2] (0.69ns)   --->   "%v2_V_1855 = load i2 %data_split_V_addr_270"   --->   Operation 69 'load' 'v2_V_1855' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 70 [2/2] (0.69ns)   --->   "%v2_V_1856 = load i2 %data_split_V_addr_269"   --->   Operation 70 'load' 'v2_V_1856' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 71 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 71 'load' 'v1_V' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3_D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4_str"   --->   Operation 72 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln11135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:11135]   --->   Operation 74 'specpipeline' 'specpipeline_ln11135' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln11135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_408" [./dut.cpp:11135]   --->   Operation 75 'specloopname' 'specloopname_ln11135' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_9 : Operation 76 [1/2] (0.69ns)   --->   "%v2_V_1856 = load i2 %data_split_V_addr_269"   --->   Operation 76 'load' 'v2_V_1856' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 77 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 77 'load' 'v1_V' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1856, i32 %v2_V_1855, i32 %v2_V"   --->   Operation 78 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (1.20ns)   --->   "%store_ln11155 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:11155]   --->   Operation 79 'store' 'store_ln11155' <Predicate = (!icmp_ln890_992)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.38>
ST_10 : Operation 81 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 81 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 11 <SV = 4> <Delay = 1.20>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1074, void %.split13, i5 0, void %.preheader.preheader"   --->   Operation 82 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln691_1074 = add i5 %c5_V, i5 1"   --->   Operation 83 'add' 'add_ln691_1074' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (0.63ns)   --->   "%icmp_ln890_994 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 84 'icmp' 'icmp_ln890_994' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln11162 = br i1 %icmp_ln890_994, void %.split13, void %.loopexit376" [./dut.cpp:11162]   --->   Operation 86 'br' 'br_ln11162' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:11169]   --->   Operation 87 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln11169 = zext i6 %tmp" [./dut.cpp:11169]   --->   Operation 88 'zext' 'zext_ln11169' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%local_D_V_addr_76 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11169" [./dut.cpp:11169]   --->   Operation 89 'getelementptr' 'local_D_V_addr_76' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln11169 = or i6 %tmp, i6 1" [./dut.cpp:11169]   --->   Operation 90 'or' 'or_ln11169' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln11169" [./dut.cpp:11169]   --->   Operation 91 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%local_D_V_addr_77 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_88" [./dut.cpp:11169]   --->   Operation 92 'getelementptr' 'local_D_V_addr_77' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_11 : Operation 93 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_76" [./dut.cpp:11169]   --->   Operation 93 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_994)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_11 : Operation 94 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_77" [./dut.cpp:11169]   --->   Operation 94 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_994)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 12 <SV = 5> <Delay = 2.41>
ST_12 : Operation 95 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_76" [./dut.cpp:11169]   --->   Operation 95 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_994)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_12 : Operation 96 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'write' 'write_ln174' <Predicate = (!icmp_ln890_994)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_12 : Operation 97 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_77" [./dut.cpp:11169]   --->   Operation 97 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_994)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 13 <SV = 6> <Delay = 1.21>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln11162 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:11162]   --->   Operation 98 'specpipeline' 'specpipeline_ln11162' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln11162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_422" [./dut.cpp:11162]   --->   Operation 99 'specloopname' 'specloopname_ln11162' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'write' 'write_ln174' <Predicate = (!icmp_ln890_994)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 102 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten8') with incoming values : ('add_ln890_70') [16]  (0.387 ns)

 <State 2>: 0.707ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten8') with incoming values : ('add_ln890_70') [16]  (0 ns)
	'add' operation ('add_ln890_70') [17]  (0.707 ns)

 <State 3>: 2.26ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('select_ln890_38') [27]  (0 ns)
	'add' operation ('add_ln691') [33]  (0.708 ns)
	'select' operation ('select_ln890_38') [38]  (0.351 ns)
	'getelementptr' operation ('local_D_V_addr', ./dut.cpp:11143) [44]  (0 ns)
	'load' operation ('out_data.V', ./dut.cpp:11143) on array 'local_D.V', ./dut.cpp:11122 [48]  (1.2 ns)

 <State 4>: 1.9ns
The critical path consists of the following:
	'load' operation ('out_data.V', ./dut.cpp:11143) on array 'local_D.V', ./dut.cpp:11122 [48]  (1.2 ns)
	'store' operation ('store_ln11145', ./dut.cpp:11145) of variable 'trunc_ln674' on array 'data_split.V', ./dut.cpp:11131 [50]  (0.699 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln11145', ./dut.cpp:11145) of variable 'p_Result_2' on array 'data_split.V', ./dut.cpp:11131 [54]  (0.699 ns)

 <State 6>: 1.92ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_PE_3_1_x0148' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [47]  (1.22 ns)
	'store' operation ('store_ln11153', ./dut.cpp:11153) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'data_split.V', ./dut.cpp:11131 [58]  (0.699 ns)

 <State 7>: 0.707ns
The critical path consists of the following:
	'add' operation ('add_ln691_1073') [65]  (0.707 ns)

 <State 8>: 0.699ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'data_split.V', ./dut.cpp:11131 [59]  (0.699 ns)

 <State 9>: 1.9ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'data_split.V', ./dut.cpp:11131 [61]  (0.699 ns)
	'store' operation ('store_ln11155', ./dut.cpp:11155) of variable '__Result__' on array 'local_D.V', ./dut.cpp:11122 [64]  (1.2 ns)

 <State 10>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c5.V') with incoming values : ('add_ln691_1074') [70]  (0.387 ns)

 <State 11>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1074') [70]  (0 ns)
	'getelementptr' operation ('local_D_V_addr_76', ./dut.cpp:11169) [78]  (0 ns)
	'load' operation ('local_D_V_load', ./dut.cpp:11169) on array 'local_D.V', ./dut.cpp:11122 [84]  (1.2 ns)

 <State 12>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_D_V_load', ./dut.cpp:11169) on array 'local_D.V', ./dut.cpp:11122 [84]  (1.2 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_1_3_x0180' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [85]  (1.22 ns)

 <State 13>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_1_3_x0180' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [87]  (1.22 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
