From e104e92ee98c8c3dd545a0e101d6044423d256a1 Mon Sep 17 00:00:00 2001
From: Oliver Schildan <oliver.schildan@wago.com>
Date: Wed, 28 Jun 2017 14:42:04 +0000
Subject: [PATCH] dts: correct rmii2.nint via i2c expander

---
 arch/arm/boot/dts/wago-pfc200v2.dtsi |   2 +-
 arch/arm/boot/dts/wago-pfc200v3.dtsi | 261 +++++++++++------------------------
 2 files changed, 85 insertions(+), 178 deletions(-)

diff --git a/arch/arm/boot/dts/wago-pfc200v2.dtsi b/arch/arm/boot/dts/wago-pfc200v2.dtsi
index f45e7ce..fa11f1f 100644
--- a/arch/arm/boot/dts/wago-pfc200v2.dtsi
+++ b/arch/arm/boot/dts/wago-pfc200v2.dtsi
@@ -52,7 +52,7 @@
                 vin-supply = <&dcdc4_reg>;
 	};
 
-	ksz8863 {
+	ksz8863: ksz8863 {
 		compatible = "micrel,ksz8863";
 		pinctrl-names = "default";
 		pinctrl-0 = <&ksz8863_pins>;
diff --git a/arch/arm/boot/dts/wago-pfc200v3.dtsi b/arch/arm/boot/dts/wago-pfc200v3.dtsi
index 6d7b4fb..7556503 100644
--- a/arch/arm/boot/dts/wago-pfc200v3.dtsi
+++ b/arch/arm/boot/dts/wago-pfc200v3.dtsi
@@ -22,6 +22,8 @@
 		 600000  1100000
 		 300000  950000
 	>;
+
+
 };
 
 &memory {
@@ -41,6 +43,16 @@
 	//adjtimex,frequency = <200000>;
 };
 
+&ksz8863 {
+	pinctrl-0 = <&ksz8863_pins>;
+	status = "okay";
+
+	ksz,reset-switch;
+	ksz,gpio-reset = <&ctrl_20 4 GPIO_ACTIVE_LOW>;
+	ksz,disable-internal-ldo;
+	ksz,mii-bus = <&bitbang_mdio0>;
+};
+
 /*
 	this name of the gpio-keys device is a
 	historical heritage from 3.6.11 kernel.
@@ -167,91 +179,7 @@
 			*/
 		>;
 	};
-#if 0
-	mmc0_pins: pinmux_mmc0_pins {
-		pinctrl-single,pins = <
-
-		/*  used for (MMC0=SD Card) */
-		0x100 (PIN_INPUT_PULLUP	| SLEWCTRL_FAST	| MUX_MODE0)    /* mmc0_clk.mmc0_clk   */		//g17	CLK-SD
-		0x104 (PIN_INPUT_PULLUP	| SLEWCTRL_FAST	| MUX_MODE0)    /* mmc0_cmd.mmc0_cmd   */		//g18	CMD-SD
-		0x0fc (PIN_INPUT_PULLUP	| SLEWCTRL_FAST	| MUX_MODE0)    /* mmc0_dat0.mmc0_dat0 */		//g16	D0-SD
-		0x0f8 (PIN_INPUT_PULLUP	| SLEWCTRL_FAST	| MUX_MODE0)    /* mmc0_dat1.mmc0_dat1 */		//g15	D1-SD
-		0x0f4 (PIN_INPUT_PULLUP	| SLEWCTRL_FAST	| MUX_MODE0)    /* mmc0_dat2.mmc0_dat2 */		//f18	D2-SD
-		0x0f0 (PIN_INPUT_PULLUP	| SLEWCTRL_FAST	| MUX_MODE0)    /* mmc0_dat3.mmc0_dat3 */		//f17	D3-SD
-		0x04c (PIN_INPUT_PULLUP					| MUX_MODE7)	/* gpmc_a3.gpio1_19 */			//t14	nCD-SD
-		0x090 (PIN_INPUT_PULLUP					| MUX_MODE7)	/* gpmc_advn_ale.gpio2_2 */		//r7	nWP-SD
-		 >;
-	};
-
-	mmc1_pins: pinmux_mmc1_pins {
-		 pinctrl-single,pins = <
-
-		/*  used for (eMMC) */
-		0x080 (PIN_INPUT_PULLUP	| SLEWCTRL_FAST	| MUX_MODE2)    /* gpmc_csn1.mmc1_clk   */		//u9	CLK-EMMC
-		0x084 (PIN_INPUT_PULLUP	| SLEWCTRL_FAST	| MUX_MODE2)    /* gpmc_csn2.mmc1_cmd   */		//v9	CMD-EMMC
-		0x12c (PIN_INPUT_PULLUP	| SLEWCTRL_FAST	| MUX_MODE4)    /* mii1_tx_clk.mmc1_dat0 */		//k18	D0-EMMC
-		0x130 (PIN_INPUT_PULLUP	| SLEWCTRL_FAST	| MUX_MODE4)    /* mii1_rx_clk.mmc1_dat1 */		//l18	D1-EMMC
-		0x138 (PIN_INPUT_PULLUP	| SLEWCTRL_FAST	| MUX_MODE4)    /* mii1_rxd3.mmc1_dat2 */		//l17	D2-EMMC
-		0x134 (PIN_INPUT_PULLUP	| SLEWCTRL_FAST	| MUX_MODE0)    /* mii1_rxd2.mmc1_dat3 */		//l16	D3-EMMC
-		>;
-	};
-#endif
-	uart5_pins: pinmux_uart5_pins { /* KBUS firmware download / handshake */
-		 pinctrl-single,pins = <
-
-		/*  used for (XE164 KBUS image download or cortex-m0 image download) */
-		0x118 (PIN_OUTPUT_PULLUP	| SLEWCTRL_SLOW	| MUX_MODE3)	/* mii1_rx_dv.uart5.txd */		//j17	TXD-XE164-CORTEX
-		0x0D8 (PIN_INPUT_PULLUP						| MUX_MODE4)	/* lcd_data14.uart5.rxd */		//v4	RXD-XE164-CORTEX
-		 >;
-	};
-
-	spi0_pins: pinmux_spi0_pins { /* KBUS data communication */
-		pinctrl-single,pins = <
-
-		/*  used for (XE164 KBUS communication) */
-		0x150 (PIN_INPUT_PULLUP		| SLEWCTRL_SLOW	| MUX_MODE0)	/* spi0_sclk.spio_sclk */		//a17	CLK-XE164
-		0x168 (PIN_INPUT_PULLDOWN					| MUX_MODE4)	/* uart0_ctsn.spi1.miso */		//e18	MISO-XE164
-		0x16c (PIN_OUTPUT_PULLDOWN	| SLEWCTRL_SLOW	| MUX_MODE4)	/* uart0_rtsn.spi1.mosi */		//e17	MOSI-XE164
-		0x15c (PIN_OUTPUT_PULLUP	| SLEWCTRL_SLOW	| MUX_MODE0)	/* spi0_cs0.spi0_cs0 */			//a16	nCS-XE164
-		>;
-	};
-
-	spi1_pins: pinmux_spi1_pins { /* TPM data communication */
-		pinctrl-single,pins = <
-
-		/*  used for (TPM) */
-		0x154 (PIN_INPUT_PULLUP						| MUX_MODE0)	/* spi0_d0.spi0.d0 */			//b17	MISO-TPM
-		0x158 (PIN_OUTPUT_PULLUP	| SLEWCTRL_FAST	| MUX_MODE0)	/* spi0_d1.spi0.d1 */			//b16	MOSI-TPM
-		0x190 (PIN_OUTPUT_PULLDOWN	| SLEWCTRL_FAST	| MUX_MODE3)	/* mcasp0_aclkx.spi1.clk */	//a13	CLK-TPM
-		0x164 (PIN_OUTPUT			| SLEWCTRL_FAST	| MUX_MODE3)	/* ecap0_in_pwm0_out.spi1.ncs1 */	//c18	nCS1-TPM
-		>;
-	};
-
-	i2c0_pins: pinmux_i2c0_pins { /* PMIC, RTC, LED-GPIO-Expander, IO-GPIO-Expander, EEPROM */
-		pinctrl-single,pins = <
-
-		/*  used for (I2C0 max 400kHz) */
-		0x188 (PIN_INPUT_PULLUP	| SLEWCTRL_SLOW	| MUX_MODE0)	/* i2c0_sda.i2c0_sda */			//c17	SDA
-		0x18c (PIN_INPUT_PULLUP	| SLEWCTRL_SLOW	| MUX_MODE0)	/* i2c0_scl.i2c0_scl */			//c16	SCL
-		/*Devices*/
-			/*
-			*	I2C0.tps@24							(PMIC Power Managment IC)
-			*	I2C0.rtc_r2221t@32					(Real Time Clock IC)
-			*	I2C0.pca9552@60						(LED Port Expander "SYS / RUN / IO / MS / NS / CAN-lED")
-			*	I2C0.pca9552@61						(LED Port Expander "BF / DIA / U4 / U3 / U2 / U1-lED")
-			*	I2C0.at24cs128n@54					(EEPROM name plate)
-			*	I2C0.pca9554@10	--> IO0.nEN-WDG		(enable extern watchdog, low activ, default off= high)
-			*					--> IO1.nRST-FB		(enable for DPC31 or netX51, high activ, default off = low)
-			*					--> IO2.nCS-MCU		(uart5 switch for cortext-m0 or xe164, low activ, default off = high)
-			*					--> IO3.nRST-KBUS	(enable for XE164 KBUS ASIC, high activ, default on = high)
-			*					--> IO4.EN-RMII2	(enable for RMII2 ethernet switch, high activ, default off = low)
-			*					--> IO5.4G-PWR-KEY	(enable for 4G modul,
-			*					--> IO6.4G-Reset	(enable for 4G modul,
-			*					--> IO7.EN-RMII1	(enable for RMII1 ethernet switch, high activ, default off = low)
-			*/
-		>;
-	};
-
+	
 	sdcard_pins: pinmux_sdcard_pins {
 		pinctrl-single,pins = <
 
@@ -333,6 +261,13 @@
 		>;
 	};
 
+	ksz8863_pins: pinmux_ksz8863_pins {
+		pinctrl-single,pins = <
+			0x0dc (PIN_INPUT_PULLDOWN       | MUX_MODE7)    /* lcd_data15.gpio0_11       (gpio0_11), rmii2.nint/Int    */   //t5
+		>;
+	};
+
+
 	cpsw_default_pins: pinmux_cpsw_default_pins {// RMII2 Ethernet Switch
 		pinctrl-single,pins = <
 			0x040 (PIN_OUTPUT	| SLEWCTRL_FAST	| MUX_MODE3)	/* gpmc_a0.rmii2_txen */		//r13
@@ -345,7 +280,8 @@
 			0x074 (PIN_INPUT	| MUX_MODE7)	/* gpmc_wpn.rmii2_rxer */		//u17
 		>;
 	};
-#if 0
+	
+
 	cpsw_sleep_pins: pinmux_cpsw_sleep_pins {
 		pinctrl-single,pins = <
 			0x040 (PIN_INPUT	| MUX_MODE7)	/* gpmc_a0.gpio1_16 */			//r13
@@ -358,69 +294,64 @@
 			0x088 (PIN_INPUT	| MUX_MODE7)	/* gpmc_csn3.gpio2_0 */			//t13
 		>;
 	};
-#endif
 
 	kbus_pins: pinmux_kbus_pins {
 		pinctrl-single,pins = <
-
 		/*  used for (XE164 KBUS io control) */
-		0x058 (PIN_INPUT_PULLUP					| MUX_MODE7)    /* gpmc_a6.gpio1_22 */			//u15	NSYNC-XE164
-		0x05C (PIN_INPUT_PULLUP						| MUX_MODE7)    /* gpmc_a7.gpio1_23 */			//t15	NIRQ-XE164
-		0x1b4 (PIN_INPUT_PULLUP					| MUX_MODE7)    /* xdma_event_intr1.gpio0_20 */	//d14	nRDY-XE164
-		0x1e4 (PIN_OUTPUT_PULLUP	| SLEWCTRL_SLOW	| MUX_MODE7)	/* emu0.gpio3_7 */			//c14	CMDSEL-XE164
-		/* Error Pin */
-		0x060 (PIN_INPUT_PULLUP					| MUX_MODE7)	/* gpmc_a8.gpio1_24 */		//v16	NERR-XE164
-		/* All Error State Pins were removed! (not used by the driver) */
+			0x058 (PIN_INPUT_PULLUP		| MUX_MODE7)    /* gpmc_a6.gpio1_22 */			//u15	NSYNC-XE164
+			0x05C (PIN_INPUT_PULLUP		| MUX_MODE7)    /* gpmc_a7.gpio1_23 */			//t15	NIRQ-XE164
+			0x1b4 (PIN_INPUT_PULLUP		| MUX_MODE7)    /* xdma_event_intr1.gpio0_20 */	//d14	nRDY-XE164
+			0x1e4 (PIN_OUTPUT_PULLUP	| SLEWCTRL_SLOW	| MUX_MODE7)	/* emu0.gpio3_7 */			//c14	CMDSEL-XE164
+			/* Error Pin */
+			0x060 (PIN_INPUT_PULLUP		| MUX_MODE7)	/* gpmc_a8.gpio1_24 */		//v16	NERR-XE164
+			/* All Error State Pins were removed! (not used by the driver) */
 		>;
 	};
 
 	gpio0_pins: pinmux_gpio0_pins {
 		pinctrl-single,pins = <
-
-		/*  used for (io control) */
-		0x160 (PIN_INPUT_PULLUP				| MUX_MODE7)	/* spi0_cs1.gpio0_6 */		//c15	IRQ-FB-ASIC
-		0x0DC (PIN_INPUT_PULLUP				| MUX_MODE7)	/* lcd_data15.gpio0_11 */		//t5	nINT-RMII2	(Micrel or Marvell)
-		0x074 (PIN_INPUT_PULLUP				| MUX_MODE7)	/* gpmc_wpn.gpio0_31 */		//u17	nINT-PHY2 Lantiq Phy 2(old RMII2.RXER)
-
-		/* timer 4 as watchdog ip*/
-		//0x1b0 (PIN_OUTPUT_PULLUP	| SLEWCTRL_SLOW	| MUX_MODE2)	/* xdma_event_intr0.timer4 */	//a15	RESET-LED_Server
-		0x1b0 (PIN_OUTPUT_PULLUP	| SLEWCTRL_SLOW	| MUX_MODE7)	/* xdma_event_intr0.gpio0_19 */	//a15	RESET-LED_Server
+			/*  used for (io control) */
+			0x160 (PIN_INPUT_PULLUP		| MUX_MODE7)	/* spi0_cs1.gpio0_6 */		//c15	IRQ-FB-ASIC
+			0x0DC (PIN_INPUT_PULLUP		| MUX_MODE7)	/* lcd_data15.gpio0_11 */		//t5	nINT-RMII2	(Micrel or Marvell)
+			0x074 (PIN_INPUT_PULLUP		| MUX_MODE7)	/* gpmc_wpn.gpio0_31 */		//u17	nINT-PHY2 Lantiq Phy 2(old RMII2.RXER)
+
+			/* timer 4 as watchdog ip*/
+			//0x1b0 (PIN_OUTPUT_PULLUP	| SLEWCTRL_SLOW	| MUX_MODE2)	/* xdma_event_intr0.timer4 */	//a15	RESET-LED_Server
+			0x1b0 (PIN_OUTPUT_PULLUP	| SLEWCTRL_SLOW	| MUX_MODE7)	/* xdma_event_intr0.gpio0_19 */	//a15	RESET-LED_Server
 		>;
 	};
 
 	gpio1_pins: pinmux_gpio1_pins {
 		pinctrl-single,pins = <
-
-		/*  used for (io control) */
-		0x044 (PIN_INPUT_PULLUP	| MUX_MODE7)	/* gpmc_a1.gpio1_17 */		//v14	ALARM-USV (old RMII1.nINT)
-		0x048 (PIN_OUTPUT_PULLUP	| SLEWCTRL_SLOW	| MUX_MODE7)	/* gpmc_a2.gpio1_18 */			//u14	BOOT-SEL
-		0x064 (PIN_INPUT_PULLUP						| MUX_MODE7)	/* gpmc_a9.gpio1_25 */			//u16	DPSYNC-FB-ASIC
+			/*  used for (io control) */
+			0x044 (PIN_INPUT_PULLUP		| MUX_MODE7)	/* gpmc_a1.gpio1_17 */		//v14	ALARM-USV (old RMII1.nINT)
+			0x048 (PIN_OUTPUT_PULLUP	| SLEWCTRL_SLOW	| MUX_MODE7)	/* gpmc_a2.gpio1_18 */			//u14	BOOT-SEL
+			0x064 (PIN_INPUT_PULLUP		| MUX_MODE7)	/* gpmc_a9.gpio1_25 */			//u16	DPSYNC-FB-ASIC
 		>;
 	};
 
 	gpio3_pins: pinmux_gpio3_pins {
 		pinctrl-single,pins = <
-
-		/*  used for (io control) */
-		0x110 (PIN_INPUT_PULLUP				| MUX_MODE7)	/* mii1_rxerr.gpio3_2 */		//j15	nINT-PHY1 Lantiq Phy 2(old RMII1.RXER)
-		0x1A8 (PIN_INPUT_PULLUP					| MUX_MODE7)	/* mcasp0_axr1.gpio3_20 /  */	//d13	nINT-PMIC
-		0x1Ac (PIN_INPUT_PULLUP					| MUX_MODE7)	/* mcasp0_ahclkx.gpio3_21  */	//a14	nINT-RTC
-		//0x1e8 (PIN_OUTPUT_PULLDOWN	| SLEWCTRL_SLOW	| MUX_MODE7)	/* emu1.gpio3_8 (gpio3_8) */	//b14	TRIGGER-WDG
-
-		/*  used for (BAS-SPS-Program-Switch ) */
-		0x198 (PIN_INPUT							| MUX_MODE7)	/* mcasp0_axr0.gpio3_16   */	//d12	nRST-BAS
-		0x19c (PIN_INPUT							| MUX_MODE7)	/* mcasp0_ahclkr.gpio3_17 */	//c12	nSTOP-BAS
-		0x1A0 (PIN_INPUT							| MUX_MODE7)	/* mcasp0_aclkr.gpio3_18  */	//b12	nRUN-BAS
-
-		/*  used for (RAB-Reset Button ) */
-		0x194 (PIN_INPUT							| MUX_MODE7)	/* mcasp0_fsx.gpio3_15    */	//b13	RESET-ALL-BUTTON
+			/*  used for (io control) */
+			0x110 (PIN_INPUT_PULLUP		| MUX_MODE7)	/* mii1_rxerr.gpio3_2 */		//j15	nINT-PHY1 Lantiq Phy 2(old RMII1.RXER)
+			0x1A8 (PIN_INPUT_PULLUP		| MUX_MODE7)	/* mcasp0_axr1.gpio3_20 /  */	//d13	nINT-PMIC
+			0x1Ac (PIN_INPUT_PULLUP		| MUX_MODE7)	/* mcasp0_ahclkx.gpio3_21  */	//a14	nINT-RTC
+			//0x1e8 (PIN_OUTPUT_PULLDOWN	| SLEWCTRL_SLOW	| MUX_MODE7)	/* emu1.gpio3_8 (gpio3_8) */	//b14	TRIGGER-WDG
+
+			/*  used for (BAS-SPS-Program-Switch ) */
+			0x198 (PIN_INPUT		| MUX_MODE7)	/* mcasp0_axr0.gpio3_16   */	//d12	nRST-BAS
+			0x19c (PIN_INPUT		| MUX_MODE7)	/* mcasp0_ahclkr.gpio3_17 */	//c12	nSTOP-BAS
+			0x1A0 (PIN_INPUT		| MUX_MODE7)	/* mcasp0_aclkr.gpio3_18  */	//b12	nRUN-BAS
+
+			/*  used for (RAB-Reset Button ) */
+			0x194 (PIN_INPUT		| MUX_MODE7)	/* mcasp0_fsx.gpio3_15    */	//b13	RESET-ALL-BUTTON
 		>;
 	};
 
 	watchdog_pins: pinmux_watchdog_pins {
 		pinctrl-single,pins = <
-			//															/* i2c0.pca9554.IO0	*/			//		nen-wdg
-			0x1e8 (PIN_OUTPUT_PULLDOWN					| MUX_MODE7)	/* emu1.gpio3_8 (gpio3_8) */	//b14	trig-wdg
+			//		/* i2c0.pca9554.IO0	*/			//		nen-wdg
+			0x1e8 (PIN_OUTPUT_PULLDOWN	| MUX_MODE7)	/* emu1.gpio3_8 (gpio3_8) */	//b14	trig-wdg
 		>;
 	};
 
@@ -571,59 +502,13 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&i2c0_pins>;
 
-		pca9554@10 {	/* IO Port Expander only outputs*/
+	ctrl_20: pca9554@20 {	/* IO Port Expander only outputs*/
 		compatible = "nxp,pca9554";
 		#address-cells = <1>;
 		#size-cells = <0>;
-		reg = <0x10>;
-
-		en-wdg@0 {	/* enable extern watchdog, low activ, default off= high */
-			label = "en-wdg";
-			reg = <0>;
-			linux,default-trigger = "none";
-		};
-
-		en-fb@1 {	/* enable for DPC31 or netX51, high activ, default off = low */
-			label = "en-fb";
-			reg = <1>;
-			linux,default-trigger = "none";
-		};
-
-		cs-mcu@2 {	/* uart5 switch for cortext-m0 or xe164, low activ, default off = high */
-			label = "cs-mcu";
-			reg = <2>;
-			linux,default-trigger = "none";
-		};
-
-		en-xe164-green@3 {	/* enable for XE164 KBUS ASIC, high activ, default on = high */
-			label = "en-xe164";
-			reg = <3>;
-			linux,default-trigger = "none";
-		};
-
-		en-rmii2@4 {	/* enable for RMII2 ethernet switch, high activ, default off = low */
-			label = "en-rmii2";
-			reg = <4>;
-			linux,default-trigger = "none";
-		};
-
-		pwr-key-4g@5 {	/* enable for 4G modul */
-			label = "pwr-key";
-			reg = <5>;
-			linux,default-trigger = "none";
-		};
-
-		rst-4g@6 {	/* enable for 4G modul */
-			label = "rst-4g";
-			reg = <6>;
-			linux,default-trigger = "none";
-		};
-
-		en-rmii1@7 {	/* enable for RMII1 ethernet switch, high activ, default off = low */
-			label = "en-rmii1";
-			reg = <7>;
-			linux,default-trigger = "none";
-		};
+		gpio-controller;
+		#gpio-cells = <2>;
+		reg = <0x20>;
 	};
 
 	pca9552@60 {	/* System status Visualization (LED Port Expander "SYS / RUN / IO / MS / NS / CAN-lED")*/
@@ -812,14 +697,36 @@
 *	mac0 --> rmii1 (marvell switch) and
 *	mac1 --> rmii2 (micrel switch)
 */
+
 &mac {
-		status = "disabled";
+	pinctrl-names = "default";
+	pinctrl-0 = <&cpsw_default_pins>;
+	pinctrl-1 = <&cpsw_sleep_pins>;
+	mac_control = <0x18021>; /* force 100MBit full-duplex */
+	active_slave = <1>;
+	status = "okay";
 };
 
 &bitbang_mdio0 {
-		status = "disabled";
+       status = "okay";
+       pinctrl-names = "default", "sleep";
+       pinctrl-0 = <&gpio_bitbang_mdio_pins>;
+       pinctrl-1 = <&gpio_bitbang_mdio_sleep_pins>;
+       gpios = <&gpio0 1 0	/* 0: mdc  */
+		&gpio0 0 0>;   	/* 1: mdio */
+
+       phy1: ethernet-phy@1 {
+		compatible = "ethernet-phy-ieee802.3-c22";
+		reg = <1>;
+       };
+
+       phy2: ethernet-phy@2 {
+		compatible = "ethernet-phy-ieee802.3-c22";
+		reg = <2>;
+       };
 };
 
+
 /*
  * Use a fixed phy for emac1.
  * that's rgmii2
-- 
2.7.4

