// SPDX-License-Identifier: BSD-3-Clause
/*
 * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
 */

#include <dt-bindings/clock/qcom,kaanapali-gcc.h>
#include <dt-bindings/clock/qcom,kaanapali-videocc.h>
#include <dt-bindings/clock/qcom,rpmh.h>
#include <dt-bindings/clock/qcom,sm8750-tcsr.h>
#include <dt-bindings/dma/qcom-gpi.h>
#include <dt-bindings/firmware/qcom,scm.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interconnect/qcom,icc.h>
#include <dt-bindings/interconnect/qcom,kaanapali-rpmh.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/mailbox/qcom-ipcc.h>
#include <dt-bindings/phy/phy-qcom-qmp.h>
#include <dt-bindings/power/qcom-rpmpd.h>
#include <dt-bindings/regulator/qcom,rpmh-regulator.h>
#include <dt-bindings/soc/qcom,rpmh-rsc.h>

#include "kaanapali-ipcc.h"

/ {
	interrupt-parent = <&intc>;

	#address-cells = <2>;
	#size-cells = <2>;

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x0 0x0>;
			enable-method = "psci";
			next-level-cache = <&l2_0>;
			power-domains = <&cpu_pd0>;
			power-domain-names = "psci";
			clocks = <&pdp_scmi_perf 0>;

			l2_0: l2-cache {
				compatible = "cache";
				cache-level = <2>;
				cache-unified;
			};
		};

		cpu1: cpu@100 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x0 0x100>;
			enable-method = "psci";
			next-level-cache = <&l2_0>;
			power-domains = <&cpu_pd1>;
			power-domain-names = "psci";
			clocks = <&pdp_scmi_perf 0>;
		};

		cpu2: cpu@200 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x0 0x200>;
			enable-method = "psci";
			next-level-cache = <&l2_0>;
			power-domains = <&cpu_pd2>;
			power-domain-names = "psci";
			clocks = <&pdp_scmi_perf 0>;
		};

		cpu3: cpu@300 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x0 0x300>;
			enable-method = "psci";
			next-level-cache = <&l2_0>;
			power-domains = <&cpu_pd3>;
			power-domain-names = "psci";
			clocks = <&pdp_scmi_perf 0>;
		};

		cpu4: cpu@400 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x0 0x400>;
			enable-method = "psci";
			next-level-cache = <&l2_0>;
			power-domains = <&cpu_pd4>;
			power-domain-names = "psci";
			clocks = <&pdp_scmi_perf 0>;
		};

		cpu5: cpu@500 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x0 0x500>;
			enable-method = "psci";
			next-level-cache = <&l2_0>;
			power-domains = <&cpu_pd5>;
			power-domain-names = "psci";
			clocks = <&pdp_scmi_perf 0>;
		};

		cpu6: cpu@10000 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x0 0x10000>;
			enable-method = "psci";
			next-level-cache = <&l2_1>;
			power-domains = <&cpu_pd6>;
			power-domain-names = "psci";
			clocks = <&pdp_scmi_perf 1>;

			l2_1: l2-cache {
				compatible = "cache";
				cache-level = <2>;
				cache-unified;
			};
		};

		cpu7: cpu@10100 {
			device_type = "cpu";
			compatible = "qcom,oryon";
			reg = <0x0 0x10100>;
			enable-method = "psci";
			next-level-cache = <&l2_1>;
			power-domains = <&cpu_pd7>;
			power-domain-names = "psci";
			clocks = <&pdp_scmi_perf 1>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};

				core1 {
					cpu = <&cpu1>;
				};

				core2 {
					cpu = <&cpu2>;
				};

				core3 {
					cpu = <&cpu3>;
				};

				core4 {
					cpu = <&cpu4>;
				};

				core5 {
					cpu = <&cpu5>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&cpu6>;
				};

				core1 {
					cpu = <&cpu7>;
				};
			};
		};

		idle-states {
			entry-method = "psci";

			cluster0_c4: cpu-sleep-0 {
				compatible = "arm,idle-state";
				idle-state-name = "retention";
				arm,psci-suspend-param = <0x00000004>;
				entry-latency-us = <93>;
				exit-latency-us = <129>;
				min-residency-us = <560>;
			};

			cluster1_c4: cpu-sleep-1 {
				compatible = "arm,idle-state";
				idle-state-name = "retention";
				arm,psci-suspend-param = <0x00000004>;
				entry-latency-us = <172>;
				exit-latency-us = <130>;
				min-residency-us = <686>;
			};
		};

		domain-idle-states {
			cluster_cl5: cluster-sleep-0 {
				compatible = "domain-idle-state";
				arm,psci-suspend-param = <0x01000054>;
				entry-latency-us = <2150>;
				exit-latency-us = <1983>;
				min-residency-us = <9144>;
			};

			domain_ss3: domain-sleep-0 {
				compatible = "domain-idle-state";
				arm,psci-suspend-param = <0x0200c354>;
				entry-latency-us = <2800>;
				exit-latency-us = <4400>;
				min-residency-us = <10150>;
			};
		};
	};

	firmware {
		scm: scm {
			compatible = "qcom,scm-kaanapali", "qcom,scm";
			qcom,dload-mode = <&tcsr 0x19000>;
			interconnects = <&aggre_noc MASTER_CRYPTO QCOM_ICC_TAG_ALWAYS
					 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
		};

		scmi: scmi {
			compatible = "arm,scmi";
			mboxes = <&pdp0_mbox 0>, <&pdp0_mbox 1>;
			mbox-names = "tx", "rx";
			shmem = <&pdp_tx>, <&pdp_rx>;

			#address-cells = <1>;
			#size-cells = <0>;

			pdp_scmi_perf: protocol@13 {
				reg = <0x13>;
				#clock-cells = <1>;
			};
		};
	};

	clk_virt: interconnect-0 {
		compatible = "qcom,kaanapali-clk-virt";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	mc_virt: interconnect-1 {
		compatible = "qcom,kaanapali-mc-virt";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	memory@a0000000 {
		device_type = "memory";
		/* We expect the bootloader to fill in the size */
		reg = <0x0 0xa0000000 0x0 0x0>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";

		cpu_pd0: power-domain-cpu0 {
			#power-domain-cells = <0>;
			power-domains = <&cluster_pd>;
			domain-idle-states = <&cluster0_c4>;
		};

		cpu_pd1: power-domain-cpu1 {
			#power-domain-cells = <0>;
			power-domains = <&cluster_pd>;
			domain-idle-states = <&cluster0_c4>;
		};

		cpu_pd2: power-domain-cpu2 {
			#power-domain-cells = <0>;
			power-domains = <&cluster_pd>;
			domain-idle-states = <&cluster0_c4>;
		};

		cpu_pd3: power-domain-cpu3 {
			#power-domain-cells = <0>;
			power-domains = <&cluster_pd>;
			domain-idle-states = <&cluster0_c4>;
		};

		cpu_pd4: power-domain-cpu4 {
			#power-domain-cells = <0>;
			power-domains = <&cluster_pd>;
			domain-idle-states = <&cluster0_c4>;
		};

		cpu_pd5: power-domain-cpu5 {
			#power-domain-cells = <0>;
			power-domains = <&cluster_pd>;
			domain-idle-states = <&cluster0_c4>;
		};

		cpu_pd6: power-domain-cpu6 {
			#power-domain-cells = <0>;
			power-domains = <&cluster_pd>;
			domain-idle-states = <&cluster1_c4>;
		};

		cpu_pd7: power-domain-cpu7 {
			#power-domain-cells = <0>;
			power-domains = <&cluster_pd>;
			domain-idle-states = <&cluster1_c4>;
		};

		cluster_pd: power-domain-cluster {
			#power-domain-cells = <0>;
			domain-idle-states = <&cluster_cl5>;
			power-domains = <&system_pd>;
		};

		system_pd: power-domain-system {
			#power-domain-cells = <0>;
			domain-idle-states = <&domain_ss3>;
		};
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		pdp_mem: pdp@81300000 {
			reg = <0x0 0x81300000 0x0 0x100000>;
			no-map;
		};

		aop_cmd_db_mem: aop-cmd-db@81c60000 {
			compatible = "qcom,cmd-db";
			reg = <0x0 0x81c60000 0x0 0x20000>;
			no-map;
		};

		smem_mem: smem@81d00000 {
			compatible = "qcom,smem";
			reg = <0x0 0x81d00000 0x0 0x200000>;
			hwlocks = <&tcsr_mutex 3>;
			no-map;
		};

		pdp_ns_shared_mem: pdp-ns-shared@81f00000 {
			reg = <0x0 0x81f00000 0x0 0x100000>;
			no-map;
		};

		dsm_partition_1_mem: dsm-partition-1@84a00000 {
			reg = <0x0 0x84a00000 0x0 0x5500000>;
			no-map;
		};

		dsm_partition_2_mem: dsm-partition-2@89f00000 {
			reg = <0x0 0x89f00000 0x0 0xa80000>;
			no-map;
		};

		mpss_mem: mpss@8aa00000 {
			reg = <0x0 0x8aa00000 0x0 0xeb00000>;
			no-map;
		};

		q6_mpss_dtb_mem: q6-mpss-dtb@99500000 {
			reg = <0x0 0x99500000 0x0 0x80000>;
			no-map;
		};

		ipa_fw_mem: ipa-fw@99580000 {
			reg = <0x0 0x99580000 0x0 0x10000>;
			no-map;
		};

		ipa_gsi_mem: ipa-gsi@99590000 {
			reg = <0x0 0x99590000 0x0 0xa000>;
			no-map;
		};

		gpu_microcode_mem: gpu-microcode@9959a000 {
			reg = <0x0 0x9959a000 0x0 0x2000>;
			no-map;
		};

		camera_mem: camera@99600000 {
			reg = <0x0 0x99600000 0x0 0x800000>;
			no-map;
		};

		camera_2_mem: camera-2@99e00000 {
			reg = <0x0 0x99e00000 0x0 0x800000>;
			no-map;
		};

		video_mem: video@9a600000 {
			reg = <0x0 0x9a600000 0x0 0x800000>;
			no-map;
		};

		cvp_mem: cvp@9ae00000 {
			reg = <0x0 0x9ae00000 0x0 0x700000>;
			no-map;
		};

		cdsp_mem: cdsp@9b500000 {
			reg = <0x0 0x9b500000 0x0 0x1900000>;
			no-map;
		};

		q6_cdsp_dtb_mem: q6-cdsp-dtb@9ce00000 {
			reg = <0x0 0x9ce00000 0x0 0x80000>;
			no-map;
		};

		soccp_mem: soccp@a03d0000 {
			reg = <0x0 0xa03d0000 0x0 0x500000>;
			no-map;
		};

		soccp_dtb_mem: soccp-dtb@a08d0000 {
			reg = <0x0 0xa08d0000 0x0 0x40000>;
			no-map;
		};

		q6_adsp_dtb_mem: q6-adsp-dtb@a1380000 {
			reg = <0x0 0xa1380000 0x0 0x80000>;
			no-map;
		};

		adspslpi_mem: adspslpi@a1400000 {
			reg = <0x0 0xa1400000 0x0 0x4c00000>;
			no-map;
		};

		rmtfs_mem: rmtfs@d7c00000 {
			compatible = "qcom,rmtfs-mem";
			reg = <0x0 0xd7c00000 0x0 0x400000>;
			no-map;

			qcom,client-id = <1>;
			qcom,vmid = <QCOM_SCM_VMID_MSS_MSA>;
		};
	};

	smp2p-adsp {
		compatible = "qcom,smp2p";

		interrupts-extended = <&ipcc IPCC_MPROC_LPASS
					     IPCC_MPROC_SIGNAL_SMP2P
					     IRQ_TYPE_EDGE_RISING>;

		mboxes = <&ipcc IPCC_MPROC_LPASS
				IPCC_MPROC_SIGNAL_SMP2P>;

		qcom,smem = <443>, <429>;
		qcom,local-pid = <0>;
		qcom,remote-pid = <2>;

		smp2p_adsp_out: master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <1>;
		};

		smp2p_adsp_in: slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

	smp2p-cdsp {
		compatible = "qcom,smp2p";

		interrupts-extended = <&ipcc IPCC_MPROC_CDSP
					     IPCC_MPROC_SIGNAL_SMP2P
					     IRQ_TYPE_EDGE_RISING>;

		mboxes = <&ipcc IPCC_MPROC_CDSP
				IPCC_MPROC_SIGNAL_SMP2P>;

		qcom,smem = <94>, <432>;
		qcom,local-pid = <0>;
		qcom,remote-pid = <5>;

		smp2p_cdsp_out: master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <1>;
		};

		smp2p_cdsp_in: slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

	smp2p-modem {
		compatible = "qcom,smp2p";

		interrupts-extended = <&ipcc IPCC_MPROC_MPSS
					     IPCC_MPROC_SIGNAL_SMP2P
					     IRQ_TYPE_EDGE_RISING>;

		mboxes = <&ipcc IPCC_MPROC_MPSS
				IPCC_MPROC_SIGNAL_SMP2P>;

		qcom,smem = <435>, <428>;
		qcom,local-pid = <0>;
		qcom,remote-pid = <1>;

		smp2p_modem_out: master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <1>;
		};

		smp2p_modem_in: slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <2>;
		};

		ipa_smp2p_out: ipa-ap-to-modem {
			qcom,entry-name = "ipa";
			#qcom,smem-state-cells = <1>;
		};

		ipa_smp2p_in: ipa-modem-to-ap {
			qcom,entry-name = "ipa";
			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

	soc: soc@0 {
		compatible = "simple-bus";

		#address-cells = <2>;
		#size-cells = <2>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x10 0x0>;
		ranges = <0x0 0x0 0x0 0x0 0x10 0x0>;

		gcc: clock-controller@100000 {
			compatible = "qcom,kaanapali-gcc";
			reg = <0x0 0x00100000 0x0 0x1f4200>;

			clocks = <&bi_tcxo_div2>,
				 <&bi_tcxo_ao_div2>,
				 <&sleep_clk>,
				 <&pcie0_phy>,
				 <&ufs_mem_phy 0>,
				 <&ufs_mem_phy 1>,
				 <&ufs_mem_phy 2>,
				 <0>;

			#clock-cells = <1>;
			#reset-cells = <1>;
			#power-domain-cells = <1>;
		};

		gpi_dma2: dma-controller@800000 {
			compatible = "qcom,kaanapali-gpi-dma", "qcom,sm6350-gpi-dma";
			reg = <0x0 0x00800000 0x0 0x60000>;

			interrupts = <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 283 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 848 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 849 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 850 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 851 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 852 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 853 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 854 IRQ_TYPE_LEVEL_HIGH>;

			dma-channels = <12>;
			dma-channel-mask = <0x1f>;
			#dma-cells = <3>;

			iommus = <&apps_smmu 0x436 0x0>;
			dma-coherent;
		};

		qupv3_2: geniqup@8c0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0x0 0x008c0000 0x0 0x2000>;

			clocks = <&gcc GCC_QUPV3_WRAP_2_M_AHB_CLK>,
				 <&gcc GCC_QUPV3_WRAP_2_S_AHB_CLK>;
			clock-names = "m-ahb",
				      "s-ahb";

			iommus = <&apps_smmu 0x423 0x0>;

			dma-coherent;

			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			i2c8: i2c@880000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x00880000 0x0 0x4000>;

				interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP2_S0_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma2 0 0 QCOM_GPI_I2C>,
				       <&gpi_dma2 1 0 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c8_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi8: spi@880000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x00880000 0x0 0x4000>;

				interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP2_S0_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma2 0 0 QCOM_GPI_SPI>,
				       <&gpi_dma2 1 0 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi8_data_clk>, <&qup_spi8_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c9: i2c@884000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x00884000 0x0 0x4000>;

				interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP2_S1_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma2 0 1 QCOM_GPI_I2C>,
				       <&gpi_dma2 1 1 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c9_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi9: spi@884000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x00884000 0x0 0x4000>;

				interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP2_S1_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma2 0 1 QCOM_GPI_SPI>,
				       <&gpi_dma2 1 1 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi9_data_clk>, <&qup_spi9_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c10: i2c@888000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x00888000 0x0 0x4000>;

				interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP2_S2_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma2 0 2 QCOM_GPI_I2C>,
				       <&gpi_dma2 1 2 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c10_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi10: spi@888000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x00888000 0x0 0x4000>;

				interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP2_S2_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma2 0 2 QCOM_GPI_SPI>,
				       <&gpi_dma2 1 2 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi10_data_clk>, <&qup_spi10_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c11: i2c@88c000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x0088c000 0x0 0x4000>;

				interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP2_S3_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma2 0 3 QCOM_GPI_I2C>,
				       <&gpi_dma2 1 3 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c11_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi11: spi@88c000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x0088c000 0x0 0x4000>;

				interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP2_S3_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma2 0 3 QCOM_GPI_SPI>,
				       <&gpi_dma2 1 3 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi11_data_clk>, <&qup_spi11_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c12: i2c@890000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x00890000 0x0 0x4000>;

				interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP2_S4_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma2 0 4 QCOM_GPI_I2C>,
				       <&gpi_dma2 1 4 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c12_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};
		};

		i2c_master_hub: geniqup@9c0000 {
			compatible = "qcom,geni-se-i2c-master-hub";
			reg = <0x0 0x009c0000 0x0 0x2000>;

			clocks = <&gcc GCC_QUPV3_I2C_S_AHB_CLK>;
			clock-names = "s-ahb";

			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			status = "disabled";

			i2c_hub_0: i2c@980000 {
				compatible = "qcom,geni-i2c-master-hub";
				reg = <0x0 0x00980000 0x0 0x4000>;

				interrupts = <GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_I2C_S0_CLK>,
					 <&gcc GCC_QUPV3_I2C_CORE_CLK>;
				clock-names = "se",
					      "core";

				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config";

				pinctrl-0 = <&hub_i2c0_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c_hub_1: i2c@984000 {
				compatible = "qcom,geni-i2c-master-hub";
				reg = <0x0 0x00984000 0x0 0x4000>;

				interrupts = <GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_I2C_S1_CLK>,
					 <&gcc GCC_QUPV3_I2C_CORE_CLK>;
				clock-names = "se",
					      "core";

				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config";

				pinctrl-0 = <&hub_i2c1_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c_hub_2: i2c@988000 {
				compatible = "qcom,geni-i2c-master-hub";
				reg = <0x0 0x00988000 0x0 0x4000>;

				interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_I2C_S2_CLK>,
					 <&gcc GCC_QUPV3_I2C_CORE_CLK>;
				clock-names = "se",
					      "core";

				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config";

				pinctrl-0 = <&hub_i2c2_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c_hub_3: i2c@98c000 {
				compatible = "qcom,geni-i2c-master-hub";
				reg = <0x0 0x0098c000 0x0 0x4000>;

				interrupts = <GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_I2C_S3_CLK>,
					 <&gcc GCC_QUPV3_I2C_CORE_CLK>;
				clock-names = "se",
					      "core";

				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config";

				pinctrl-0 = <&hub_i2c3_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c_hub_4: i2c@990000 {
				compatible = "qcom,geni-i2c-master-hub";
				reg = <0x0 0x00990000 0x0 0x4000>;

				interrupts = <GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_I2C_S4_CLK>,
					 <&gcc GCC_QUPV3_I2C_CORE_CLK>;
				clock-names = "se",
					      "core";

				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_I2C QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config";

				pinctrl-0 = <&hub_i2c4_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};
		};

		gpi_dma1: dma-controller@a00000 {
			compatible = "qcom,kaanapali-gpi-dma", "qcom,sm6350-gpi-dma";
			reg = <0x0 0x00a00000 0x0 0x60000>;

			interrupts = <GIC_SPI 836 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 837 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 838 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 839 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 840 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 841 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 842 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 843 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 844 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 845 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 846 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 847 IRQ_TYPE_LEVEL_HIGH>;

			dma-channels = <12>;
			dma-channel-mask = <0x1f>;
			#dma-cells = <3>;

			iommus = <&apps_smmu 0xb6 0x0>;
			dma-coherent;
		};

		qupv3_1: geniqup@ac0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0x0 0x00ac0000 0x0 0x2000>;

			clocks = <&gcc GCC_QUPV3_WRAP_1_M_AXI_CLK>,
				 <&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
			clock-names = "m-ahb",
				      "s-ahb";

			iommus = <&apps_smmu 0xa3 0x0>;

			dma-coherent;

			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			i2c0: i2c@a80000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x00a80000 0x0 0x4000>;

				interrupts = <GIC_SPI 828 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma1 0 0 QCOM_GPI_I2C>,
				       <&gpi_dma1 1 0 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c0_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi0: spi@a80000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x00a80000 0x0 0x4000>;

				interrupts = <GIC_SPI 828 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma1 0 0 QCOM_GPI_SPI>,
				       <&gpi_dma1 1 0 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi0_data_clk>, <&qup_spi0_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c1: i2c@a84000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x00a84000 0x0 0x4000>;

				interrupts = <GIC_SPI 829 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma1 0 1 QCOM_GPI_I2C>,
				       <&gpi_dma1 1 1 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c1_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi1: spi@a84000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x00a84000 0x0 0x4000>;

				interrupts = <GIC_SPI 829 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma1 0 1 QCOM_GPI_SPI>,
				       <&gpi_dma1 1 1 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi1_data_clk>, <&qup_spi1_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c2: i2c@a88000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x00a88000 0x0 0x4000>;

				interrupts = <GIC_SPI 830 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma1 0 2 QCOM_GPI_I2C>,
				       <&gpi_dma1 1 2 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c2_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi2: spi@a88000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x00a88000 0x0 0x4000>;

				interrupts = <GIC_SPI 830 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma1 0 2 QCOM_GPI_SPI>,
				       <&gpi_dma1 1 2 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi2_data_clk>, <&qup_spi2_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c3: i2c@a8c000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x00a8c000 0x0 0x4000>;

				interrupts = <GIC_SPI 831 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma1 0 3 QCOM_GPI_I2C>,
				       <&gpi_dma1 1 3 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c3_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi3: spi@a8c000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x00a8c000 0x0 0x4000>;

				interrupts = <GIC_SPI 831 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma1 0 3 QCOM_GPI_SPI>,
				       <&gpi_dma1 1 3 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi3_data_clk>, <&qup_spi3_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c4: i2c@a90000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x00a90000 0x0 0x4000>;

				interrupts = <GIC_SPI 832 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma1 0 4 QCOM_GPI_I2C>,
				       <&gpi_dma1 1 4 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c4_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi4: spi@a90000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x00a90000 0x0 0x4000>;

				interrupts = <GIC_SPI 832 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma1 0 4 QCOM_GPI_SPI>,
				       <&gpi_dma1 1 4 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi4_data_clk>, <&qup_spi4_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c5: i2c@a94000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x00a94000 0x0 0x4000>;

				interrupts = <GIC_SPI 833 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma1 0 5 QCOM_GPI_I2C>,
				       <&gpi_dma1 1 5 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c5_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi5: spi@a94000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x00a94000 0x0 0x4000>;

				interrupts = <GIC_SPI 833 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma1 0 5 QCOM_GPI_SPI>,
				       <&gpi_dma1 1 5 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi5_data_clk>, <&qup_spi5_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c6: i2c@a98000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x00a98000 0x0 0x4000>;

				interrupts = <GIC_SPI 834 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S6_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma1 0 6 QCOM_GPI_I2C>,
				       <&gpi_dma1 1 6 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c6_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi6: spi@a98000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x00a98000 0x0 0x4000>;

				interrupts = <GIC_SPI 834 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S6_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma1 0 6 QCOM_GPI_SPI>,
				       <&gpi_dma1 1 6 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi6_data_clk>, <&qup_spi6_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			uart7: serial@a9c000 {
				compatible = "qcom,geni-debug-uart";
				reg = <0x0 0x00a9c000 0x0 0x4000>;

				interrupts = <GIC_SPI 835 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP1_S7_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				pinctrl-0 = <&qup_uart7_default>;
				pinctrl-names = "default";

				status = "disabled";
			};
		};

		ipcc: mailbox@1106000 {
			compatible = "qcom,kaanapali-ipcc", "qcom,ipcc";
			reg = <0x0 0x01106000 0x0 0x1000>;

			interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-controller;
			#interrupt-cells = <3>;

			#mbox-cells = <2>;
		};

		cnoc_main: interconnect@1500000 {
			compatible = "qcom,kaanapali-cnoc-main";
			reg = <0x0 0x01500000 0x0 0x1a080>;
			qcom,bcm-voters = <&apps_bcm_voter>;
			#interconnect-cells = <2>;
		};

		config_noc: interconnect@1600000 {
			compatible = "qcom,kaanapali-cnoc-cfg";
			reg = <0x0 0x01600000 0x0 0x6200>;
			qcom,bcm-voters = <&apps_bcm_voter>;
			#interconnect-cells = <2>;
		};

		system_noc: interconnect@1680000 {
			compatible = "qcom,kaanapali-system-noc";
			reg = <0x0 0x01680000 0x0 0x1f080>;
			qcom,bcm-voters = <&apps_bcm_voter>;
			#interconnect-cells = <2>;
		};

		pcie_noc: interconnect@16c0000 {
			compatible = "qcom,kaanapali-pcie-anoc";
			reg = <0x0 0x016c0000 0x0 0x11400>;
			qcom,bcm-voters = <&apps_bcm_voter>;
			#interconnect-cells = <2>;
			clocks = <&gcc GCC_AGGRE_NOC_PCIE_AXI_CLK>,
				 <&gcc GCC_CFG_NOC_PCIE_ANOC_AHB_CLK>;
		};

		aggre_noc: interconnect@16e0000 {
			compatible = "qcom,kaanapali-aggre-noc";
			reg = <0x0 0x016e0000 0x0 0x42400>;
			qcom,bcm-voters = <&apps_bcm_voter>;
			#interconnect-cells = <2>;
			clocks = <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>,
				 <&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>,
				 <&rpmhcc RPMH_IPA_CLK>;
		};

		mmss_noc: interconnect@1780000 {
			compatible = "qcom,kaanapali-mmss-noc";
			reg = <0x0 0x01780000 0x0 0x5b800>;
			qcom,bcm-voters = <&apps_bcm_voter>;
			#interconnect-cells = <2>;
		};

		gpi_dma3: dma-controller@1900000 {
			compatible = "qcom,kaanapali-gpi-dma", "qcom,sm6350-gpi-dma";
			reg = <0x0 0x01900000 0x0 0x60000>;

			interrupts = <GIC_SPI 588 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 589 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 590 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 591 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 592 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 593 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 594 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 595 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 596 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 597 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 598 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 599 IRQ_TYPE_LEVEL_HIGH>;

			dma-channels = <12>;
			dma-channel-mask = <0x1e>;
			#dma-cells = <3>;

			iommus = <&apps_smmu 0x4d6 0x0>;
			dma-coherent;
		};

		qupv3_3: geniqup@19c0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0x0 0x019c0000 0x0 0x2000>;

			clocks = <&gcc GCC_QUPV3_WRAP_3_M_AHB_CLK>,
				 <&gcc GCC_QUPV3_WRAP_3_S_AHB_CLK>;
			clock-names = "m-ahb",
				      "s-ahb";

			iommus = <&apps_smmu 0x4c3 0x0>;

			dma-coherent;

			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			i2c13: i2c@1980000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x01980000 0x0 0x4000>;

				interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP3_S0_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma3 0 0 QCOM_GPI_I2C>,
				       <&gpi_dma3 1 0 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c13_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c14: i2c@1984000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x01984000 0x0 0x4000>;

				interrupts = <GIC_SPI 583 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP3_S1_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma3 0 1 QCOM_GPI_I2C>,
				       <&gpi_dma3 1 1 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c14_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi14: spi@1984000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x01984000 0x0 0x4000>;

				interrupts = <GIC_SPI 583 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP3_S1_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma3 0 1 QCOM_GPI_SPI>,
				       <&gpi_dma3 1 1 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi14_data_clk>, <&qup_spi14_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c15: i2c@1988000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x01988000 0x0 0x4000>;

				interrupts = <GIC_SPI 584 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP3_S2_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma3 0 2 QCOM_GPI_I2C>,
				       <&gpi_dma3 1 2 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c15_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi15: spi@1988000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x01988000 0x0 0x4000>;

				interrupts = <GIC_SPI 584 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP3_S2_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma3 0 2 QCOM_GPI_SPI>,
				       <&gpi_dma3 1 2 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi15_data_clk>, <&qup_spi15_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c16: i2c@198c000  {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x0198c000 0x0 0x4000>;
				interrupts = <GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP3_S3_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma3 0 3 QCOM_GPI_I2C>,
				       <&gpi_dma3 1 3 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c16_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi16: spi@198c000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x198c000 0x0 0x4000>;

				interrupts = <GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP3_S3_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma3 0 3 QCOM_GPI_SPI>,
				       <&gpi_dma3 1 3 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi16_data_clk>, <&qup_spi16_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c17: i2c@1990000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x01990000 0x0 0x4000>;

				interrupts = <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP3_S4_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma3 0 4 QCOM_GPI_I2C>,
				       <&gpi_dma3 1 4 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c17_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi17: spi@1990000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x01990000 0x0 0x4000>;

				interrupts = <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP3_S4_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma3 0 4 QCOM_GPI_SPI>,
				       <&gpi_dma3 1 4 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi17_data_clk>, <&qup_spi17_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			uart18: serial@1994000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x01994000 0x0 0x4000>;

				interrupts = <GIC_SPI 587 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP3_S5_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				pinctrl-0 = <&qup_uart18_default>, <&qup_uart18_cts_rts>;
				pinctrl-names = "default";

				status = "disabled";
			};
		};

		gpi_dma4: dma-controller@1a00000 {
			compatible = "qcom,kaanapali-gpi-dma", "qcom,sm6350-gpi-dma";
			reg = <0x0 0x01a00000 0x0 0x60000>;

			interrupts = <GIC_SPI 504 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 505 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 506 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 507 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 508 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 509 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 510 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 511 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 512 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 513 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 514 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 515 IRQ_TYPE_LEVEL_HIGH>;

			dma-channels = <12>;
			dma-channel-mask = <0x1e>;
			#dma-cells = <3>;

			iommus = <&apps_smmu 0x536 0x0>;
			dma-coherent;
		};

		qupv3_4: geniqup@1ac0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0x0 0x01ac0000 0x0 0x2000>;

			clocks = <&gcc GCC_QUPV3_WRAP_4_M_AHB_CLK>,
				 <&gcc GCC_QUPV3_WRAP_4_S_AHB_CLK>;
			clock-names = "m-ahb",
				      "s-ahb";

			iommus = <&apps_smmu 0x523 0x0>;

			dma-coherent;

			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			i2c19: i2c@1a80000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x01a80000 0x0 0x4000>;

				interrupts = <GIC_SPI 856 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP4_S0_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma4 0 0 QCOM_GPI_I2C>,
				       <&gpi_dma4 1 0 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c19_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi19: spi@1a80000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x01a80000 0x0 0x4000>;

				interrupts = <GIC_SPI 856 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP4_S0_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma4 0 0 QCOM_GPI_SPI>,
				       <&gpi_dma4 1 0 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi19_data_clk>, <&qup_spi19_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c20: i2c@1a84000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x01a84000 0x0 0x4000>;

				interrupts = <GIC_SPI 857 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP4_S1_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma4 0 1 QCOM_GPI_I2C>,
				       <&gpi_dma4 1 1 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c20_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi20: spi@1a84000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x01a84000 0x0 0x4000>;

				interrupts = <GIC_SPI 857 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP4_S1_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma4 0 1 QCOM_GPI_SPI>,
				       <&gpi_dma4 1 1 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi20_data_clk>, <&qup_spi20_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c21: i2c@1a88000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x01a88000 0x0 0x4000>;

				interrupts = <GIC_SPI 858 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP4_S2_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma4 0 2 QCOM_GPI_I2C>,
				       <&gpi_dma4 1 2 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c21_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			spi21: spi@1a88000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x01a88000 0x0 0x4000>;

				interrupts = <GIC_SPI 858 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP4_S2_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>;
				interconnect-names = "qup-core",
						     "qup-config";

				dmas = <&gpi_dma4 0 2 QCOM_GPI_SPI>,
				       <&gpi_dma4 1 2 QCOM_GPI_SPI>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_spi21_data_clk>, <&qup_spi21_cs>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c22: i2c@1a8c000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x01a8c000 0x0 0x4000>;

				interrupts = <GIC_SPI 859 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP4_S3_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma4 0 3 QCOM_GPI_I2C>,
				       <&gpi_dma4 1 3 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c22_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};

			i2c23: i2c@1a90000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x01a90000 0x0 0x4000>;

				interrupts = <GIC_SPI 860 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GCC_QUPV3_WRAP4_S4_CLK>;
				clock-names = "se";

				interconnects = <&clk_virt MASTER_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_4 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
						 &config_noc SLAVE_QUP_4 QCOM_ICC_TAG_ACTIVE_ONLY>,
						<&aggre_noc MASTER_QUP_4 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";

				dmas = <&gpi_dma4 0 4 QCOM_GPI_I2C>,
				       <&gpi_dma4 1 4 QCOM_GPI_I2C>;
				dma-names = "tx",
					    "rx";

				pinctrl-0 = <&qup_i2c23_data_clk>;
				pinctrl-names = "default";

				#address-cells = <1>;
				#size-cells = <0>;

				status = "disabled";
			};
		};

		pcie0: pcie@1c00000 {
			device_type = "pci";
			compatible = "qcom,kaanapali-pcie", "qcom,pcie-sm8550";
			reg = <0x0 0x01c00000 0x0 0x3000>,
			      <0x0 0x40000000 0x0 0xf1d>,
			      <0x0 0x40000f20 0x0 0xa8>,
			      <0x0 0x40001000 0x0 0x1000>,
			      <0x0 0x40100000 0x0 0x100000>,
			      <0x0 0x01c03000 0x0 0x1000>;
			reg-names = "parf",
				    "dbi",
				    "elbi",
				    "atu",
				    "config",
				    "mhi";
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x01000000 0x0 0x00000000 0x0 0x40200000 0x0 0x100000>,
				 <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x23d00000>;

			interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "msi0",
					  "msi1",
					  "msi2",
					  "msi3",
					  "msi4",
					  "msi5",
					  "msi6",
					  "msi7",
					  "global";

			clocks = <&gcc GCC_PCIE_0_AUX_CLK>,
				 <&gcc GCC_PCIE_0_CFG_AHB_CLK>,
				 <&gcc GCC_PCIE_0_MSTR_AXI_CLK>,
				 <&gcc GCC_PCIE_0_SLV_AXI_CLK>,
				 <&gcc GCC_PCIE_0_SLV_Q2A_AXI_CLK>,
				 <&gcc GCC_DDRSS_PCIE_SF_QTB_CLK>,
				 <&gcc GCC_AGGRE_NOC_PCIE_AXI_CLK>,
				 <&gcc GCC_CNOC_PCIE_SF_AXI_CLK>;
			clock-names = "aux",
				      "cfg",
				      "bus_master",
				      "bus_slave",
				      "slave_q2a",
				      "ddrss_sf_tbu",
				      "noc_aggr",
				      "cnoc_sf_axi";

			resets = <&gcc GCC_PCIE_0_BCR>,
				 <&gcc GCC_PCIE_0_LINK_DOWN_BCR>;
			reset-names = "pci",
				      "link_down";

			interconnects = <&pcie_noc MASTER_PCIE_0 QCOM_ICC_TAG_ALWAYS
					 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>,
					<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
					 &cnoc_main SLAVE_PCIE_0 QCOM_ICC_TAG_ACTIVE_ONLY>;
			interconnect-names = "pcie-mem",
					     "cpu-pcie";

			power-domains = <&gcc GCC_PCIE_0_GDSC>;

			eq-presets-8gts = /bits/ 16 <0x5555 0x5555>;

			operating-points-v2 = <&pcie0_opp_table>;

			iommu-map = <0 &apps_smmu 0x1400 0x1>,
				    <0x100 &apps_smmu 0x1401 0x1>;

			interrupt-map = <0 0 0 1 &intc 0 0 0 149 IRQ_TYPE_LEVEL_HIGH>,
					<0 0 0 2 &intc 0 0 0 150 IRQ_TYPE_LEVEL_HIGH>,
					<0 0 0 3 &intc 0 0 0 151 IRQ_TYPE_LEVEL_HIGH>,
					<0 0 0 4 &intc 0 0 0 152 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-map-mask = <0 0 0 0x7>;
			#interrupt-cells = <1>;

			msi-map = <0x0 &gic_its 0x1400 0x1>,
				  <0x100 &gic_its 0x1401 0x1>;
			msi-map-mask = <0xff00>;
			max-link-speed = <3>;
			linux,pci-domain = <0>;
			num-lanes = <2>;
			bus-range = <0x00 0xff>;

			dma-coherent;

			status = "disabled";

			pcie0_opp_table: opp-table {
				compatible = "operating-points-v2";

				/* GEN 1 x1 */
				opp-2500000 {
					opp-hz = /bits/ 64 <2500000>;
					required-opps = <&rpmhpd_opp_low_svs>;
					opp-peak-kBps = <250000 1>;
				};

				/* GEN 1 x2 and GEN 2 x1 */
				opp-5000000 {
					opp-hz = /bits/ 64 <5000000>;
					required-opps = <&rpmhpd_opp_low_svs>;
					opp-peak-kBps = <500000 1>;
				};

				/* GEN 2 x2 */
				opp-10000000 {
					opp-hz = /bits/ 64 <10000000>;
					required-opps = <&rpmhpd_opp_low_svs>;
					opp-peak-kBps = <1000000 1>;
				};

				/* GEN 3 x1 */
				opp-8000000 {
					opp-hz = /bits/ 64 <8000000>;
					required-opps = <&rpmhpd_opp_nom>;
					opp-peak-kBps = <984500 1>;
				};

				/* GEN 3 x2 */
				opp-16000000 {
					opp-hz = /bits/ 64 <16000000>;
					required-opps = <&rpmhpd_opp_nom>;
					opp-peak-kBps = <1969000 1>;
				};
			};

			pcie_port0: pcie@0 {
				device_type = "pci";
				reg = <0x0 0x0 0x0 0x0 0x0>;
				bus-range = <0x01 0xff>;

				#address-cells = <3>;
				#size-cells = <2>;
				ranges;
				phys = <&pcie0_phy>;
			};
		};

		pcie0_phy: phy@1c06000 {
			compatible = "qcom,kaanapali-qmp-gen3x2-pcie-phy";
			reg = <0x0 0x01c06000 0x0 0x2000>;

			clocks = <&gcc GCC_PCIE_0_PHY_AUX_CLK>,
				 <&gcc GCC_PCIE_0_CFG_AHB_CLK>,
				 <&tcsr TCSR_PCIE_0_CLKREF_EN>,
				 <&gcc GCC_PCIE_0_PHY_RCHNG_CLK>,
				 <&gcc GCC_PCIE_0_PIPE_CLK>;
			clock-names = "aux",
				      "cfg_ahb",
				      "ref",
				      "rchng",
				      "pipe";

			assigned-clocks = <&gcc GCC_PCIE_0_PHY_RCHNG_CLK>;
			assigned-clock-rates = <100000000>;

			resets = <&gcc GCC_PCIE_0_PHY_BCR>,
				 <&gcc GCC_PCIE_0_NOCSR_COM_PHY_BCR>;
			reset-names = "phy",
				      "phy_nocsr";

			power-domains = <&gcc GCC_PCIE_0_PHY_GDSC>;

			#clock-cells = <0>;
			clock-output-names = "pcie0_pipe_clk";

			#phy-cells = <0>;

			status = "disabled";
		};

		ufs_mem_phy: phy@1d80000 {
			compatible = "qcom,kaanapali-qmp-ufs-phy", "qcom,sm8750-qmp-ufs-phy";
			reg = <0x0 0x01d80000 0x0 0x2000>;

			clocks = <&rpmhcc RPMH_CXO_CLK>,
				 <&gcc GCC_UFS_PHY_PHY_AUX_CLK>,
				 <&tcsr TCSR_UFS_CLKREF_EN>;

			clock-names = "ref",
				      "ref_aux",
				      "qref";

			resets = <&ufs_mem_hc 0>;
			reset-names = "ufsphy";

			power-domains = <&gcc GCC_UFS_MEM_PHY_GDSC>;

			#clock-cells = <1>;
			#phy-cells = <0>;

			status = "disabled";
		};

		ufs_mem_hc: ufs@1d84000 {
			compatible = "qcom,kaanapali-ufshc",
				     "qcom,ufshc",
				     "jedec,ufs-2.0";
			reg = <0x0 0x01d84000 0x0 0x3000>;

			interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&gcc GCC_UFS_PHY_AXI_CLK>,
				 <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>,
				 <&gcc GCC_UFS_PHY_AHB_CLK>,
				 <&gcc GCC_UFS_PHY_UNIPRO_CORE_CLK>,
				 <&rpmhcc RPMH_LN_BB_CLK3>,
				 <&gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>,
				 <&gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>,
				 <&gcc GCC_UFS_PHY_RX_SYMBOL_1_CLK>;
			clock-names = "core_clk",
				      "bus_aggr_clk",
				      "iface_clk",
				      "core_clk_unipro",
				      "ref_clk",
				      "tx_lane0_sync_clk",
				      "rx_lane0_sync_clk",
				      "rx_lane1_sync_clk";

			operating-points-v2 = <&ufs_opp_table>;

			resets = <&gcc GCC_UFS_PHY_BCR>;
			reset-names = "rst";

			interconnects = <&aggre_noc MASTER_UFS_MEM QCOM_ICC_TAG_ALWAYS
					 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>,
					<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
					 &config_noc SLAVE_UFS_MEM_CFG QCOM_ICC_TAG_ACTIVE_ONLY>;
			interconnect-names = "ufs-ddr",
					     "cpu-ufs";

			power-domains = <&gcc GCC_UFS_PHY_GDSC>;
			required-opps = <&rpmhpd_opp_nom>;

			iommus = <&apps_smmu 0x60 0x0>;
			dma-coherent;

			lanes-per-direction = <2>;
			qcom,ice = <&ice>;

			phys = <&ufs_mem_phy>;
			phy-names = "ufsphy";

			#reset-cells = <1>;

			status = "disabled";

			ufs_opp_table: opp-table {
				compatible = "operating-points-v2";

				opp-75000000 {
					opp-hz = /bits/ 64 <75000000>,
						 /bits/ 64 <0>,
						 /bits/ 64 <0>,
						 /bits/ 64 <75000000>,
						 /bits/ 64 <0>,
						 /bits/ 64 <0>,
						 /bits/ 64 <0>,
						 /bits/ 64 <0>;
					required-opps = <&rpmhpd_opp_low_svs_d1>;
				};

				opp-100000000 {
					opp-hz = /bits/ 64 <100000000>,
						 /bits/ 64 <0>,
						 /bits/ 64 <0>,
						 /bits/ 64 <100000000>,
						 /bits/ 64 <0>,
						 /bits/ 64 <0>,
						 /bits/ 64 <0>,
						 /bits/ 64 <0>;
					required-opps = <&rpmhpd_opp_low_svs>;
				};

				opp-403000000 {
					opp-hz = /bits/ 64 <403000000>,
						 /bits/ 64 <0>,
						 /bits/ 64 <0>,
						 /bits/ 64 <403000000>,
						 /bits/ 64 <0>,
						 /bits/ 64 <0>,
						 /bits/ 64 <0>,
						 /bits/ 64 <0>;
					required-opps = <&rpmhpd_opp_nom>;
				};
			};
		};

		ice: crypto@1d88000 {
			compatible = "qcom,kaanapali-inline-crypto-engine",
				     "qcom,inline-crypto-engine";
			reg = <0x0 0x01d88000 0x0 0x18000>;

			clocks = <&gcc GCC_UFS_PHY_ICE_CORE_CLK>;
		};

		tcsr_mutex: hwlock@1f40000 {
			compatible = "qcom,tcsr-mutex";
			reg = <0x0 0x01f40000 0x0 0x20000>;
			#hwlock-cells = <1>;
		};

		tcsr: clock-controller@1fc0000 {
			compatible = "qcom,kaanapali-tcsr", "syscon";
			reg = <0x0 0x01fc0000 0x0 0x30000>;

			clocks = <&rpmhcc RPMH_CXO_CLK>;

			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		iris: video-codec@2000000 {
			compatible = "qcom,kaanapali-iris";

			reg = <0x0 0x02000000 0x0 0xf0000>;

			interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;

			power-domains = <&videocc VIDEO_CC_MVS0C_GDSC>,
					<&videocc VIDEO_CC_MVS0_GDSC>,
					<&videocc VIDEO_CC_MVS0_VPP0_GDSC>,
					<&videocc VIDEO_CC_MVS0_VPP1_GDSC>,
					<&videocc VIDEO_CC_MVS0A_GDSC>,
					<&rpmhpd RPMHPD_MXC>,
					<&rpmhpd RPMHPD_MMCX>;
			power-domain-names = "venus",
					     "vcodec0",
					     "vpp0",
					     "vpp1",
					     "apv",
					     "mxc",
					     "mmcx";

			operating-points-v2 = <&iris_opp_table>;

			clocks = <&gcc GCC_VIDEO_AXI0_CLK>,
				 <&videocc VIDEO_CC_MVS0C_CLK>,
				 <&videocc VIDEO_CC_MVS0_CLK>,
				 <&gcc GCC_VIDEO_AXI1_CLK>,
				 <&videocc VIDEO_CC_MVS0C_FREERUN_CLK>,
				 <&videocc VIDEO_CC_MVS0_FREERUN_CLK>,
				 <&videocc VIDEO_CC_MVS0B_CLK>,
				 <&videocc VIDEO_CC_MVS0_VPP0_CLK>,
				 <&videocc VIDEO_CC_MVS0_VPP1_CLK>,
				 <&videocc VIDEO_CC_MVS0A_CLK>;
			clock-names = "iface",
				      "core",
				      "vcodec0_core",
				      "iface1",
				      "core_freerun",
				      "vcodec0_core_freerun",
				      "vcodec_bse",
				      "vcodec_vpp0",
				      "vcodec_vpp1",
				      "vcodec_apv";

			interconnects = <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
					 &config_noc SLAVE_VENUS_CFG QCOM_ICC_TAG_ACTIVE_ONLY>,
					<&mmss_noc MASTER_VIDEO_MVP QCOM_ICC_TAG_ALWAYS
					 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
			interconnect-names = "cpu-cfg",
					     "video-mem";

			memory-region = <&video_mem>;

			resets = <&gcc GCC_VIDEO_AXI0_CLK_ARES>,
				 <&gcc GCC_VIDEO_AXI1_CLK_ARES>,
				 <&videocc VIDEO_CC_MVS0C_FREERUN_CLK_ARES>,
				 <&videocc VIDEO_CC_MVS0_FREERUN_CLK_ARES>;
			reset-names = "bus0",
				      "bus1",
				      "core_freerun_reset",
				      "vcodec0_core_freerun_reset";

			iommus = <&apps_smmu 0x1940 0x0>,
				 <&apps_smmu 0x1943 0x0>,
				 <&apps_smmu 0x1944 0x0>,
				 <&apps_smmu 0x1a20 0x0>;

			dma-coherent;

			/*
			 * IRIS firmware is signed by vendors, only
			 * enable on boards where the proper signed firmware
			 * is available.
			 */
			status = "disabled";

			iris_opp_table: opp-table {
				compatible = "operating-points-v2";

				opp-240000000 {
					opp-hz = /bits/ 64 <240000000 240000000
							    240000000 360000000>;
					required-opps = <&rpmhpd_opp_low_svs>,
							<&rpmhpd_opp_low_svs>;
				};

				opp-338000000 {
					opp-hz = /bits/ 64 <338000000 338000000
							    338000000 507000000>;
					required-opps = <&rpmhpd_opp_low_svs>,
							<&rpmhpd_opp_low_svs>;
				};

				opp-420000000 {
					opp-hz = /bits/ 64 <420000000 420000000
							    420000000 630000000>;
					required-opps = <&rpmhpd_opp_svs>,
							<&rpmhpd_opp_svs>;
				};

				opp-444000000 {
					opp-hz = /bits/ 64 <444000000 444000000
							    444000000 666000000>;
					required-opps = <&rpmhpd_opp_svs_l1>,
							<&rpmhpd_opp_svs_l1>;
				};

				opp-533000000 {
					opp-hz = /bits/ 64 <533000000 533000000
							    533000000 800000000>;
					required-opps = <&rpmhpd_opp_nom>,
							<&rpmhpd_opp_nom>;
				};

				opp-630000000 {
					opp-hz = /bits/ 64 <630000000 630000000
							    630000000 1104000000>;
					required-opps = <&rpmhpd_opp_turbo>,
							<&rpmhpd_opp_turbo>;
				};

				opp-800000000 {
					opp-hz = /bits/ 64 <800000000 630000000
							    630000000 1260000000>;
					required-opps = <&rpmhpd_opp_turbo_l0>,
							<&rpmhpd_opp_turbo_l0>;
				};

				opp-1000000000 {
					opp-hz = /bits/ 64 <1000000000 630000000
							    850000000 1260000000>;
					required-opps = <&rpmhpd_opp_turbo_l1>,
							<&rpmhpd_opp_turbo_l1>;
				};
			};
		};

		videocc: clock-controller@20f0000 {
			compatible = "qcom,kaanapali-videocc";
			reg = <0x0 0x20f0000 0x0 0x10000>;
			clocks = <&bi_tcxo_div2>,
				 <&gcc GCC_VIDEO_AHB_CLK>;

			power-domains = <&rpmhpd RPMHPD_MMCX>,
					<&rpmhpd RPMHPD_MXC>;
			required-opps = <&rpmhpd_opp_low_svs>,
					<&rpmhpd_opp_low_svs>;

			#clock-cells = <1>;
			#reset-cells = <1>;
			#power-domain-cells = <1>;
		};

		remoteproc_adsp: remoteproc@6800000 {
			compatible = "qcom,kaanapali-adsp-pas", "qcom,sm8550-adsp-pas";
			reg = <0x0 0x06800000 0x0 0x10000>;

			interrupts-extended = <&pdc 6 IRQ_TYPE_EDGE_RISING>,
					      <&smp2p_adsp_in 0 IRQ_TYPE_EDGE_RISING>,
					      <&smp2p_adsp_in 1 IRQ_TYPE_EDGE_RISING>,
					      <&smp2p_adsp_in 2 IRQ_TYPE_EDGE_RISING>,
					      <&smp2p_adsp_in 3 IRQ_TYPE_EDGE_RISING>,
					      <&smp2p_adsp_in 7 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "wdog",
					  "fatal",
					  "ready",
					  "handover",
					  "stop-ack",
					  "shutdown-ack";

			clocks = <&rpmhcc RPMH_CXO_CLK>;
			clock-names = "xo";

			interconnects = <&lpass_lpicx_noc MASTER_LPASS_PROC QCOM_ICC_TAG_ALWAYS
					 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;

			power-domains = <&rpmhpd RPMHPD_LCX>,
					<&rpmhpd RPMHPD_LMX>;
			power-domain-names = "lcx",
					     "lmx";

			memory-region = <&adspslpi_mem>, <&q6_adsp_dtb_mem>;

			qcom,qmp = <&aoss_qmp>;

			qcom,smem-states = <&smp2p_adsp_out 0>;
			qcom,smem-state-names = "stop";

			status = "disabled";

			remoteproc_adsp_glink: glink-edge {
				interrupts-extended = <&ipcc IPCC_MPROC_LPASS
							     IPCC_MPROC_SIGNAL_GLINK_QMP
							     IRQ_TYPE_EDGE_RISING>;

				mboxes = <&ipcc IPCC_MPROC_LPASS
						IPCC_MPROC_SIGNAL_GLINK_QMP>;

				qcom,remote-pid = <2>;

				label = "lpass";

				fastrpc {
					compatible = "qcom,kaanapali-fastrpc";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					label = "adsp";
					#address-cells = <1>;
					#size-cells = <0>;

					compute-cb@3 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <3>;

						iommus = <&apps_smmu 0x1003 0x80>,
							 <&apps_smmu 0x1043 0x20>;
						dma-coherent;
					};

					compute-cb@4 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <4>;

						iommus = <&apps_smmu 0x1004 0x80>,
							 <&apps_smmu 0x1044 0x20>;
						dma-coherent;
					};

					compute-cb@5 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <5>;

						iommus = <&apps_smmu 0x1005 0x80>,
							 <&apps_smmu 0x1045 0x20>;
						dma-coherent;
					};

					compute-cb@6 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <6>;

						iommus = <&apps_smmu 0x1006 0x80>,
							 <&apps_smmu 0x1046 0x20>;
						dma-coherent;
					};

					compute-cb@7 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <7>;

						iommus = <&apps_smmu 0x1007 0x40>,
							 <&apps_smmu 0x1067 0x0>,
							 <&apps_smmu 0x1087 0x0>;
						dma-coherent;
					};
				};
			};
		};

		lpass_lpiaon_noc: interconnect@7400000 {
			compatible = "qcom,kaanapali-lpass-lpiaon-noc";
			reg = <0x0 0x07400000 0x0 0x19080>;
			qcom,bcm-voters = <&apps_bcm_voter>;
			#interconnect-cells = <2>;
		};

		lpass_lpicx_noc: interconnect@7420000 {
			compatible = "qcom,kaanapali-lpass-lpicx-noc";
			reg = <0x0 0x07420000 0x0 0x44080>;
			qcom,bcm-voters = <&apps_bcm_voter>;
			#interconnect-cells = <2>;
		};

		lpass_ag_noc: interconnect@7f40000 {
			compatible = "qcom,kaanapali-lpass-ag-noc";
			reg = <0x0 0x07f40000 0x0 0xe080>;
			qcom,bcm-voters = <&apps_bcm_voter>;
			#interconnect-cells = <2>;
		};

		sdhc_2: mmc@8804000 {
			compatible = "qcom,kaanapali-sdhci", "qcom,sdhci-msm-v5";
			reg = <0x0 0x08804000 0x0 0x1000>;

			interrupts = <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "hc_irq", "pwr_irq";

			clocks = <&gcc GCC_SDCC2_AHB_CLK>,
				 <&gcc GCC_SDCC2_APPS_CLK>,
				 <&rpmhcc RPMH_CXO_CLK>;
			clock-names = "iface", "core", "xo";

			interconnects = <&aggre_noc MASTER_SDCC_2 QCOM_ICC_TAG_ALWAYS
					 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>,
					<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
					 &config_noc SLAVE_SDCC_2 QCOM_ICC_TAG_ACTIVE_ONLY>;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";

			power-domains = <&rpmhpd RPMHPD_CX>;
			operating-points-v2 = <&sdhc2_opp_table>;

			qcom,dll-config = <0x0007442c>;
			qcom,ddr-config = <0x80040868>;

			iommus = <&apps_smmu 0x540 0x0>;
			dma-coherent;

			resets = <&gcc GCC_SDCC2_BCR>;
			status = "disabled";

			sdhc2_opp_table: opp-table {
				compatible = "operating-points-v2";

				opp-100000000 {
					opp-hz = /bits/ 64 <100000000>;
					opp-peak-kBps = <160000 100000>;
					opp-avg-kBps = <50000 0>;
					required-opps = <&rpmhpd_opp_nom>;
				};

				opp-202000000 {
					opp-hz = /bits/ 64 <202000000>;
					opp-peak-kBps = <200000 120000>;
					opp-avg-kBps = <104000 0>;
					required-opps = <&rpmhpd_opp_nom>;
				};
			};
		};

		pdc: interrupt-controller@b220000 {
			compatible = "qcom,kaanapali-pdc", "qcom,pdc";
			reg = <0x0 0x0b220000 0x0 0x10000>,
			      <0x0 0x179600f0 0x0 0xf4>;

			qcom,pdc-ranges = <0 745 38>,
					  <40 785 11>,
					  <51 527 4>,
					  <58 534 2>,
					  <61 537 20>,
					  <84 559 14>,
					  <98 609 32>,
					  <130 717 12>,
					  <142 251 5>,
					  <147 796 16>,
					  <163 783 2>,
					  <165 531 2>,
					  <167 536 1>,
					  <168 557 2>,
					  <170 415 1>,
					  <171 438 1>,
					  <172 579 1>,
					  <173 703 1>,
					  <174 708 1>,
					  <175 714 1>,
					  <176 68 1>,
					  <177 86 1>,
					  <178 96 1>,
					  <179 249 1>;
			#interrupt-cells = <2>;
			interrupt-parent = <&intc>;
			interrupt-controller;
		};

		tsens0: thermal-sensor@c229000 {
			compatible = "qcom,kaanapali-tsens", "qcom,tsens-v2";
			reg = <0x0 0x0c229000 0x0 0x1000>,
			      <0x0 0x0c222000 0x0 0x1000>;
			interrupts = <GIC_SPI 771 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 484 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "uplow",
					  "critical";
			#qcom,sensors = <5>;
			#thermal-sensor-cells = <1>;
		};

		tsens1: thermal-sensor@c22a000 {
			compatible = "qcom,kaanapali-tsens", "qcom,tsens-v2";
			reg = <0x0 0x0c22a000 0x0 0x1000>,
			      <0x0 0x0c223000 0x0 0x1000>;
			interrupts = <GIC_SPI 772 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 485 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "uplow",
					  "critical";
			#qcom,sensors = <12>;
			#thermal-sensor-cells = <1>;
		};

		tsens2: thermal-sensor@c22b000 {
			compatible = "qcom,kaanapali-tsens", "qcom,tsens-v2";
			reg = <0x0 0x0c22b000 0x0 0x1000>,
			      <0x0 0x0c224000 0x0 0x1000>;
			interrupts = <GIC_SPI 773 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 486 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "uplow",
					  "critical";
			#qcom,sensors = <7>;
			#thermal-sensor-cells = <1>;
		};

		tsens3: thermal-sensor@c22c000 {
			compatible = "qcom,kaanapali-tsens", "qcom,tsens-v2";
			reg = <0x0 0x0c22c000 0x0 0x1000>,
			      <0x0 0x0c225000 0x0 0x1000>;
			interrupts = <GIC_SPI 774 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 487 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "uplow",
					  "critical";
			#qcom,sensors = <4>;
			#thermal-sensor-cells = <1>;
		};

		tsens4: thermal-sensor@c22d000 {
			compatible = "qcom,kaanapali-tsens", "qcom,tsens-v2";
			reg = <0x0 0x0c22d000 0x0 0x1000>,
			      <0x0 0x0c226000 0x0 0x1000>;
			interrupts = <GIC_SPI 543 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 461 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "uplow",
					  "critical";
			#qcom,sensors = <8>;
			#thermal-sensor-cells = <1>;
		};

		tsens5: thermal-sensor@c22e000 {
			compatible = "qcom,kaanapali-tsens", "qcom,tsens-v2";
			reg = <0x0 0x0c22e000 0x0 0x1000>,
			      <0x0 0x0c227000 0x0 0x1000>;
			interrupts = <GIC_SPI 544 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "uplow",
					  "critical";
			#qcom,sensors = <12>;
			#thermal-sensor-cells = <1>;
		};

		tsens6: thermal-sensor@c22f000 {
			compatible = "qcom,kaanapali-tsens", "qcom,tsens-v2";
			reg = <0x0 0x0c22f000 0x0 0x1000>,
			      <0x0 0x0c228000 0x0 0x1000>;
			interrupts = <GIC_SPI 545 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "uplow",
					  "critical";
			#qcom,sensors = <7>;
			#thermal-sensor-cells = <1>;
		};

		aoss_qmp: power-management@c300000 {
			compatible = "qcom,kaanapali-aoss-qmp", "qcom,aoss-qmp";
			reg = <0x0 0x0c300000 0x0 0x400>;

			interrupts-extended = <&ipcc IPCC_MPROC_AOP
						     IPCC_MPROC_SIGNAL_GLINK_QMP
						     IRQ_TYPE_EDGE_RISING>;

			mboxes = <&ipcc IPCC_MPROC_AOP
					IPCC_MPROC_SIGNAL_GLINK_QMP>;

			#clock-cells = <0>;
		};

		tlmm: pinctrl@f100000 {
			compatible = "qcom,kaanapali-tlmm";
			reg = <0x0 0x0f100000 0x0 0x300000>;
			interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&tlmm 0 0 218>;
			interrupt-controller;
			#interrupt-cells = <2>;
			wakeup-parent = <&pdc>;

			hub_i2c0_data_clk: hub-i2c0-data-clk-state {
				/* SDA, SCL */
				pins = "gpio66", "gpio67";
				function = "i2chub0_se0";
				drive-strength = <2>;
				bias-pull-up;
			};

			hub_i2c1_data_clk: hub-i2c1-data-clk-state {
				/* SDA, SCL */
				pins = "gpio78", "gpio79";
				function = "i2chub0_se1";
				drive-strength = <2>;
				bias-pull-up;
			};

			hub_i2c2_data_clk: hub-i2c2-data-clk-state {
				/* SDA, SCL */
				pins = "gpio68", "gpio69";
				function = "i2chub0_se2";
				drive-strength = <2>;
				bias-pull-up;
			};

			hub_i2c3_data_clk: hub-i2c3-data-clk-state {
				/* SDA, SCL */
				pins = "gpio70", "gpio71";
				function = "i2chub0_se3";
				drive-strength = <2>;
				bias-pull-up;
			};

			hub_i2c4_data_clk: hub-i2c4-data-clk-state {
				/* SDA, SCL */
				pins = "gpio72", "gpio73";
				function = "i2chub0_se4";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c0_data_clk: qup-i2c0-data-clk-state {
				/* SDA, SCL */
				pins = "gpio80", "gpio83";
				function = "qup1_se0";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c1_data_clk: qup-i2c1-data-clk-state {
				/* SDA, SCL */
				pins = "gpio74", "gpio75";
				function = "qup1_se1";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c2_data_clk: qup-i2c2-data-clk-state {
				/* SDA, SCL */
				pins = "gpio40", "gpio41";
				function = "qup1_se2";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c3_data_clk: qup-i2c3-data-clk-state {
				/* SDA, SCL */
				pins = "gpio44", "gpio45";
				function = "qup1_se3";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c4_data_clk: qup-i2c4-data-clk-state {
				/* SDA, SCL */
				pins = "gpio36", "gpio37";
				function = "qup1_se4";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c5_data_clk: qup-i2c5-data-clk-state {
				/* SDA, SCL */
				pins = "gpio52", "gpio53";
				function = "qup1_se5";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c6_data_clk: qup-i2c6-data-clk-state {
				/* SDA, SCL */
				pins = "gpio56", "gpio57";
				function = "qup1_se6";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c8_data_clk: qup-i2c8-data-clk-state {
				/* SDA, SCL */
				pins = "gpio0", "gpio1";
				function = "qup2_se0";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c9_data_clk: qup-i2c9-data-clk-state {
				/* SDA, SCL */
				pins = "gpio4", "gpio5";
				function = "qup2_se1";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c10_data_clk: qup-i2c10-data-clk-state {
				/* SDA, SCL */
				pins = "gpio117", "gpio118";
				function = "qup2_se2";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c11_data_clk: qup-i2c11-data-clk-state {
				/* SDA, SCL */
				pins = "gpio122", "gpio123";
				function = "qup2_se3";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c12_data_clk: qup-i2c12-data-clk-state {
				/* SDA, SCL */
				pins = "gpio208", "gpio209";
				function = "qup2_se4";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c13_data_clk: qup-i2c13-data-clk-state {
				/* SDA, SCL */
				pins = "gpio64", "gpio65";
				function = "qup3_se0";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c14_data_clk: qup-i2c14-data-clk-state {
				/* SDA, SCL */
				pins = "gpio8", "gpio9";
				function = "qup3_se1";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c15_data_clk: qup-i2c15-data-clk-state {
				/* SDA, SCL */
				pins = "gpio12", "gpio13";
				function = "qup3_se2";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c16_data_clk: qup-i2c16-data-clk-state {
				/* SDA, SCL */
				pins = "gpio16", "gpio17";
				function = "qup3_se3";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c17_data_clk: qup-i2c17-data-clk-state {
				/* SDA, SCL */
				pins = "gpio20", "gpio21";
				function = "qup3_se4";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c19_data_clk: qup-i2c19-data-clk-state {
				/* SDA, SCL */
				pins = "gpio48", "gpio49";
				function = "qup4_se0";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c20_data_clk: qup-i2c20-data-clk-state {
				/* SDA, SCL */
				pins = "gpio28", "gpio29";
				function = "qup4_se1";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c21_data_clk: qup-i2c21-data-clk-state {
				/* SDA, SCL */
				pins = "gpio32", "gpio33";
				function = "qup4_se2";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c22_data_clk: qup-i2c22-data-clk-state {
				/* SDA, SCL */
				pins = "gpio121", "gpio84";
				function = "qup4_se3";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_i2c23_data_clk: qup-i2c23-data-clk-state {
				/* SDA, SCL */
				pins = "gpio161", "gpio162";
				function = "qup4_se4";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_spi0_cs: qup-spi0-cs-state {
				pins = "gpio81";
				function = "qup1_se0";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi0_data_clk: qup-spi0-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio80", "gpio83", "gpio82";
				function = "qup1_se0";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi1_cs: qup-spi1-cs-state {
				pins = "gpio77";
				function = "qup1_se1";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi1_data_clk: qup-spi1-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio74", "gpio75", "gpio76";
				function = "qup1_se1";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi2_cs: qup-spi2-cs-state {
				pins = "gpio43";
				function = "qup1_se2";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi2_data_clk: qup-spi2-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio40", "gpio41", "gpio42";
				function = "qup1_se2";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi3_cs: qup-spi3-cs-state {
				pins = "gpio47";
				function = "qup1_se3";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi3_data_clk: qup-spi3-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio44", "gpio45", "gpio46";
				function = "qup1_se3";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi4_cs: qup-spi4-cs-state {
				pins = "gpio39";
				function = "qup1_se4";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi4_data_clk: qup-spi4-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio36", "gpio37", "gpio38";
				function = "qup1_se4";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi5_cs: qup-spi5-cs-state {
				pins = "gpio55";
				function = "qup1_se5";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi5_data_clk: qup-spi5-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio52", "gpio53", "gpio54";
				function = "qup1_se5";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi6_cs: qup-spi6-cs-state {
				pins = "gpio59";
				function = "qup1_se6";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi6_data_clk: qup-spi6-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio56", "gpio57", "gpio58";
				function = "qup1_se6";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi8_cs: qup-spi8-cs-state {
				pins = "gpio3";
				function = "qup2_se0";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi8_data_clk: qup-spi8-data-clk-state {
				/* MISO, MOSI, CLK */pins = "gpio0", "gpio1", "gpio2";
				function = "qup2_se0";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi9_cs: qup-spi9-cs-state {
				pins = "gpio7";
				function = "qup2_se1";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi9_data_clk: qup-spi9-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio4", "gpio5", "gpio6";
				function = "qup2_se1";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi10_cs: qup-spi10-cs-state {
				pins = "gpio120";
				function = "qup2_se2";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi10_data_clk: qup-spi10-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio117", "gpio118", "gpio119";
				function = "qup2_se2";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi11_cs: qup-spi11-cs-state {
				pins = "gpio125";
				function = "qup2_se3";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi11_data_clk: qup-spi11-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio122", "gpio123", "gpio124";
				function = "qup2_se3";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi14_cs: qup-spi14-cs-state {
				pins = "gpio11";
				function = "qup3_se1";
				drive-strength = <6>;
				bias-pull-up;
			};

			qup_spi14_data_clk: qup-spi14-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio8", "gpio9", "gpio10";
				function = "qup3_se1";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi15_cs: qup-spi15-cs-state {
				pins = "gpio15";
				function = "qup3_se2";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi15_data_clk: qup-spi15-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio12", "gpio13", "gpio14";
				function = "qup3_se2";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi16_cs: qup-spi16-cs-state {
				pins = "gpio19";
				function = "qup3_se3";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi16_data_clk: qup-spi16-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio16", "gpio17", "gpio18";
				function = "qup3_se3";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi17_cs: qup-spi17-cs-state {
				pins = "gpio23";
				function = "qup3_se4";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi17_data_clk: qup-spi17-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio20", "gpio21", "gpio22";
				function = "qup3_se4";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi19_cs: qup-spi19-cs-state {
				pins = "gpio51";
				function = "qup4_se0";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi19_data_clk: qup-spi19-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio48", "gpio49", "gpio50";
				function = "qup4_se0";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi20_cs: qup-spi20-cs-state {
				pins = "gpio31";
				function = "qup4_se1";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi20_data_clk: qup-spi20-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio28", "gpio29", "gpio30";
				function = "qup4_se1";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi21_cs: qup-spi21-cs-state {
				pins = "gpio35";
				function = "qup4_se2";
				drive-strength = <6>;
				bias-disable;
			};

			qup_spi21_data_clk: qup-spi21-data-clk-state {
				/* MISO, MOSI, CLK */
				pins = "gpio32", "gpio33", "gpio34";
				function = "qup4_se2";
				drive-strength = <6>;
				bias-disable;
			};

			qup_uart7_default: qup-uart7-state {
				 /* TX, RX */
				 pins = "gpio62", "gpio63";
				 function = "qup1_se7";
				 drive-strength = <2>;
				 bias-disable;
			};

			qup_uart18_default: qup-uart18-default-state {
				/* TX, RX */
				pins = "gpio26", "gpio27";
				function = "qup3_se5";
				drive-strength = <2>;
				bias-pull-up;
			};

			qup_uart18_cts_rts: qup-uart18-cts-rts-state {
				/* CTS, RTS */
				pins = "gpio24", "gpio25";
				function = "qup3_se5";
				drive-strength = <2>;
				bias-pull-down;
			};

			sdc2_default: sdc2-default-state {
				clk-pins {
					pins = "sdc2_clk";
					drive-strength = <16>;
					bias-disable;
				};

				cmd-pins {
					pins = "sdc2_cmd";
					drive-strength = <10>;
					bias-pull-up;
				};

				data-pins {
					pins = "sdc2_data";
					drive-strength = <10>;
					bias-pull-up;
				};

				card-detect-pins {
					pins = "gpio55";
					function = "gpio";
					drive-strength = <2>;
					bias-pull-up;
				};
			};

			sdc2_sleep: sdc2-sleep-state {
				clk-pins {
					pins = "sdc2_clk";
					drive-strength = <2>;
					bias-disable;
				};

				cmd-pins {
					pins = "sdc2_cmd";
					drive-strength = <2>;
					bias-pull-up;
				};

				data-pins {
					pins = "sdc2_data";
					drive-strength = <2>;
					bias-pull-up;
				};

				card-detect-pins {
					pins = "gpio55";
					function = "gpio";
					drive-strength = <2>;
					bias-pull-up;
				};
			};
		};

		stm@10002000 {
			compatible = "arm,coresight-stm", "arm,primecell";
			reg = <0x0 0x10002000 0x0 0x1000>,
			      <0x0 0x16280000 0x0 0x180000>;
			reg-names = "stm-base",
				    "stm-stimulus-base";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					stm_out: endpoint {
						remote-endpoint = <&funnel_in0_in7>;
					};
				};
			};
		};

		tpdm@10003000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x10003000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <32>;

			out-ports {
				port {
					tpdm_dcc_out: endpoint {
						remote-endpoint = <&tpda_qdss_in0>;
					};
				};
			};
		};

		tpda@10004000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x0 0x10004000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					tpda_qdss_in0: endpoint {
						remote-endpoint = <&tpdm_dcc_out>;
					};
				};

				port@1 {
					reg = <1>;

					tpda_qdss_in1: endpoint {
						remote-endpoint = <&tpdm_spdm_out>;
					};
				};
			};

			out-ports {
				port {
					tpda_qdss_out: endpoint {
						remote-endpoint = <&funnel_in0_in6>;
					};
				};
			};
		};

		tpdm@1000f000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x1000f000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <32>;

			out-ports {
				port {
					tpdm_spdm_out: endpoint {
						remote-endpoint = <&tpda_qdss_in1>;
					};
				};
			};
		};

		funnel@10041000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x10041000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					funnel_in0_in0: endpoint {
						remote-endpoint = <&tn_ag_out>;
					};
				};

				port@6 {
					reg = <6>;

					funnel_in0_in6: endpoint {
						remote-endpoint = <&tpda_qdss_out>;
					};
				};

				port@7 {
					reg = <7>;

					funnel_in0_in7: endpoint {
						remote-endpoint = <&stm_out>;
					};
				};
			};

			out-ports {
				port {
					funnel_in0_out: endpoint {
						remote-endpoint = <&funnel_aoss_in6>;
					};
				};
			};
		};

		tpdm@11000000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x11000000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					tpdm_modem0_out: endpoint {
						remote-endpoint = <&tpda_modem_in0>;
					};
				};
			};
		};

		tpda@11004000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x0 0x11004000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					tpda_modem_in0: endpoint {
						remote-endpoint = <&tpdm_modem0_out>;
					};
				};

				port@1 {
					reg = <1>;

					tpda_modem_in1: endpoint {
						remote-endpoint = <&tpdm_modem1_out>;
					};
				};

				port@2 {
					reg = <2>;

					tpda_modem_in2: endpoint {
						remote-endpoint = <&tpdm_modem2_out>;
					};
				};
			};

			out-ports {
				port {
					tpda_modem_out: endpoint {
						remote-endpoint = <&funnel_modem_dl_in0>;
					};
				};
			};
		};

		funnel@11005000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x11005000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			in-ports {
				port {
					funnel_modem_dl_in0: endpoint {
						remote-endpoint = <&tpda_modem_out>;
					};
				};
			};

			out-ports {
				port {
					funnel_modem_dl_out: endpoint {
						remote-endpoint = <&tn_ag_in13>;
					};
				};
			};
		};

		tpdm@1102c000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x1102c000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					tpdm_gcc_out: endpoint {
						remote-endpoint = <&tn_ag_in17>;
					};
				};
			};
		};

		tpdm@11180000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x11180000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					tpdm_cdsp_out: endpoint {
						remote-endpoint = <&tpda_cdsp_in0>;
					};
				};
			};
		};

		tpdm@11183000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x11183000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,cmb-element-bits = <32>;

			out-ports {
				port {
					tpdm_cdsp_cmsr1_out: endpoint {
						remote-endpoint = <&tpda_cdsp_in3>;
					};
				};
			};
		};

		tpdm@11184000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x11184000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,cmb-element-bits = <32>;

			out-ports {
				port {
					tpdm_cdsp_cmsr2_out: endpoint {
						remote-endpoint = <&tpda_cdsp_in4>;
					};
				};
			};
		};

		tpdm@11185000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x11185000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;

			out-ports {
				port {
					tpdm_cdsp_dpm1_out: endpoint {
						remote-endpoint = <&tpda_cdsp_in5>;
					};
				};
			};
		};

		tpdm@11186000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x11186000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;

			out-ports {
				port {
					tpdm_cdsp_dpm2_out: endpoint {
						remote-endpoint = <&tpda_cdsp_in6>;
					};
				};
			};
		};

		tpda@11188000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x0 0x11188000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					tpda_cdsp_in0: endpoint {
						remote-endpoint = <&tpdm_cdsp_out>;
					};
				};

				port@1 {
					reg = <1>;

					tpda_cdsp_in1: endpoint {
						remote-endpoint = <&tpdm_cdsp_llm_out>;
					};
				};

				port@2 {
					reg = <2>;

					tpda_cdsp_in2: endpoint {
						remote-endpoint = <&tpdm_cdsp_llm2_out>;
					};
				};

				port@3 {
					reg = <3>;

					tpda_cdsp_in3: endpoint {
						remote-endpoint = <&tpdm_cdsp_cmsr1_out>;
					};
				};

				port@4 {
					reg = <4>;

					tpda_cdsp_in4: endpoint {
						remote-endpoint = <&tpdm_cdsp_cmsr2_out>;
					};
				};

				port@5 {
					reg = <5>;

					tpda_cdsp_in5: endpoint {
						remote-endpoint = <&tpdm_cdsp_dpm1_out>;
					};
				};

				port@6 {
					reg = <6>;

					tpda_cdsp_in6: endpoint {
						remote-endpoint = <&tpdm_cdsp_dpm2_out>;
					};
				};
			};

			out-ports {
				port {
					tpda_cdsp_out: endpoint {
						remote-endpoint = <&funnel_cdsp_in0>;
					};
				};
			};
		};

		funnel@11189000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x11189000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			in-ports {
				port {
					funnel_cdsp_in0: endpoint {
						remote-endpoint = <&tpda_cdsp_out>;
					};
				};
			};

			out-ports {
				port {
					funnel_cdsp_out: endpoint {
						remote-endpoint = <&tn_ag_in16>;
					};
				};
			};
		};

		tpdm@111a3000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111a3000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					tpdm_pmu_out: endpoint {
						remote-endpoint = <&tn_ag_in29>;
					};
				};
			};
		};

		tpdm@111a4000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111a4000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					tpdm_qrng_out: endpoint {
						remote-endpoint = <&tn_ag_in18>;
					};
				};
			};
		};

		tpdm@111a5000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111a5000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					tpdm_dlmm_out: endpoint {
						remote-endpoint = <&tn_ag_in25>;
					};
				};
			};
		};

		tpdm@111a6000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111a6000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					tpdm_north_dsb_out: endpoint {
						remote-endpoint = <&tn_ag_in26>;
					};
				};
			};
		};

		tpdm@111a7000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111a7000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					tpdm_south_dsb_out: endpoint {
						remote-endpoint = <&tn_ag_in27>;
					};
				};
			};
		};

		tpdm@111a8000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111a8000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					tpdm_rdpm_cmb0_out: endpoint {
						remote-endpoint = <&tn_ag_in30>;
					};
				};
			};
		};

		tpdm@111a9000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111a9000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					tpdm_rdpm_cmb1_out: endpoint {
						remote-endpoint = <&tn_ag_in31>;
					};
				};
			};
		};

		tpdm@111aa000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111aa000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					tpdm_rdpm_cmb2_out: endpoint {
						remote-endpoint = <&tn_ag_in32>;
					};
				};
			};
		};

		tpdm@111ab000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111ab000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					tpdm_ipcc_cmb0_out: endpoint {
						remote-endpoint = <&tn_ag_in36>;
					};
				};
			};
		};

		tpdm@111ac000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111ac000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					tpdm_ipcc_cmb1_out: endpoint {
						remote-endpoint = <&tn_ag_in28>;
					};
				};
			};
		};

		tpdm@111ad000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111ad000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					tpdm_ipcc_cmb2_out: endpoint {
						remote-endpoint = <&tn_ag_in34>;
					};
				};
			};
		};

		tpdm@111ae000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111ae000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					tpdm_ipcc_cmb3_out: endpoint {
						remote-endpoint = <&tn_ag_in37>;
					};
				};
			};
		};

		tpdm@111af000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111af000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					tpdm_ipcc_cmb4_out: endpoint {
						remote-endpoint = <&tn_ag_in35>;
					};
				};
			};
		};

		tpdm@111b3000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111b3000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					tpdm_pcie_rscc_out: endpoint {
						remote-endpoint = <&tn_ag_in8>;
					};
				};
			};
		};

		tn@111b8000 {
			compatible = "qcom,coresight-tnoc", "arm,primecell";
			reg = <0x0 0x111b8000 0x0 0x4200>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@8 {
					reg = <8>;

					tn_ag_in8: endpoint {
						remote-endpoint = <&tpdm_pcie_rscc_out>;
					};
				};

				port@d {
					reg = <0xd>;

					tn_ag_in13: endpoint {
						remote-endpoint = <&funnel_modem_dl_out>;
					};
				};

				port@10 {
					reg = <0x10>;

					tn_ag_in16: endpoint {
						remote-endpoint = <&funnel_cdsp_out>;
					};
				};

				port@11 {
					reg = <0x11>;

					tn_ag_in17: endpoint {
						remote-endpoint = <&tpdm_gcc_out>;
					};
				};

				port@12 {
					reg = <0x12>;

					tn_ag_in18: endpoint {
						remote-endpoint = <&tpdm_qrng_out>;
					};
				};

				port@13 {
					reg = <0x13>;

					tn_ag_in19: endpoint {
						remote-endpoint = <&tpdm_qm_out>;
					};
				};

				port@15 {
					reg = <0x15>;

					tn_ag_in21: endpoint {
						remote-endpoint = <&tpdm_ipa_out>;
					};
				};

				port@19 {
					reg = <0x19>;

					tn_ag_in25: endpoint {
						remote-endpoint = <&tpdm_dlmm_out>;
					};
				};

				port@1a {
					reg = <0x1a>;

					tn_ag_in26: endpoint {
						remote-endpoint = <&tpdm_north_dsb_out>;
					};
				};

				port@1b {
					reg = <0x1b>;

					tn_ag_in27: endpoint {
						remote-endpoint = <&tpdm_south_dsb_out>;
					};
				};

				port@1c {
					reg = <0x1c>;

					tn_ag_in28: endpoint {
						remote-endpoint = <&tpdm_ipcc_cmb1_out>;
					};
				};

				port@1d {
					reg = <0x1d>;

					tn_ag_in29: endpoint {
						remote-endpoint = <&tpdm_pmu_out>;
					};
				};

				port@1e {
					reg = <0x1e>;

					tn_ag_in30: endpoint {
						remote-endpoint = <&tpdm_rdpm_cmb0_out>;
					};
				};

				port@1f {
					reg = <0x1f>;

					tn_ag_in31: endpoint {
						remote-endpoint = <&tpdm_rdpm_cmb1_out>;
					};
				};

				port@20 {
					reg = <0x20>;

					tn_ag_in32: endpoint {
						remote-endpoint = <&tpdm_rdpm_cmb2_out>;
					};
				};

				port@22 {
					reg = <0x22>;

					tn_ag_in34: endpoint {
						remote-endpoint = <&tpdm_ipcc_cmb2_out>;
					};
				};

				port@23 {
					reg = <0x23>;

					tn_ag_in35: endpoint {
						remote-endpoint = <&tpdm_ipcc_cmb4_out>;
					};
				};

				port@24 {
					reg = <0x24>;

					tn_ag_in36: endpoint {
						remote-endpoint = <&tpdm_ipcc_cmb0_out>;
					};
				};

				port@25 {
					reg = <37>;

					tn_ag_in37: endpoint {
						remote-endpoint = <&tpdm_ipcc_cmb3_out>;
					};
				};
			};

			out-ports {
				port {
					tn_ag_out: endpoint {
						remote-endpoint = <&funnel_in0_in0>;
					};
				};
			};
		};

		tpdm@111d0000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x111d0000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					tpdm_qm_out: endpoint {
						remote-endpoint = <&tn_ag_in19>;
					};
				};
			};
		};

		tpdm@11303000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x11303000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;

			out-ports {
				port {
					tpdm_swao_prio4_out: endpoint {
						remote-endpoint = <&tpda_aoss_in4>;
					};
				};
			};
		};

		funnel@11304000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x11304000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@5 {
					reg = <5>;

					funnel_aoss_in5: endpoint {
						remote-endpoint = <&tpda_aoss_out>;
					};
				};

				port@6 {
					reg = <6>;

					funnel_aoss_in6: endpoint {
						remote-endpoint = <&funnel_in0_out>;
					};
				};

			};

			out-ports {
				port {
					funnel_aoss_out: endpoint {
						remote-endpoint = <&tmc_etf_in>;
					};
				};
			};
		};

		tmc@11305000 {
			compatible = "arm,coresight-tmc", "arm,primecell";
			reg = <0x0 0x11305000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			in-ports {
				port {
					tmc_etf_in: endpoint {
						remote-endpoint = <&funnel_aoss_out>;
					};
				};
			};
		};

		tpda@11308000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x0 0x11308000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					tpda_aoss_in0: endpoint {
						remote-endpoint = <&tpdm_swao_prio0_out>;
					};
				};

				port@1 {
					reg = <1>;

					tpda_aoss_in1: endpoint {
						remote-endpoint = <&tpdm_swao_prio1_out>;
					};
				};

				port@2 {
					reg = <2>;

					tpda_aoss_in2: endpoint {
						remote-endpoint = <&tpdm_swao_prio2_out>;
					};
				};

				port@3 {
					reg = <3>;

					tpda_aoss_in3: endpoint {
						remote-endpoint = <&tpdm_swao_prio3_out>;
					};
				};

				port@4 {
					reg = <4>;

					tpda_aoss_in4: endpoint {
						remote-endpoint = <&tpdm_swao_prio4_out>;
					};
				};

				port@5 {
					reg = <5>;

					tpda_aoss_in5: endpoint {
						remote-endpoint = <&tpdm_swao_out>;
					};
				};
			};

			out-ports {
				port {
					tpda_aoss_out: endpoint {
						remote-endpoint = <&funnel_aoss_in5>;
					};
				};
			};
		};

		tpdm@11309000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x11309000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;

			out-ports {
				port {
					tpdm_swao_prio0_out: endpoint {
						remote-endpoint = <&tpda_aoss_in0>;
					};
				};
			};
		};

		tpdm@1130a000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x1130a000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;

			out-ports {
				port {
					tpdm_swao_prio1_out: endpoint {
						remote-endpoint = <&tpda_aoss_in1>;
					};
				};
			};
		};

		tpdm@1130b000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x1130b000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;

			out-ports {
				port {
					tpdm_swao_prio2_out: endpoint {
						remote-endpoint = <&tpda_aoss_in2>;
					};
				};
			};
		};

		tpdm@1130c000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x1130c000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;

			out-ports {
				port {
					tpdm_swao_prio3_out: endpoint {
						remote-endpoint = <&tpda_aoss_in3>;
					};
				};
			};
		};

		tpdm@1130d000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x1130d000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					tpdm_swao_out: endpoint {
						remote-endpoint = <&tpda_aoss_in5>;
					};
				};
			};
		};

		tpdm@11422000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x11422000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					tpdm_ipa_out: endpoint {
						remote-endpoint = <&tn_ag_in21>;
					};
				};
			};
		};

		sram@14680000 {
			compatible = "qcom,kaanapali-imem", "mmio-sram";
			reg = <0x0 0x14680000 0x0 0x1000>;
			ranges = <0x0 0x0 0x14680000 0x1000>;

			no-memory-wc;

			#address-cells = <1>;
			#size-cells = <1>;

			pil-sram@94c {
				compatible = "qcom,pil-reloc-info";
				reg = <0x94c 0xc8>;
			};
		};

		apps_smmu: iommu@15000000 {
			compatible = "qcom,kaanapali-smmu-500", "qcom,smmu-500", "arm,mmu-500";
			reg = <0x0 0x15000000 0x0 0x100000>;

			interrupts =<GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 690 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 691 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 692 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 693 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 694 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 695 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 696 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 697 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 488 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 489 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 490 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 491 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 492 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 493 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 494 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 495 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 497 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 498 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 500 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH>,
				    <GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH>;

			#iommu-cells = <2>;
			#global-interrupts = <1>;

			dma-coherent;
		};

		intc: interrupt-controller@17000000 {
			compatible = "arm,gic-v3";
			reg = <0x0 0x17000000 0x0 0x10000>,
			      <0x0 0x17080000 0x0 0x200000>;

			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;

			#interrupt-cells = <3>;
			interrupt-controller;

			#redistributor-regions = <1>;
			redistributor-stride = <0x0 0x40000>;

			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			gic_its: msi-controller@17040000 {
				compatible = "arm,gic-v3-its";
				reg = <0x0 0x17040000 0x0 0x20000>;

				msi-controller;
				#msi-cells = <1>;
			};
		};

		watchdog@17600000 {
			compatible = "qcom,apss-wdt-kaanapali", "qcom,kpss-wdt";
			reg = <0x0 0x17600000 0x0 0x1000>;
			clocks = <&sleep_clk>;
			interrupts = <GIC_SPI 0 IRQ_TYPE_EDGE_RISING>;
		};

		pdp0_mbox: mailbox@17610000 {
			compatible = "qcom,kaanapali-cpucp-mbox", "qcom,x1e80100-cpucp-mbox";
			reg = <0x0 0x17610000 0x0 0x8000>, <0x0 0x19980000 0x0 0x8000>;
			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
			#mbox-cells = <1>;
		};

		timer@17810000 {
			compatible = "arm,armv7-timer-mem";
			reg = <0x0 0x17810000 0x0 0x1000>;

			#address-cells = <2>;
			#size-cells = <1>;
			ranges = <0x0 0x0 0x0 0x0 0x20000000>;

			frame@17811000 {
				reg = <0x0 0x17811000 0x1000>,
				      <0x0 0x17812000 0x1000>;
				frame-number = <0>;
				interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
			};

			frame@17813000 {
				reg = <0x0 0x17813000 0x1000>;
				frame-number = <1>;
				interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
				status = "disabled";
			};

			frame@17815000 {
				reg = <0x0 0x17815000 0x1000>;
				frame-number = <2>;
				interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
				status = "disabled";
			};

			frame@17817000 {
				reg = <0x0 0x17817000 0x1000>;
				frame-number = <3>;
				interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
				status = "disabled";
			};

			frame@17819000 {
				reg = <0x0 0x17819000 0x1000>;
				frame-number = <4>;
				interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
				status = "disabled";
			};

			frame@1781b000 {
				reg = <0x0 0x1781b000 0x1000>;
				frame-number = <5>;
				interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
				status = "disabled";
			};

			frame@1781d000 {
				reg = <0x0 0x1781d000 0x1000>;
				frame-number = <6>;
				interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
				status = "disabled";
			};
		};

		apps_rsc: rsc@18900000 {
			compatible = "qcom,rpmh-rsc";
			reg = <0x0 0x18900000 0x0 0x10000>,
			      <0x0 0x18910000 0x0 0x10000>,
			      <0x0 0x18920000 0x0 0x10000>;
			reg-names = "drv-0",
				    "drv-1",
				    "drv-2";
			interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;

			power-domains = <&system_pd>;
			label = "apps_rsc";

			qcom,tcs-offset = <0xd00>;
			qcom,drv-id = <2>;
			qcom,tcs-config = <ACTIVE_TCS 3>,
					  <SLEEP_TCS 2>,
					  <WAKE_TCS 2>,
					  <CONTROL_TCS 0>;

			apps_bcm_voter: bcm-voter {
				compatible = "qcom,bcm-voter";
			};

			rpmhcc: clock-controller {
				compatible = "qcom,kaanapali-rpmh-clk";
				#clock-cells = <1>;
				clocks = <&xo_board>;
				clock-names = "xo";
			};

			rpmhpd: power-controller {
				compatible = "qcom,kaanapali-rpmhpd";

				operating-points-v2 = <&rpmhpd_opp_table>;

				#power-domain-cells = <1>;

				rpmhpd_opp_table: opp-table {
					compatible = "operating-points-v2";

					rpmhpd_opp_ret: opp-16 {
						opp-level = <RPMH_REGULATOR_LEVEL_RETENTION>;
					};

					rpmhpd_opp_low_svs_d3: opp-50 {
						opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS_D3>;
					};

					rpmhpd_opp_low_svs_d2_1: opp-51 {
						opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS_D2_1>;
					};

					rpmhpd_opp_low_svs_d2: opp-52 {
						opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS_D2>;
					};

					rpmhpd_opp_low_svs_d1_1: opp-54 {
						opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS_D1_1>;
					};

					rpmhpd_opp_low_svs_d1: opp-56 {
						opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS_D1>;
					};

					rpmhpd_opp_low_svs_d0: opp-60 {
						opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS_D0>;
					};

					rpmhpd_opp_low_svs: opp-64 {
						opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
					};

					rpmhpd_opp_low_svs_l0: opp-76 {
						opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS_L0>;
					};

					rpmhpd_opp_low_svs_l1: opp-80 {
						opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS_L1>;
					};

					rpmhpd_opp_low_svs_l2: opp-96 {
						opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS_L2>;
					};

					rpmhpd_opp_svs: opp-128 {
						opp-level = <RPMH_REGULATOR_LEVEL_SVS>;
					};

					rpmhpd_opp_svs_l0: opp-144 {
						opp-level = <RPMH_REGULATOR_LEVEL_SVS_L0>;
					};

					rpmhpd_opp_svs_l1: opp-192 {
						opp-level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
					};

					rpmhpd_opp_svs_l2: opp-224 {
						opp-level = <RPMH_REGULATOR_LEVEL_SVS_L2>;
					};

					rpmhpd_opp_nom: opp-256 {
						opp-level = <RPMH_REGULATOR_LEVEL_NOM>;
					};

					rpmhpd_opp_nom_l1: opp-320 {
						opp-level = <RPMH_REGULATOR_LEVEL_NOM_L1>;
					};

					rpmhpd_opp_nom_l2: opp-336 {
						opp-level = <RPMH_REGULATOR_LEVEL_NOM_L2>;
					};

					rpmhpd_opp_turbo: opp-384 {
						opp-level = <RPMH_REGULATOR_LEVEL_TURBO>;
					};

					rpmhpd_opp_turbo_l0: opp-400 {
						opp-level = <RPMH_REGULATOR_LEVEL_TURBO_L0>;
					};

					rpmhpd_opp_turbo_l1: opp-416 {
						opp-level = <RPMH_REGULATOR_LEVEL_TURBO_L1>;
					};

					rpmhpd_opp_turbo_l2: opp-432 {
						opp-level = <RPMH_REGULATOR_LEVEL_TURBO_L2>;
					};

					rpmhpd_opp_turbo_l3: opp-448 {
						opp-level = <RPMH_REGULATOR_LEVEL_TURBO_L3>;
					};

					rpmhpd_opp_turbo_l4: opp-452 {
						opp-level = <RPMH_REGULATOR_LEVEL_TURBO_L4>;
					};

					rpmhpd_opp_turbo_l5: opp-456 {
						opp-level = <RPMH_REGULATOR_LEVEL_TURBO_L5>;
					};

					rpmhpd_opp_super_turbo_no_cpr: opp-480 {
						opp-level = <RPMH_REGULATOR_LEVEL_SUPER_TURBO_NO_CPR>;
					};
				};
			};
		};

		nsp_noc: interconnect@260c0000 {
			compatible = "qcom,kaanapali-nsp-noc";
			reg = <0x0 0x260c0000 0x0 0x21280>;
			qcom,bcm-voters = <&apps_bcm_voter>;
			#interconnect-cells = <2>;
		};

		remoteproc_cdsp: remoteproc@26300000 {
			compatible = "qcom,kaanapali-cdsp-pas", "qcom,sm8550-cdsp-pas";
			reg = <0x0 0x26300000 0x0 0x10000>;

			interrupts-extended = <&intc GIC_SPI 578 IRQ_TYPE_EDGE_RISING>,
					      <&smp2p_cdsp_in 0 IRQ_TYPE_EDGE_RISING>,
					      <&smp2p_cdsp_in 1 IRQ_TYPE_EDGE_RISING>,
					      <&smp2p_cdsp_in 2 IRQ_TYPE_EDGE_RISING>,
					      <&smp2p_cdsp_in 3 IRQ_TYPE_EDGE_RISING>,
					      <&smp2p_cdsp_in 7 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "wdog",
					  "fatal",
					  "ready",
					  "handover",
					  "stop-ack",
					  "shutdown-ack";

			clocks = <&rpmhcc RPMH_CXO_CLK>;
			clock-names = "xo";

			interconnects = <&nsp_noc MASTER_CDSP_PROC QCOM_ICC_TAG_ALWAYS
					 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;

			power-domains = <&rpmhpd RPMHPD_CX>,
					<&rpmhpd RPMHPD_MXC>,
					<&rpmhpd RPMHPD_NSP>;
			power-domain-names = "cx",
					     "mxc",
					     "nsp";

			memory-region = <&cdsp_mem>, <&q6_cdsp_dtb_mem>;
			qcom,qmp = <&aoss_qmp>;
			qcom,smem-states = <&smp2p_cdsp_out 0>;
			qcom,smem-state-names = "stop";

			status = "disabled";

			glink-edge {
				interrupts-extended = <&ipcc IPCC_MPROC_CDSP
							     IPCC_MPROC_SIGNAL_GLINK_QMP
							     IRQ_TYPE_EDGE_RISING>;
				mboxes = <&ipcc IPCC_MPROC_CDSP
						IPCC_MPROC_SIGNAL_GLINK_QMP>;
				qcom,remote-pid = <5>;
				label = "cdsp";

				fastrpc {
					compatible = "qcom,kaanapali-fastrpc";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					label = "cdsp";
					#address-cells = <1>;
					#size-cells = <0>;

					compute-cb@1 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <1>;
						iommus = <&apps_smmu 0x19c1 0x0>,
							 <&apps_smmu 0x1961 0x0>,
							 <&apps_smmu 0x0c21 0x0>,
							 <&apps_smmu 0x0c01 0x40>;
						dma-coherent;
					};

					compute-cb@2 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <2>;
						iommus = <&apps_smmu 0x1962 0x0>,
							 <&apps_smmu 0x0c02 0x20>,
							 <&apps_smmu 0x0c42 0x0>,
							 <&apps_smmu 0x19c2 0x0>;
						dma-coherent;
					};

					compute-cb@3 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <3>;
						iommus = <&apps_smmu 0x1963 0x0>,
							 <&apps_smmu 0x0c23 0x0>,
							 <&apps_smmu 0x0c03 0x40>,
							 <&apps_smmu 0x19c3 0x0>;
						dma-coherent;
					};

					compute-cb@4 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <4>;
						iommus = <&apps_smmu 0x1964 0x0>,
							 <&apps_smmu 0x0c44 0x0>,
							 <&apps_smmu 0x0c04 0x20>,
							 <&apps_smmu 0x19c4 0x0>;
						dma-coherent;
					};

					compute-cb@5 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <5>;
						iommus = <&apps_smmu 0x1965 0x0>,
							 <&apps_smmu 0x0c45 0x0>,
							 <&apps_smmu 0x0c05 0x20>,
							 <&apps_smmu 0x19c5 0x0>;
						dma-coherent;
					};

					compute-cb@6 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <6>;
						iommus = <&apps_smmu 0x1966 0x0>,
							 <&apps_smmu 0x0c06 0x20>,
							 <&apps_smmu 0x0c46 0x0>,
							 <&apps_smmu 0x19c6 0x0>;
						dma-coherent;
					};

					compute-cb@7 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <7>;
						iommus = <&apps_smmu 0x1967 0x0>,
							 <&apps_smmu 0x0c27 0x0>,
							 <&apps_smmu 0x0c07 0x40>,
							 <&apps_smmu 0x19c7 0x0>;
						dma-coherent;
					};

					compute-cb@8 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <8>;
						iommus = <&apps_smmu 0x1968 0x0>,
							 <&apps_smmu 0x0c08 0x20>,
							 <&apps_smmu 0x0c48 0x0>,
							 <&apps_smmu 0x19c8 0x0>;
						dma-coherent;
					};

					compute-cb@12 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <12>;
						iommus = <&apps_smmu 0x196c 0x0>,
							 <&apps_smmu 0x0c2c 0x00>,
							 <&apps_smmu 0x0c0c 0x40>,
							 <&apps_smmu 0x19cc 0x0>;
						dma-coherent;
					};

					compute-cb@13 {
						compatible = "qcom,fastrpc-compute-cb";
						reg = <13>;
						iommus = <&apps_smmu 0x196d 0x0>,
							 <&apps_smmu 0x0c0d 0x40>,
							 <&apps_smmu 0x0c2e 0x0>,
							 <&apps_smmu 0x0c2d 0x0>,
							 <&apps_smmu 0x19cd 0x0>;
						dma-coherent;
					};
				};
			};
		};

		/* Cluster 0 */
		pmu@310b3400  {
			compatible = "qcom,kaanapali-cpu-bwmon", "qcom,sdm845-bwmon";
			reg = <0x0 0x310b3400 0x0 0x600>;

			interrupts = <GIC_SPI 581 IRQ_TYPE_LEVEL_HIGH>;

			interconnects = <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
					 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>;

			operating-points-v2 = <&cpu_bwmon_opp_table>;

			cpu_bwmon_opp_table: opp-table {
				compatible = "operating-points-v2";

				opp-0 {
					opp-peak-kBps = <2188000>;
				};

				opp-1 {
					opp-peak-kBps = <5412000>;
				};

				opp-2 {
					opp-peak-kBps = <6220000>;
				};

				opp-3 {
					opp-peak-kBps = <6832000>;
				};

				opp-4 {
					opp-peak-kBps = <8368000>;
				};

				opp-5 {
					opp-peak-kBps = <10944000>;
				};

				opp-6 {
					opp-peak-kBps = <12748000>;
				};

				opp-7 {
					opp-peak-kBps = <14744000>;
				};

				opp-8 {
					opp-peak-kBps = <16896000>;
				};

				opp-9 {
					opp-peak-kBps = <19120000>;
				};

				opp-10 {
					opp-peak-kBps = <21332000>;
				};
			};
		};

		/* Cluster 1 */
		pmu@310b7400  {
			compatible = "qcom,kaanapali-cpu-bwmon", "qcom,sdm845-bwmon";
			reg = <0x0 0x310b7400 0x0 0x600>;

			interrupts = <GIC_SPI 581 IRQ_TYPE_LEVEL_HIGH>;

			interconnects = <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
					 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>;

			operating-points-v2 = <&cpu_bwmon_opp_table>;
		};

		gem_noc: interconnect@31100000 {
			compatible = "qcom,kaanapali-gem-noc";
			reg = <0x0 0x31100000 0x0 0x153080>;
			qcom,bcm-voters = <&apps_bcm_voter>;
			#interconnect-cells = <2>;
		};

		system-cache-controller@31800000 {
			compatible = "qcom,kaanapali-llcc";
			reg = <0x0 0x31800000 0x0 0x200000>,
			      <0x0 0x32800000 0x0 0x200000>,
			      <0x0 0x31c00000 0x0 0x200000>,
			      <0x0 0x32c00000 0x0 0x200000>,
			      <0x0 0x34800000 0x0 0x200000>,
			      <0x0 0x34c00000 0x0 0x200000>;
			reg-names = "llcc0_base",
				    "llcc1_base",
				    "llcc2_base",
				    "llcc3_base",
				    "llcc_broadcast_base",
				    "llcc_broadcast_and_base";

			interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>;
		};

		sram: sram@81f08000 {
			compatible = "mmio-sram";
			reg = <0x0 0x81f08000 0x0 0x200>;

			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x0 0x81f08000 0x200>;

			pdp_rx: scp-sram-section@0 {
				compatible = "arm,scmi-shmem";
				reg = <0x0 0x80>;
			};

			pdp_tx: scp-sram-section@100 {
				compatible = "arm,scmi-shmem";
				reg = <0x100 0x80>;
			};
		};
	};

	thermal-zones {
		cpullc-0-0-thermal {
			thermal-sensors = <&tsens0 0>;

			trips {
				cpullc-0-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpullc-0-1-thermal {
			thermal-sensors = <&tsens0 1>;

			trips {
				cpullc-0-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		qmx-0-0-thermal {
			thermal-sensors = <&tsens0 2>;

			trips {
				qmx-0-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		qmx-0-1-thermal {
			thermal-sensors = <&tsens0 3>;

			trips {
				qmx-0-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		qmx-0-2-thermal {
			thermal-sensors = <&tsens0 4>;

			trips {
				qmx-0-2-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-0-0-0-thermal {
			thermal-sensors = <&tsens1 0>;

			trips {
				cpu-0-0-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-0-0-1-thermal {
			thermal-sensors = <&tsens1 1>;

			trips {
				cpu-0-0-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-0-1-0-thermal {
			thermal-sensors = <&tsens1 2>;

			trips {
				cpu-0-1-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-0-1-1-thermal {
			thermal-sensors = <&tsens1 3>;

			trips {
				cpu-0-1-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-0-2-0-thermal {
			thermal-sensors = <&tsens1 4>;

			trips {
				cpu-0-2-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-0-2-1-thermal {
			thermal-sensors = <&tsens1 5>;

			trips {
				cpu-0-2-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-0-3-0-thermal {
			thermal-sensors = <&tsens1 6>;

			trips {
				cpu-0-3-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-0-3-1-thermal {
			thermal-sensors = <&tsens1 7>;

			trips {
				cpu-0-3-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-0-4-0-thermal {
			thermal-sensors = <&tsens1 8>;

			trips {
				cpu-0-4-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-0-4-1-thermal {
			thermal-sensors = <&tsens1 9>;

			trips {
				cpu-0-4-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-0-5-0-thermal {
			thermal-sensors = <&tsens1 10>;

			trips {
				cpu-0-5-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-0-5-1-thermal {
			thermal-sensors = <&tsens1 11>;

			trips {
				cpu-0-5-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpullc-1-0-thermal {
			thermal-sensors = <&tsens2 0>;

			trips {
				cpullc-1-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpullc-1-1-thermal {
			thermal-sensors = <&tsens2 1>;

			trips {
				cpullc-1-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		qmx-1-0-thermal {
			thermal-sensors = <&tsens2 2>;

			trips {
				qmx-1-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		qmx-1-1-thermal {
			thermal-sensors = <&tsens2 3>;

			trips {
				qmx-1-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		qmx-1-2-thermal {
			thermal-sensors = <&tsens2 4>;

			trips {
				qmx-1-2-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		qmx-1-3-thermal {
			thermal-sensors = <&tsens2 5>;

			trips {
				qmx-1-3-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		qmx-1-4-thermal {
			thermal-sensors = <&tsens2 6>;

			trips {
				qmx-1-4-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-1-0-0-thermal {
			thermal-sensors = <&tsens3 0>;

			trips {
				cpu-1-0-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-1-0-1-thermal {
			thermal-sensors = <&tsens3 1>;

			trips {
				cpu-1-0-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-1-1-0-thermal {
			thermal-sensors = <&tsens3 2>;

			trips {
				cpu-1-1-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		cpu-1-1-1-thermal {
			thermal-sensors = <&tsens3 3>;

			trips {
				cpu-1-1-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		nsphvx-0-thermal {
			thermal-sensors = <&tsens4 0>;

			trips {
				nsphvx-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		nsphvx-1-thermal {
			thermal-sensors = <&tsens4 1>;

			trips {
				nsphvx-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		nsphvx-2-thermal {
			thermal-sensors = <&tsens4 2>;

			trips {
				nsphvx-2-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		nsphvx-3-thermal {
			thermal-sensors = <&tsens4 3>;

			trips {
				nsphvx-3-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		nsphmx-0-thermal {
			thermal-sensors = <&tsens4 4>;

			trips {
				nsphmx-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		nsphmx-1-thermal {
			thermal-sensors = <&tsens4 5>;

			trips {
				nsphmx-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		nsphmx-2-thermal {
			thermal-sensors = <&tsens4 6>;

			trips {
				nsphmx-2-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		nsphmx-3-thermal {
			thermal-sensors = <&tsens4 7>;

			trips {
				nsphmx-3-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		gpuss-0-thermal {
			thermal-sensors = <&tsens5 0>;

			trips {
				gpuss-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		gpuss-1-thermal {
			thermal-sensors = <&tsens5 1>;

			trips {
				gpuss-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		gpuss-2-thermal {
			thermal-sensors = <&tsens5 2>;

			trips {
				gpuss-2-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		gpuss-3-thermal {
			thermal-sensors = <&tsens5 3>;

			trips {
				gpuss-3-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		gpuss-4-thermal {
			thermal-sensors = <&tsens5 4>;

			trips {
				gpuss-4-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		gpuss-5-thermal {
			thermal-sensors = <&tsens5 5>;

			trips {
				gpuss-5-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		gpuss-6-thermal {
			thermal-sensors = <&tsens5 6>;

			trips {
				gpuss-6-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		gpuss-7-thermal {
			thermal-sensors = <&tsens5 7>;

			trips {
				gpuss-7-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		gpuss-8-thermal {
			thermal-sensors = <&tsens5 8>;

			trips {
				gpuss-8-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		gpuss-9-thermal {
			thermal-sensors = <&tsens5 9>;

			trips {
				gpuss-9-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		gpuss-10-thermal {
			thermal-sensors = <&tsens5 10>;

			trips {
				gpuss-10-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		ddr-thermal {
			thermal-sensors = <&tsens5 11>;

			trips {
				ddr-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		mdmss-0-thermal {
			thermal-sensors = <&tsens6 0>;

			trips {
				mdmss-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		mdmss-1-thermal {
			thermal-sensors = <&tsens6 1>;
			trips {
				mdmss-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		mdmss-2-thermal {
			thermal-sensors = <&tsens6 2>;

			trips {
				mdmss-2-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		mdmss-3-thermal {
			thermal-sensors = <&tsens6 3>;

			trips {
				mdmss-3-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		camera-0-thermal {
			thermal-sensors = <&tsens6 4>;

			trips {
				camera-0-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		camera-1-thermal {
			thermal-sensors = <&tsens6 5>;

			trips {
				camera-1-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};

		video-thermal {
			thermal-sensors = <&tsens6 6>;

			trips {
				video-critical {
					temperature = <125000>;
					hysteresis = <0>;
					type = "critical";
				};
			};
		};
	};

	timer {
		compatible = "arm,armv8-timer";

		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
	};

	tpdm-cdsp-llm {
		compatible = "qcom,coresight-static-tpdm";
		qcom,cmb-element-bits = <32>;

		out-ports {
			port {
				tpdm_cdsp_llm_out: endpoint {
					remote-endpoint = <&tpda_cdsp_in1>;
				};
			};
		};
	};

	tpdm-cdsp-llm2 {
		compatible = "qcom,coresight-static-tpdm";
		qcom,cmb-element-bits = <32>;

		out-ports {
			port {
				tpdm_cdsp_llm2_out: endpoint {
					remote-endpoint = <&tpda_cdsp_in2>;
				};
			};
		};
	};

	tpdm-modem1 {
		compatible = "qcom,coresight-static-tpdm";
		qcom,cmb-element-bits = <32>;

		out-ports {
			port {
				tpdm_modem1_out: endpoint {
					remote-endpoint = <&tpda_modem_in1>;
				};
			};
		};
	};

	tpdm-modem2 {
		compatible = "qcom,coresight-static-tpdm";
		qcom,cmb-element-bits = <64>;

		out-ports {
			port {
				tpdm_modem2_out: endpoint {
					remote-endpoint = <&tpda_modem_in2>;
				};
			};
		};
	};
};
