// Seed: 662107751
`resetall
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input id_17;
  output id_16;
  output id_15;
  inout id_14;
  output id_13;
  input id_12;
  inout id_11;
  inout id_10;
  input id_9;
  input id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  output id_4;
  output id_3;
  input id_2;
  output id_1;
  logic id_17;
  assign id_15 = id_14;
  assign id_10 = (id_12 - 1) ? 1 - id_8 : id_10 ? 1'h0 : 1;
endmodule
