
rtos_filetest_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cbd0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  0800ce70  0800ce70  0000de70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d020  0800d020  0000f06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d020  0800d020  0000e020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d028  0800d028  0000f06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d028  0800d028  0000e028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d02c  0800d02c  0000e02c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  24000000  0800d030  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ec8  2400006c  0800d09c  0000f06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24004f34  0800d09c  0000ff34  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000f06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002eb48  00000000  00000000  0000f09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056ce  00000000  00000000  0003dbe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000021d0  00000000  00000000  000432b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a23  00000000  00000000  00045480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0004259e  00000000  00000000  00046ea3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b7c8  00000000  00000000  00089441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001b1e2d  00000000  00000000  000b4c09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00266a36  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009358  00000000  00000000  00266a7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0026fdd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400006c 	.word	0x2400006c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800ce58 	.word	0x0800ce58

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000070 	.word	0x24000070
 80002dc:	0800ce58 	.word	0x0800ce58

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000620:	4b49      	ldr	r3, [pc, #292]	@ (8000748 <SystemInit+0x12c>)
 8000622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000626:	4a48      	ldr	r2, [pc, #288]	@ (8000748 <SystemInit+0x12c>)
 8000628:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800062c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000630:	4b45      	ldr	r3, [pc, #276]	@ (8000748 <SystemInit+0x12c>)
 8000632:	691b      	ldr	r3, [r3, #16]
 8000634:	4a44      	ldr	r2, [pc, #272]	@ (8000748 <SystemInit+0x12c>)
 8000636:	f043 0310 	orr.w	r3, r3, #16
 800063a:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800063c:	4b43      	ldr	r3, [pc, #268]	@ (800074c <SystemInit+0x130>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f003 030f 	and.w	r3, r3, #15
 8000644:	2b06      	cmp	r3, #6
 8000646:	d807      	bhi.n	8000658 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000648:	4b40      	ldr	r3, [pc, #256]	@ (800074c <SystemInit+0x130>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f023 030f 	bic.w	r3, r3, #15
 8000650:	4a3e      	ldr	r2, [pc, #248]	@ (800074c <SystemInit+0x130>)
 8000652:	f043 0307 	orr.w	r3, r3, #7
 8000656:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000658:	4b3d      	ldr	r3, [pc, #244]	@ (8000750 <SystemInit+0x134>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a3c      	ldr	r2, [pc, #240]	@ (8000750 <SystemInit+0x134>)
 800065e:	f043 0301 	orr.w	r3, r3, #1
 8000662:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000664:	4b3a      	ldr	r3, [pc, #232]	@ (8000750 <SystemInit+0x134>)
 8000666:	2200      	movs	r2, #0
 8000668:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800066a:	4b39      	ldr	r3, [pc, #228]	@ (8000750 <SystemInit+0x134>)
 800066c:	681a      	ldr	r2, [r3, #0]
 800066e:	4938      	ldr	r1, [pc, #224]	@ (8000750 <SystemInit+0x134>)
 8000670:	4b38      	ldr	r3, [pc, #224]	@ (8000754 <SystemInit+0x138>)
 8000672:	4013      	ands	r3, r2
 8000674:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000676:	4b35      	ldr	r3, [pc, #212]	@ (800074c <SystemInit+0x130>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f003 0308 	and.w	r3, r3, #8
 800067e:	2b00      	cmp	r3, #0
 8000680:	d007      	beq.n	8000692 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000682:	4b32      	ldr	r3, [pc, #200]	@ (800074c <SystemInit+0x130>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	f023 030f 	bic.w	r3, r3, #15
 800068a:	4a30      	ldr	r2, [pc, #192]	@ (800074c <SystemInit+0x130>)
 800068c:	f043 0307 	orr.w	r3, r3, #7
 8000690:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000692:	4b2f      	ldr	r3, [pc, #188]	@ (8000750 <SystemInit+0x134>)
 8000694:	2200      	movs	r2, #0
 8000696:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000698:	4b2d      	ldr	r3, [pc, #180]	@ (8000750 <SystemInit+0x134>)
 800069a:	2200      	movs	r2, #0
 800069c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800069e:	4b2c      	ldr	r3, [pc, #176]	@ (8000750 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80006a4:	4b2a      	ldr	r3, [pc, #168]	@ (8000750 <SystemInit+0x134>)
 80006a6:	4a2c      	ldr	r2, [pc, #176]	@ (8000758 <SystemInit+0x13c>)
 80006a8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006aa:	4b29      	ldr	r3, [pc, #164]	@ (8000750 <SystemInit+0x134>)
 80006ac:	4a2b      	ldr	r2, [pc, #172]	@ (800075c <SystemInit+0x140>)
 80006ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80006b0:	4b27      	ldr	r3, [pc, #156]	@ (8000750 <SystemInit+0x134>)
 80006b2:	4a2b      	ldr	r2, [pc, #172]	@ (8000760 <SystemInit+0x144>)
 80006b4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006b6:	4b26      	ldr	r3, [pc, #152]	@ (8000750 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006bc:	4b24      	ldr	r3, [pc, #144]	@ (8000750 <SystemInit+0x134>)
 80006be:	4a28      	ldr	r2, [pc, #160]	@ (8000760 <SystemInit+0x144>)
 80006c0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006c2:	4b23      	ldr	r3, [pc, #140]	@ (8000750 <SystemInit+0x134>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006c8:	4b21      	ldr	r3, [pc, #132]	@ (8000750 <SystemInit+0x134>)
 80006ca:	4a25      	ldr	r2, [pc, #148]	@ (8000760 <SystemInit+0x144>)
 80006cc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006ce:	4b20      	ldr	r3, [pc, #128]	@ (8000750 <SystemInit+0x134>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000750 <SystemInit+0x134>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000750 <SystemInit+0x134>)
 80006da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006de:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000750 <SystemInit+0x134>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000764 <SystemInit+0x148>)
 80006e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006ea:	4a1e      	ldr	r2, [pc, #120]	@ (8000764 <SystemInit+0x148>)
 80006ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006f0:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000768 <SystemInit+0x14c>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	4b1d      	ldr	r3, [pc, #116]	@ (800076c <SystemInit+0x150>)
 80006f8:	4013      	ands	r3, r2
 80006fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006fe:	d202      	bcs.n	8000706 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000700:	4b1b      	ldr	r3, [pc, #108]	@ (8000770 <SystemInit+0x154>)
 8000702:	2201      	movs	r2, #1
 8000704:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000706:	4b12      	ldr	r3, [pc, #72]	@ (8000750 <SystemInit+0x134>)
 8000708:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800070c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000710:	2b00      	cmp	r3, #0
 8000712:	d113      	bne.n	800073c <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b0e      	ldr	r3, [pc, #56]	@ (8000750 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a0d      	ldr	r2, [pc, #52]	@ (8000750 <SystemInit+0x134>)
 800071c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000724:	4b13      	ldr	r3, [pc, #76]	@ (8000774 <SystemInit+0x158>)
 8000726:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800072a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800072c:	4b08      	ldr	r3, [pc, #32]	@ (8000750 <SystemInit+0x134>)
 800072e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000732:	4a07      	ldr	r2, [pc, #28]	@ (8000750 <SystemInit+0x134>)
 8000734:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000738:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 800073c:	bf00      	nop
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	e000ed00 	.word	0xe000ed00
 800074c:	52002000 	.word	0x52002000
 8000750:	58024400 	.word	0x58024400
 8000754:	eaf6ed7f 	.word	0xeaf6ed7f
 8000758:	02020200 	.word	0x02020200
 800075c:	01ff0000 	.word	0x01ff0000
 8000760:	01010280 	.word	0x01010280
 8000764:	580000c0 	.word	0x580000c0
 8000768:	5c001000 	.word	0x5c001000
 800076c:	ffff0000 	.word	0xffff0000
 8000770:	51008108 	.word	0x51008108
 8000774:	52004000 	.word	0x52004000

08000778 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800077c:	4b09      	ldr	r3, [pc, #36]	@ (80007a4 <ExitRun0Mode+0x2c>)
 800077e:	68db      	ldr	r3, [r3, #12]
 8000780:	4a08      	ldr	r2, [pc, #32]	@ (80007a4 <ExitRun0Mode+0x2c>)
 8000782:	f023 0302 	bic.w	r3, r3, #2
 8000786:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000788:	bf00      	nop
 800078a:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <ExitRun0Mode+0x2c>)
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000792:	2b00      	cmp	r3, #0
 8000794:	d0f9      	beq.n	800078a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000796:	bf00      	nop
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	58024800 	.word	0x58024800

080007a8 <sendFXCANMessage>:
#include "TalonFX.h"

// send a CAN packet to a Talon FX
void sendFXCANMessage(TalonFX *talonFX, int identifier, char *message, uint8_t length)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	60f8      	str	r0, [r7, #12]
 80007b0:	60b9      	str	r1, [r7, #8]
 80007b2:	607a      	str	r2, [r7, #4]
 80007b4:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonFX->hfdcan, talonFX->identifier | identifier, message, length);
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	6818      	ldr	r0, [r3, #0]
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	685a      	ldr	r2, [r3, #4]
 80007be:	68bb      	ldr	r3, [r7, #8]
 80007c0:	ea42 0103 	orr.w	r1, r2, r3
 80007c4:	78fb      	ldrb	r3, [r7, #3]
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	f000 fc1f 	bl	800100a <sendCANMessage>
}
 80007cc:	bf00      	nop
 80007ce:	3710      	adds	r7, #16
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	0000      	movs	r0, r0
	...

080007d8 <setFX>:

// set the percent output speed of a Talon FX (-1 to 1)
void setFX(TalonFX *talonFX, double speed) {
 80007d8:	b580      	push	{r7, lr}
 80007da:	b088      	sub	sp, #32
 80007dc:	af00      	add	r7, sp, #0
 80007de:	60f8      	str	r0, [r7, #12]
 80007e0:	ed87 0b00 	vstr	d0, [r7]
	short valueInt = (short) (speed * 1024);
 80007e4:	ed97 7b00 	vldr	d7, [r7]
 80007e8:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000858 <setFX+0x80>
 80007ec:	ee27 7b06 	vmul.f64	d7, d7, d6
 80007f0:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80007f4:	ee17 3a90 	vmov	r3, s15
 80007f8:	83fb      	strh	r3, [r7, #30]
	if (valueInt < 0) {
 80007fa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	da04      	bge.n	800080c <setFX+0x34>
		valueInt = 0xfff - (-1 * valueInt);
 8000802:	8bfb      	ldrh	r3, [r7, #30]
 8000804:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000808:	b29b      	uxth	r3, r3
 800080a:	83fb      	strh	r3, [r7, #30]
	}

	sendFXCANMessage(talonFX, 0x204b540, (char[]){0, 1, 0, 0, 0, 0, valueInt & 255, (valueInt >> 8) & 255}, 8);
 800080c:	2300      	movs	r3, #0
 800080e:	753b      	strb	r3, [r7, #20]
 8000810:	2301      	movs	r3, #1
 8000812:	757b      	strb	r3, [r7, #21]
 8000814:	2300      	movs	r3, #0
 8000816:	75bb      	strb	r3, [r7, #22]
 8000818:	2300      	movs	r3, #0
 800081a:	75fb      	strb	r3, [r7, #23]
 800081c:	2300      	movs	r3, #0
 800081e:	763b      	strb	r3, [r7, #24]
 8000820:	2300      	movs	r3, #0
 8000822:	767b      	strb	r3, [r7, #25]
 8000824:	8bfb      	ldrh	r3, [r7, #30]
 8000826:	b2db      	uxtb	r3, r3
 8000828:	76bb      	strb	r3, [r7, #26]
 800082a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800082e:	121b      	asrs	r3, r3, #8
 8000830:	b21b      	sxth	r3, r3
 8000832:	b2db      	uxtb	r3, r3
 8000834:	76fb      	strb	r3, [r7, #27]
 8000836:	f107 0214 	add.w	r2, r7, #20
 800083a:	2308      	movs	r3, #8
 800083c:	4908      	ldr	r1, [pc, #32]	@ (8000860 <setFX+0x88>)
 800083e:	68f8      	ldr	r0, [r7, #12]
 8000840:	f7ff ffb2 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 8000844:	2001      	movs	r0, #1
 8000846:	f001 f9db 	bl	8001c00 <HAL_Delay>
}
 800084a:	bf00      	nop
 800084c:	3720      	adds	r7, #32
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	f3af 8000 	nop.w
 8000858:	00000000 	.word	0x00000000
 800085c:	40900000 	.word	0x40900000
 8000860:	0204b540 	.word	0x0204b540

08000864 <setNeutralModeFX>:

// set the Talon FX to coast or brake mode
void setNeutralModeFX(TalonFX *talonFX, NeutralModeValue neutralModeValue) {
 8000864:	b580      	push	{r7, lr}
 8000866:	b086      	sub	sp, #24
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
 800086c:	460b      	mov	r3, r1
 800086e:	70fb      	strb	r3, [r7, #3]
	char mode[] = { 0x21, 0x6E, 0x08, (neutralModeValue == COAST ? 0 : 1), 0, 0, 0, 0xAA};
 8000870:	2321      	movs	r3, #33	@ 0x21
 8000872:	733b      	strb	r3, [r7, #12]
 8000874:	236e      	movs	r3, #110	@ 0x6e
 8000876:	737b      	strb	r3, [r7, #13]
 8000878:	2308      	movs	r3, #8
 800087a:	73bb      	strb	r3, [r7, #14]
 800087c:	78fb      	ldrb	r3, [r7, #3]
 800087e:	2b00      	cmp	r3, #0
 8000880:	bf14      	ite	ne
 8000882:	2301      	movne	r3, #1
 8000884:	2300      	moveq	r3, #0
 8000886:	b2db      	uxtb	r3, r3
 8000888:	73fb      	strb	r3, [r7, #15]
 800088a:	2300      	movs	r3, #0
 800088c:	743b      	strb	r3, [r7, #16]
 800088e:	2300      	movs	r3, #0
 8000890:	747b      	strb	r3, [r7, #17]
 8000892:	2300      	movs	r3, #0
 8000894:	74bb      	strb	r3, [r7, #18]
 8000896:	23aa      	movs	r3, #170	@ 0xaa
 8000898:	74fb      	strb	r3, [r7, #19]
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
 800089e:	e00c      	b.n	80008ba <setNeutralModeFX+0x56>
		sendFXCANMessage(talonFX, 0x2047c00, mode, 8);
 80008a0:	f107 020c 	add.w	r2, r7, #12
 80008a4:	2308      	movs	r3, #8
 80008a6:	490e      	ldr	r1, [pc, #56]	@ (80008e0 <setNeutralModeFX+0x7c>)
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff ff7d 	bl	80007a8 <sendFXCANMessage>
		HAL_Delay(1);
 80008ae:	2001      	movs	r0, #1
 80008b0:	f001 f9a6 	bl	8001c00 <HAL_Delay>
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	3301      	adds	r3, #1
 80008b8:	617b      	str	r3, [r7, #20]
 80008ba:	78fb      	ldrb	r3, [r7, #3]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d101      	bne.n	80008c4 <setNeutralModeFX+0x60>
 80008c0:	2202      	movs	r2, #2
 80008c2:	e000      	b.n	80008c6 <setNeutralModeFX+0x62>
 80008c4:	2201      	movs	r2, #1
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	429a      	cmp	r2, r3
 80008ca:	dce9      	bgt.n	80008a0 <setNeutralModeFX+0x3c>
	}
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 80008cc:	2308      	movs	r3, #8
 80008ce:	4a05      	ldr	r2, [pc, #20]	@ (80008e4 <setNeutralModeFX+0x80>)
 80008d0:	4903      	ldr	r1, [pc, #12]	@ (80008e0 <setNeutralModeFX+0x7c>)
 80008d2:	6878      	ldr	r0, [r7, #4]
 80008d4:	f7ff ff68 	bl	80007a8 <sendFXCANMessage>
}
 80008d8:	bf00      	nop
 80008da:	3718      	adds	r7, #24
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	02047c00 	.word	0x02047c00
 80008e4:	0800ce70 	.word	0x0800ce70

080008e8 <applySupplyCurrentLimitFX>:

// apply a maximum supply current limit to the Talon FX
void applySupplyCurrentLimitFX(TalonFX *talonFX, float current) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x70, 0x08, 0, 0, 0, 0, 0xaa};
 80008f4:	4a19      	ldr	r2, [pc, #100]	@ (800095c <applySupplyCurrentLimitFX+0x74>)
 80008f6:	f107 0308 	add.w	r3, r7, #8
 80008fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008fe:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(current, &x[3]);
 8000902:	f107 0308 	add.w	r3, r7, #8
 8000906:	3303      	adds	r3, #3
 8000908:	4618      	mov	r0, r3
 800090a:	ed97 0a00 	vldr	s0, [r7]
 800090e:	f001 f8cb 	bl	8001aa8 <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000912:	f107 0208 	add.w	r2, r7, #8
 8000916:	2308      	movs	r3, #8
 8000918:	4911      	ldr	r1, [pc, #68]	@ (8000960 <applySupplyCurrentLimitFX+0x78>)
 800091a:	6878      	ldr	r0, [r7, #4]
 800091c:	f7ff ff44 	bl	80007a8 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000920:	2308      	movs	r3, #8
 8000922:	4a10      	ldr	r2, [pc, #64]	@ (8000964 <applySupplyCurrentLimitFX+0x7c>)
 8000924:	490e      	ldr	r1, [pc, #56]	@ (8000960 <applySupplyCurrentLimitFX+0x78>)
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ff3e 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 800092c:	2001      	movs	r0, #1
 800092e:	f001 f967 	bl	8001c00 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000932:	f107 0208 	add.w	r2, r7, #8
 8000936:	2308      	movs	r3, #8
 8000938:	4909      	ldr	r1, [pc, #36]	@ (8000960 <applySupplyCurrentLimitFX+0x78>)
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	f7ff ff34 	bl	80007a8 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000940:	2308      	movs	r3, #8
 8000942:	4a08      	ldr	r2, [pc, #32]	@ (8000964 <applySupplyCurrentLimitFX+0x7c>)
 8000944:	4906      	ldr	r1, [pc, #24]	@ (8000960 <applySupplyCurrentLimitFX+0x78>)
 8000946:	6878      	ldr	r0, [r7, #4]
 8000948:	f7ff ff2e 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 800094c:	2001      	movs	r0, #1
 800094e:	f001 f957 	bl	8001c00 <HAL_Delay>
}
 8000952:	bf00      	nop
 8000954:	3710      	adds	r7, #16
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	0800ce7c 	.word	0x0800ce7c
 8000960:	02047c00 	.word	0x02047c00
 8000964:	0800ce70 	.word	0x0800ce70

08000968 <applyConfigFX>:

// apply PID parameter configurations to the Talon FX
void applyConfigFX(TalonFX *talonFX, Slot0Configs *config)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b08c      	sub	sp, #48	@ 0x30
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
 8000970:	6039      	str	r1, [r7, #0]
	double *configs[] = {
			&(config->kP),
 8000972:	683b      	ldr	r3, [r7, #0]
	double *configs[] = {
 8000974:	613b      	str	r3, [r7, #16]
			&(config->kI),
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	3308      	adds	r3, #8
	double *configs[] = {
 800097a:	617b      	str	r3, [r7, #20]
			&(config->kD),
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	3310      	adds	r3, #16
	double *configs[] = {
 8000980:	61bb      	str	r3, [r7, #24]
			&(config->kS),
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	3318      	adds	r3, #24
	double *configs[] = {
 8000986:	61fb      	str	r3, [r7, #28]
			&(config->kV),
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	3320      	adds	r3, #32
	double *configs[] = {
 800098c:	623b      	str	r3, [r7, #32]
			&(config->kA),
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	3328      	adds	r3, #40	@ 0x28
	double *configs[] = {
 8000992:	627b      	str	r3, [r7, #36]	@ 0x24
			&(config->kG)
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	3330      	adds	r3, #48	@ 0x30
	double *configs[] = {
 8000998:	62bb      	str	r3, [r7, #40]	@ 0x28
	};

	for (int i = 0; i < 7; i++)
 800099a:	2300      	movs	r3, #0
 800099c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800099e:	e037      	b.n	8000a10 <applyConfigFX+0xa8>
	{
		char x[] = { 0x21, 0x53 + i, 0x08, 0, 0, 0, 0, 0xaa };
 80009a0:	2321      	movs	r3, #33	@ 0x21
 80009a2:	723b      	strb	r3, [r7, #8]
 80009a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	3353      	adds	r3, #83	@ 0x53
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	727b      	strb	r3, [r7, #9]
 80009ae:	2308      	movs	r3, #8
 80009b0:	72bb      	strb	r3, [r7, #10]
 80009b2:	2300      	movs	r3, #0
 80009b4:	72fb      	strb	r3, [r7, #11]
 80009b6:	2300      	movs	r3, #0
 80009b8:	733b      	strb	r3, [r7, #12]
 80009ba:	2300      	movs	r3, #0
 80009bc:	737b      	strb	r3, [r7, #13]
 80009be:	2300      	movs	r3, #0
 80009c0:	73bb      	strb	r3, [r7, #14]
 80009c2:	23aa      	movs	r3, #170	@ 0xaa
 80009c4:	73fb      	strb	r3, [r7, #15]
		floatToByteArray(*configs[i], &x[3]);
 80009c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009c8:	009b      	lsls	r3, r3, #2
 80009ca:	3330      	adds	r3, #48	@ 0x30
 80009cc:	443b      	add	r3, r7
 80009ce:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80009d2:	ed93 7b00 	vldr	d7, [r3]
 80009d6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80009da:	f107 0308 	add.w	r3, r7, #8
 80009de:	3303      	adds	r3, #3
 80009e0:	4618      	mov	r0, r3
 80009e2:	eeb0 0a67 	vmov.f32	s0, s15
 80009e6:	f001 f85f 	bl	8001aa8 <floatToByteArray>
		sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 80009ea:	f107 0208 	add.w	r2, r7, #8
 80009ee:	2308      	movs	r3, #8
 80009f0:	490b      	ldr	r1, [pc, #44]	@ (8000a20 <applyConfigFX+0xb8>)
 80009f2:	6878      	ldr	r0, [r7, #4]
 80009f4:	f7ff fed8 	bl	80007a8 <sendFXCANMessage>
		sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 80009f8:	2308      	movs	r3, #8
 80009fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000a24 <applyConfigFX+0xbc>)
 80009fc:	4908      	ldr	r1, [pc, #32]	@ (8000a20 <applyConfigFX+0xb8>)
 80009fe:	6878      	ldr	r0, [r7, #4]
 8000a00:	f7ff fed2 	bl	80007a8 <sendFXCANMessage>
		HAL_Delay(1);
 8000a04:	2001      	movs	r0, #1
 8000a06:	f001 f8fb 	bl	8001c00 <HAL_Delay>
	for (int i = 0; i < 7; i++)
 8000a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a12:	2b06      	cmp	r3, #6
 8000a14:	ddc4      	ble.n	80009a0 <applyConfigFX+0x38>
	}
}
 8000a16:	bf00      	nop
 8000a18:	bf00      	nop
 8000a1a:	3730      	adds	r7, #48	@ 0x30
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	02047c00 	.word	0x02047c00
 8000a24:	0800ce70 	.word	0x0800ce70

08000a28 <setControlFX>:

// set the speed of a Talon FX using PID feedback
void setControlFX(TalonFX *talonFX, int velocity, double feedforward)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b088      	sub	sp, #32
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60f8      	str	r0, [r7, #12]
 8000a30:	60b9      	str	r1, [r7, #8]
 8000a32:	ed87 0b00 	vstr	d0, [r7]
	// Get velocity value (3 bytes)
	if (velocity >= 0) {
 8000a36:	68bb      	ldr	r3, [r7, #8]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	db03      	blt.n	8000a44 <setControlFX+0x1c>
		velocity *= 16;
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	011b      	lsls	r3, r3, #4
 8000a40:	60bb      	str	r3, [r7, #8]
 8000a42:	e007      	b.n	8000a54 <setControlFX+0x2c>
	}
	else {
		velocity = 0x40000 - (-16 * velocity);
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	4a22      	ldr	r2, [pc, #136]	@ (8000ad0 <setControlFX+0xa8>)
 8000a48:	1ad2      	subs	r2, r2, r3
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	071b      	lsls	r3, r3, #28
 8000a4e:	1a9b      	subs	r3, r3, r2
 8000a50:	011b      	lsls	r3, r3, #4
 8000a52:	60bb      	str	r3, [r7, #8]
	}
	// Get feedforward value
	int feedforwardInt = feedforward * 100;
 8000a54:	ed97 7b00 	vldr	d7, [r7]
 8000a58:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000ac8 <setControlFX+0xa0>
 8000a5c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000a60:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000a64:	ee17 3a90 	vmov	r3, s15
 8000a68:	61fb      	str	r3, [r7, #28]
	if (feedforward < 0)
 8000a6a:	ed97 7b00 	vldr	d7, [r7]
 8000a6e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		feedforwardInt = (~(feedforwardInt * -1)) + 1;


	char x[] = {0, 1, velocity & 0xff, (velocity >> 8) & 0xff, velocity >> 16 & 0xff, 0, feedforwardInt & 0xff, (feedforwardInt >> 8) & 0xff};
 8000a76:	2300      	movs	r3, #0
 8000a78:	753b      	strb	r3, [r7, #20]
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	757b      	strb	r3, [r7, #21]
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	75bb      	strb	r3, [r7, #22]
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	121b      	asrs	r3, r3, #8
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	75fb      	strb	r3, [r7, #23]
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	141b      	asrs	r3, r3, #16
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	763b      	strb	r3, [r7, #24]
 8000a94:	2300      	movs	r3, #0
 8000a96:	767b      	strb	r3, [r7, #25]
 8000a98:	69fb      	ldr	r3, [r7, #28]
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	76bb      	strb	r3, [r7, #26]
 8000a9e:	69fb      	ldr	r3, [r7, #28]
 8000aa0:	121b      	asrs	r3, r3, #8
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	76fb      	strb	r3, [r7, #27]
	sendFXCANMessage(talonFX, 0x2043700, x, 8);
 8000aa6:	f107 0214 	add.w	r2, r7, #20
 8000aaa:	2308      	movs	r3, #8
 8000aac:	4909      	ldr	r1, [pc, #36]	@ (8000ad4 <setControlFX+0xac>)
 8000aae:	68f8      	ldr	r0, [r7, #12]
 8000ab0:	f7ff fe7a 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 8000ab4:	2001      	movs	r0, #1
 8000ab6:	f001 f8a3 	bl	8001c00 <HAL_Delay>
}
 8000aba:	bf00      	nop
 8000abc:	3720      	adds	r7, #32
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	f3af 8000 	nop.w
 8000ac8:	00000000 	.word	0x00000000
 8000acc:	40590000 	.word	0x40590000
 8000ad0:	ffffc000 	.word	0xffffc000
 8000ad4:	02043700 	.word	0x02043700

08000ad8 <voltageCycleClosedLoopRampPeriodFX>:

// Set the time taken (in seconds) to for the Talon FX to ramp up from 0% to 100% of target output speed
void voltageCycleClosedLoopRampPeriodFX(TalonFX *talonFX, float period)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x84, 0x08, 0x00, 0x00, 0x00, 0x00, 0xaa};
 8000ae4:	4a19      	ldr	r2, [pc, #100]	@ (8000b4c <voltageCycleClosedLoopRampPeriodFX+0x74>)
 8000ae6:	f107 0308 	add.w	r3, r7, #8
 8000aea:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aee:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(period, &x[3]);
 8000af2:	f107 0308 	add.w	r3, r7, #8
 8000af6:	3303      	adds	r3, #3
 8000af8:	4618      	mov	r0, r3
 8000afa:	ed97 0a00 	vldr	s0, [r7]
 8000afe:	f000 ffd3 	bl	8001aa8 <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000b02:	f107 0208 	add.w	r2, r7, #8
 8000b06:	2308      	movs	r3, #8
 8000b08:	4911      	ldr	r1, [pc, #68]	@ (8000b50 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000b0a:	6878      	ldr	r0, [r7, #4]
 8000b0c:	f7ff fe4c 	bl	80007a8 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000b10:	2308      	movs	r3, #8
 8000b12:	4a10      	ldr	r2, [pc, #64]	@ (8000b54 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000b14:	490e      	ldr	r1, [pc, #56]	@ (8000b50 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000b16:	6878      	ldr	r0, [r7, #4]
 8000b18:	f7ff fe46 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	f001 f86f 	bl	8001c00 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000b22:	f107 0208 	add.w	r2, r7, #8
 8000b26:	2308      	movs	r3, #8
 8000b28:	4909      	ldr	r1, [pc, #36]	@ (8000b50 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000b2a:	6878      	ldr	r0, [r7, #4]
 8000b2c:	f7ff fe3c 	bl	80007a8 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000b30:	2308      	movs	r3, #8
 8000b32:	4a08      	ldr	r2, [pc, #32]	@ (8000b54 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000b34:	4906      	ldr	r1, [pc, #24]	@ (8000b50 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f7ff fe36 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	f001 f85f 	bl	8001c00 <HAL_Delay>
}
 8000b42:	bf00      	nop
 8000b44:	3710      	adds	r7, #16
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	0800ce84 	.word	0x0800ce84
 8000b50:	02047c00 	.word	0x02047c00
 8000b54:	0800ce70 	.word	0x0800ce70

08000b58 <TalonFXInit>:

TalonFX TalonFXInit(FDCAN_HandleTypeDef *hfdcan, int32_t identifier)
{
 8000b58:	b4b0      	push	{r4, r5, r7}
 8000b5a:	b08d      	sub	sp, #52	@ 0x34
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	60f8      	str	r0, [r7, #12]
 8000b60:	60b9      	str	r1, [r7, #8]
 8000b62:	607a      	str	r2, [r7, #4]
	TalonFX talonFX = {
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	613b      	str	r3, [r7, #16]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	617b      	str	r3, [r7, #20]
 8000b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba4 <TalonFXInit+0x4c>)
 8000b6e:	61bb      	str	r3, [r7, #24]
 8000b70:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba8 <TalonFXInit+0x50>)
 8000b72:	61fb      	str	r3, [r7, #28]
 8000b74:	4b0d      	ldr	r3, [pc, #52]	@ (8000bac <TalonFXInit+0x54>)
 8000b76:	623b      	str	r3, [r7, #32]
 8000b78:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb0 <TalonFXInit+0x58>)
 8000b7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b7c:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb4 <TalonFXInit+0x5c>)
 8000b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b80:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb8 <TalonFXInit+0x60>)
 8000b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
			.applyConfig = applyConfigFX,
			.voltageCycleClosedLoopRampPeriod = voltageCycleClosedLoopRampPeriodFX,
			.setControl = setControlFX
	};

	return talonFX;
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	461d      	mov	r5, r3
 8000b88:	f107 0410 	add.w	r4, r7, #16
 8000b8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b90:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000b94:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8000b98:	68f8      	ldr	r0, [r7, #12]
 8000b9a:	3734      	adds	r7, #52	@ 0x34
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bcb0      	pop	{r4, r5, r7}
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	080007d9 	.word	0x080007d9
 8000ba8:	08000865 	.word	0x08000865
 8000bac:	080008e9 	.word	0x080008e9
 8000bb0:	08000969 	.word	0x08000969
 8000bb4:	08000a29 	.word	0x08000a29
 8000bb8:	08000ad9 	.word	0x08000ad9

08000bbc <sendSRXCANMessage>:
#include "TalonSRX.h"

// send a CAN message to a Talon SRX
void sendSRXCANMessage(TalonSRX *talonSRX, int identifier, char *message, uint8_t length)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	60f8      	str	r0, [r7, #12]
 8000bc4:	60b9      	str	r1, [r7, #8]
 8000bc6:	607a      	str	r2, [r7, #4]
 8000bc8:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonSRX->hcan, talonSRX->identifier | identifier, message, length);
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	6818      	ldr	r0, [r3, #0]
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	685a      	ldr	r2, [r3, #4]
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	ea42 0103 	orr.w	r1, r2, r3
 8000bd8:	78fb      	ldrb	r3, [r7, #3]
 8000bda:	687a      	ldr	r2, [r7, #4]
 8000bdc:	f000 fa15 	bl	800100a <sendCANMessage>
}
 8000be0:	bf00      	nop
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <setInvertedSRX>:

// set the direction of a Talon SRX to be inverted
void setInvertedSRX(TalonSRX *talonSRX, bool invert)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	70fb      	strb	r3, [r7, #3]
  talonSRX->inverted = invert;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	78fa      	ldrb	r2, [r7, #3]
 8000bf8:	721a      	strb	r2, [r3, #8]
}
 8000bfa:	bf00      	nop
 8000bfc:	370c      	adds	r7, #12
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
	...

08000c08 <setSRX>:

// set the output magnitude of a Talon SRX
void setSRX(TalonSRX *talonSRX, double value)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b088      	sub	sp, #32
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	60f8      	str	r0, [r7, #12]
 8000c10:	ed87 0b00 	vstr	d0, [r7]
	int valueInt = (int) (value * 1023);
 8000c14:	ed97 7b00 	vldr	d7, [r7]
 8000c18:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 8000c78 <setSRX+0x70>
 8000c1c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000c20:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000c24:	ee17 3a90 	vmov	r3, s15
 8000c28:	61fb      	str	r3, [r7, #28]

	sendSRXCANMessage(talonSRX, 0x2040200, (char[]){(valueInt >> 16) & 255, (valueInt >> 8) & 255, valueInt & 255, 0, 0, 0, 0x0b, talonSRX->inverted ? 0x40 : 0x00}, 8);
 8000c2a:	69fb      	ldr	r3, [r7, #28]
 8000c2c:	141b      	asrs	r3, r3, #16
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	753b      	strb	r3, [r7, #20]
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	121b      	asrs	r3, r3, #8
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	757b      	strb	r3, [r7, #21]
 8000c3a:	69fb      	ldr	r3, [r7, #28]
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	75bb      	strb	r3, [r7, #22]
 8000c40:	2300      	movs	r3, #0
 8000c42:	75fb      	strb	r3, [r7, #23]
 8000c44:	2300      	movs	r3, #0
 8000c46:	763b      	strb	r3, [r7, #24]
 8000c48:	2300      	movs	r3, #0
 8000c4a:	767b      	strb	r3, [r7, #25]
 8000c4c:	230b      	movs	r3, #11
 8000c4e:	76bb      	strb	r3, [r7, #26]
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	7a1b      	ldrb	r3, [r3, #8]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <setSRX+0x54>
 8000c58:	2340      	movs	r3, #64	@ 0x40
 8000c5a:	e000      	b.n	8000c5e <setSRX+0x56>
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	76fb      	strb	r3, [r7, #27]
 8000c60:	f107 0214 	add.w	r2, r7, #20
 8000c64:	2308      	movs	r3, #8
 8000c66:	4906      	ldr	r1, [pc, #24]	@ (8000c80 <setSRX+0x78>)
 8000c68:	68f8      	ldr	r0, [r7, #12]
 8000c6a:	f7ff ffa7 	bl	8000bbc <sendSRXCANMessage>
}
 8000c6e:	bf00      	nop
 8000c70:	3720      	adds	r7, #32
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	00000000 	.word	0x00000000
 8000c7c:	408ff800 	.word	0x408ff800
 8000c80:	02040200 	.word	0x02040200

08000c84 <TalonSRXInit>:

TalonSRX TalonSRXInit(FDCAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000c84:	b4b0      	push	{r4, r5, r7}
 8000c86:	b08b      	sub	sp, #44	@ 0x2c
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	60f8      	str	r0, [r7, #12]
 8000c8c:	60b9      	str	r1, [r7, #8]
 8000c8e:	607a      	str	r2, [r7, #4]
	TalonSRX talonSRX = {
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	617b      	str	r3, [r7, #20]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	61bb      	str	r3, [r7, #24]
 8000c98:	2300      	movs	r3, #0
 8000c9a:	773b      	strb	r3, [r7, #28]
 8000c9c:	4b08      	ldr	r3, [pc, #32]	@ (8000cc0 <TalonSRXInit+0x3c>)
 8000c9e:	623b      	str	r3, [r7, #32]
 8000ca0:	4b08      	ldr	r3, [pc, #32]	@ (8000cc4 <TalonSRXInit+0x40>)
 8000ca2:	627b      	str	r3, [r7, #36]	@ 0x24
			.identifier = identifier,
			.inverted = false
	};


	return talonSRX;
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	461d      	mov	r5, r3
 8000ca8:	f107 0414 	add.w	r4, r7, #20
 8000cac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000cb0:	6823      	ldr	r3, [r4, #0]
 8000cb2:	602b      	str	r3, [r5, #0]
}
 8000cb4:	68f8      	ldr	r0, [r7, #12]
 8000cb6:	372c      	adds	r7, #44	@ 0x2c
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bcb0      	pop	{r4, r5, r7}
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	08000be9 	.word	0x08000be9
 8000cc4:	08000c09 	.word	0x08000c09

08000cc8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	@ 0x28
 8000ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000cce:	f107 031c 	add.w	r3, r7, #28
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000cda:	463b      	mov	r3, r7
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
 8000ce6:	611a      	str	r2, [r3, #16]
 8000ce8:	615a      	str	r2, [r3, #20]
 8000cea:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cec:	4b31      	ldr	r3, [pc, #196]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000cee:	4a32      	ldr	r2, [pc, #200]	@ (8000db8 <MX_ADC1_Init+0xf0>)
 8000cf0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000cf2:	4b30      	ldr	r3, [pc, #192]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000cf4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000cf8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000cfa:	4b2e      	ldr	r3, [pc, #184]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d00:	4b2c      	ldr	r3, [pc, #176]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d06:	4b2b      	ldr	r3, [pc, #172]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d08:	2204      	movs	r2, #4
 8000d0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d0c:	4b29      	ldr	r3, [pc, #164]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d12:	4b28      	ldr	r3, [pc, #160]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000d18:	4b26      	ldr	r3, [pc, #152]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d1e:	4b25      	ldr	r3, [pc, #148]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d24:	4b23      	ldr	r3, [pc, #140]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d2a:	4b22      	ldr	r3, [pc, #136]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000d30:	4b20      	ldr	r3, [pc, #128]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d36:	4b1f      	ldr	r3, [pc, #124]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000d42:	4b1c      	ldr	r3, [pc, #112]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000d4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d50:	4818      	ldr	r0, [pc, #96]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d52:	f001 f943 	bl	8001fdc <HAL_ADC_Init>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000d5c:	f000 fc88 	bl	8001670 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d60:	2300      	movs	r3, #0
 8000d62:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d64:	f107 031c 	add.w	r3, r7, #28
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4812      	ldr	r0, [pc, #72]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d6c:	f001 fefa 	bl	8002b64 <HAL_ADCEx_MultiModeConfigChannel>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000d76:	f000 fc7b 	bl	8001670 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000d7a:	4b10      	ldr	r3, [pc, #64]	@ (8000dbc <MX_ADC1_Init+0xf4>)
 8000d7c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d7e:	2306      	movs	r3, #6
 8000d80:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d86:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000d8a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d8c:	2304      	movs	r3, #4
 8000d8e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d90:	2300      	movs	r3, #0
 8000d92:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000d94:	2300      	movs	r3, #0
 8000d96:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d98:	463b      	mov	r3, r7
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4805      	ldr	r0, [pc, #20]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d9e:	f001 fabf 	bl	8002320 <HAL_ADC_ConfigChannel>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000da8:	f000 fc62 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dac:	bf00      	nop
 8000dae:	3728      	adds	r7, #40	@ 0x28
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	24000088 	.word	0x24000088
 8000db8:	40022000 	.word	0x40022000
 8000dbc:	25b00200 	.word	0x25b00200

08000dc0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b0ba      	sub	sp, #232	@ 0xe8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dd8:	f107 0310 	add.w	r3, r7, #16
 8000ddc:	22c0      	movs	r2, #192	@ 0xc0
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f00b ff55 	bl	800cc90 <memset>
  if(adcHandle->Instance==ADC1)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a2b      	ldr	r2, [pc, #172]	@ (8000e98 <HAL_ADC_MspInit+0xd8>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d14f      	bne.n	8000e90 <HAL_ADC_MspInit+0xd0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000df0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 8000dfc:	2320      	movs	r3, #32
 8000dfe:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 120;
 8000e00:	2378      	movs	r3, #120	@ 0x78
 8000e02:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 3;
 8000e04:	2303      	movs	r3, #3
 8000e06:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 8000e10:	2340      	movs	r3, #64	@ 0x40
 8000e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000e14:	2300      	movs	r3, #0
 8000e16:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e22:	f107 0310 	add.w	r3, r7, #16
 8000e26:	4618      	mov	r0, r3
 8000e28:	f003 ff28 	bl	8004c7c <HAL_RCCEx_PeriphCLKConfig>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8000e32:	f000 fc1d 	bl	8001670 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000e36:	4b19      	ldr	r3, [pc, #100]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e38:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e3c:	4a17      	ldr	r2, [pc, #92]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e3e:	f043 0320 	orr.w	r3, r3, #32
 8000e42:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e4c:	f003 0320 	and.w	r3, r3, #32
 8000e50:	60fb      	str	r3, [r7, #12]
 8000e52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e54:	4b11      	ldr	r3, [pc, #68]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e5a:	4a10      	ldr	r2, [pc, #64]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e5c:	f043 0302 	orr.w	r3, r3, #2
 8000e60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e64:	4b0d      	ldr	r3, [pc, #52]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e6a:	f003 0302 	and.w	r3, r3, #2
 8000e6e:	60bb      	str	r3, [r7, #8]
 8000e70:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_INP9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e72:	2301      	movs	r3, #1
 8000e74:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e78:	2303      	movs	r3, #3
 8000e7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e84:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4805      	ldr	r0, [pc, #20]	@ (8000ea0 <HAL_ADC_MspInit+0xe0>)
 8000e8c:	f002 fc90 	bl	80037b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e90:	bf00      	nop
 8000e92:	37e8      	adds	r7, #232	@ 0xe8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	40022000 	.word	0x40022000
 8000e9c:	58024400 	.word	0x58024400
 8000ea0:	58020400 	.word	0x58020400

08000ea4 <initializeTalons>:
TalonSRX rightActuator;



// Initialize Talon "objects"
void initializeTalons() {
 8000ea4:	b5b0      	push	{r4, r5, r7, lr}
 8000ea6:	b088      	sub	sp, #32
 8000ea8:	af00      	add	r7, sp, #0
	frontLeft = TalonFXInit(&hfdcan1, FRONT_LEFT_WHEEL_ID);
 8000eaa:	4c3c      	ldr	r4, [pc, #240]	@ (8000f9c <initializeTalons+0xf8>)
 8000eac:	463b      	mov	r3, r7
 8000eae:	2224      	movs	r2, #36	@ 0x24
 8000eb0:	493b      	ldr	r1, [pc, #236]	@ (8000fa0 <initializeTalons+0xfc>)
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fe50 	bl	8000b58 <TalonFXInit>
 8000eb8:	4625      	mov	r5, r4
 8000eba:	463c      	mov	r4, r7
 8000ebc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ebe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ec0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ec4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backLeft = TalonFXInit(&hfdcan1, BACK_LEFT_WHEEL_ID);
 8000ec8:	4c36      	ldr	r4, [pc, #216]	@ (8000fa4 <initializeTalons+0x100>)
 8000eca:	463b      	mov	r3, r7
 8000ecc:	2225      	movs	r2, #37	@ 0x25
 8000ece:	4934      	ldr	r1, [pc, #208]	@ (8000fa0 <initializeTalons+0xfc>)
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fe41 	bl	8000b58 <TalonFXInit>
 8000ed6:	4625      	mov	r5, r4
 8000ed8:	463c      	mov	r4, r7
 8000eda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000edc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ede:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ee2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	frontRight = TalonFXInit(&hfdcan1, FRONT_RIGHT_WHEEL_ID);
 8000ee6:	4c30      	ldr	r4, [pc, #192]	@ (8000fa8 <initializeTalons+0x104>)
 8000ee8:	463b      	mov	r3, r7
 8000eea:	2226      	movs	r2, #38	@ 0x26
 8000eec:	492c      	ldr	r1, [pc, #176]	@ (8000fa0 <initializeTalons+0xfc>)
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f7ff fe32 	bl	8000b58 <TalonFXInit>
 8000ef4:	4625      	mov	r5, r4
 8000ef6:	463c      	mov	r4, r7
 8000ef8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000efa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000efc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f00:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backRight = TalonFXInit(&hfdcan1, BACK_RIGHT_WHEEL_ID);
 8000f04:	4c29      	ldr	r4, [pc, #164]	@ (8000fac <initializeTalons+0x108>)
 8000f06:	463b      	mov	r3, r7
 8000f08:	220d      	movs	r2, #13
 8000f0a:	4925      	ldr	r1, [pc, #148]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fe23 	bl	8000b58 <TalonFXInit>
 8000f12:	4625      	mov	r5, r4
 8000f14:	463c      	mov	r4, r7
 8000f16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f1a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f1e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	bucketDrumRight = TalonFXInit(&hfdcan1, BUCKET_DRUM_ID);
 8000f22:	4c23      	ldr	r4, [pc, #140]	@ (8000fb0 <initializeTalons+0x10c>)
 8000f24:	463b      	mov	r3, r7
 8000f26:	2219      	movs	r2, #25
 8000f28:	491d      	ldr	r1, [pc, #116]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff fe14 	bl	8000b58 <TalonFXInit>
 8000f30:	4625      	mov	r5, r4
 8000f32:	463c      	mov	r4, r7
 8000f34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f38:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f3c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	bucketDrumLeft = TalonFXInit(&hfdcan1, BUCKET_DRUM_LEFT_ID);
 8000f40:	4c1c      	ldr	r4, [pc, #112]	@ (8000fb4 <initializeTalons+0x110>)
 8000f42:	463b      	mov	r3, r7
 8000f44:	223c      	movs	r2, #60	@ 0x3c
 8000f46:	4916      	ldr	r1, [pc, #88]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff fe05 	bl	8000b58 <TalonFXInit>
 8000f4e:	4625      	mov	r5, r4
 8000f50:	463c      	mov	r4, r7
 8000f52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f56:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f5a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}

	leftActuator = TalonSRXInit(&hfdcan1, LEFT_ACTUATOR_ID);
 8000f5e:	4c16      	ldr	r4, [pc, #88]	@ (8000fb8 <initializeTalons+0x114>)
 8000f60:	463b      	mov	r3, r7
 8000f62:	2200      	movs	r2, #0
 8000f64:	490e      	ldr	r1, [pc, #56]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fe8c 	bl	8000c84 <TalonSRXInit>
 8000f6c:	4625      	mov	r5, r4
 8000f6e:	463c      	mov	r4, r7
 8000f70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f74:	6823      	ldr	r3, [r4, #0]
 8000f76:	602b      	str	r3, [r5, #0]
	rightActuator = TalonSRXInit(&hfdcan1, RIGHT_ACTUATOR_ID);
 8000f78:	4c10      	ldr	r4, [pc, #64]	@ (8000fbc <initializeTalons+0x118>)
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	4908      	ldr	r1, [pc, #32]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fe7f 	bl	8000c84 <TalonSRXInit>
 8000f86:	4625      	mov	r5, r4
 8000f88:	463c      	mov	r4, r7
 8000f8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f8e:	6823      	ldr	r3, [r4, #0]
 8000f90:	602b      	str	r3, [r5, #0]
}
 8000f92:	bf00      	nop
 8000f94:	3720      	adds	r7, #32
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bdb0      	pop	{r4, r5, r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	240000ec 	.word	0x240000ec
 8000fa0:	240001d4 	.word	0x240001d4
 8000fa4:	2400010c 	.word	0x2400010c
 8000fa8:	2400012c 	.word	0x2400012c
 8000fac:	2400014c 	.word	0x2400014c
 8000fb0:	2400016c 	.word	0x2400016c
 8000fb4:	2400018c 	.word	0x2400018c
 8000fb8:	240001ac 	.word	0x240001ac
 8000fbc:	240001c0 	.word	0x240001c0

08000fc0 <writeDebug>:

extern UART_HandleTypeDef huart3;


void writeDebug(const char *buffer, uint8_t length)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	460b      	mov	r3, r1
 8000fca:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3, (uint8_t *) buffer, length, HAL_MAX_DELAY);
 8000fcc:	78fb      	ldrb	r3, [r7, #3]
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd4:	6879      	ldr	r1, [r7, #4]
 8000fd6:	4803      	ldr	r0, [pc, #12]	@ (8000fe4 <writeDebug+0x24>)
 8000fd8:	f006 fe66 	bl	8007ca8 <HAL_UART_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	240002e0 	.word	0x240002e0

08000fe8 <writeDebugString>:


// print a string to the serial console
void writeDebugString(const char *buffer)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
	writeDebug(buffer, strlen(buffer));
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff f975 	bl	80002e0 <strlen>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f7ff ffdf 	bl	8000fc0 <writeDebug>
}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <sendCANMessage>:
/* Includes ------------------------------------------------------------------*/
#include "fdcan.h"

/* USER CODE BEGIN 0 */
void sendCANMessage(FDCAN_HandleTypeDef *hfdcan, int identifier, uint8_t *message, uint8_t length)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	b08e      	sub	sp, #56	@ 0x38
 800100e:	af00      	add	r7, sp, #0
 8001010:	60f8      	str	r0, [r7, #12]
 8001012:	60b9      	str	r1, [r7, #8]
 8001014:	607a      	str	r2, [r7, #4]
 8001016:	70fb      	strb	r3, [r7, #3]
	  FDCAN_TxHeaderTypeDef hdr;
	  hdr.Identifier = identifier; // CAN Identifier
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	617b      	str	r3, [r7, #20]
	  hdr.IdType = FDCAN_EXTENDED_ID; // Specify that we're using extended CAN IDs
 800101c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001020:	61bb      	str	r3, [r7, #24]
	  hdr.TxFrameType = FDCAN_DATA_FRAME;
 8001022:	2300      	movs	r3, #0
 8001024:	61fb      	str	r3, [r7, #28]
	  hdr.DataLength = length; // Specify length of the data (in bytes)
 8001026:	78fb      	ldrb	r3, [r7, #3]
 8001028:	623b      	str	r3, [r7, #32]
	  hdr.ErrorStateIndicator = FDCAN_ESI_PASSIVE;
 800102a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800102e:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.BitRateSwitch = FDCAN_BRS_OFF;
 8001030:	2300      	movs	r3, #0
 8001032:	62bb      	str	r3, [r7, #40]	@ 0x28
	  hdr.FDFormat = FDCAN_CLASSIC_CAN; // Specify that we're using classic CAN, not CAN FD
 8001034:	2300      	movs	r3, #0
 8001036:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  hdr.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001038:	2300      	movs	r3, #0
 800103a:	633b      	str	r3, [r7, #48]	@ 0x30
	  hdr.MessageMarker = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	637b      	str	r3, [r7, #52]	@ 0x34
	  // Adds a CANmessage to the queue to be transferred
	  if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &hdr, (uint8_t *) message) != HAL_OK)
 8001040:	f107 0314 	add.w	r3, r7, #20
 8001044:	687a      	ldr	r2, [r7, #4]
 8001046:	4619      	mov	r1, r3
 8001048:	68f8      	ldr	r0, [r7, #12]
 800104a:	f002 f952 	bl	80032f2 <HAL_FDCAN_AddMessageToTxFifoQ>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <sendCANMessage+0x4e>
		Error_Handler();
 8001054:	f000 fb0c 	bl	8001670 <Error_Handler>
}
 8001058:	bf00      	nop
 800105a:	3738      	adds	r7, #56	@ 0x38
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <sendGlobalEnableFrame>:


// send the Global Enable Frame required to enable the Talon motor controllers
void sendGlobalEnableFrame(FDCAN_HandleTypeDef *hfdcan)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08c      	sub	sp, #48	@ 0x30
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	  FDCAN_TxHeaderTypeDef hdr;
	  hdr.Identifier = 0x401bf; // Identifier of the global enable frame
 8001068:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <sendGlobalEnableFrame+0x50>)
 800106a:	60fb      	str	r3, [r7, #12]
	  hdr.IdType = FDCAN_EXTENDED_ID;
 800106c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001070:	613b      	str	r3, [r7, #16]
	  hdr.TxFrameType = FDCAN_DATA_FRAME;
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
	  hdr.DataLength = FDCAN_DLC_BYTES_2; // Global enable frame is 2 bytes long
 8001076:	2302      	movs	r3, #2
 8001078:	61bb      	str	r3, [r7, #24]
	  hdr.ErrorStateIndicator = FDCAN_ESI_PASSIVE;
 800107a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800107e:	61fb      	str	r3, [r7, #28]
	  hdr.BitRateSwitch = FDCAN_BRS_OFF;
 8001080:	2300      	movs	r3, #0
 8001082:	623b      	str	r3, [r7, #32]
	  hdr.FDFormat = FDCAN_CLASSIC_CAN;
 8001084:	2300      	movs	r3, #0
 8001086:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001088:	2300      	movs	r3, #0
 800108a:	62bb      	str	r3, [r7, #40]	@ 0x28
	  hdr.MessageMarker = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &hdr, (uint8_t *) "\x01\x00") != HAL_OK)
 8001090:	f107 030c 	add.w	r3, r7, #12
 8001094:	4a07      	ldr	r2, [pc, #28]	@ (80010b4 <sendGlobalEnableFrame+0x54>)
 8001096:	4619      	mov	r1, r3
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f002 f92a 	bl	80032f2 <HAL_FDCAN_AddMessageToTxFifoQ>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <sendGlobalEnableFrame+0x48>
		Error_Handler();
 80010a4:	f000 fae4 	bl	8001670 <Error_Handler>
}
 80010a8:	bf00      	nop
 80010aa:	3730      	adds	r7, #48	@ 0x30
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	000401bf 	.word	0x000401bf
 80010b4:	0800ce8c 	.word	0x0800ce8c

080010b8 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80010bc:	4b32      	ldr	r3, [pc, #200]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010be:	4a33      	ldr	r2, [pc, #204]	@ (800118c <MX_FDCAN1_Init+0xd4>)
 80010c0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80010c2:	4b31      	ldr	r3, [pc, #196]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80010c8:	4b2f      	ldr	r3, [pc, #188]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80010ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80010d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80010da:	4b2b      	ldr	r3, [pc, #172]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 80010e0:	4b29      	ldr	r3, [pc, #164]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010e2:	2205      	movs	r2, #5
 80010e4:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80010e6:	4b28      	ldr	r3, [pc, #160]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 80010ec:	4b26      	ldr	r3, [pc, #152]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010ee:	2205      	movs	r2, #5
 80010f0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80010f2:	4b25      	ldr	r3, [pc, #148]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010f4:	2202      	movs	r2, #2
 80010f6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80010f8:	4b23      	ldr	r3, [pc, #140]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 80010fa:	2201      	movs	r2, #1
 80010fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80010fe:	4b22      	ldr	r3, [pc, #136]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001100:	2201      	movs	r2, #1
 8001102:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001104:	4b20      	ldr	r3, [pc, #128]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001106:	2201      	movs	r2, #1
 8001108:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800110a:	4b1f      	ldr	r3, [pc, #124]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 800110c:	2201      	movs	r2, #1
 800110e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001110:	4b1d      	ldr	r3, [pc, #116]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001112:	2200      	movs	r2, #0
 8001114:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8001116:	4b1c      	ldr	r3, [pc, #112]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001118:	2200      	movs	r2, #0
 800111a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800111c:	4b1a      	ldr	r3, [pc, #104]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 800111e:	2200      	movs	r2, #0
 8001120:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8001122:	4b19      	ldr	r3, [pc, #100]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001124:	2200      	movs	r2, #0
 8001126:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001128:	4b17      	ldr	r3, [pc, #92]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 800112a:	2204      	movs	r2, #4
 800112c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 800112e:	4b16      	ldr	r3, [pc, #88]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001130:	2200      	movs	r2, #0
 8001132:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001134:	4b14      	ldr	r3, [pc, #80]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001136:	2204      	movs	r2, #4
 8001138:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800113a:	4b13      	ldr	r3, [pc, #76]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 800113c:	2200      	movs	r2, #0
 800113e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001140:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001142:	2204      	movs	r2, #4
 8001144:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8001146:	4b10      	ldr	r3, [pc, #64]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001148:	2200      	movs	r2, #0
 800114a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 800114c:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 800114e:	2200      	movs	r2, #0
 8001150:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 8001152:	4b0d      	ldr	r3, [pc, #52]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001154:	2208      	movs	r2, #8
 8001156:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001158:	4b0b      	ldr	r3, [pc, #44]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 800115a:	2200      	movs	r2, #0
 800115c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800115e:	4b0a      	ldr	r3, [pc, #40]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001160:	2204      	movs	r2, #4
 8001162:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001164:	4808      	ldr	r0, [pc, #32]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001166:	f001 febb 	bl	8002ee0 <HAL_FDCAN_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8001170:	f000 fa7e 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8001174:	4804      	ldr	r0, [pc, #16]	@ (8001188 <MX_FDCAN1_Init+0xd0>)
 8001176:	f002 f891 	bl	800329c <HAL_FDCAN_Start>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_FDCAN1_Init+0xcc>
  	  Error_Handler();
 8001180:	f000 fa76 	bl	8001670 <Error_Handler>
   }
  /* USER CODE END FDCAN1_Init 2 */

}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}
 8001188:	240001d4 	.word	0x240001d4
 800118c:	4000a000 	.word	0x4000a000

08001190 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b0ba      	sub	sp, #232	@ 0xe8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
 80011a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011a8:	f107 0310 	add.w	r3, r7, #16
 80011ac:	22c0      	movs	r2, #192	@ 0xc0
 80011ae:	2100      	movs	r1, #0
 80011b0:	4618      	mov	r0, r3
 80011b2:	f00b fd6d 	bl	800cc90 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a27      	ldr	r2, [pc, #156]	@ (8001258 <HAL_FDCAN_MspInit+0xc8>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d146      	bne.n	800124e <HAL_FDCAN_MspInit+0xbe>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80011c0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011c4:	f04f 0300 	mov.w	r3, #0
 80011c8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80011cc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80011d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011d4:	f107 0310 	add.w	r3, r7, #16
 80011d8:	4618      	mov	r0, r3
 80011da:	f003 fd4f 	bl	8004c7c <HAL_RCCEx_PeriphCLKConfig>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80011e4:	f000 fa44 	bl	8001670 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80011e8:	4b1c      	ldr	r3, [pc, #112]	@ (800125c <HAL_FDCAN_MspInit+0xcc>)
 80011ea:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80011ee:	4a1b      	ldr	r2, [pc, #108]	@ (800125c <HAL_FDCAN_MspInit+0xcc>)
 80011f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011f4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80011f8:	4b18      	ldr	r3, [pc, #96]	@ (800125c <HAL_FDCAN_MspInit+0xcc>)
 80011fa:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80011fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001206:	4b15      	ldr	r3, [pc, #84]	@ (800125c <HAL_FDCAN_MspInit+0xcc>)
 8001208:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800120c:	4a13      	ldr	r2, [pc, #76]	@ (800125c <HAL_FDCAN_MspInit+0xcc>)
 800120e:	f043 0308 	orr.w	r3, r3, #8
 8001212:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001216:	4b11      	ldr	r3, [pc, #68]	@ (800125c <HAL_FDCAN_MspInit+0xcc>)
 8001218:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800121c:	f003 0308 	and.w	r3, r3, #8
 8001220:	60bb      	str	r3, [r7, #8]
 8001222:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001224:	2303      	movs	r3, #3
 8001226:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122a:	2302      	movs	r3, #2
 800122c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001230:	2300      	movs	r3, #0
 8001232:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001236:	2300      	movs	r3, #0
 8001238:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800123c:	2309      	movs	r3, #9
 800123e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001242:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001246:	4619      	mov	r1, r3
 8001248:	4805      	ldr	r0, [pc, #20]	@ (8001260 <HAL_FDCAN_MspInit+0xd0>)
 800124a:	f002 fab1 	bl	80037b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 800124e:	bf00      	nop
 8001250:	37e8      	adds	r7, #232	@ 0xe8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	4000a000 	.word	0x4000a000
 800125c:	58024400 	.word	0x58024400
 8001260:	58020c00 	.word	0x58020c00

08001264 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ControlTask */
  ControlTaskHandle = osThreadNew(ControlTaskFunction, NULL, &ControlTask_attributes);
 8001268:	4a0c      	ldr	r2, [pc, #48]	@ (800129c <MX_FREERTOS_Init+0x38>)
 800126a:	2100      	movs	r1, #0
 800126c:	480c      	ldr	r0, [pc, #48]	@ (80012a0 <MX_FREERTOS_Init+0x3c>)
 800126e:	f008 ff9d 	bl	800a1ac <osThreadNew>
 8001272:	4603      	mov	r3, r0
 8001274:	4a0b      	ldr	r2, [pc, #44]	@ (80012a4 <MX_FREERTOS_Init+0x40>)
 8001276:	6013      	str	r3, [r2, #0]

  /* creation of FeedbackTask */
  FeedbackTaskHandle = osThreadNew(FeedbackTaskFunction, NULL, &FeedbackTask_attributes);
 8001278:	4a0b      	ldr	r2, [pc, #44]	@ (80012a8 <MX_FREERTOS_Init+0x44>)
 800127a:	2100      	movs	r1, #0
 800127c:	480b      	ldr	r0, [pc, #44]	@ (80012ac <MX_FREERTOS_Init+0x48>)
 800127e:	f008 ff95 	bl	800a1ac <osThreadNew>
 8001282:	4603      	mov	r3, r0
 8001284:	4a0a      	ldr	r2, [pc, #40]	@ (80012b0 <MX_FREERTOS_Init+0x4c>)
 8001286:	6013      	str	r3, [r2, #0]

  /* creation of ADCTask */
  ADCTaskHandle = osThreadNew(ADCTaskFunction, NULL, &ADCTask_attributes);
 8001288:	4a0a      	ldr	r2, [pc, #40]	@ (80012b4 <MX_FREERTOS_Init+0x50>)
 800128a:	2100      	movs	r1, #0
 800128c:	480a      	ldr	r0, [pc, #40]	@ (80012b8 <MX_FREERTOS_Init+0x54>)
 800128e:	f008 ff8d 	bl	800a1ac <osThreadNew>
 8001292:	4603      	mov	r3, r0
 8001294:	4a09      	ldr	r2, [pc, #36]	@ (80012bc <MX_FREERTOS_Init+0x58>)
 8001296:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}
 800129c:	0800cf7c 	.word	0x0800cf7c
 80012a0:	080012c1 	.word	0x080012c1
 80012a4:	24000274 	.word	0x24000274
 80012a8:	0800cfa0 	.word	0x0800cfa0
 80012ac:	080012fd 	.word	0x080012fd
 80012b0:	24000278 	.word	0x24000278
 80012b4:	0800cfc4 	.word	0x0800cfc4
 80012b8:	0800130d 	.word	0x0800130d
 80012bc:	2400027c 	.word	0x2400027c

080012c0 <ControlTaskFunction>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_ControlTaskFunction */
void ControlTaskFunction(void *argument)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ControlTaskFunction */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1);
 80012c8:	2102      	movs	r1, #2
 80012ca:	4808      	ldr	r0, [pc, #32]	@ (80012ec <ControlTaskFunction+0x2c>)
 80012cc:	f002 fc39 	bl	8003b42 <HAL_GPIO_TogglePin>
	  sendGlobalEnableFrame(&hfdcan1);
 80012d0:	4807      	ldr	r0, [pc, #28]	@ (80012f0 <ControlTaskFunction+0x30>)
 80012d2:	f7ff fec5 	bl	8001060 <sendGlobalEnableFrame>
	  sendCANMessage(&hfdcan1, 0x204b540 | 36, (uint8_t *)"\x00\x01\x00\x00\x00\x00\xfe\x0c", 8);
 80012d6:	2308      	movs	r3, #8
 80012d8:	4a06      	ldr	r2, [pc, #24]	@ (80012f4 <ControlTaskFunction+0x34>)
 80012da:	4907      	ldr	r1, [pc, #28]	@ (80012f8 <ControlTaskFunction+0x38>)
 80012dc:	4804      	ldr	r0, [pc, #16]	@ (80012f0 <ControlTaskFunction+0x30>)
 80012de:	f7ff fe94 	bl	800100a <sendCANMessage>
	//directControl(motorValues, enableSync); // send CAN packets to motors to set motor speeds
    osDelay(10);
 80012e2:	200a      	movs	r0, #10
 80012e4:	f008 fff4 	bl	800a2d0 <osDelay>
  {
 80012e8:	bf00      	nop
 80012ea:	e7ed      	b.n	80012c8 <ControlTaskFunction+0x8>
 80012ec:	58021000 	.word	0x58021000
 80012f0:	240001d4 	.word	0x240001d4
 80012f4:	0800ceb4 	.word	0x0800ceb4
 80012f8:	0204b564 	.word	0x0204b564

080012fc <FeedbackTaskFunction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_FeedbackTaskFunction */
void FeedbackTaskFunction(void *argument)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FeedbackTaskFunction */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001304:	2001      	movs	r0, #1
 8001306:	f008 ffe3 	bl	800a2d0 <osDelay>
 800130a:	e7fb      	b.n	8001304 <FeedbackTaskFunction+0x8>

0800130c <ADCTaskFunction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ADCTaskFunction */
void ADCTaskFunction(void *argument)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADCTaskFunction */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001314:	2001      	movs	r0, #1
 8001316:	f008 ffdb 	bl	800a2d0 <osDelay>
 800131a:	e7fb      	b.n	8001314 <ADCTaskFunction+0x8>

0800131c <findStartByte>:
// This function is called upon receiving a motor command packet over UART
#define START_BYTE 255

// Check if start byte exists in motor command packets
int findStartByte(uint8_t *rx_buff, int length)
{
 800131c:	b480      	push	{r7}
 800131e:	b085      	sub	sp, #20
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < length; i++)
 8001326:	2300      	movs	r3, #0
 8001328:	60fb      	str	r3, [r7, #12]
 800132a:	e00a      	b.n	8001342 <findStartByte+0x26>
	{
		if (rx_buff[i] == START_BYTE)
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2bff      	cmp	r3, #255	@ 0xff
 8001336:	d101      	bne.n	800133c <findStartByte+0x20>
		{
			return i;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	e008      	b.n	800134e <findStartByte+0x32>
	for (int i = 0; i < length; i++)
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	3301      	adds	r3, #1
 8001340:	60fb      	str	r3, [r7, #12]
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	429a      	cmp	r2, r3
 8001348:	dbf0      	blt.n	800132c <findStartByte+0x10>
		}
	}

	return -1;
 800134a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800134e:	4618      	mov	r0, r3
 8001350:	3714      	adds	r7, #20
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
	...

0800135c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800135c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800135e:	b087      	sub	sp, #28
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	if (HAL_UART_Receive_IT(&huart, rx_buff, 16) != HAL_OK)
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	2210      	movs	r2, #16
 8001368:	492a      	ldr	r1, [pc, #168]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 800136a:	4618      	mov	r0, r3
 800136c:	f006 fdbe 	bl	8007eec <HAL_UART_Receive_IT>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d002      	beq.n	800137c <HAL_UART_RxCpltCallback+0x20>
	{
		writeDebugString("ERROR OCCURED DURING UART RX INTERRUPT\r\n");
 8001376:	4828      	ldr	r0, [pc, #160]	@ (8001418 <HAL_UART_RxCpltCallback+0xbc>)
 8001378:	f7ff fe36 	bl	8000fe8 <writeDebugString>
	}

	int startByte = findStartByte(rx_buff, 8);
 800137c:	2108      	movs	r1, #8
 800137e:	4825      	ldr	r0, [pc, #148]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 8001380:	f7ff ffcc 	bl	800131c <findStartByte>
 8001384:	6178      	str	r0, [r7, #20]
	if (startByte == -1)
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800138c:	d03e      	beq.n	800140c <HAL_UART_RxCpltCallback+0xb0>
		return;

	if (startByte == 0 && rx_buff[8] == START_BYTE)
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d106      	bne.n	80013a2 <HAL_UART_RxCpltCallback+0x46>
 8001394:	4b1f      	ldr	r3, [pc, #124]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 8001396:	7a1b      	ldrb	r3, [r3, #8]
 8001398:	2bff      	cmp	r3, #255	@ 0xff
 800139a:	d102      	bne.n	80013a2 <HAL_UART_RxCpltCallback+0x46>
		startByte += 8;
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	3308      	adds	r3, #8
 80013a0:	617b      	str	r3, [r7, #20]

	count = 0;
 80013a2:	4b1e      	ldr	r3, [pc, #120]	@ (800141c <HAL_UART_RxCpltCallback+0xc0>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
	motorValues = (SerialPacket) {
		.invalid = 0,
		.header = rx_buff[startByte + 1],
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	3301      	adds	r3, #1
 80013ac:	4a19      	ldr	r2, [pc, #100]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 80013ae:	f812 c003 	ldrb.w	ip, [r2, r3]
		.top_left_wheel = rx_buff[startByte + 2],
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	3302      	adds	r3, #2
 80013b6:	4a17      	ldr	r2, [pc, #92]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 80013b8:	5cd6      	ldrb	r6, [r2, r3]
		.back_left_wheel = rx_buff[startByte + 3],
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	3303      	adds	r3, #3
 80013be:	4a15      	ldr	r2, [pc, #84]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 80013c0:	5cd5      	ldrb	r5, [r2, r3]
		.top_right_wheel  = rx_buff[startByte + 4],
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	3304      	adds	r3, #4
 80013c6:	4a13      	ldr	r2, [pc, #76]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 80013c8:	5cd4      	ldrb	r4, [r2, r3]
		.back_right_wheel = rx_buff[startByte + 5],
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	3305      	adds	r3, #5
 80013ce:	4a11      	ldr	r2, [pc, #68]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 80013d0:	5cd0      	ldrb	r0, [r2, r3]
		.drum  = rx_buff[startByte + 6],
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	3306      	adds	r3, #6
 80013d6:	4a0f      	ldr	r2, [pc, #60]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 80013d8:	5cd1      	ldrb	r1, [r2, r3]
		.actuator  = rx_buff[startByte + 7],
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	3307      	adds	r3, #7
 80013de:	4a0d      	ldr	r2, [pc, #52]	@ (8001414 <HAL_UART_RxCpltCallback+0xb8>)
 80013e0:	5cd2      	ldrb	r2, [r2, r3]
	motorValues = (SerialPacket) {
 80013e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 80013e4:	f04f 0e00 	mov.w	lr, #0
 80013e8:	f883 e000 	strb.w	lr, [r3]
 80013ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 80013ee:	f883 c001 	strb.w	ip, [r3, #1]
 80013f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 80013f4:	709e      	strb	r6, [r3, #2]
 80013f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 80013f8:	70dd      	strb	r5, [r3, #3]
 80013fa:	4b09      	ldr	r3, [pc, #36]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 80013fc:	711c      	strb	r4, [r3, #4]
 80013fe:	4b08      	ldr	r3, [pc, #32]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 8001400:	7158      	strb	r0, [r3, #5]
 8001402:	4b07      	ldr	r3, [pc, #28]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 8001404:	7199      	strb	r1, [r3, #6]
 8001406:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <HAL_UART_RxCpltCallback+0xc4>)
 8001408:	71da      	strb	r2, [r3, #7]
 800140a:	e000      	b.n	800140e <HAL_UART_RxCpltCallback+0xb2>
		return;
 800140c:	bf00      	nop
	};
}
 800140e:	371c      	adds	r7, #28
 8001410:	46bd      	mov	sp, r7
 8001412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001414:	24000280 	.word	0x24000280
 8001418:	0800cec0 	.word	0x0800cec0
 800141c:	24000290 	.word	0x24000290
 8001420:	24000008 	.word	0x24000008

08001424 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08a      	sub	sp, #40	@ 0x28
 8001428:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142a:	f107 0314 	add.w	r3, r7, #20
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]
 8001434:	609a      	str	r2, [r3, #8]
 8001436:	60da      	str	r2, [r3, #12]
 8001438:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800143a:	4b29      	ldr	r3, [pc, #164]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 800143c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001440:	4a27      	ldr	r2, [pc, #156]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 8001442:	f043 0302 	orr.w	r3, r3, #2
 8001446:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800144a:	4b25      	ldr	r3, [pc, #148]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 800144c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001450:	f003 0302 	and.w	r3, r3, #2
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001458:	4b21      	ldr	r3, [pc, #132]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 800145a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800145e:	4a20      	ldr	r2, [pc, #128]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 8001460:	f043 0304 	orr.w	r3, r3, #4
 8001464:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001468:	4b1d      	ldr	r3, [pc, #116]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 800146a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800146e:	f003 0304 	and.w	r3, r3, #4
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001476:	4b1a      	ldr	r3, [pc, #104]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 8001478:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800147c:	4a18      	ldr	r2, [pc, #96]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 800147e:	f043 0308 	orr.w	r3, r3, #8
 8001482:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001486:	4b16      	ldr	r3, [pc, #88]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 8001488:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800148c:	f003 0308 	and.w	r3, r3, #8
 8001490:	60bb      	str	r3, [r7, #8]
 8001492:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001494:	4b12      	ldr	r3, [pc, #72]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 8001496:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800149a:	4a11      	ldr	r2, [pc, #68]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 800149c:	f043 0310 	orr.w	r3, r3, #16
 80014a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014a4:	4b0e      	ldr	r3, [pc, #56]	@ (80014e0 <MX_GPIO_Init+0xbc>)
 80014a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014aa:	f003 0310 	and.w	r3, r3, #16
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2102      	movs	r1, #2
 80014b6:	480b      	ldr	r0, [pc, #44]	@ (80014e4 <MX_GPIO_Init+0xc0>)
 80014b8:	f002 fb2a 	bl	8003b10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80014bc:	2302      	movs	r3, #2
 80014be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c0:	2301      	movs	r3, #1
 80014c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c8:	2300      	movs	r3, #0
 80014ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014cc:	f107 0314 	add.w	r3, r7, #20
 80014d0:	4619      	mov	r1, r3
 80014d2:	4804      	ldr	r0, [pc, #16]	@ (80014e4 <MX_GPIO_Init+0xc0>)
 80014d4:	f002 f96c 	bl	80037b0 <HAL_GPIO_Init>

}
 80014d8:	bf00      	nop
 80014da:	3728      	adds	r7, #40	@ 0x28
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	58024400 	.word	0x58024400
 80014e4:	58021000 	.word	0x58021000

080014e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b08a      	sub	sp, #40	@ 0x28
 80014ec:	af00      	add	r7, sp, #0
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ee:	f000 fb2b 	bl	8001b48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014f2:	f000 f82d 	bl	8001550 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014f6:	f7ff ff95 	bl	8001424 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80014fa:	f7ff fddd 	bl	80010b8 <MX_FDCAN1_Init>
  MX_USART3_UART_Init();
 80014fe:	f000 f981 	bl	8001804 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001502:	f000 f9cb 	bl	800189c <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8001506:	f7ff fbdf 	bl	8000cc8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  initializeTalons();
 800150a:	f7ff fccb 	bl	8000ea4 <initializeTalons>
  HAL_UART_Receive_IT(&huart6, rx_buff, 16); // receive motor commands from the Jetson
 800150e:	2210      	movs	r2, #16
 8001510:	490b      	ldr	r1, [pc, #44]	@ (8001540 <main+0x58>)
 8001512:	480c      	ldr	r0, [pc, #48]	@ (8001544 <main+0x5c>)
 8001514:	f006 fcea 	bl	8007eec <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001518:	f008 fdfe 	bl	800a118 <osKernelInitialize>
  MX_FREERTOS_Init();
 800151c:	f7ff fea2 	bl	8001264 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001520:	f008 fe1e 	bl	800a160 <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (count>10)
 8001524:	4b08      	ldr	r3, [pc, #32]	@ (8001548 <main+0x60>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2b0a      	cmp	r3, #10
 800152a:	dd02      	ble.n	8001532 <main+0x4a>
	{
		writeDebugString("Disconnected from Jetson!\r\n");
 800152c:	4807      	ldr	r0, [pc, #28]	@ (800154c <main+0x64>)
 800152e:	f7ff fd5b 	bl	8000fe8 <writeDebugString>
	}
	uint8_t packet[4 + 4 * 9];
	writeToJetson(packet, 4 + 4 * 9);
 8001532:	463b      	mov	r3, r7
 8001534:	2128      	movs	r1, #40	@ 0x28
 8001536:	4618      	mov	r0, r3
 8001538:	f000 f8a0 	bl	800167c <writeToJetson>
  {
 800153c:	e7f2      	b.n	8001524 <main+0x3c>
 800153e:	bf00      	nop
 8001540:	24000280 	.word	0x24000280
 8001544:	24000374 	.word	0x24000374
 8001548:	24000290 	.word	0x24000290
 800154c:	0800ceec 	.word	0x0800ceec

08001550 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b09c      	sub	sp, #112	@ 0x70
 8001554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001556:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800155a:	224c      	movs	r2, #76	@ 0x4c
 800155c:	2100      	movs	r1, #0
 800155e:	4618      	mov	r0, r3
 8001560:	f00b fb96 	bl	800cc90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	2220      	movs	r2, #32
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f00b fb90 	bl	800cc90 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001570:	2004      	movs	r0, #4
 8001572:	f002 fb01 	bl	8003b78 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001576:	2300      	movs	r3, #0
 8001578:	603b      	str	r3, [r7, #0]
 800157a:	4b32      	ldr	r3, [pc, #200]	@ (8001644 <SystemClock_Config+0xf4>)
 800157c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800157e:	4a31      	ldr	r2, [pc, #196]	@ (8001644 <SystemClock_Config+0xf4>)
 8001580:	f023 0301 	bic.w	r3, r3, #1
 8001584:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001586:	4b2f      	ldr	r3, [pc, #188]	@ (8001644 <SystemClock_Config+0xf4>)
 8001588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	4b2d      	ldr	r3, [pc, #180]	@ (8001648 <SystemClock_Config+0xf8>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001598:	4a2b      	ldr	r2, [pc, #172]	@ (8001648 <SystemClock_Config+0xf8>)
 800159a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800159e:	6193      	str	r3, [r2, #24]
 80015a0:	4b29      	ldr	r3, [pc, #164]	@ (8001648 <SystemClock_Config+0xf8>)
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015a8:	603b      	str	r3, [r7, #0]
 80015aa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80015ac:	bf00      	nop
 80015ae:	4b26      	ldr	r3, [pc, #152]	@ (8001648 <SystemClock_Config+0xf8>)
 80015b0:	699b      	ldr	r3, [r3, #24]
 80015b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80015ba:	d1f8      	bne.n	80015ae <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015bc:	2302      	movs	r3, #2
 80015be:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80015c0:	2301      	movs	r3, #1
 80015c2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015c4:	2340      	movs	r3, #64	@ 0x40
 80015c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015c8:	2302      	movs	r3, #2
 80015ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015cc:	2300      	movs	r3, #0
 80015ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80015d0:	2304      	movs	r3, #4
 80015d2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 15;
 80015d4:	230f      	movs	r3, #15
 80015d6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80015d8:	2302      	movs	r3, #2
 80015da:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80015dc:	2306      	movs	r3, #6
 80015de:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80015e0:	2302      	movs	r3, #2
 80015e2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80015e4:	230c      	movs	r3, #12
 80015e6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80015e8:	2300      	movs	r3, #0
 80015ea:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80015ec:	2300      	movs	r3, #0
 80015ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015f4:	4618      	mov	r0, r3
 80015f6:	f002 fb19 	bl	8003c2c <HAL_RCC_OscConfig>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001600:	f000 f836 	bl	8001670 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001604:	233f      	movs	r3, #63	@ 0x3f
 8001606:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001608:	2300      	movs	r3, #0
 800160a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800160c:	2300      	movs	r3, #0
 800160e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001610:	2300      	movs	r3, #0
 8001612:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001614:	2300      	movs	r3, #0
 8001616:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001618:	2340      	movs	r3, #64	@ 0x40
 800161a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800161c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001620:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001622:	2300      	movs	r3, #0
 8001624:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	2101      	movs	r1, #1
 800162a:	4618      	mov	r0, r3
 800162c:	f002 ff58 	bl	80044e0 <HAL_RCC_ClockConfig>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8001636:	f000 f81b 	bl	8001670 <Error_Handler>
  }
}
 800163a:	bf00      	nop
 800163c:	3770      	adds	r7, #112	@ 0x70
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	58000400 	.word	0x58000400
 8001648:	58024800 	.word	0x58024800

0800164c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a04      	ldr	r2, [pc, #16]	@ (800166c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d101      	bne.n	8001662 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800165e:	f000 faaf 	bl	8001bc0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40001000 	.word	0x40001000

08001670 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001674:	b672      	cpsid	i
}
 8001676:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <Error_Handler+0x8>

0800167c <writeToJetson>:
	};
}

// writes a single packet to Jetson on UART 6
void writeToJetson(uint8_t *packet, uint8_t payload_size)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	460b      	mov	r3, r1
 8001686:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit_IT(&huart6, packet, payload_size);
 8001688:	78fb      	ldrb	r3, [r7, #3]
 800168a:	b29b      	uxth	r3, r3
 800168c:	461a      	mov	r2, r3
 800168e:	6879      	ldr	r1, [r7, #4]
 8001690:	4803      	ldr	r0, [pc, #12]	@ (80016a0 <writeToJetson+0x24>)
 8001692:	f006 fb97 	bl	8007dc4 <HAL_UART_Transmit_IT>
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	24000374 	.word	0x24000374

080016a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016aa:	4b0c      	ldr	r3, [pc, #48]	@ (80016dc <HAL_MspInit+0x38>)
 80016ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80016b0:	4a0a      	ldr	r2, [pc, #40]	@ (80016dc <HAL_MspInit+0x38>)
 80016b2:	f043 0302 	orr.w	r3, r3, #2
 80016b6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80016ba:	4b08      	ldr	r3, [pc, #32]	@ (80016dc <HAL_MspInit+0x38>)
 80016bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80016c0:	f003 0302 	and.w	r3, r3, #2
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016c8:	2200      	movs	r2, #0
 80016ca:	210f      	movs	r1, #15
 80016cc:	f06f 0001 	mvn.w	r0, #1
 80016d0:	f001 fbde 	bl	8002e90 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016d4:	bf00      	nop
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	58024400 	.word	0x58024400

080016e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b090      	sub	sp, #64	@ 0x40
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2b0f      	cmp	r3, #15
 80016ec:	d827      	bhi.n	800173e <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80016ee:	2200      	movs	r2, #0
 80016f0:	6879      	ldr	r1, [r7, #4]
 80016f2:	2036      	movs	r0, #54	@ 0x36
 80016f4:	f001 fbcc 	bl	8002e90 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80016f8:	2036      	movs	r0, #54	@ 0x36
 80016fa:	f001 fbe3 	bl	8002ec4 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80016fe:	4a29      	ldr	r2, [pc, #164]	@ (80017a4 <HAL_InitTick+0xc4>)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001704:	4b28      	ldr	r3, [pc, #160]	@ (80017a8 <HAL_InitTick+0xc8>)
 8001706:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800170a:	4a27      	ldr	r2, [pc, #156]	@ (80017a8 <HAL_InitTick+0xc8>)
 800170c:	f043 0310 	orr.w	r3, r3, #16
 8001710:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001714:	4b24      	ldr	r3, [pc, #144]	@ (80017a8 <HAL_InitTick+0xc8>)
 8001716:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800171a:	f003 0310 	and.w	r3, r3, #16
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001722:	f107 0210 	add.w	r2, r7, #16
 8001726:	f107 0314 	add.w	r3, r7, #20
 800172a:	4611      	mov	r1, r2
 800172c:	4618      	mov	r0, r3
 800172e:	f003 fa63 	bl	8004bf8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001734:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001738:	2b00      	cmp	r3, #0
 800173a:	d106      	bne.n	800174a <HAL_InitTick+0x6a>
 800173c:	e001      	b.n	8001742 <HAL_InitTick+0x62>
    return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e02b      	b.n	800179a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001742:	f003 fa2d 	bl	8004ba0 <HAL_RCC_GetPCLK1Freq>
 8001746:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001748:	e004      	b.n	8001754 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800174a:	f003 fa29 	bl	8004ba0 <HAL_RCC_GetPCLK1Freq>
 800174e:	4603      	mov	r3, r0
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001754:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001756:	4a15      	ldr	r2, [pc, #84]	@ (80017ac <HAL_InitTick+0xcc>)
 8001758:	fba2 2303 	umull	r2, r3, r2, r3
 800175c:	0c9b      	lsrs	r3, r3, #18
 800175e:	3b01      	subs	r3, #1
 8001760:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001762:	4b13      	ldr	r3, [pc, #76]	@ (80017b0 <HAL_InitTick+0xd0>)
 8001764:	4a13      	ldr	r2, [pc, #76]	@ (80017b4 <HAL_InitTick+0xd4>)
 8001766:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001768:	4b11      	ldr	r3, [pc, #68]	@ (80017b0 <HAL_InitTick+0xd0>)
 800176a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800176e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001770:	4a0f      	ldr	r2, [pc, #60]	@ (80017b0 <HAL_InitTick+0xd0>)
 8001772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001774:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001776:	4b0e      	ldr	r3, [pc, #56]	@ (80017b0 <HAL_InitTick+0xd0>)
 8001778:	2200      	movs	r2, #0
 800177a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800177c:	4b0c      	ldr	r3, [pc, #48]	@ (80017b0 <HAL_InitTick+0xd0>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001782:	480b      	ldr	r0, [pc, #44]	@ (80017b0 <HAL_InitTick+0xd0>)
 8001784:	f005 ff78 	bl	8007678 <HAL_TIM_Base_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d104      	bne.n	8001798 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800178e:	4808      	ldr	r0, [pc, #32]	@ (80017b0 <HAL_InitTick+0xd0>)
 8001790:	f005 ffd4 	bl	800773c <HAL_TIM_Base_Start_IT>
 8001794:	4603      	mov	r3, r0
 8001796:	e000      	b.n	800179a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
}
 800179a:	4618      	mov	r0, r3
 800179c:	3740      	adds	r7, #64	@ 0x40
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	24000010 	.word	0x24000010
 80017a8:	58024400 	.word	0x58024400
 80017ac:	431bde83 	.word	0x431bde83
 80017b0:	24000294 	.word	0x24000294
 80017b4:	40001000 	.word	0x40001000

080017b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017bc:	bf00      	nop
 80017be:	e7fd      	b.n	80017bc <NMI_Handler+0x4>

080017c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017c4:	bf00      	nop
 80017c6:	e7fd      	b.n	80017c4 <HardFault_Handler+0x4>

080017c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017cc:	bf00      	nop
 80017ce:	e7fd      	b.n	80017cc <MemManage_Handler+0x4>

080017d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <BusFault_Handler+0x4>

080017d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <UsageFault_Handler+0x4>

080017e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
	...

080017f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80017f4:	4802      	ldr	r0, [pc, #8]	@ (8001800 <TIM6_DAC_IRQHandler+0x10>)
 80017f6:	f006 f819 	bl	800782c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	24000294 	.word	0x24000294

08001804 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart6;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001808:	4b22      	ldr	r3, [pc, #136]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 800180a:	4a23      	ldr	r2, [pc, #140]	@ (8001898 <MX_USART3_UART_Init+0x94>)
 800180c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800180e:	4b21      	ldr	r3, [pc, #132]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 8001810:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001814:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001816:	4b1f      	ldr	r3, [pc, #124]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800181c:	4b1d      	ldr	r3, [pc, #116]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 800181e:	2200      	movs	r2, #0
 8001820:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001822:	4b1c      	ldr	r3, [pc, #112]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 8001824:	2200      	movs	r2, #0
 8001826:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001828:	4b1a      	ldr	r3, [pc, #104]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 800182a:	220c      	movs	r2, #12
 800182c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800182e:	4b19      	ldr	r3, [pc, #100]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 8001830:	2200      	movs	r2, #0
 8001832:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001834:	4b17      	ldr	r3, [pc, #92]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 8001836:	2200      	movs	r2, #0
 8001838:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800183a:	4b16      	ldr	r3, [pc, #88]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 800183c:	2200      	movs	r2, #0
 800183e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001840:	4b14      	ldr	r3, [pc, #80]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 8001842:	2200      	movs	r2, #0
 8001844:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001846:	4b13      	ldr	r3, [pc, #76]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 8001848:	2200      	movs	r2, #0
 800184a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800184c:	4811      	ldr	r0, [pc, #68]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 800184e:	f006 f9db 	bl	8007c08 <HAL_UART_Init>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001858:	f7ff ff0a 	bl	8001670 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800185c:	2100      	movs	r1, #0
 800185e:	480d      	ldr	r0, [pc, #52]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 8001860:	f008 fb4b 	bl	8009efa <HAL_UARTEx_SetTxFifoThreshold>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800186a:	f7ff ff01 	bl	8001670 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800186e:	2100      	movs	r1, #0
 8001870:	4808      	ldr	r0, [pc, #32]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 8001872:	f008 fb80 	bl	8009f76 <HAL_UARTEx_SetRxFifoThreshold>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800187c:	f7ff fef8 	bl	8001670 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001880:	4804      	ldr	r0, [pc, #16]	@ (8001894 <MX_USART3_UART_Init+0x90>)
 8001882:	f008 fb01 	bl	8009e88 <HAL_UARTEx_DisableFifoMode>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800188c:	f7ff fef0 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001890:	bf00      	nop
 8001892:	bd80      	pop	{r7, pc}
 8001894:	240002e0 	.word	0x240002e0
 8001898:	40004800 	.word	0x40004800

0800189c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80018a0:	4b22      	ldr	r3, [pc, #136]	@ (800192c <MX_USART6_UART_Init+0x90>)
 80018a2:	4a23      	ldr	r2, [pc, #140]	@ (8001930 <MX_USART6_UART_Init+0x94>)
 80018a4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80018a6:	4b21      	ldr	r3, [pc, #132]	@ (800192c <MX_USART6_UART_Init+0x90>)
 80018a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018ac:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80018ae:	4b1f      	ldr	r3, [pc, #124]	@ (800192c <MX_USART6_UART_Init+0x90>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80018b4:	4b1d      	ldr	r3, [pc, #116]	@ (800192c <MX_USART6_UART_Init+0x90>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80018ba:	4b1c      	ldr	r3, [pc, #112]	@ (800192c <MX_USART6_UART_Init+0x90>)
 80018bc:	2200      	movs	r2, #0
 80018be:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80018c0:	4b1a      	ldr	r3, [pc, #104]	@ (800192c <MX_USART6_UART_Init+0x90>)
 80018c2:	220c      	movs	r2, #12
 80018c4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018c6:	4b19      	ldr	r3, [pc, #100]	@ (800192c <MX_USART6_UART_Init+0x90>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80018cc:	4b17      	ldr	r3, [pc, #92]	@ (800192c <MX_USART6_UART_Init+0x90>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018d2:	4b16      	ldr	r3, [pc, #88]	@ (800192c <MX_USART6_UART_Init+0x90>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80018d8:	4b14      	ldr	r3, [pc, #80]	@ (800192c <MX_USART6_UART_Init+0x90>)
 80018da:	2200      	movs	r2, #0
 80018dc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018de:	4b13      	ldr	r3, [pc, #76]	@ (800192c <MX_USART6_UART_Init+0x90>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80018e4:	4811      	ldr	r0, [pc, #68]	@ (800192c <MX_USART6_UART_Init+0x90>)
 80018e6:	f006 f98f 	bl	8007c08 <HAL_UART_Init>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 80018f0:	f7ff febe 	bl	8001670 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018f4:	2100      	movs	r1, #0
 80018f6:	480d      	ldr	r0, [pc, #52]	@ (800192c <MX_USART6_UART_Init+0x90>)
 80018f8:	f008 faff 	bl	8009efa <HAL_UARTEx_SetTxFifoThreshold>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8001902:	f7ff feb5 	bl	8001670 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001906:	2100      	movs	r1, #0
 8001908:	4808      	ldr	r0, [pc, #32]	@ (800192c <MX_USART6_UART_Init+0x90>)
 800190a:	f008 fb34 	bl	8009f76 <HAL_UARTEx_SetRxFifoThreshold>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8001914:	f7ff feac 	bl	8001670 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8001918:	4804      	ldr	r0, [pc, #16]	@ (800192c <MX_USART6_UART_Init+0x90>)
 800191a:	f008 fab5 	bl	8009e88 <HAL_UARTEx_DisableFifoMode>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8001924:	f7ff fea4 	bl	8001670 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001928:	bf00      	nop
 800192a:	bd80      	pop	{r7, pc}
 800192c:	24000374 	.word	0x24000374
 8001930:	40011400 	.word	0x40011400

08001934 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b0bc      	sub	sp, #240	@ 0xf0
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800194c:	f107 0318 	add.w	r3, r7, #24
 8001950:	22c0      	movs	r2, #192	@ 0xc0
 8001952:	2100      	movs	r1, #0
 8001954:	4618      	mov	r0, r3
 8001956:	f00b f99b 	bl	800cc90 <memset>
  if(uartHandle->Instance==USART3)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a4d      	ldr	r2, [pc, #308]	@ (8001a94 <HAL_UART_MspInit+0x160>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d147      	bne.n	80019f4 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001964:	f04f 0202 	mov.w	r2, #2
 8001968:	f04f 0300 	mov.w	r3, #0
 800196c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001970:	2300      	movs	r3, #0
 8001972:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001976:	f107 0318 	add.w	r3, r7, #24
 800197a:	4618      	mov	r0, r3
 800197c:	f003 f97e 	bl	8004c7c <HAL_RCCEx_PeriphCLKConfig>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001986:	f7ff fe73 	bl	8001670 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800198a:	4b43      	ldr	r3, [pc, #268]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 800198c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001990:	4a41      	ldr	r2, [pc, #260]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001992:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001996:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800199a:	4b3f      	ldr	r3, [pc, #252]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 800199c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019a4:	617b      	str	r3, [r7, #20]
 80019a6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 80019aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019ae:	4a3a      	ldr	r2, [pc, #232]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 80019b0:	f043 0302 	orr.w	r3, r3, #2
 80019b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019b8:	4b37      	ldr	r3, [pc, #220]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 80019ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	613b      	str	r3, [r7, #16]
 80019c4:	693b      	ldr	r3, [r7, #16]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80019c6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80019ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ce:	2302      	movs	r3, #2
 80019d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d4:	2300      	movs	r3, #0
 80019d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019da:	2300      	movs	r3, #0
 80019dc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019e0:	2307      	movs	r3, #7
 80019e2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80019ea:	4619      	mov	r1, r3
 80019ec:	482b      	ldr	r0, [pc, #172]	@ (8001a9c <HAL_UART_MspInit+0x168>)
 80019ee:	f001 fedf 	bl	80037b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80019f2:	e04a      	b.n	8001a8a <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART6)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a29      	ldr	r2, [pc, #164]	@ (8001aa0 <HAL_UART_MspInit+0x16c>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d145      	bne.n	8001a8a <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80019fe:	f04f 0201 	mov.w	r2, #1
 8001a02:	f04f 0300 	mov.w	r3, #0
 8001a06:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a10:	f107 0318 	add.w	r3, r7, #24
 8001a14:	4618      	mov	r0, r3
 8001a16:	f003 f931 	bl	8004c7c <HAL_RCCEx_PeriphCLKConfig>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8001a20:	f7ff fe26 	bl	8001670 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001a24:	4b1c      	ldr	r3, [pc, #112]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a26:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a2a:	4a1b      	ldr	r2, [pc, #108]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a2c:	f043 0320 	orr.w	r3, r3, #32
 8001a30:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001a34:	4b18      	ldr	r3, [pc, #96]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a3a:	f003 0320 	and.w	r3, r3, #32
 8001a3e:	60fb      	str	r3, [r7, #12]
 8001a40:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a42:	4b15      	ldr	r3, [pc, #84]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a48:	4a13      	ldr	r2, [pc, #76]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a4a:	f043 0304 	orr.w	r3, r3, #4
 8001a4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a52:	4b11      	ldr	r3, [pc, #68]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a58:	f003 0304 	and.w	r3, r3, #4
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a60:	23c0      	movs	r3, #192	@ 0xc0
 8001a62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a66:	2302      	movs	r3, #2
 8001a68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a72:	2300      	movs	r3, #0
 8001a74:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8001a78:	2307      	movs	r3, #7
 8001a7a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a7e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a82:	4619      	mov	r1, r3
 8001a84:	4807      	ldr	r0, [pc, #28]	@ (8001aa4 <HAL_UART_MspInit+0x170>)
 8001a86:	f001 fe93 	bl	80037b0 <HAL_GPIO_Init>
}
 8001a8a:	bf00      	nop
 8001a8c:	37f0      	adds	r7, #240	@ 0xf0
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40004800 	.word	0x40004800
 8001a98:	58024400 	.word	0x58024400
 8001a9c:	58020400 	.word	0x58020400
 8001aa0:	40011400 	.word	0x40011400
 8001aa4:	58020800 	.word	0x58020800

08001aa8 <floatToByteArray>:
 */
#include "util.h"

// convert a float to an array of 4 bytes
void floatToByteArray(float f, char *arr)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	ed87 0a01 	vstr	s0, [r7, #4]
 8001ab2:	6038      	str	r0, [r7, #0]
    unsigned int asInt = *((int*) &f);
 8001ab4:	1d3b      	adds	r3, r7, #4
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 4; i++)
 8001aba:	2300      	movs	r3, #0
 8001abc:	60fb      	str	r3, [r7, #12]
 8001abe:	e00c      	b.n	8001ada <floatToByteArray+0x32>
        arr[i] = (asInt >> 8 * i) & 0xFF;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	68ba      	ldr	r2, [r7, #8]
 8001ac6:	fa22 f103 	lsr.w	r1, r2, r3
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	4413      	add	r3, r2
 8001ad0:	b2ca      	uxtb	r2, r1
 8001ad2:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2b03      	cmp	r3, #3
 8001ade:	ddef      	ble.n	8001ac0 <floatToByteArray+0x18>
}
 8001ae0:	bf00      	nop
 8001ae2:	bf00      	nop
 8001ae4:	3714      	adds	r7, #20
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
	...

08001af0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001af0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001b2c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001af4:	f7fe fe40 	bl	8000778 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001af8:	f7fe fd90 	bl	800061c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001afc:	480c      	ldr	r0, [pc, #48]	@ (8001b30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001afe:	490d      	ldr	r1, [pc, #52]	@ (8001b34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b00:	4a0d      	ldr	r2, [pc, #52]	@ (8001b38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b04:	e002      	b.n	8001b0c <LoopCopyDataInit>

08001b06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b0a:	3304      	adds	r3, #4

08001b0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b10:	d3f9      	bcc.n	8001b06 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b12:	4a0a      	ldr	r2, [pc, #40]	@ (8001b3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b14:	4c0a      	ldr	r4, [pc, #40]	@ (8001b40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b18:	e001      	b.n	8001b1e <LoopFillZerobss>

08001b1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b1c:	3204      	adds	r2, #4

08001b1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b20:	d3fb      	bcc.n	8001b1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b22:	f00b f91b 	bl	800cd5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b26:	f7ff fcdf 	bl	80014e8 <main>
  bx  lr
 8001b2a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b2c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001b30:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001b34:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8001b38:	0800d030 	.word	0x0800d030
  ldr r2, =_sbss
 8001b3c:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 8001b40:	24004f34 	.word	0x24004f34

08001b44 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b44:	e7fe      	b.n	8001b44 <ADC3_IRQHandler>
	...

08001b48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b4e:	2003      	movs	r0, #3
 8001b50:	f001 f993 	bl	8002e7a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b54:	f002 fe7a 	bl	800484c <HAL_RCC_GetSysClockFreq>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	4b15      	ldr	r3, [pc, #84]	@ (8001bb0 <HAL_Init+0x68>)
 8001b5c:	699b      	ldr	r3, [r3, #24]
 8001b5e:	0a1b      	lsrs	r3, r3, #8
 8001b60:	f003 030f 	and.w	r3, r3, #15
 8001b64:	4913      	ldr	r1, [pc, #76]	@ (8001bb4 <HAL_Init+0x6c>)
 8001b66:	5ccb      	ldrb	r3, [r1, r3]
 8001b68:	f003 031f 	and.w	r3, r3, #31
 8001b6c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b70:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b72:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb0 <HAL_Init+0x68>)
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	4a0e      	ldr	r2, [pc, #56]	@ (8001bb4 <HAL_Init+0x6c>)
 8001b7c:	5cd3      	ldrb	r3, [r2, r3]
 8001b7e:	f003 031f 	and.w	r3, r3, #31
 8001b82:	687a      	ldr	r2, [r7, #4]
 8001b84:	fa22 f303 	lsr.w	r3, r2, r3
 8001b88:	4a0b      	ldr	r2, [pc, #44]	@ (8001bb8 <HAL_Init+0x70>)
 8001b8a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001b8c:	4a0b      	ldr	r2, [pc, #44]	@ (8001bbc <HAL_Init+0x74>)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b92:	200f      	movs	r0, #15
 8001b94:	f7ff fda4 	bl	80016e0 <HAL_InitTick>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e002      	b.n	8001ba8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001ba2:	f7ff fd7f 	bl	80016a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ba6:	2300      	movs	r3, #0
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	58024400 	.word	0x58024400
 8001bb4:	0800cf6c 	.word	0x0800cf6c
 8001bb8:	24000004 	.word	0x24000004
 8001bbc:	24000000 	.word	0x24000000

08001bc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001bc4:	4b06      	ldr	r3, [pc, #24]	@ (8001be0 <HAL_IncTick+0x20>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	461a      	mov	r2, r3
 8001bca:	4b06      	ldr	r3, [pc, #24]	@ (8001be4 <HAL_IncTick+0x24>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4413      	add	r3, r2
 8001bd0:	4a04      	ldr	r2, [pc, #16]	@ (8001be4 <HAL_IncTick+0x24>)
 8001bd2:	6013      	str	r3, [r2, #0]
}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	24000014 	.word	0x24000014
 8001be4:	24000408 	.word	0x24000408

08001be8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  return uwTick;
 8001bec:	4b03      	ldr	r3, [pc, #12]	@ (8001bfc <HAL_GetTick+0x14>)
 8001bee:	681b      	ldr	r3, [r3, #0]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	24000408 	.word	0x24000408

08001c00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c08:	f7ff ffee 	bl	8001be8 <HAL_GetTick>
 8001c0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c18:	d005      	beq.n	8001c26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c44 <HAL_Delay+0x44>)
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	461a      	mov	r2, r3
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	4413      	add	r3, r2
 8001c24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c26:	bf00      	nop
 8001c28:	f7ff ffde 	bl	8001be8 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	68fa      	ldr	r2, [r7, #12]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d8f7      	bhi.n	8001c28 <HAL_Delay+0x28>
  {
  }
}
 8001c38:	bf00      	nop
 8001c3a:	bf00      	nop
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	24000014 	.word	0x24000014

08001c48 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001c4c:	4b03      	ldr	r3, [pc, #12]	@ (8001c5c <HAL_GetREVID+0x14>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	0c1b      	lsrs	r3, r3, #16
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr
 8001c5c:	5c001000 	.word	0x5c001000

08001c60 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	431a      	orrs	r2, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	609a      	str	r2, [r3, #8]
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001c86:	b480      	push	{r7}
 8001c88:	b083      	sub	sp, #12
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
 8001c8e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	431a      	orrs	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
}
 8001ca0:	bf00      	nop
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr

08001cac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b087      	sub	sp, #28
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d107      	bne.n	8001cec <LL_ADC_SetChannelPreselection+0x24>
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	0e9b      	lsrs	r3, r3, #26
 8001ce0:	f003 031f 	and.w	r3, r3, #31
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	e015      	b.n	8001d18 <LL_ADC_SetChannelPreselection+0x50>
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	fa93 f3a3 	rbit	r3, r3
 8001cf6:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8001d02:	2320      	movs	r3, #32
 8001d04:	e003      	b.n	8001d0e <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	fab3 f383 	clz	r3, r3
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	f003 031f 	and.w	r3, r3, #31
 8001d12:	2201      	movs	r2, #1
 8001d14:	fa02 f303 	lsl.w	r3, r2, r3
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	69d2      	ldr	r2, [r2, #28]
 8001d1c:	431a      	orrs	r2, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8001d22:	bf00      	nop
 8001d24:	371c      	adds	r7, #28
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b087      	sub	sp, #28
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	60f8      	str	r0, [r7, #12]
 8001d36:	60b9      	str	r1, [r7, #8]
 8001d38:	607a      	str	r2, [r7, #4]
 8001d3a:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	3360      	adds	r3, #96	@ 0x60
 8001d40:	461a      	mov	r2, r3
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	4413      	add	r3, r2
 8001d48:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	430b      	orrs	r3, r1
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001d62:	bf00      	nop
 8001d64:	371c      	adds	r7, #28
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b085      	sub	sp, #20
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	60f8      	str	r0, [r7, #12]
 8001d76:	60b9      	str	r1, [r7, #8]
 8001d78:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	691b      	ldr	r3, [r3, #16]
 8001d7e:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	f003 031f 	and.w	r3, r3, #31
 8001d88:	6879      	ldr	r1, [r7, #4]
 8001d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8e:	431a      	orrs	r2, r3
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	611a      	str	r2, [r3, #16]
}
 8001d94:	bf00      	nop
 8001d96:	3714      	adds	r7, #20
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b087      	sub	sp, #28
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	3360      	adds	r3, #96	@ 0x60
 8001db0:	461a      	mov	r2, r3
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	4413      	add	r3, r2
 8001db8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	431a      	orrs	r2, r3
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	601a      	str	r2, [r3, #0]
  }
}
 8001dca:	bf00      	nop
 8001dcc:	371c      	adds	r7, #28
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	b087      	sub	sp, #28
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	60f8      	str	r0, [r7, #12]
 8001dde:	60b9      	str	r1, [r7, #8]
 8001de0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	3330      	adds	r3, #48	@ 0x30
 8001de6:	461a      	mov	r2, r3
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	0a1b      	lsrs	r3, r3, #8
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	f003 030c 	and.w	r3, r3, #12
 8001df2:	4413      	add	r3, r2
 8001df4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	f003 031f 	and.w	r3, r3, #31
 8001e00:	211f      	movs	r1, #31
 8001e02:	fa01 f303 	lsl.w	r3, r1, r3
 8001e06:	43db      	mvns	r3, r3
 8001e08:	401a      	ands	r2, r3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	0e9b      	lsrs	r3, r3, #26
 8001e0e:	f003 011f 	and.w	r1, r3, #31
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	f003 031f 	and.w	r3, r3, #31
 8001e18:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1c:	431a      	orrs	r2, r3
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001e22:	bf00      	nop
 8001e24:	371c      	adds	r7, #28
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr

08001e2e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	b087      	sub	sp, #28
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	60f8      	str	r0, [r7, #12]
 8001e36:	60b9      	str	r1, [r7, #8]
 8001e38:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	3314      	adds	r3, #20
 8001e3e:	461a      	mov	r2, r3
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	0e5b      	lsrs	r3, r3, #25
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	f003 0304 	and.w	r3, r3, #4
 8001e4a:	4413      	add	r3, r2
 8001e4c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	0d1b      	lsrs	r3, r3, #20
 8001e56:	f003 031f 	and.w	r3, r3, #31
 8001e5a:	2107      	movs	r1, #7
 8001e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e60:	43db      	mvns	r3, r3
 8001e62:	401a      	ands	r2, r3
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	0d1b      	lsrs	r3, r3, #20
 8001e68:	f003 031f 	and.w	r3, r3, #31
 8001e6c:	6879      	ldr	r1, [r7, #4]
 8001e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e72:	431a      	orrs	r2, r3
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001e78:	bf00      	nop
 8001e7a:	371c      	adds	r7, #28
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	60b9      	str	r1, [r7, #8]
 8001e8e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001e9c:	43db      	mvns	r3, r3
 8001e9e:	401a      	ands	r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f003 0318 	and.w	r3, r3, #24
 8001ea6:	4908      	ldr	r1, [pc, #32]	@ (8001ec8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ea8:	40d9      	lsrs	r1, r3
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	400b      	ands	r3, r1
 8001eae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001eb2:	431a      	orrs	r2, r3
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001eba:	bf00      	nop
 8001ebc:	3714      	adds	r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	000fffff 	.word	0x000fffff

08001ecc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	689a      	ldr	r2, [r3, #8]
 8001ed8:	4b04      	ldr	r3, [pc, #16]	@ (8001eec <LL_ADC_DisableDeepPowerDown+0x20>)
 8001eda:	4013      	ands	r3, r2
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	6093      	str	r3, [r2, #8]
}
 8001ee0:	bf00      	nop
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr
 8001eec:	5fffffc0 	.word	0x5fffffc0

08001ef0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001f00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f04:	d101      	bne.n	8001f0a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001f06:	2301      	movs	r3, #1
 8001f08:	e000      	b.n	8001f0c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	689a      	ldr	r2, [r3, #8]
 8001f24:	4b05      	ldr	r3, [pc, #20]	@ (8001f3c <LL_ADC_EnableInternalRegulator+0x24>)
 8001f26:	4013      	ands	r3, r2
 8001f28:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001f30:	bf00      	nop
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr
 8001f3c:	6fffffc0 	.word	0x6fffffc0

08001f40 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001f54:	d101      	bne.n	8001f5a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001f56:	2301      	movs	r3, #1
 8001f58:	e000      	b.n	8001f5c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f003 0301 	and.w	r3, r3, #1
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d101      	bne.n	8001f80 <LL_ADC_IsEnabled+0x18>
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e000      	b.n	8001f82 <LL_ADC_IsEnabled+0x1a>
 8001f80:	2300      	movs	r3, #0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr

08001f8e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	b083      	sub	sp, #12
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f003 0304 	and.w	r3, r3, #4
 8001f9e:	2b04      	cmp	r3, #4
 8001fa0:	d101      	bne.n	8001fa6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e000      	b.n	8001fa8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001fa6:	2300      	movs	r3, #0
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f003 0308 	and.w	r3, r3, #8
 8001fc4:	2b08      	cmp	r3, #8
 8001fc6:	d101      	bne.n	8001fcc <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e000      	b.n	8001fce <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
	...

08001fdc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001fdc:	b590      	push	{r4, r7, lr}
 8001fde:	b089      	sub	sp, #36	@ 0x24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d101      	bne.n	8001ff6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e18f      	b.n	8002316 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002000:	2b00      	cmp	r3, #0
 8002002:	d109      	bne.n	8002018 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f7fe fedb 	bl	8000dc0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2200      	movs	r2, #0
 8002014:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff ff67 	bl	8001ef0 <LL_ADC_IsDeepPowerDownEnabled>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d004      	beq.n	8002032 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff ff4d 	bl	8001ecc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff ff82 	bl	8001f40 <LL_ADC_IsInternalRegulatorEnabled>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d114      	bne.n	800206c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff ff66 	bl	8001f18 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800204c:	4b87      	ldr	r3, [pc, #540]	@ (800226c <HAL_ADC_Init+0x290>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	099b      	lsrs	r3, r3, #6
 8002052:	4a87      	ldr	r2, [pc, #540]	@ (8002270 <HAL_ADC_Init+0x294>)
 8002054:	fba2 2303 	umull	r2, r3, r2, r3
 8002058:	099b      	lsrs	r3, r3, #6
 800205a:	3301      	adds	r3, #1
 800205c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800205e:	e002      	b.n	8002066 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	3b01      	subs	r3, #1
 8002064:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d1f9      	bne.n	8002060 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff ff65 	bl	8001f40 <LL_ADC_IsInternalRegulatorEnabled>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d10d      	bne.n	8002098 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002080:	f043 0210 	orr.w	r2, r3, #16
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800208c:	f043 0201 	orr.w	r2, r3, #1
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff ff76 	bl	8001f8e <LL_ADC_REG_IsConversionOngoing>
 80020a2:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020a8:	f003 0310 	and.w	r3, r3, #16
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	f040 8129 	bne.w	8002304 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	f040 8125 	bne.w	8002304 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020be:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80020c2:	f043 0202 	orr.w	r2, r3, #2
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7ff ff4a 	bl	8001f68 <LL_ADC_IsEnabled>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d136      	bne.n	8002148 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a65      	ldr	r2, [pc, #404]	@ (8002274 <HAL_ADC_Init+0x298>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d004      	beq.n	80020ee <HAL_ADC_Init+0x112>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a63      	ldr	r2, [pc, #396]	@ (8002278 <HAL_ADC_Init+0x29c>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d10e      	bne.n	800210c <HAL_ADC_Init+0x130>
 80020ee:	4861      	ldr	r0, [pc, #388]	@ (8002274 <HAL_ADC_Init+0x298>)
 80020f0:	f7ff ff3a 	bl	8001f68 <LL_ADC_IsEnabled>
 80020f4:	4604      	mov	r4, r0
 80020f6:	4860      	ldr	r0, [pc, #384]	@ (8002278 <HAL_ADC_Init+0x29c>)
 80020f8:	f7ff ff36 	bl	8001f68 <LL_ADC_IsEnabled>
 80020fc:	4603      	mov	r3, r0
 80020fe:	4323      	orrs	r3, r4
 8002100:	2b00      	cmp	r3, #0
 8002102:	bf0c      	ite	eq
 8002104:	2301      	moveq	r3, #1
 8002106:	2300      	movne	r3, #0
 8002108:	b2db      	uxtb	r3, r3
 800210a:	e008      	b.n	800211e <HAL_ADC_Init+0x142>
 800210c:	485b      	ldr	r0, [pc, #364]	@ (800227c <HAL_ADC_Init+0x2a0>)
 800210e:	f7ff ff2b 	bl	8001f68 <LL_ADC_IsEnabled>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	bf0c      	ite	eq
 8002118:	2301      	moveq	r3, #1
 800211a:	2300      	movne	r3, #0
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2b00      	cmp	r3, #0
 8002120:	d012      	beq.n	8002148 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a53      	ldr	r2, [pc, #332]	@ (8002274 <HAL_ADC_Init+0x298>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d004      	beq.n	8002136 <HAL_ADC_Init+0x15a>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a51      	ldr	r2, [pc, #324]	@ (8002278 <HAL_ADC_Init+0x29c>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d101      	bne.n	800213a <HAL_ADC_Init+0x15e>
 8002136:	4a52      	ldr	r2, [pc, #328]	@ (8002280 <HAL_ADC_Init+0x2a4>)
 8002138:	e000      	b.n	800213c <HAL_ADC_Init+0x160>
 800213a:	4a52      	ldr	r2, [pc, #328]	@ (8002284 <HAL_ADC_Init+0x2a8>)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	4619      	mov	r1, r3
 8002142:	4610      	mov	r0, r2
 8002144:	f7ff fd8c 	bl	8001c60 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002148:	f7ff fd7e 	bl	8001c48 <HAL_GetREVID>
 800214c:	4603      	mov	r3, r0
 800214e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002152:	4293      	cmp	r3, r2
 8002154:	d914      	bls.n	8002180 <HAL_ADC_Init+0x1a4>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	2b10      	cmp	r3, #16
 800215c:	d110      	bne.n	8002180 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	7d5b      	ldrb	r3, [r3, #21]
 8002162:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002168:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800216e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	7f1b      	ldrb	r3, [r3, #28]
 8002174:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002176:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002178:	f043 030c 	orr.w	r3, r3, #12
 800217c:	61bb      	str	r3, [r7, #24]
 800217e:	e00d      	b.n	800219c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	7d5b      	ldrb	r3, [r3, #21]
 8002184:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800218a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002190:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	7f1b      	ldrb	r3, [r3, #28]
 8002196:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002198:	4313      	orrs	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	7f1b      	ldrb	r3, [r3, #28]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d106      	bne.n	80021b2 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	3b01      	subs	r3, #1
 80021aa:	045b      	lsls	r3, r3, #17
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d009      	beq.n	80021ce <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021be:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c6:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68da      	ldr	r2, [r3, #12]
 80021d4:	4b2c      	ldr	r3, [pc, #176]	@ (8002288 <HAL_ADC_Init+0x2ac>)
 80021d6:	4013      	ands	r3, r2
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	6812      	ldr	r2, [r2, #0]
 80021dc:	69b9      	ldr	r1, [r7, #24]
 80021de:	430b      	orrs	r3, r1
 80021e0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff fed1 	bl	8001f8e <LL_ADC_REG_IsConversionOngoing>
 80021ec:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff fede 	bl	8001fb4 <LL_ADC_INJ_IsConversionOngoing>
 80021f8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d15f      	bne.n	80022c0 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d15c      	bne.n	80022c0 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	7d1b      	ldrb	r3, [r3, #20]
 800220a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8002210:	4313      	orrs	r3, r2
 8002212:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	68da      	ldr	r2, [r3, #12]
 800221a:	4b1c      	ldr	r3, [pc, #112]	@ (800228c <HAL_ADC_Init+0x2b0>)
 800221c:	4013      	ands	r3, r2
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	6812      	ldr	r2, [r2, #0]
 8002222:	69b9      	ldr	r1, [r7, #24]
 8002224:	430b      	orrs	r3, r1
 8002226:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800222e:	2b01      	cmp	r3, #1
 8002230:	d130      	bne.n	8002294 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002236:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	691a      	ldr	r2, [r3, #16]
 800223e:	4b14      	ldr	r3, [pc, #80]	@ (8002290 <HAL_ADC_Init+0x2b4>)
 8002240:	4013      	ands	r3, r2
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002246:	3a01      	subs	r2, #1
 8002248:	0411      	lsls	r1, r2, #16
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800224e:	4311      	orrs	r1, r2
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002254:	4311      	orrs	r1, r2
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800225a:	430a      	orrs	r2, r1
 800225c:	431a      	orrs	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f042 0201 	orr.w	r2, r2, #1
 8002266:	611a      	str	r2, [r3, #16]
 8002268:	e01c      	b.n	80022a4 <HAL_ADC_Init+0x2c8>
 800226a:	bf00      	nop
 800226c:	24000000 	.word	0x24000000
 8002270:	053e2d63 	.word	0x053e2d63
 8002274:	40022000 	.word	0x40022000
 8002278:	40022100 	.word	0x40022100
 800227c:	58026000 	.word	0x58026000
 8002280:	40022300 	.word	0x40022300
 8002284:	58026300 	.word	0x58026300
 8002288:	fff0c003 	.word	0xfff0c003
 800228c:	ffffbffc 	.word	0xffffbffc
 8002290:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	691a      	ldr	r2, [r3, #16]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 0201 	bic.w	r2, r2, #1
 80022a2:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	691b      	ldr	r3, [r3, #16]
 80022aa:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	430a      	orrs	r2, r1
 80022b8:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f000 fb20 	bl	8002900 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d10c      	bne.n	80022e2 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ce:	f023 010f 	bic.w	r1, r3, #15
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	699b      	ldr	r3, [r3, #24]
 80022d6:	1e5a      	subs	r2, r3, #1
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	430a      	orrs	r2, r1
 80022de:	631a      	str	r2, [r3, #48]	@ 0x30
 80022e0:	e007      	b.n	80022f2 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f022 020f 	bic.w	r2, r2, #15
 80022f0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022f6:	f023 0303 	bic.w	r3, r3, #3
 80022fa:	f043 0201 	orr.w	r2, r3, #1
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	655a      	str	r2, [r3, #84]	@ 0x54
 8002302:	e007      	b.n	8002314 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002308:	f043 0210 	orr.w	r2, r3, #16
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002314:	7ffb      	ldrb	r3, [r7, #31]
}
 8002316:	4618      	mov	r0, r3
 8002318:	3724      	adds	r7, #36	@ 0x24
 800231a:	46bd      	mov	sp, r7
 800231c:	bd90      	pop	{r4, r7, pc}
 800231e:	bf00      	nop

08002320 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002320:	b590      	push	{r4, r7, lr}
 8002322:	b08d      	sub	sp, #52	@ 0x34
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800232a:	2300      	movs	r3, #0
 800232c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002330:	2300      	movs	r3, #0
 8002332:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	4a65      	ldr	r2, [pc, #404]	@ (80024d0 <HAL_ADC_ConfigChannel+0x1b0>)
 800233a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002342:	2b01      	cmp	r3, #1
 8002344:	d101      	bne.n	800234a <HAL_ADC_ConfigChannel+0x2a>
 8002346:	2302      	movs	r3, #2
 8002348:	e2c7      	b.n	80028da <HAL_ADC_ConfigChannel+0x5ba>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2201      	movs	r2, #1
 800234e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff fe19 	bl	8001f8e <LL_ADC_REG_IsConversionOngoing>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	f040 82ac 	bne.w	80028bc <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2b00      	cmp	r3, #0
 800236a:	db2c      	blt.n	80023c6 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002374:	2b00      	cmp	r3, #0
 8002376:	d108      	bne.n	800238a <HAL_ADC_ConfigChannel+0x6a>
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	0e9b      	lsrs	r3, r3, #26
 800237e:	f003 031f 	and.w	r3, r3, #31
 8002382:	2201      	movs	r2, #1
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	e016      	b.n	80023b8 <HAL_ADC_ConfigChannel+0x98>
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	fa93 f3a3 	rbit	r3, r3
 8002396:	613b      	str	r3, [r7, #16]
  return result;
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 80023a2:	2320      	movs	r3, #32
 80023a4:	e003      	b.n	80023ae <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	fab3 f383 	clz	r3, r3
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	f003 031f 	and.w	r3, r3, #31
 80023b2:	2201      	movs	r2, #1
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	6812      	ldr	r2, [r2, #0]
 80023bc:	69d1      	ldr	r1, [r2, #28]
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	6812      	ldr	r2, [r2, #0]
 80023c2:	430b      	orrs	r3, r1
 80023c4:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6818      	ldr	r0, [r3, #0]
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	6859      	ldr	r1, [r3, #4]
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	461a      	mov	r2, r3
 80023d4:	f7ff fcff 	bl	8001dd6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff fdd6 	bl	8001f8e <LL_ADC_REG_IsConversionOngoing>
 80023e2:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff fde3 	bl	8001fb4 <LL_ADC_INJ_IsConversionOngoing>
 80023ee:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f040 80b8 	bne.w	8002568 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80023f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	f040 80b4 	bne.w	8002568 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6818      	ldr	r0, [r3, #0]
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	6819      	ldr	r1, [r3, #0]
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	461a      	mov	r2, r3
 800240e:	f7ff fd0e 	bl	8001e2e <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002412:	4b30      	ldr	r3, [pc, #192]	@ (80024d4 <HAL_ADC_ConfigChannel+0x1b4>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800241a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800241e:	d10b      	bne.n	8002438 <HAL_ADC_ConfigChannel+0x118>
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	695a      	ldr	r2, [r3, #20]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	089b      	lsrs	r3, r3, #2
 800242c:	f003 0307 	and.w	r3, r3, #7
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	e01d      	b.n	8002474 <HAL_ADC_ConfigChannel+0x154>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	f003 0310 	and.w	r3, r3, #16
 8002442:	2b00      	cmp	r3, #0
 8002444:	d10b      	bne.n	800245e <HAL_ADC_ConfigChannel+0x13e>
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	695a      	ldr	r2, [r3, #20]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	089b      	lsrs	r3, r3, #2
 8002452:	f003 0307 	and.w	r3, r3, #7
 8002456:	005b      	lsls	r3, r3, #1
 8002458:	fa02 f303 	lsl.w	r3, r2, r3
 800245c:	e00a      	b.n	8002474 <HAL_ADC_ConfigChannel+0x154>
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	695a      	ldr	r2, [r3, #20]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	089b      	lsrs	r3, r3, #2
 800246a:	f003 0304 	and.w	r3, r3, #4
 800246e:	005b      	lsls	r3, r3, #1
 8002470:	fa02 f303 	lsl.w	r3, r2, r3
 8002474:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	2b04      	cmp	r3, #4
 800247c:	d02c      	beq.n	80024d8 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6818      	ldr	r0, [r3, #0]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	6919      	ldr	r1, [r3, #16]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	6a3b      	ldr	r3, [r7, #32]
 800248c:	f7ff fc4f 	bl	8001d2e <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6818      	ldr	r0, [r3, #0]
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	6919      	ldr	r1, [r3, #16]
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	7e5b      	ldrb	r3, [r3, #25]
 800249c:	2b01      	cmp	r3, #1
 800249e:	d102      	bne.n	80024a6 <HAL_ADC_ConfigChannel+0x186>
 80024a0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80024a4:	e000      	b.n	80024a8 <HAL_ADC_ConfigChannel+0x188>
 80024a6:	2300      	movs	r3, #0
 80024a8:	461a      	mov	r2, r3
 80024aa:	f7ff fc79 	bl	8001da0 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6818      	ldr	r0, [r3, #0]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	6919      	ldr	r1, [r3, #16]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	7e1b      	ldrb	r3, [r3, #24]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d102      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x1a4>
 80024be:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024c2:	e000      	b.n	80024c6 <HAL_ADC_ConfigChannel+0x1a6>
 80024c4:	2300      	movs	r3, #0
 80024c6:	461a      	mov	r2, r3
 80024c8:	f7ff fc51 	bl	8001d6e <LL_ADC_SetDataRightShift>
 80024cc:	e04c      	b.n	8002568 <HAL_ADC_ConfigChannel+0x248>
 80024ce:	bf00      	nop
 80024d0:	47ff0000 	.word	0x47ff0000
 80024d4:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024de:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	069b      	lsls	r3, r3, #26
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d107      	bne.n	80024fc <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80024fa:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002502:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	069b      	lsls	r3, r3, #26
 800250c:	429a      	cmp	r2, r3
 800250e:	d107      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800251e:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002526:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	069b      	lsls	r3, r3, #26
 8002530:	429a      	cmp	r2, r3
 8002532:	d107      	bne.n	8002544 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002542:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800254a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	069b      	lsls	r3, r3, #26
 8002554:	429a      	cmp	r2, r3
 8002556:	d107      	bne.n	8002568 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002566:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4618      	mov	r0, r3
 800256e:	f7ff fcfb 	bl	8001f68 <LL_ADC_IsEnabled>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	f040 81aa 	bne.w	80028ce <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6818      	ldr	r0, [r3, #0]
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	6819      	ldr	r1, [r3, #0]
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	461a      	mov	r2, r3
 8002588:	f7ff fc7c 	bl	8001e84 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	4a87      	ldr	r2, [pc, #540]	@ (80027b0 <HAL_ADC_ConfigChannel+0x490>)
 8002592:	4293      	cmp	r3, r2
 8002594:	f040 809a 	bne.w	80026cc <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4984      	ldr	r1, [pc, #528]	@ (80027b4 <HAL_ADC_ConfigChannel+0x494>)
 80025a2:	428b      	cmp	r3, r1
 80025a4:	d147      	bne.n	8002636 <HAL_ADC_ConfigChannel+0x316>
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4983      	ldr	r1, [pc, #524]	@ (80027b8 <HAL_ADC_ConfigChannel+0x498>)
 80025ac:	428b      	cmp	r3, r1
 80025ae:	d040      	beq.n	8002632 <HAL_ADC_ConfigChannel+0x312>
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4981      	ldr	r1, [pc, #516]	@ (80027bc <HAL_ADC_ConfigChannel+0x49c>)
 80025b6:	428b      	cmp	r3, r1
 80025b8:	d039      	beq.n	800262e <HAL_ADC_ConfigChannel+0x30e>
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4980      	ldr	r1, [pc, #512]	@ (80027c0 <HAL_ADC_ConfigChannel+0x4a0>)
 80025c0:	428b      	cmp	r3, r1
 80025c2:	d032      	beq.n	800262a <HAL_ADC_ConfigChannel+0x30a>
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	497e      	ldr	r1, [pc, #504]	@ (80027c4 <HAL_ADC_ConfigChannel+0x4a4>)
 80025ca:	428b      	cmp	r3, r1
 80025cc:	d02b      	beq.n	8002626 <HAL_ADC_ConfigChannel+0x306>
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	497d      	ldr	r1, [pc, #500]	@ (80027c8 <HAL_ADC_ConfigChannel+0x4a8>)
 80025d4:	428b      	cmp	r3, r1
 80025d6:	d024      	beq.n	8002622 <HAL_ADC_ConfigChannel+0x302>
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	497b      	ldr	r1, [pc, #492]	@ (80027cc <HAL_ADC_ConfigChannel+0x4ac>)
 80025de:	428b      	cmp	r3, r1
 80025e0:	d01d      	beq.n	800261e <HAL_ADC_ConfigChannel+0x2fe>
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	497a      	ldr	r1, [pc, #488]	@ (80027d0 <HAL_ADC_ConfigChannel+0x4b0>)
 80025e8:	428b      	cmp	r3, r1
 80025ea:	d016      	beq.n	800261a <HAL_ADC_ConfigChannel+0x2fa>
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4978      	ldr	r1, [pc, #480]	@ (80027d4 <HAL_ADC_ConfigChannel+0x4b4>)
 80025f2:	428b      	cmp	r3, r1
 80025f4:	d00f      	beq.n	8002616 <HAL_ADC_ConfigChannel+0x2f6>
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4977      	ldr	r1, [pc, #476]	@ (80027d8 <HAL_ADC_ConfigChannel+0x4b8>)
 80025fc:	428b      	cmp	r3, r1
 80025fe:	d008      	beq.n	8002612 <HAL_ADC_ConfigChannel+0x2f2>
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4975      	ldr	r1, [pc, #468]	@ (80027dc <HAL_ADC_ConfigChannel+0x4bc>)
 8002606:	428b      	cmp	r3, r1
 8002608:	d101      	bne.n	800260e <HAL_ADC_ConfigChannel+0x2ee>
 800260a:	4b75      	ldr	r3, [pc, #468]	@ (80027e0 <HAL_ADC_ConfigChannel+0x4c0>)
 800260c:	e05a      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 800260e:	2300      	movs	r3, #0
 8002610:	e058      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 8002612:	4b74      	ldr	r3, [pc, #464]	@ (80027e4 <HAL_ADC_ConfigChannel+0x4c4>)
 8002614:	e056      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 8002616:	4b74      	ldr	r3, [pc, #464]	@ (80027e8 <HAL_ADC_ConfigChannel+0x4c8>)
 8002618:	e054      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 800261a:	4b6e      	ldr	r3, [pc, #440]	@ (80027d4 <HAL_ADC_ConfigChannel+0x4b4>)
 800261c:	e052      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 800261e:	4b6c      	ldr	r3, [pc, #432]	@ (80027d0 <HAL_ADC_ConfigChannel+0x4b0>)
 8002620:	e050      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 8002622:	4b72      	ldr	r3, [pc, #456]	@ (80027ec <HAL_ADC_ConfigChannel+0x4cc>)
 8002624:	e04e      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 8002626:	4b72      	ldr	r3, [pc, #456]	@ (80027f0 <HAL_ADC_ConfigChannel+0x4d0>)
 8002628:	e04c      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 800262a:	4b72      	ldr	r3, [pc, #456]	@ (80027f4 <HAL_ADC_ConfigChannel+0x4d4>)
 800262c:	e04a      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 800262e:	4b72      	ldr	r3, [pc, #456]	@ (80027f8 <HAL_ADC_ConfigChannel+0x4d8>)
 8002630:	e048      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 8002632:	2301      	movs	r3, #1
 8002634:	e046      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4970      	ldr	r1, [pc, #448]	@ (80027fc <HAL_ADC_ConfigChannel+0x4dc>)
 800263c:	428b      	cmp	r3, r1
 800263e:	d140      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x3a2>
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	495c      	ldr	r1, [pc, #368]	@ (80027b8 <HAL_ADC_ConfigChannel+0x498>)
 8002646:	428b      	cmp	r3, r1
 8002648:	d039      	beq.n	80026be <HAL_ADC_ConfigChannel+0x39e>
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	495b      	ldr	r1, [pc, #364]	@ (80027bc <HAL_ADC_ConfigChannel+0x49c>)
 8002650:	428b      	cmp	r3, r1
 8002652:	d032      	beq.n	80026ba <HAL_ADC_ConfigChannel+0x39a>
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4959      	ldr	r1, [pc, #356]	@ (80027c0 <HAL_ADC_ConfigChannel+0x4a0>)
 800265a:	428b      	cmp	r3, r1
 800265c:	d02b      	beq.n	80026b6 <HAL_ADC_ConfigChannel+0x396>
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4958      	ldr	r1, [pc, #352]	@ (80027c4 <HAL_ADC_ConfigChannel+0x4a4>)
 8002664:	428b      	cmp	r3, r1
 8002666:	d024      	beq.n	80026b2 <HAL_ADC_ConfigChannel+0x392>
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4956      	ldr	r1, [pc, #344]	@ (80027c8 <HAL_ADC_ConfigChannel+0x4a8>)
 800266e:	428b      	cmp	r3, r1
 8002670:	d01d      	beq.n	80026ae <HAL_ADC_ConfigChannel+0x38e>
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4955      	ldr	r1, [pc, #340]	@ (80027cc <HAL_ADC_ConfigChannel+0x4ac>)
 8002678:	428b      	cmp	r3, r1
 800267a:	d016      	beq.n	80026aa <HAL_ADC_ConfigChannel+0x38a>
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4953      	ldr	r1, [pc, #332]	@ (80027d0 <HAL_ADC_ConfigChannel+0x4b0>)
 8002682:	428b      	cmp	r3, r1
 8002684:	d00f      	beq.n	80026a6 <HAL_ADC_ConfigChannel+0x386>
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4952      	ldr	r1, [pc, #328]	@ (80027d4 <HAL_ADC_ConfigChannel+0x4b4>)
 800268c:	428b      	cmp	r3, r1
 800268e:	d008      	beq.n	80026a2 <HAL_ADC_ConfigChannel+0x382>
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4951      	ldr	r1, [pc, #324]	@ (80027dc <HAL_ADC_ConfigChannel+0x4bc>)
 8002696:	428b      	cmp	r3, r1
 8002698:	d101      	bne.n	800269e <HAL_ADC_ConfigChannel+0x37e>
 800269a:	4b51      	ldr	r3, [pc, #324]	@ (80027e0 <HAL_ADC_ConfigChannel+0x4c0>)
 800269c:	e012      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 800269e:	2300      	movs	r3, #0
 80026a0:	e010      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 80026a2:	4b51      	ldr	r3, [pc, #324]	@ (80027e8 <HAL_ADC_ConfigChannel+0x4c8>)
 80026a4:	e00e      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 80026a6:	4b4b      	ldr	r3, [pc, #300]	@ (80027d4 <HAL_ADC_ConfigChannel+0x4b4>)
 80026a8:	e00c      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 80026aa:	4b49      	ldr	r3, [pc, #292]	@ (80027d0 <HAL_ADC_ConfigChannel+0x4b0>)
 80026ac:	e00a      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 80026ae:	4b4f      	ldr	r3, [pc, #316]	@ (80027ec <HAL_ADC_ConfigChannel+0x4cc>)
 80026b0:	e008      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 80026b2:	4b4f      	ldr	r3, [pc, #316]	@ (80027f0 <HAL_ADC_ConfigChannel+0x4d0>)
 80026b4:	e006      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 80026b6:	4b4f      	ldr	r3, [pc, #316]	@ (80027f4 <HAL_ADC_ConfigChannel+0x4d4>)
 80026b8:	e004      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 80026ba:	4b4f      	ldr	r3, [pc, #316]	@ (80027f8 <HAL_ADC_ConfigChannel+0x4d8>)
 80026bc:	e002      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 80026be:	2301      	movs	r3, #1
 80026c0:	e000      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3a4>
 80026c2:	2300      	movs	r3, #0
 80026c4:	4619      	mov	r1, r3
 80026c6:	4610      	mov	r0, r2
 80026c8:	f7ff fafe 	bl	8001cc8 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	f280 80fc 	bge.w	80028ce <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a36      	ldr	r2, [pc, #216]	@ (80027b4 <HAL_ADC_ConfigChannel+0x494>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d004      	beq.n	80026ea <HAL_ADC_ConfigChannel+0x3ca>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a45      	ldr	r2, [pc, #276]	@ (80027fc <HAL_ADC_ConfigChannel+0x4dc>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d101      	bne.n	80026ee <HAL_ADC_ConfigChannel+0x3ce>
 80026ea:	4b45      	ldr	r3, [pc, #276]	@ (8002800 <HAL_ADC_ConfigChannel+0x4e0>)
 80026ec:	e000      	b.n	80026f0 <HAL_ADC_ConfigChannel+0x3d0>
 80026ee:	4b45      	ldr	r3, [pc, #276]	@ (8002804 <HAL_ADC_ConfigChannel+0x4e4>)
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7ff fadb 	bl	8001cac <LL_ADC_GetCommonPathInternalCh>
 80026f6:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a2d      	ldr	r2, [pc, #180]	@ (80027b4 <HAL_ADC_ConfigChannel+0x494>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d004      	beq.n	800270c <HAL_ADC_ConfigChannel+0x3ec>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a3d      	ldr	r2, [pc, #244]	@ (80027fc <HAL_ADC_ConfigChannel+0x4dc>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d10e      	bne.n	800272a <HAL_ADC_ConfigChannel+0x40a>
 800270c:	4829      	ldr	r0, [pc, #164]	@ (80027b4 <HAL_ADC_ConfigChannel+0x494>)
 800270e:	f7ff fc2b 	bl	8001f68 <LL_ADC_IsEnabled>
 8002712:	4604      	mov	r4, r0
 8002714:	4839      	ldr	r0, [pc, #228]	@ (80027fc <HAL_ADC_ConfigChannel+0x4dc>)
 8002716:	f7ff fc27 	bl	8001f68 <LL_ADC_IsEnabled>
 800271a:	4603      	mov	r3, r0
 800271c:	4323      	orrs	r3, r4
 800271e:	2b00      	cmp	r3, #0
 8002720:	bf0c      	ite	eq
 8002722:	2301      	moveq	r3, #1
 8002724:	2300      	movne	r3, #0
 8002726:	b2db      	uxtb	r3, r3
 8002728:	e008      	b.n	800273c <HAL_ADC_ConfigChannel+0x41c>
 800272a:	4837      	ldr	r0, [pc, #220]	@ (8002808 <HAL_ADC_ConfigChannel+0x4e8>)
 800272c:	f7ff fc1c 	bl	8001f68 <LL_ADC_IsEnabled>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	bf0c      	ite	eq
 8002736:	2301      	moveq	r3, #1
 8002738:	2300      	movne	r3, #0
 800273a:	b2db      	uxtb	r3, r3
 800273c:	2b00      	cmp	r3, #0
 800273e:	f000 80b3 	beq.w	80028a8 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a31      	ldr	r2, [pc, #196]	@ (800280c <HAL_ADC_ConfigChannel+0x4ec>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d165      	bne.n	8002818 <HAL_ADC_ConfigChannel+0x4f8>
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d160      	bne.n	8002818 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a2b      	ldr	r2, [pc, #172]	@ (8002808 <HAL_ADC_ConfigChannel+0x4e8>)
 800275c:	4293      	cmp	r3, r2
 800275e:	f040 80b6 	bne.w	80028ce <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a13      	ldr	r2, [pc, #76]	@ (80027b4 <HAL_ADC_ConfigChannel+0x494>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d004      	beq.n	8002776 <HAL_ADC_ConfigChannel+0x456>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a22      	ldr	r2, [pc, #136]	@ (80027fc <HAL_ADC_ConfigChannel+0x4dc>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d101      	bne.n	800277a <HAL_ADC_ConfigChannel+0x45a>
 8002776:	4a22      	ldr	r2, [pc, #136]	@ (8002800 <HAL_ADC_ConfigChannel+0x4e0>)
 8002778:	e000      	b.n	800277c <HAL_ADC_ConfigChannel+0x45c>
 800277a:	4a22      	ldr	r2, [pc, #136]	@ (8002804 <HAL_ADC_ConfigChannel+0x4e4>)
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002782:	4619      	mov	r1, r3
 8002784:	4610      	mov	r0, r2
 8002786:	f7ff fa7e 	bl	8001c86 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800278a:	4b21      	ldr	r3, [pc, #132]	@ (8002810 <HAL_ADC_ConfigChannel+0x4f0>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	099b      	lsrs	r3, r3, #6
 8002790:	4a20      	ldr	r2, [pc, #128]	@ (8002814 <HAL_ADC_ConfigChannel+0x4f4>)
 8002792:	fba2 2303 	umull	r2, r3, r2, r3
 8002796:	099b      	lsrs	r3, r3, #6
 8002798:	3301      	adds	r3, #1
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800279e:	e002      	b.n	80027a6 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	3b01      	subs	r3, #1
 80027a4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1f9      	bne.n	80027a0 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027ac:	e08f      	b.n	80028ce <HAL_ADC_ConfigChannel+0x5ae>
 80027ae:	bf00      	nop
 80027b0:	47ff0000 	.word	0x47ff0000
 80027b4:	40022000 	.word	0x40022000
 80027b8:	04300002 	.word	0x04300002
 80027bc:	08600004 	.word	0x08600004
 80027c0:	0c900008 	.word	0x0c900008
 80027c4:	10c00010 	.word	0x10c00010
 80027c8:	14f00020 	.word	0x14f00020
 80027cc:	2a000400 	.word	0x2a000400
 80027d0:	2e300800 	.word	0x2e300800
 80027d4:	32601000 	.word	0x32601000
 80027d8:	43210000 	.word	0x43210000
 80027dc:	4b840000 	.word	0x4b840000
 80027e0:	4fb80000 	.word	0x4fb80000
 80027e4:	47520000 	.word	0x47520000
 80027e8:	36902000 	.word	0x36902000
 80027ec:	25b00200 	.word	0x25b00200
 80027f0:	21800100 	.word	0x21800100
 80027f4:	1d500080 	.word	0x1d500080
 80027f8:	19200040 	.word	0x19200040
 80027fc:	40022100 	.word	0x40022100
 8002800:	40022300 	.word	0x40022300
 8002804:	58026300 	.word	0x58026300
 8002808:	58026000 	.word	0x58026000
 800280c:	cb840000 	.word	0xcb840000
 8002810:	24000000 	.word	0x24000000
 8002814:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a31      	ldr	r2, [pc, #196]	@ (80028e4 <HAL_ADC_ConfigChannel+0x5c4>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d11e      	bne.n	8002860 <HAL_ADC_ConfigChannel+0x540>
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d119      	bne.n	8002860 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a2d      	ldr	r2, [pc, #180]	@ (80028e8 <HAL_ADC_ConfigChannel+0x5c8>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d14b      	bne.n	80028ce <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a2c      	ldr	r2, [pc, #176]	@ (80028ec <HAL_ADC_ConfigChannel+0x5cc>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d004      	beq.n	800284a <HAL_ADC_ConfigChannel+0x52a>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a2a      	ldr	r2, [pc, #168]	@ (80028f0 <HAL_ADC_ConfigChannel+0x5d0>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d101      	bne.n	800284e <HAL_ADC_ConfigChannel+0x52e>
 800284a:	4a2a      	ldr	r2, [pc, #168]	@ (80028f4 <HAL_ADC_ConfigChannel+0x5d4>)
 800284c:	e000      	b.n	8002850 <HAL_ADC_ConfigChannel+0x530>
 800284e:	4a2a      	ldr	r2, [pc, #168]	@ (80028f8 <HAL_ADC_ConfigChannel+0x5d8>)
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002856:	4619      	mov	r1, r3
 8002858:	4610      	mov	r0, r2
 800285a:	f7ff fa14 	bl	8001c86 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800285e:	e036      	b.n	80028ce <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a25      	ldr	r2, [pc, #148]	@ (80028fc <HAL_ADC_ConfigChannel+0x5dc>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d131      	bne.n	80028ce <HAL_ADC_ConfigChannel+0x5ae>
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d12c      	bne.n	80028ce <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a1b      	ldr	r2, [pc, #108]	@ (80028e8 <HAL_ADC_ConfigChannel+0x5c8>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d127      	bne.n	80028ce <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a1a      	ldr	r2, [pc, #104]	@ (80028ec <HAL_ADC_ConfigChannel+0x5cc>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d004      	beq.n	8002892 <HAL_ADC_ConfigChannel+0x572>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a18      	ldr	r2, [pc, #96]	@ (80028f0 <HAL_ADC_ConfigChannel+0x5d0>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d101      	bne.n	8002896 <HAL_ADC_ConfigChannel+0x576>
 8002892:	4a18      	ldr	r2, [pc, #96]	@ (80028f4 <HAL_ADC_ConfigChannel+0x5d4>)
 8002894:	e000      	b.n	8002898 <HAL_ADC_ConfigChannel+0x578>
 8002896:	4a18      	ldr	r2, [pc, #96]	@ (80028f8 <HAL_ADC_ConfigChannel+0x5d8>)
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800289e:	4619      	mov	r1, r3
 80028a0:	4610      	mov	r0, r2
 80028a2:	f7ff f9f0 	bl	8001c86 <LL_ADC_SetCommonPathInternalCh>
 80028a6:	e012      	b.n	80028ce <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ac:	f043 0220 	orr.w	r2, r3, #32
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80028ba:	e008      	b.n	80028ce <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028c0:	f043 0220 	orr.w	r2, r3, #32
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80028d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3734      	adds	r7, #52	@ 0x34
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd90      	pop	{r4, r7, pc}
 80028e2:	bf00      	nop
 80028e4:	c7520000 	.word	0xc7520000
 80028e8:	58026000 	.word	0x58026000
 80028ec:	40022000 	.word	0x40022000
 80028f0:	40022100 	.word	0x40022100
 80028f4:	40022300 	.word	0x40022300
 80028f8:	58026300 	.word	0x58026300
 80028fc:	cfb80000 	.word	0xcfb80000

08002900 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a7a      	ldr	r2, [pc, #488]	@ (8002af8 <ADC_ConfigureBoostMode+0x1f8>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d004      	beq.n	800291c <ADC_ConfigureBoostMode+0x1c>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a79      	ldr	r2, [pc, #484]	@ (8002afc <ADC_ConfigureBoostMode+0x1fc>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d109      	bne.n	8002930 <ADC_ConfigureBoostMode+0x30>
 800291c:	4b78      	ldr	r3, [pc, #480]	@ (8002b00 <ADC_ConfigureBoostMode+0x200>)
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002924:	2b00      	cmp	r3, #0
 8002926:	bf14      	ite	ne
 8002928:	2301      	movne	r3, #1
 800292a:	2300      	moveq	r3, #0
 800292c:	b2db      	uxtb	r3, r3
 800292e:	e008      	b.n	8002942 <ADC_ConfigureBoostMode+0x42>
 8002930:	4b74      	ldr	r3, [pc, #464]	@ (8002b04 <ADC_ConfigureBoostMode+0x204>)
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002938:	2b00      	cmp	r3, #0
 800293a:	bf14      	ite	ne
 800293c:	2301      	movne	r3, #1
 800293e:	2300      	moveq	r3, #0
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b00      	cmp	r3, #0
 8002944:	d01c      	beq.n	8002980 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002946:	f002 f8fb 	bl	8004b40 <HAL_RCC_GetHCLKFreq>
 800294a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002954:	d010      	beq.n	8002978 <ADC_ConfigureBoostMode+0x78>
 8002956:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800295a:	d873      	bhi.n	8002a44 <ADC_ConfigureBoostMode+0x144>
 800295c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002960:	d002      	beq.n	8002968 <ADC_ConfigureBoostMode+0x68>
 8002962:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002966:	d16d      	bne.n	8002a44 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	0c1b      	lsrs	r3, r3, #16
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	fbb2 f3f3 	udiv	r3, r2, r3
 8002974:	60fb      	str	r3, [r7, #12]
        break;
 8002976:	e068      	b.n	8002a4a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	089b      	lsrs	r3, r3, #2
 800297c:	60fb      	str	r3, [r7, #12]
        break;
 800297e:	e064      	b.n	8002a4a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002980:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002984:	f04f 0100 	mov.w	r1, #0
 8002988:	f003 fb82 	bl	8006090 <HAL_RCCEx_GetPeriphCLKFreq>
 800298c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002996:	d051      	beq.n	8002a3c <ADC_ConfigureBoostMode+0x13c>
 8002998:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800299c:	d854      	bhi.n	8002a48 <ADC_ConfigureBoostMode+0x148>
 800299e:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80029a2:	d047      	beq.n	8002a34 <ADC_ConfigureBoostMode+0x134>
 80029a4:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80029a8:	d84e      	bhi.n	8002a48 <ADC_ConfigureBoostMode+0x148>
 80029aa:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80029ae:	d03d      	beq.n	8002a2c <ADC_ConfigureBoostMode+0x12c>
 80029b0:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80029b4:	d848      	bhi.n	8002a48 <ADC_ConfigureBoostMode+0x148>
 80029b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80029ba:	d033      	beq.n	8002a24 <ADC_ConfigureBoostMode+0x124>
 80029bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80029c0:	d842      	bhi.n	8002a48 <ADC_ConfigureBoostMode+0x148>
 80029c2:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80029c6:	d029      	beq.n	8002a1c <ADC_ConfigureBoostMode+0x11c>
 80029c8:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80029cc:	d83c      	bhi.n	8002a48 <ADC_ConfigureBoostMode+0x148>
 80029ce:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80029d2:	d01a      	beq.n	8002a0a <ADC_ConfigureBoostMode+0x10a>
 80029d4:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80029d8:	d836      	bhi.n	8002a48 <ADC_ConfigureBoostMode+0x148>
 80029da:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80029de:	d014      	beq.n	8002a0a <ADC_ConfigureBoostMode+0x10a>
 80029e0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80029e4:	d830      	bhi.n	8002a48 <ADC_ConfigureBoostMode+0x148>
 80029e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80029ea:	d00e      	beq.n	8002a0a <ADC_ConfigureBoostMode+0x10a>
 80029ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80029f0:	d82a      	bhi.n	8002a48 <ADC_ConfigureBoostMode+0x148>
 80029f2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80029f6:	d008      	beq.n	8002a0a <ADC_ConfigureBoostMode+0x10a>
 80029f8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80029fc:	d824      	bhi.n	8002a48 <ADC_ConfigureBoostMode+0x148>
 80029fe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a02:	d002      	beq.n	8002a0a <ADC_ConfigureBoostMode+0x10a>
 8002a04:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002a08:	d11e      	bne.n	8002a48 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	0c9b      	lsrs	r3, r3, #18
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a18:	60fb      	str	r3, [r7, #12]
        break;
 8002a1a:	e016      	b.n	8002a4a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	091b      	lsrs	r3, r3, #4
 8002a20:	60fb      	str	r3, [r7, #12]
        break;
 8002a22:	e012      	b.n	8002a4a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	095b      	lsrs	r3, r3, #5
 8002a28:	60fb      	str	r3, [r7, #12]
        break;
 8002a2a:	e00e      	b.n	8002a4a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	099b      	lsrs	r3, r3, #6
 8002a30:	60fb      	str	r3, [r7, #12]
        break;
 8002a32:	e00a      	b.n	8002a4a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	09db      	lsrs	r3, r3, #7
 8002a38:	60fb      	str	r3, [r7, #12]
        break;
 8002a3a:	e006      	b.n	8002a4a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	0a1b      	lsrs	r3, r3, #8
 8002a40:	60fb      	str	r3, [r7, #12]
        break;
 8002a42:	e002      	b.n	8002a4a <ADC_ConfigureBoostMode+0x14a>
        break;
 8002a44:	bf00      	nop
 8002a46:	e000      	b.n	8002a4a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002a48:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002a4a:	f7ff f8fd 	bl	8001c48 <HAL_GetREVID>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d815      	bhi.n	8002a84 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	4a2b      	ldr	r2, [pc, #172]	@ (8002b08 <ADC_ConfigureBoostMode+0x208>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d908      	bls.n	8002a72 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	689a      	ldr	r2, [r3, #8]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a6e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002a70:	e03e      	b.n	8002af0 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a80:	609a      	str	r2, [r3, #8]
}
 8002a82:	e035      	b.n	8002af0 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	085b      	lsrs	r3, r3, #1
 8002a88:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	4a1f      	ldr	r2, [pc, #124]	@ (8002b0c <ADC_ConfigureBoostMode+0x20c>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d808      	bhi.n	8002aa4 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	689a      	ldr	r2, [r3, #8]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002aa0:	609a      	str	r2, [r3, #8]
}
 8002aa2:	e025      	b.n	8002af0 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	4a1a      	ldr	r2, [pc, #104]	@ (8002b10 <ADC_ConfigureBoostMode+0x210>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d80a      	bhi.n	8002ac2 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002abe:	609a      	str	r2, [r3, #8]
}
 8002ac0:	e016      	b.n	8002af0 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	4a13      	ldr	r2, [pc, #76]	@ (8002b14 <ADC_ConfigureBoostMode+0x214>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d80a      	bhi.n	8002ae0 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002adc:	609a      	str	r2, [r3, #8]
}
 8002ade:	e007      	b.n	8002af0 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	689a      	ldr	r2, [r3, #8]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002aee:	609a      	str	r2, [r3, #8]
}
 8002af0:	bf00      	nop
 8002af2:	3710      	adds	r7, #16
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40022000 	.word	0x40022000
 8002afc:	40022100 	.word	0x40022100
 8002b00:	40022300 	.word	0x40022300
 8002b04:	58026300 	.word	0x58026300
 8002b08:	01312d00 	.word	0x01312d00
 8002b0c:	005f5e10 	.word	0x005f5e10
 8002b10:	00bebc20 	.word	0x00bebc20
 8002b14:	017d7840 	.word	0x017d7840

08002b18 <LL_ADC_IsEnabled>:
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f003 0301 	and.w	r3, r3, #1
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d101      	bne.n	8002b30 <LL_ADC_IsEnabled+0x18>
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e000      	b.n	8002b32 <LL_ADC_IsEnabled+0x1a>
 8002b30:	2300      	movs	r3, #0
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr

08002b3e <LL_ADC_REG_IsConversionOngoing>:
{
 8002b3e:	b480      	push	{r7}
 8002b40:	b083      	sub	sp, #12
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 0304 	and.w	r3, r3, #4
 8002b4e:	2b04      	cmp	r3, #4
 8002b50:	d101      	bne.n	8002b56 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b52:	2301      	movs	r3, #1
 8002b54:	e000      	b.n	8002b58 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002b64:	b590      	push	{r4, r7, lr}
 8002b66:	b09f      	sub	sp, #124	@ 0x7c
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d101      	bne.n	8002b82 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002b7e:	2302      	movs	r3, #2
 8002b80:	e0be      	b.n	8002d00 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a5c      	ldr	r2, [pc, #368]	@ (8002d08 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d102      	bne.n	8002ba2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002b9c:	4b5b      	ldr	r3, [pc, #364]	@ (8002d0c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002b9e:	60bb      	str	r3, [r7, #8]
 8002ba0:	e001      	b.n	8002ba6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d10b      	bne.n	8002bc4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb0:	f043 0220 	orr.w	r2, r3, #32
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e09d      	b.n	8002d00 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff ffb9 	bl	8002b3e <LL_ADC_REG_IsConversionOngoing>
 8002bcc:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7ff ffb3 	bl	8002b3e <LL_ADC_REG_IsConversionOngoing>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d17f      	bne.n	8002cde <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002bde:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d17c      	bne.n	8002cde <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a47      	ldr	r2, [pc, #284]	@ (8002d08 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d004      	beq.n	8002bf8 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a46      	ldr	r2, [pc, #280]	@ (8002d0c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d101      	bne.n	8002bfc <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002bf8:	4b45      	ldr	r3, [pc, #276]	@ (8002d10 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002bfa:	e000      	b.n	8002bfe <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8002bfc:	4b45      	ldr	r3, [pc, #276]	@ (8002d14 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002bfe:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d039      	beq.n	8002c7c <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002c08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	431a      	orrs	r2, r3
 8002c16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c18:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a3a      	ldr	r2, [pc, #232]	@ (8002d08 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d004      	beq.n	8002c2e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a38      	ldr	r2, [pc, #224]	@ (8002d0c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d10e      	bne.n	8002c4c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002c2e:	4836      	ldr	r0, [pc, #216]	@ (8002d08 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002c30:	f7ff ff72 	bl	8002b18 <LL_ADC_IsEnabled>
 8002c34:	4604      	mov	r4, r0
 8002c36:	4835      	ldr	r0, [pc, #212]	@ (8002d0c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002c38:	f7ff ff6e 	bl	8002b18 <LL_ADC_IsEnabled>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	4323      	orrs	r3, r4
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	bf0c      	ite	eq
 8002c44:	2301      	moveq	r3, #1
 8002c46:	2300      	movne	r3, #0
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	e008      	b.n	8002c5e <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8002c4c:	4832      	ldr	r0, [pc, #200]	@ (8002d18 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002c4e:	f7ff ff63 	bl	8002b18 <LL_ADC_IsEnabled>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	bf0c      	ite	eq
 8002c58:	2301      	moveq	r3, #1
 8002c5a:	2300      	movne	r3, #0
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d047      	beq.n	8002cf2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002c62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c64:	689a      	ldr	r2, [r3, #8]
 8002c66:	4b2d      	ldr	r3, [pc, #180]	@ (8002d1c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002c68:	4013      	ands	r3, r2
 8002c6a:	683a      	ldr	r2, [r7, #0]
 8002c6c:	6811      	ldr	r1, [r2, #0]
 8002c6e:	683a      	ldr	r2, [r7, #0]
 8002c70:	6892      	ldr	r2, [r2, #8]
 8002c72:	430a      	orrs	r2, r1
 8002c74:	431a      	orrs	r2, r3
 8002c76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c78:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c7a:	e03a      	b.n	8002cf2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002c7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c86:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a1e      	ldr	r2, [pc, #120]	@ (8002d08 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d004      	beq.n	8002c9c <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a1d      	ldr	r2, [pc, #116]	@ (8002d0c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d10e      	bne.n	8002cba <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8002c9c:	481a      	ldr	r0, [pc, #104]	@ (8002d08 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002c9e:	f7ff ff3b 	bl	8002b18 <LL_ADC_IsEnabled>
 8002ca2:	4604      	mov	r4, r0
 8002ca4:	4819      	ldr	r0, [pc, #100]	@ (8002d0c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002ca6:	f7ff ff37 	bl	8002b18 <LL_ADC_IsEnabled>
 8002caa:	4603      	mov	r3, r0
 8002cac:	4323      	orrs	r3, r4
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	bf0c      	ite	eq
 8002cb2:	2301      	moveq	r3, #1
 8002cb4:	2300      	movne	r3, #0
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	e008      	b.n	8002ccc <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002cba:	4817      	ldr	r0, [pc, #92]	@ (8002d18 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002cbc:	f7ff ff2c 	bl	8002b18 <LL_ADC_IsEnabled>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	bf0c      	ite	eq
 8002cc6:	2301      	moveq	r3, #1
 8002cc8:	2300      	movne	r3, #0
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d010      	beq.n	8002cf2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002cd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	4b11      	ldr	r3, [pc, #68]	@ (8002d1c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002cda:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002cdc:	e009      	b.n	8002cf2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ce2:	f043 0220 	orr.w	r2, r3, #32
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002cf0:	e000      	b.n	8002cf4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002cf2:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002cfc:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	377c      	adds	r7, #124	@ 0x7c
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd90      	pop	{r4, r7, pc}
 8002d08:	40022000 	.word	0x40022000
 8002d0c:	40022100 	.word	0x40022100
 8002d10:	40022300 	.word	0x40022300
 8002d14:	58026300 	.word	0x58026300
 8002d18:	58026000 	.word	0x58026000
 8002d1c:	fffff0e0 	.word	0xfffff0e0

08002d20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d30:	4b0b      	ldr	r3, [pc, #44]	@ (8002d60 <__NVIC_SetPriorityGrouping+0x40>)
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d36:	68ba      	ldr	r2, [r7, #8]
 8002d38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002d48:	4b06      	ldr	r3, [pc, #24]	@ (8002d64 <__NVIC_SetPriorityGrouping+0x44>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d4e:	4a04      	ldr	r2, [pc, #16]	@ (8002d60 <__NVIC_SetPriorityGrouping+0x40>)
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	60d3      	str	r3, [r2, #12]
}
 8002d54:	bf00      	nop
 8002d56:	3714      	adds	r7, #20
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr
 8002d60:	e000ed00 	.word	0xe000ed00
 8002d64:	05fa0000 	.word	0x05fa0000

08002d68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d6c:	4b04      	ldr	r3, [pc, #16]	@ (8002d80 <__NVIC_GetPriorityGrouping+0x18>)
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	0a1b      	lsrs	r3, r3, #8
 8002d72:	f003 0307 	and.w	r3, r3, #7
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr
 8002d80:	e000ed00 	.word	0xe000ed00

08002d84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002d8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	db0b      	blt.n	8002dae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d96:	88fb      	ldrh	r3, [r7, #6]
 8002d98:	f003 021f 	and.w	r2, r3, #31
 8002d9c:	4907      	ldr	r1, [pc, #28]	@ (8002dbc <__NVIC_EnableIRQ+0x38>)
 8002d9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002da2:	095b      	lsrs	r3, r3, #5
 8002da4:	2001      	movs	r0, #1
 8002da6:	fa00 f202 	lsl.w	r2, r0, r2
 8002daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	e000e100 	.word	0xe000e100

08002dc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	6039      	str	r1, [r7, #0]
 8002dca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002dcc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	db0a      	blt.n	8002dea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	b2da      	uxtb	r2, r3
 8002dd8:	490c      	ldr	r1, [pc, #48]	@ (8002e0c <__NVIC_SetPriority+0x4c>)
 8002dda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dde:	0112      	lsls	r2, r2, #4
 8002de0:	b2d2      	uxtb	r2, r2
 8002de2:	440b      	add	r3, r1
 8002de4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002de8:	e00a      	b.n	8002e00 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	b2da      	uxtb	r2, r3
 8002dee:	4908      	ldr	r1, [pc, #32]	@ (8002e10 <__NVIC_SetPriority+0x50>)
 8002df0:	88fb      	ldrh	r3, [r7, #6]
 8002df2:	f003 030f 	and.w	r3, r3, #15
 8002df6:	3b04      	subs	r3, #4
 8002df8:	0112      	lsls	r2, r2, #4
 8002dfa:	b2d2      	uxtb	r2, r2
 8002dfc:	440b      	add	r3, r1
 8002dfe:	761a      	strb	r2, [r3, #24]
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr
 8002e0c:	e000e100 	.word	0xe000e100
 8002e10:	e000ed00 	.word	0xe000ed00

08002e14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b089      	sub	sp, #36	@ 0x24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	f1c3 0307 	rsb	r3, r3, #7
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	bf28      	it	cs
 8002e32:	2304      	movcs	r3, #4
 8002e34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	3304      	adds	r3, #4
 8002e3a:	2b06      	cmp	r3, #6
 8002e3c:	d902      	bls.n	8002e44 <NVIC_EncodePriority+0x30>
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	3b03      	subs	r3, #3
 8002e42:	e000      	b.n	8002e46 <NVIC_EncodePriority+0x32>
 8002e44:	2300      	movs	r3, #0
 8002e46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e48:	f04f 32ff 	mov.w	r2, #4294967295
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	43da      	mvns	r2, r3
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	401a      	ands	r2, r3
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	fa01 f303 	lsl.w	r3, r1, r3
 8002e66:	43d9      	mvns	r1, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e6c:	4313      	orrs	r3, r2
         );
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3724      	adds	r7, #36	@ 0x24
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b082      	sub	sp, #8
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f7ff ff4c 	bl	8002d20 <__NVIC_SetPriorityGrouping>
}
 8002e88:	bf00      	nop
 8002e8a:	3708      	adds	r7, #8
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	607a      	str	r2, [r7, #4]
 8002e9c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e9e:	f7ff ff63 	bl	8002d68 <__NVIC_GetPriorityGrouping>
 8002ea2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ea4:	687a      	ldr	r2, [r7, #4]
 8002ea6:	68b9      	ldr	r1, [r7, #8]
 8002ea8:	6978      	ldr	r0, [r7, #20]
 8002eaa:	f7ff ffb3 	bl	8002e14 <NVIC_EncodePriority>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002eb4:	4611      	mov	r1, r2
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7ff ff82 	bl	8002dc0 <__NVIC_SetPriority>
}
 8002ebc:	bf00      	nop
 8002ebe:	3718      	adds	r7, #24
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	4603      	mov	r3, r0
 8002ecc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ece:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7ff ff56 	bl	8002d84 <__NVIC_EnableIRQ>
}
 8002ed8:	bf00      	nop
 8002eda:	3708      	adds	r7, #8
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b098      	sub	sp, #96	@ 0x60
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002ee8:	4a84      	ldr	r2, [pc, #528]	@ (80030fc <HAL_FDCAN_Init+0x21c>)
 8002eea:	f107 030c 	add.w	r3, r7, #12
 8002eee:	4611      	mov	r1, r2
 8002ef0:	224c      	movs	r2, #76	@ 0x4c
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f009 ff58 	bl	800cda8 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d101      	bne.n	8002f02 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e1c6      	b.n	8003290 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a7e      	ldr	r2, [pc, #504]	@ (8003100 <HAL_FDCAN_Init+0x220>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d106      	bne.n	8002f1a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002f14:	461a      	mov	r2, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d106      	bne.n	8002f34 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f7fe f92e 	bl	8001190 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	699a      	ldr	r2, [r3, #24]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f022 0210 	bic.w	r2, r2, #16
 8002f42:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f44:	f7fe fe50 	bl	8001be8 <HAL_GetTick>
 8002f48:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002f4a:	e014      	b.n	8002f76 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002f4c:	f7fe fe4c 	bl	8001be8 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b0a      	cmp	r3, #10
 8002f58:	d90d      	bls.n	8002f76 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002f60:	f043 0201 	orr.w	r2, r3, #1
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2203      	movs	r2, #3
 8002f6e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e18c      	b.n	8003290 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	f003 0308 	and.w	r3, r3, #8
 8002f80:	2b08      	cmp	r3, #8
 8002f82:	d0e3      	beq.n	8002f4c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	699a      	ldr	r2, [r3, #24]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f042 0201 	orr.w	r2, r2, #1
 8002f92:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f94:	f7fe fe28 	bl	8001be8 <HAL_GetTick>
 8002f98:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002f9a:	e014      	b.n	8002fc6 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002f9c:	f7fe fe24 	bl	8001be8 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	2b0a      	cmp	r3, #10
 8002fa8:	d90d      	bls.n	8002fc6 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002fb0:	f043 0201 	orr.w	r2, r3, #1
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2203      	movs	r2, #3
 8002fbe:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e164      	b.n	8003290 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	699b      	ldr	r3, [r3, #24]
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d0e3      	beq.n	8002f9c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	699a      	ldr	r2, [r3, #24]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f042 0202 	orr.w	r2, r2, #2
 8002fe2:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	7c1b      	ldrb	r3, [r3, #16]
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d108      	bne.n	8002ffe <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	699a      	ldr	r2, [r3, #24]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ffa:	619a      	str	r2, [r3, #24]
 8002ffc:	e007      	b.n	800300e <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	699a      	ldr	r2, [r3, #24]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800300c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	7c5b      	ldrb	r3, [r3, #17]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d108      	bne.n	8003028 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	699a      	ldr	r2, [r3, #24]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003024:	619a      	str	r2, [r3, #24]
 8003026:	e007      	b.n	8003038 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	699a      	ldr	r2, [r3, #24]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003036:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	7c9b      	ldrb	r3, [r3, #18]
 800303c:	2b01      	cmp	r3, #1
 800303e:	d108      	bne.n	8003052 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	699a      	ldr	r2, [r3, #24]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800304e:	619a      	str	r2, [r3, #24]
 8003050:	e007      	b.n	8003062 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	699a      	ldr	r2, [r3, #24]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003060:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	430a      	orrs	r2, r1
 8003076:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	699a      	ldr	r2, [r3, #24]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003086:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	691a      	ldr	r2, [r3, #16]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f022 0210 	bic.w	r2, r2, #16
 8003096:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d108      	bne.n	80030b2 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	699a      	ldr	r2, [r3, #24]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f042 0204 	orr.w	r2, r2, #4
 80030ae:	619a      	str	r2, [r3, #24]
 80030b0:	e030      	b.n	8003114 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	68db      	ldr	r3, [r3, #12]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d02c      	beq.n	8003114 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d020      	beq.n	8003104 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	699a      	ldr	r2, [r3, #24]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80030d0:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	691a      	ldr	r2, [r3, #16]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f042 0210 	orr.w	r2, r2, #16
 80030e0:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	68db      	ldr	r3, [r3, #12]
 80030e6:	2b03      	cmp	r3, #3
 80030e8:	d114      	bne.n	8003114 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	699a      	ldr	r2, [r3, #24]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f042 0220 	orr.w	r2, r2, #32
 80030f8:	619a      	str	r2, [r3, #24]
 80030fa:	e00b      	b.n	8003114 <HAL_FDCAN_Init+0x234>
 80030fc:	0800cf08 	.word	0x0800cf08
 8003100:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	699a      	ldr	r2, [r3, #24]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f042 0220 	orr.w	r2, r2, #32
 8003112:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	3b01      	subs	r3, #1
 800311a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	69db      	ldr	r3, [r3, #28]
 8003120:	3b01      	subs	r3, #1
 8003122:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003124:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a1b      	ldr	r3, [r3, #32]
 800312a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800312c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	695b      	ldr	r3, [r3, #20]
 8003134:	3b01      	subs	r3, #1
 8003136:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800313c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800313e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003148:	d115      	bne.n	8003176 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800314e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003154:	3b01      	subs	r3, #1
 8003156:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003158:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800315e:	3b01      	subs	r3, #1
 8003160:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003162:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316a:	3b01      	subs	r3, #1
 800316c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003172:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003174:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800317a:	2b00      	cmp	r3, #0
 800317c:	d00a      	beq.n	8003194 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	430a      	orrs	r2, r1
 8003190:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800319c:	4413      	add	r3, r2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d011      	beq.n	80031c6 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80031aa:	f023 0107 	bic.w	r1, r3, #7
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	3360      	adds	r3, #96	@ 0x60
 80031b6:	443b      	add	r3, r7
 80031b8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	430a      	orrs	r2, r1
 80031c2:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d011      	beq.n	80031f2 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80031d6:	f023 0107 	bic.w	r1, r3, #7
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	3360      	adds	r3, #96	@ 0x60
 80031e2:	443b      	add	r3, r7
 80031e4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	430a      	orrs	r2, r1
 80031ee:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d012      	beq.n	8003220 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003202:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	3360      	adds	r3, #96	@ 0x60
 800320e:	443b      	add	r3, r7
 8003210:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003214:	011a      	lsls	r2, r3, #4
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	430a      	orrs	r2, r1
 800321c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003224:	2b00      	cmp	r3, #0
 8003226:	d012      	beq.n	800324e <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003230:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	3360      	adds	r3, #96	@ 0x60
 800323c:	443b      	add	r3, r7
 800323e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003242:	021a      	lsls	r2, r3, #8
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	430a      	orrs	r2, r1
 800324a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a11      	ldr	r2, [pc, #68]	@ (8003298 <HAL_FDCAN_Init+0x3b8>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d107      	bne.n	8003268 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	689a      	ldr	r2, [r3, #8]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f022 0203 	bic.w	r2, r2, #3
 8003266:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	f000 f891 	bl	80033a8 <FDCAN_CalcultateRamBlockAddresses>
 8003286:	4603      	mov	r3, r0
 8003288:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800328c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003290:	4618      	mov	r0, r3
 8003292:	3760      	adds	r7, #96	@ 0x60
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	4000a000 	.word	0x4000a000

0800329c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d111      	bne.n	80032d4 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2202      	movs	r2, #2
 80032b4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	699a      	ldr	r2, [r3, #24]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f022 0201 	bic.w	r2, r2, #1
 80032c6:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 80032d0:	2300      	movs	r3, #0
 80032d2:	e008      	b.n	80032e6 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032da:	f043 0204 	orr.w	r2, r3, #4
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
  }
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr

080032f2 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80032f2:	b580      	push	{r7, lr}
 80032f4:	b086      	sub	sp, #24
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	60f8      	str	r0, [r7, #12]
 80032fa:	60b9      	str	r1, [r7, #8]
 80032fc:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b02      	cmp	r3, #2
 8003308:	d141      	bne.n	800338e <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003312:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d109      	bne.n	800332e <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003320:	f043 0220 	orr.w	r2, r3, #32
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e038      	b.n	80033a0 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003336:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800333a:	2b00      	cmp	r3, #0
 800333c:	d009      	beq.n	8003352 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003344:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e026      	b.n	80033a0 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800335a:	0c1b      	lsrs	r3, r3, #16
 800335c:	f003 031f 	and.w	r3, r3, #31
 8003360:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	68b9      	ldr	r1, [r7, #8]
 8003368:	68f8      	ldr	r0, [r7, #12]
 800336a:	f000 f9a3 	bl	80036b4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2101      	movs	r1, #1
 8003374:	697a      	ldr	r2, [r7, #20]
 8003376:	fa01 f202 	lsl.w	r2, r1, r2
 800337a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800337e:	2201      	movs	r2, #1
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	409a      	lsls	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 800338a:	2300      	movs	r3, #0
 800338c:	e008      	b.n	80033a0 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003394:	f043 0208 	orr.w	r2, r3, #8
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
  }
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3718      	adds	r7, #24
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033b4:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80033be:	4ba7      	ldr	r3, [pc, #668]	@ (800365c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80033c0:	4013      	ands	r3, r2
 80033c2:	68ba      	ldr	r2, [r7, #8]
 80033c4:	0091      	lsls	r1, r2, #2
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	6812      	ldr	r2, [r2, #0]
 80033ca:	430b      	orrs	r3, r1
 80033cc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033d8:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033e0:	041a      	lsls	r2, r3, #16
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	430a      	orrs	r2, r1
 80033e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033f0:	68ba      	ldr	r2, [r7, #8]
 80033f2:	4413      	add	r3, r2
 80033f4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80033fe:	4b97      	ldr	r3, [pc, #604]	@ (800365c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003400:	4013      	ands	r3, r2
 8003402:	68ba      	ldr	r2, [r7, #8]
 8003404:	0091      	lsls	r1, r2, #2
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	6812      	ldr	r2, [r2, #0]
 800340a:	430b      	orrs	r3, r1
 800340c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003418:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003420:	041a      	lsls	r2, r3, #16
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	430a      	orrs	r2, r1
 8003428:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	68ba      	ldr	r2, [r7, #8]
 8003434:	4413      	add	r3, r2
 8003436:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003440:	4b86      	ldr	r3, [pc, #536]	@ (800365c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003442:	4013      	ands	r3, r2
 8003444:	68ba      	ldr	r2, [r7, #8]
 8003446:	0091      	lsls	r1, r2, #2
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	6812      	ldr	r2, [r2, #0]
 800344c:	430b      	orrs	r3, r1
 800344e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800345a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003462:	041a      	lsls	r2, r3, #16
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	430a      	orrs	r2, r1
 800346a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003476:	fb02 f303 	mul.w	r3, r2, r3
 800347a:	68ba      	ldr	r2, [r7, #8]
 800347c:	4413      	add	r3, r2
 800347e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003488:	4b74      	ldr	r3, [pc, #464]	@ (800365c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800348a:	4013      	ands	r3, r2
 800348c:	68ba      	ldr	r2, [r7, #8]
 800348e:	0091      	lsls	r1, r2, #2
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	6812      	ldr	r2, [r2, #0]
 8003494:	430b      	orrs	r3, r1
 8003496:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80034a2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034aa:	041a      	lsls	r2, r3, #16
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	430a      	orrs	r2, r1
 80034b2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80034be:	fb02 f303 	mul.w	r3, r2, r3
 80034c2:	68ba      	ldr	r2, [r7, #8]
 80034c4:	4413      	add	r3, r2
 80034c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80034d0:	4b62      	ldr	r3, [pc, #392]	@ (800365c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80034d2:	4013      	ands	r3, r2
 80034d4:	68ba      	ldr	r2, [r7, #8]
 80034d6:	0091      	lsls	r1, r2, #2
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	6812      	ldr	r2, [r2, #0]
 80034dc:	430b      	orrs	r3, r1
 80034de:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80034ea:	fb02 f303 	mul.w	r3, r2, r3
 80034ee:	68ba      	ldr	r2, [r7, #8]
 80034f0:	4413      	add	r3, r2
 80034f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80034fc:	4b57      	ldr	r3, [pc, #348]	@ (800365c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80034fe:	4013      	ands	r3, r2
 8003500:	68ba      	ldr	r2, [r7, #8]
 8003502:	0091      	lsls	r1, r2, #2
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	6812      	ldr	r2, [r2, #0]
 8003508:	430b      	orrs	r3, r1
 800350a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003516:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800351e:	041a      	lsls	r2, r3, #16
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	430a      	orrs	r2, r1
 8003526:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800352e:	005b      	lsls	r3, r3, #1
 8003530:	68ba      	ldr	r2, [r7, #8]
 8003532:	4413      	add	r3, r2
 8003534:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800353e:	4b47      	ldr	r3, [pc, #284]	@ (800365c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003540:	4013      	ands	r3, r2
 8003542:	68ba      	ldr	r2, [r7, #8]
 8003544:	0091      	lsls	r1, r2, #2
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	6812      	ldr	r2, [r2, #0]
 800354a:	430b      	orrs	r3, r1
 800354c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003558:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003560:	041a      	lsls	r2, r3, #16
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	430a      	orrs	r2, r1
 8003568:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003574:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800357c:	061a      	lsls	r2, r3, #24
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	430a      	orrs	r2, r1
 8003584:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800358c:	4b34      	ldr	r3, [pc, #208]	@ (8003660 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800358e:	4413      	add	r3, r2
 8003590:	009a      	lsls	r2, r3, #2
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	441a      	add	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035ae:	00db      	lsls	r3, r3, #3
 80035b0:	441a      	add	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035be:	6879      	ldr	r1, [r7, #4]
 80035c0:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80035c2:	fb01 f303 	mul.w	r3, r1, r3
 80035c6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80035c8:	441a      	add	r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035d6:	6879      	ldr	r1, [r7, #4]
 80035d8:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80035da:	fb01 f303 	mul.w	r3, r1, r3
 80035de:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80035e0:	441a      	add	r2, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035ee:	6879      	ldr	r1, [r7, #4]
 80035f0:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80035f2:	fb01 f303 	mul.w	r3, r1, r3
 80035f6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80035f8:	441a      	add	r2, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	441a      	add	r2, r3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800361e:	6879      	ldr	r1, [r7, #4]
 8003620:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003622:	fb01 f303 	mul.w	r3, r1, r3
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	441a      	add	r2, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800363a:	6879      	ldr	r1, [r7, #4]
 800363c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800363e:	fb01 f303 	mul.w	r3, r1, r3
 8003642:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003644:	441a      	add	r2, r3
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003652:	4a04      	ldr	r2, [pc, #16]	@ (8003664 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d915      	bls.n	8003684 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8003658:	e006      	b.n	8003668 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800365a:	bf00      	nop
 800365c:	ffff0003 	.word	0xffff0003
 8003660:	10002b00 	.word	0x10002b00
 8003664:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800366e:	f043 0220 	orr.w	r2, r3, #32
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2203      	movs	r2, #3
 800367c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e010      	b.n	80036a6 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003688:	60fb      	str	r3, [r7, #12]
 800368a:	e005      	b.n	8003698 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	3304      	adds	r3, #4
 8003696:	60fb      	str	r3, [r7, #12]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800369e:	68fa      	ldr	r2, [r7, #12]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d3f3      	bcc.n	800368c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3714      	adds	r7, #20
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop

080036b4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b089      	sub	sp, #36	@ 0x24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	60f8      	str	r0, [r7, #12]
 80036bc:	60b9      	str	r1, [r7, #8]
 80036be:	607a      	str	r2, [r7, #4]
 80036c0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d10a      	bne.n	80036e0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80036d2:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80036da:	4313      	orrs	r3, r2
 80036dc:	61fb      	str	r3, [r7, #28]
 80036de:	e00a      	b.n	80036f6 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80036e8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80036ee:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80036f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80036f4:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	6a1b      	ldr	r3, [r3, #32]
 80036fa:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003700:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8003706:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800370c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003714:	4313      	orrs	r3, r2
 8003716:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003722:	6839      	ldr	r1, [r7, #0]
 8003724:	fb01 f303 	mul.w	r3, r1, r3
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	4413      	add	r3, r2
 800372c:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	69fa      	ldr	r2, [r7, #28]
 8003732:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	3304      	adds	r3, #4
 8003738:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	3304      	adds	r3, #4
 8003744:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003746:	2300      	movs	r3, #0
 8003748:	617b      	str	r3, [r7, #20]
 800374a:	e020      	b.n	800378e <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	3303      	adds	r3, #3
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	4413      	add	r3, r2
 8003754:	781b      	ldrb	r3, [r3, #0]
 8003756:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	3302      	adds	r3, #2
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	440b      	add	r3, r1
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003764:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	3301      	adds	r3, #1
 800376a:	6879      	ldr	r1, [r7, #4]
 800376c:	440b      	add	r3, r1
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003772:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	697a      	ldr	r2, [r7, #20]
 8003778:	440a      	add	r2, r1
 800377a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800377c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	3304      	adds	r3, #4
 8003786:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	3304      	adds	r3, #4
 800378c:	617b      	str	r3, [r7, #20]
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	4a06      	ldr	r2, [pc, #24]	@ (80037ac <FDCAN_CopyMessageToRAM+0xf8>)
 8003794:	5cd3      	ldrb	r3, [r2, r3]
 8003796:	461a      	mov	r2, r3
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	4293      	cmp	r3, r2
 800379c:	d3d6      	bcc.n	800374c <FDCAN_CopyMessageToRAM+0x98>
  }
}
 800379e:	bf00      	nop
 80037a0:	bf00      	nop
 80037a2:	3724      	adds	r7, #36	@ 0x24
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr
 80037ac:	0800cfe8 	.word	0x0800cfe8

080037b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b089      	sub	sp, #36	@ 0x24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80037ba:	2300      	movs	r3, #0
 80037bc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80037be:	4b89      	ldr	r3, [pc, #548]	@ (80039e4 <HAL_GPIO_Init+0x234>)
 80037c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80037c2:	e194      	b.n	8003aee <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	2101      	movs	r1, #1
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	fa01 f303 	lsl.w	r3, r1, r3
 80037d0:	4013      	ands	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	f000 8186 	beq.w	8003ae8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f003 0303 	and.w	r3, r3, #3
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d005      	beq.n	80037f4 <HAL_GPIO_Init+0x44>
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f003 0303 	and.w	r3, r3, #3
 80037f0:	2b02      	cmp	r3, #2
 80037f2:	d130      	bne.n	8003856 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	2203      	movs	r2, #3
 8003800:	fa02 f303 	lsl.w	r3, r2, r3
 8003804:	43db      	mvns	r3, r3
 8003806:	69ba      	ldr	r2, [r7, #24]
 8003808:	4013      	ands	r3, r2
 800380a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	68da      	ldr	r2, [r3, #12]
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	005b      	lsls	r3, r3, #1
 8003814:	fa02 f303 	lsl.w	r3, r2, r3
 8003818:	69ba      	ldr	r2, [r7, #24]
 800381a:	4313      	orrs	r3, r2
 800381c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	69ba      	ldr	r2, [r7, #24]
 8003822:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800382a:	2201      	movs	r2, #1
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	fa02 f303 	lsl.w	r3, r2, r3
 8003832:	43db      	mvns	r3, r3
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	4013      	ands	r3, r2
 8003838:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	091b      	lsrs	r3, r3, #4
 8003840:	f003 0201 	and.w	r2, r3, #1
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	fa02 f303 	lsl.w	r3, r2, r3
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	4313      	orrs	r3, r2
 800384e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f003 0303 	and.w	r3, r3, #3
 800385e:	2b03      	cmp	r3, #3
 8003860:	d017      	beq.n	8003892 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	005b      	lsls	r3, r3, #1
 800386c:	2203      	movs	r2, #3
 800386e:	fa02 f303 	lsl.w	r3, r2, r3
 8003872:	43db      	mvns	r3, r3
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	4013      	ands	r3, r2
 8003878:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	689a      	ldr	r2, [r3, #8]
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	005b      	lsls	r3, r3, #1
 8003882:	fa02 f303 	lsl.w	r3, r2, r3
 8003886:	69ba      	ldr	r2, [r7, #24]
 8003888:	4313      	orrs	r3, r2
 800388a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	69ba      	ldr	r2, [r7, #24]
 8003890:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f003 0303 	and.w	r3, r3, #3
 800389a:	2b02      	cmp	r3, #2
 800389c:	d123      	bne.n	80038e6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	08da      	lsrs	r2, r3, #3
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	3208      	adds	r2, #8
 80038a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	f003 0307 	and.w	r3, r3, #7
 80038b2:	009b      	lsls	r3, r3, #2
 80038b4:	220f      	movs	r2, #15
 80038b6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ba:	43db      	mvns	r3, r3
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	4013      	ands	r3, r2
 80038c0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	691a      	ldr	r2, [r3, #16]
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	f003 0307 	and.w	r3, r3, #7
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	fa02 f303 	lsl.w	r3, r2, r3
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	08da      	lsrs	r2, r3, #3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	3208      	adds	r2, #8
 80038e0:	69b9      	ldr	r1, [r7, #24]
 80038e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80038ec:	69fb      	ldr	r3, [r7, #28]
 80038ee:	005b      	lsls	r3, r3, #1
 80038f0:	2203      	movs	r2, #3
 80038f2:	fa02 f303 	lsl.w	r3, r2, r3
 80038f6:	43db      	mvns	r3, r3
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	4013      	ands	r3, r2
 80038fc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	f003 0203 	and.w	r2, r3, #3
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	005b      	lsls	r3, r3, #1
 800390a:	fa02 f303 	lsl.w	r3, r2, r3
 800390e:	69ba      	ldr	r2, [r7, #24]
 8003910:	4313      	orrs	r3, r2
 8003912:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	69ba      	ldr	r2, [r7, #24]
 8003918:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 80e0 	beq.w	8003ae8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003928:	4b2f      	ldr	r3, [pc, #188]	@ (80039e8 <HAL_GPIO_Init+0x238>)
 800392a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800392e:	4a2e      	ldr	r2, [pc, #184]	@ (80039e8 <HAL_GPIO_Init+0x238>)
 8003930:	f043 0302 	orr.w	r3, r3, #2
 8003934:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003938:	4b2b      	ldr	r3, [pc, #172]	@ (80039e8 <HAL_GPIO_Init+0x238>)
 800393a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800393e:	f003 0302 	and.w	r3, r3, #2
 8003942:	60fb      	str	r3, [r7, #12]
 8003944:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003946:	4a29      	ldr	r2, [pc, #164]	@ (80039ec <HAL_GPIO_Init+0x23c>)
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	089b      	lsrs	r3, r3, #2
 800394c:	3302      	adds	r3, #2
 800394e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003952:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	f003 0303 	and.w	r3, r3, #3
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	220f      	movs	r2, #15
 800395e:	fa02 f303 	lsl.w	r3, r2, r3
 8003962:	43db      	mvns	r3, r3
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	4013      	ands	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a20      	ldr	r2, [pc, #128]	@ (80039f0 <HAL_GPIO_Init+0x240>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d052      	beq.n	8003a18 <HAL_GPIO_Init+0x268>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a1f      	ldr	r2, [pc, #124]	@ (80039f4 <HAL_GPIO_Init+0x244>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d031      	beq.n	80039de <HAL_GPIO_Init+0x22e>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a1e      	ldr	r2, [pc, #120]	@ (80039f8 <HAL_GPIO_Init+0x248>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d02b      	beq.n	80039da <HAL_GPIO_Init+0x22a>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a1d      	ldr	r2, [pc, #116]	@ (80039fc <HAL_GPIO_Init+0x24c>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d025      	beq.n	80039d6 <HAL_GPIO_Init+0x226>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a1c      	ldr	r2, [pc, #112]	@ (8003a00 <HAL_GPIO_Init+0x250>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d01f      	beq.n	80039d2 <HAL_GPIO_Init+0x222>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a1b      	ldr	r2, [pc, #108]	@ (8003a04 <HAL_GPIO_Init+0x254>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d019      	beq.n	80039ce <HAL_GPIO_Init+0x21e>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a1a      	ldr	r2, [pc, #104]	@ (8003a08 <HAL_GPIO_Init+0x258>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d013      	beq.n	80039ca <HAL_GPIO_Init+0x21a>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a19      	ldr	r2, [pc, #100]	@ (8003a0c <HAL_GPIO_Init+0x25c>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d00d      	beq.n	80039c6 <HAL_GPIO_Init+0x216>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a18      	ldr	r2, [pc, #96]	@ (8003a10 <HAL_GPIO_Init+0x260>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d007      	beq.n	80039c2 <HAL_GPIO_Init+0x212>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a17      	ldr	r2, [pc, #92]	@ (8003a14 <HAL_GPIO_Init+0x264>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d101      	bne.n	80039be <HAL_GPIO_Init+0x20e>
 80039ba:	2309      	movs	r3, #9
 80039bc:	e02d      	b.n	8003a1a <HAL_GPIO_Init+0x26a>
 80039be:	230a      	movs	r3, #10
 80039c0:	e02b      	b.n	8003a1a <HAL_GPIO_Init+0x26a>
 80039c2:	2308      	movs	r3, #8
 80039c4:	e029      	b.n	8003a1a <HAL_GPIO_Init+0x26a>
 80039c6:	2307      	movs	r3, #7
 80039c8:	e027      	b.n	8003a1a <HAL_GPIO_Init+0x26a>
 80039ca:	2306      	movs	r3, #6
 80039cc:	e025      	b.n	8003a1a <HAL_GPIO_Init+0x26a>
 80039ce:	2305      	movs	r3, #5
 80039d0:	e023      	b.n	8003a1a <HAL_GPIO_Init+0x26a>
 80039d2:	2304      	movs	r3, #4
 80039d4:	e021      	b.n	8003a1a <HAL_GPIO_Init+0x26a>
 80039d6:	2303      	movs	r3, #3
 80039d8:	e01f      	b.n	8003a1a <HAL_GPIO_Init+0x26a>
 80039da:	2302      	movs	r3, #2
 80039dc:	e01d      	b.n	8003a1a <HAL_GPIO_Init+0x26a>
 80039de:	2301      	movs	r3, #1
 80039e0:	e01b      	b.n	8003a1a <HAL_GPIO_Init+0x26a>
 80039e2:	bf00      	nop
 80039e4:	58000080 	.word	0x58000080
 80039e8:	58024400 	.word	0x58024400
 80039ec:	58000400 	.word	0x58000400
 80039f0:	58020000 	.word	0x58020000
 80039f4:	58020400 	.word	0x58020400
 80039f8:	58020800 	.word	0x58020800
 80039fc:	58020c00 	.word	0x58020c00
 8003a00:	58021000 	.word	0x58021000
 8003a04:	58021400 	.word	0x58021400
 8003a08:	58021800 	.word	0x58021800
 8003a0c:	58021c00 	.word	0x58021c00
 8003a10:	58022000 	.word	0x58022000
 8003a14:	58022400 	.word	0x58022400
 8003a18:	2300      	movs	r3, #0
 8003a1a:	69fa      	ldr	r2, [r7, #28]
 8003a1c:	f002 0203 	and.w	r2, r2, #3
 8003a20:	0092      	lsls	r2, r2, #2
 8003a22:	4093      	lsls	r3, r2
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a2a:	4938      	ldr	r1, [pc, #224]	@ (8003b0c <HAL_GPIO_Init+0x35c>)
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	089b      	lsrs	r3, r3, #2
 8003a30:	3302      	adds	r3, #2
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	43db      	mvns	r3, r3
 8003a44:	69ba      	ldr	r2, [r7, #24]
 8003a46:	4013      	ands	r3, r2
 8003a48:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d003      	beq.n	8003a5e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003a56:	69ba      	ldr	r2, [r7, #24]
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003a5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003a66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	43db      	mvns	r3, r3
 8003a72:	69ba      	ldr	r2, [r7, #24]
 8003a74:	4013      	ands	r3, r2
 8003a76:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d003      	beq.n	8003a8c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003a84:	69ba      	ldr	r2, [r7, #24]
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003a8c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	43db      	mvns	r3, r3
 8003a9e:	69ba      	ldr	r2, [r7, #24]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d003      	beq.n	8003ab8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003ab0:	69ba      	ldr	r2, [r7, #24]
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	69ba      	ldr	r2, [r7, #24]
 8003abc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	43db      	mvns	r3, r3
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	4013      	ands	r3, r2
 8003acc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d003      	beq.n	8003ae2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003ada:	69ba      	ldr	r2, [r7, #24]
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	69ba      	ldr	r2, [r7, #24]
 8003ae6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	3301      	adds	r3, #1
 8003aec:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	fa22 f303 	lsr.w	r3, r2, r3
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f47f ae63 	bne.w	80037c4 <HAL_GPIO_Init+0x14>
  }
}
 8003afe:	bf00      	nop
 8003b00:	bf00      	nop
 8003b02:	3724      	adds	r7, #36	@ 0x24
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr
 8003b0c:	58000400 	.word	0x58000400

08003b10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	807b      	strh	r3, [r7, #2]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b20:	787b      	ldrb	r3, [r7, #1]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b26:	887a      	ldrh	r2, [r7, #2]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003b2c:	e003      	b.n	8003b36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003b2e:	887b      	ldrh	r3, [r7, #2]
 8003b30:	041a      	lsls	r2, r3, #16
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	619a      	str	r2, [r3, #24]
}
 8003b36:	bf00      	nop
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr

08003b42 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b42:	b480      	push	{r7}
 8003b44:	b085      	sub	sp, #20
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b54:	887a      	ldrh	r2, [r7, #2]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	041a      	lsls	r2, r3, #16
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	43d9      	mvns	r1, r3
 8003b60:	887b      	ldrh	r3, [r7, #2]
 8003b62:	400b      	ands	r3, r1
 8003b64:	431a      	orrs	r2, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	619a      	str	r2, [r3, #24]
}
 8003b6a:	bf00      	nop
 8003b6c:	3714      	adds	r7, #20
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr
	...

08003b78 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003b80:	4b29      	ldr	r3, [pc, #164]	@ (8003c28 <HAL_PWREx_ConfigSupply+0xb0>)
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	f003 0307 	and.w	r3, r3, #7
 8003b88:	2b06      	cmp	r3, #6
 8003b8a:	d00a      	beq.n	8003ba2 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003b8c:	4b26      	ldr	r3, [pc, #152]	@ (8003c28 <HAL_PWREx_ConfigSupply+0xb0>)
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d001      	beq.n	8003b9e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e040      	b.n	8003c20 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	e03e      	b.n	8003c20 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003ba2:	4b21      	ldr	r3, [pc, #132]	@ (8003c28 <HAL_PWREx_ConfigSupply+0xb0>)
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003baa:	491f      	ldr	r1, [pc, #124]	@ (8003c28 <HAL_PWREx_ConfigSupply+0xb0>)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003bb2:	f7fe f819 	bl	8001be8 <HAL_GetTick>
 8003bb6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003bb8:	e009      	b.n	8003bce <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003bba:	f7fe f815 	bl	8001be8 <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003bc8:	d901      	bls.n	8003bce <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e028      	b.n	8003c20 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003bce:	4b16      	ldr	r3, [pc, #88]	@ (8003c28 <HAL_PWREx_ConfigSupply+0xb0>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bda:	d1ee      	bne.n	8003bba <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2b1e      	cmp	r3, #30
 8003be0:	d008      	beq.n	8003bf4 <HAL_PWREx_ConfigSupply+0x7c>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2b2e      	cmp	r3, #46	@ 0x2e
 8003be6:	d005      	beq.n	8003bf4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b1d      	cmp	r3, #29
 8003bec:	d002      	beq.n	8003bf4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2b2d      	cmp	r3, #45	@ 0x2d
 8003bf2:	d114      	bne.n	8003c1e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003bf4:	f7fd fff8 	bl	8001be8 <HAL_GetTick>
 8003bf8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003bfa:	e009      	b.n	8003c10 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003bfc:	f7fd fff4 	bl	8001be8 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c0a:	d901      	bls.n	8003c10 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e007      	b.n	8003c20 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003c10:	4b05      	ldr	r3, [pc, #20]	@ (8003c28 <HAL_PWREx_ConfigSupply+0xb0>)
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c1c:	d1ee      	bne.n	8003bfc <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3710      	adds	r7, #16
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	58024800 	.word	0x58024800

08003c2c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b08c      	sub	sp, #48	@ 0x30
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d102      	bne.n	8003c40 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	f000 bc48 	b.w	80044d0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0301 	and.w	r3, r3, #1
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f000 8088 	beq.w	8003d5e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c4e:	4b99      	ldr	r3, [pc, #612]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003c50:	691b      	ldr	r3, [r3, #16]
 8003c52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003c58:	4b96      	ldr	r3, [pc, #600]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c60:	2b10      	cmp	r3, #16
 8003c62:	d007      	beq.n	8003c74 <HAL_RCC_OscConfig+0x48>
 8003c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c66:	2b18      	cmp	r3, #24
 8003c68:	d111      	bne.n	8003c8e <HAL_RCC_OscConfig+0x62>
 8003c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c6c:	f003 0303 	and.w	r3, r3, #3
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d10c      	bne.n	8003c8e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c74:	4b8f      	ldr	r3, [pc, #572]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d06d      	beq.n	8003d5c <HAL_RCC_OscConfig+0x130>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d169      	bne.n	8003d5c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	f000 bc21 	b.w	80044d0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c96:	d106      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x7a>
 8003c98:	4b86      	ldr	r3, [pc, #536]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a85      	ldr	r2, [pc, #532]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003c9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ca2:	6013      	str	r3, [r2, #0]
 8003ca4:	e02e      	b.n	8003d04 <HAL_RCC_OscConfig+0xd8>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10c      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x9c>
 8003cae:	4b81      	ldr	r3, [pc, #516]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a80      	ldr	r2, [pc, #512]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003cb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cb8:	6013      	str	r3, [r2, #0]
 8003cba:	4b7e      	ldr	r3, [pc, #504]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a7d      	ldr	r2, [pc, #500]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003cc0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003cc4:	6013      	str	r3, [r2, #0]
 8003cc6:	e01d      	b.n	8003d04 <HAL_RCC_OscConfig+0xd8>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cd0:	d10c      	bne.n	8003cec <HAL_RCC_OscConfig+0xc0>
 8003cd2:	4b78      	ldr	r3, [pc, #480]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a77      	ldr	r2, [pc, #476]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003cd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cdc:	6013      	str	r3, [r2, #0]
 8003cde:	4b75      	ldr	r3, [pc, #468]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a74      	ldr	r2, [pc, #464]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003ce4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ce8:	6013      	str	r3, [r2, #0]
 8003cea:	e00b      	b.n	8003d04 <HAL_RCC_OscConfig+0xd8>
 8003cec:	4b71      	ldr	r3, [pc, #452]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a70      	ldr	r2, [pc, #448]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003cf2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cf6:	6013      	str	r3, [r2, #0]
 8003cf8:	4b6e      	ldr	r3, [pc, #440]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a6d      	ldr	r2, [pc, #436]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003cfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d013      	beq.n	8003d34 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d0c:	f7fd ff6c 	bl	8001be8 <HAL_GetTick>
 8003d10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d12:	e008      	b.n	8003d26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d14:	f7fd ff68 	bl	8001be8 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b64      	cmp	r3, #100	@ 0x64
 8003d20:	d901      	bls.n	8003d26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e3d4      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d26:	4b63      	ldr	r3, [pc, #396]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d0f0      	beq.n	8003d14 <HAL_RCC_OscConfig+0xe8>
 8003d32:	e014      	b.n	8003d5e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d34:	f7fd ff58 	bl	8001be8 <HAL_GetTick>
 8003d38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003d3a:	e008      	b.n	8003d4e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d3c:	f7fd ff54 	bl	8001be8 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	2b64      	cmp	r3, #100	@ 0x64
 8003d48:	d901      	bls.n	8003d4e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e3c0      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003d4e:	4b59      	ldr	r3, [pc, #356]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1f0      	bne.n	8003d3c <HAL_RCC_OscConfig+0x110>
 8003d5a:	e000      	b.n	8003d5e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f000 80ca 	beq.w	8003f00 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d6c:	4b51      	ldr	r3, [pc, #324]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d74:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003d76:	4b4f      	ldr	r3, [pc, #316]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d7a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003d7c:	6a3b      	ldr	r3, [r7, #32]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d007      	beq.n	8003d92 <HAL_RCC_OscConfig+0x166>
 8003d82:	6a3b      	ldr	r3, [r7, #32]
 8003d84:	2b18      	cmp	r3, #24
 8003d86:	d156      	bne.n	8003e36 <HAL_RCC_OscConfig+0x20a>
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	f003 0303 	and.w	r3, r3, #3
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d151      	bne.n	8003e36 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d92:	4b48      	ldr	r3, [pc, #288]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0304 	and.w	r3, r3, #4
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d005      	beq.n	8003daa <HAL_RCC_OscConfig+0x17e>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e392      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003daa:	4b42      	ldr	r3, [pc, #264]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f023 0219 	bic.w	r2, r3, #25
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	493f      	ldr	r1, [pc, #252]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dbc:	f7fd ff14 	bl	8001be8 <HAL_GetTick>
 8003dc0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003dc2:	e008      	b.n	8003dd6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dc4:	f7fd ff10 	bl	8001be8 <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d901      	bls.n	8003dd6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e37c      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003dd6:	4b37      	ldr	r3, [pc, #220]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0304 	and.w	r3, r3, #4
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d0f0      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003de2:	f7fd ff31 	bl	8001c48 <HAL_GetREVID>
 8003de6:	4603      	mov	r3, r0
 8003de8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d817      	bhi.n	8003e20 <HAL_RCC_OscConfig+0x1f4>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	2b40      	cmp	r3, #64	@ 0x40
 8003df6:	d108      	bne.n	8003e0a <HAL_RCC_OscConfig+0x1de>
 8003df8:	4b2e      	ldr	r3, [pc, #184]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003e00:	4a2c      	ldr	r2, [pc, #176]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003e02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e06:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e08:	e07a      	b.n	8003f00 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e0a:	4b2a      	ldr	r3, [pc, #168]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	691b      	ldr	r3, [r3, #16]
 8003e16:	031b      	lsls	r3, r3, #12
 8003e18:	4926      	ldr	r1, [pc, #152]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e1e:	e06f      	b.n	8003f00 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e20:	4b24      	ldr	r3, [pc, #144]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	061b      	lsls	r3, r3, #24
 8003e2e:	4921      	ldr	r1, [pc, #132]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e34:	e064      	b.n	8003f00 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d047      	beq.n	8003ece <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003e3e:	4b1d      	ldr	r3, [pc, #116]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f023 0219 	bic.w	r2, r3, #25
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	491a      	ldr	r1, [pc, #104]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e50:	f7fd feca 	bl	8001be8 <HAL_GetTick>
 8003e54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e56:	e008      	b.n	8003e6a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e58:	f7fd fec6 	bl	8001be8 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d901      	bls.n	8003e6a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003e66:	2303      	movs	r3, #3
 8003e68:	e332      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e6a:	4b12      	ldr	r3, [pc, #72]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0304 	and.w	r3, r3, #4
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d0f0      	beq.n	8003e58 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e76:	f7fd fee7 	bl	8001c48 <HAL_GetREVID>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d819      	bhi.n	8003eb8 <HAL_RCC_OscConfig+0x28c>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	2b40      	cmp	r3, #64	@ 0x40
 8003e8a:	d108      	bne.n	8003e9e <HAL_RCC_OscConfig+0x272>
 8003e8c:	4b09      	ldr	r3, [pc, #36]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003e94:	4a07      	ldr	r2, [pc, #28]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003e96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e9a:	6053      	str	r3, [r2, #4]
 8003e9c:	e030      	b.n	8003f00 <HAL_RCC_OscConfig+0x2d4>
 8003e9e:	4b05      	ldr	r3, [pc, #20]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	691b      	ldr	r3, [r3, #16]
 8003eaa:	031b      	lsls	r3, r3, #12
 8003eac:	4901      	ldr	r1, [pc, #4]	@ (8003eb4 <HAL_RCC_OscConfig+0x288>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	604b      	str	r3, [r1, #4]
 8003eb2:	e025      	b.n	8003f00 <HAL_RCC_OscConfig+0x2d4>
 8003eb4:	58024400 	.word	0x58024400
 8003eb8:	4b9a      	ldr	r3, [pc, #616]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	061b      	lsls	r3, r3, #24
 8003ec6:	4997      	ldr	r1, [pc, #604]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	604b      	str	r3, [r1, #4]
 8003ecc:	e018      	b.n	8003f00 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ece:	4b95      	ldr	r3, [pc, #596]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a94      	ldr	r2, [pc, #592]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003ed4:	f023 0301 	bic.w	r3, r3, #1
 8003ed8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eda:	f7fd fe85 	bl	8001be8 <HAL_GetTick>
 8003ede:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003ee0:	e008      	b.n	8003ef4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ee2:	f7fd fe81 	bl	8001be8 <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d901      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e2ed      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003ef4:	4b8b      	ldr	r3, [pc, #556]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0304 	and.w	r3, r3, #4
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1f0      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0310 	and.w	r3, r3, #16
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f000 80a9 	beq.w	8004060 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f0e:	4b85      	ldr	r3, [pc, #532]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003f10:	691b      	ldr	r3, [r3, #16]
 8003f12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f16:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003f18:	4b82      	ldr	r3, [pc, #520]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f1c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003f1e:	69bb      	ldr	r3, [r7, #24]
 8003f20:	2b08      	cmp	r3, #8
 8003f22:	d007      	beq.n	8003f34 <HAL_RCC_OscConfig+0x308>
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	2b18      	cmp	r3, #24
 8003f28:	d13a      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x374>
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	f003 0303 	and.w	r3, r3, #3
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d135      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003f34:	4b7b      	ldr	r3, [pc, #492]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d005      	beq.n	8003f4c <HAL_RCC_OscConfig+0x320>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	69db      	ldr	r3, [r3, #28]
 8003f44:	2b80      	cmp	r3, #128	@ 0x80
 8003f46:	d001      	beq.n	8003f4c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e2c1      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003f4c:	f7fd fe7c 	bl	8001c48 <HAL_GetREVID>
 8003f50:	4603      	mov	r3, r0
 8003f52:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d817      	bhi.n	8003f8a <HAL_RCC_OscConfig+0x35e>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a1b      	ldr	r3, [r3, #32]
 8003f5e:	2b20      	cmp	r3, #32
 8003f60:	d108      	bne.n	8003f74 <HAL_RCC_OscConfig+0x348>
 8003f62:	4b70      	ldr	r3, [pc, #448]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003f6a:	4a6e      	ldr	r2, [pc, #440]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003f6c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003f70:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003f72:	e075      	b.n	8004060 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003f74:	4b6b      	ldr	r3, [pc, #428]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6a1b      	ldr	r3, [r3, #32]
 8003f80:	069b      	lsls	r3, r3, #26
 8003f82:	4968      	ldr	r1, [pc, #416]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003f88:	e06a      	b.n	8004060 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003f8a:	4b66      	ldr	r3, [pc, #408]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a1b      	ldr	r3, [r3, #32]
 8003f96:	061b      	lsls	r3, r3, #24
 8003f98:	4962      	ldr	r1, [pc, #392]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003f9e:	e05f      	b.n	8004060 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	69db      	ldr	r3, [r3, #28]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d042      	beq.n	800402e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003fa8:	4b5e      	ldr	r3, [pc, #376]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a5d      	ldr	r2, [pc, #372]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003fae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fb4:	f7fd fe18 	bl	8001be8 <HAL_GetTick>
 8003fb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003fba:	e008      	b.n	8003fce <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003fbc:	f7fd fe14 	bl	8001be8 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d901      	bls.n	8003fce <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e280      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003fce:	4b55      	ldr	r3, [pc, #340]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d0f0      	beq.n	8003fbc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003fda:	f7fd fe35 	bl	8001c48 <HAL_GetREVID>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d817      	bhi.n	8004018 <HAL_RCC_OscConfig+0x3ec>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a1b      	ldr	r3, [r3, #32]
 8003fec:	2b20      	cmp	r3, #32
 8003fee:	d108      	bne.n	8004002 <HAL_RCC_OscConfig+0x3d6>
 8003ff0:	4b4c      	ldr	r3, [pc, #304]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003ff8:	4a4a      	ldr	r2, [pc, #296]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8003ffa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003ffe:	6053      	str	r3, [r2, #4]
 8004000:	e02e      	b.n	8004060 <HAL_RCC_OscConfig+0x434>
 8004002:	4b48      	ldr	r3, [pc, #288]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a1b      	ldr	r3, [r3, #32]
 800400e:	069b      	lsls	r3, r3, #26
 8004010:	4944      	ldr	r1, [pc, #272]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8004012:	4313      	orrs	r3, r2
 8004014:	604b      	str	r3, [r1, #4]
 8004016:	e023      	b.n	8004060 <HAL_RCC_OscConfig+0x434>
 8004018:	4b42      	ldr	r3, [pc, #264]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a1b      	ldr	r3, [r3, #32]
 8004024:	061b      	lsls	r3, r3, #24
 8004026:	493f      	ldr	r1, [pc, #252]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8004028:	4313      	orrs	r3, r2
 800402a:	60cb      	str	r3, [r1, #12]
 800402c:	e018      	b.n	8004060 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800402e:	4b3d      	ldr	r3, [pc, #244]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a3c      	ldr	r2, [pc, #240]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8004034:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004038:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800403a:	f7fd fdd5 	bl	8001be8 <HAL_GetTick>
 800403e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004040:	e008      	b.n	8004054 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004042:	f7fd fdd1 	bl	8001be8 <HAL_GetTick>
 8004046:	4602      	mov	r2, r0
 8004048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	2b02      	cmp	r3, #2
 800404e:	d901      	bls.n	8004054 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e23d      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004054:	4b33      	ldr	r3, [pc, #204]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800405c:	2b00      	cmp	r3, #0
 800405e:	d1f0      	bne.n	8004042 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0308 	and.w	r3, r3, #8
 8004068:	2b00      	cmp	r3, #0
 800406a:	d036      	beq.n	80040da <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	695b      	ldr	r3, [r3, #20]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d019      	beq.n	80040a8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004074:	4b2b      	ldr	r3, [pc, #172]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8004076:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004078:	4a2a      	ldr	r2, [pc, #168]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 800407a:	f043 0301 	orr.w	r3, r3, #1
 800407e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004080:	f7fd fdb2 	bl	8001be8 <HAL_GetTick>
 8004084:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004086:	e008      	b.n	800409a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004088:	f7fd fdae 	bl	8001be8 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b02      	cmp	r3, #2
 8004094:	d901      	bls.n	800409a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e21a      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800409a:	4b22      	ldr	r3, [pc, #136]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 800409c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800409e:	f003 0302 	and.w	r3, r3, #2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d0f0      	beq.n	8004088 <HAL_RCC_OscConfig+0x45c>
 80040a6:	e018      	b.n	80040da <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040a8:	4b1e      	ldr	r3, [pc, #120]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 80040aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040ac:	4a1d      	ldr	r2, [pc, #116]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 80040ae:	f023 0301 	bic.w	r3, r3, #1
 80040b2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040b4:	f7fd fd98 	bl	8001be8 <HAL_GetTick>
 80040b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80040ba:	e008      	b.n	80040ce <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040bc:	f7fd fd94 	bl	8001be8 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	2b02      	cmp	r3, #2
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e200      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80040ce:	4b15      	ldr	r3, [pc, #84]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 80040d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040d2:	f003 0302 	and.w	r3, r3, #2
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1f0      	bne.n	80040bc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 0320 	and.w	r3, r3, #32
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d039      	beq.n	800415a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	699b      	ldr	r3, [r3, #24]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d01c      	beq.n	8004128 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80040ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a0c      	ldr	r2, [pc, #48]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 80040f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80040f8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80040fa:	f7fd fd75 	bl	8001be8 <HAL_GetTick>
 80040fe:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004100:	e008      	b.n	8004114 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004102:	f7fd fd71 	bl	8001be8 <HAL_GetTick>
 8004106:	4602      	mov	r2, r0
 8004108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	2b02      	cmp	r3, #2
 800410e:	d901      	bls.n	8004114 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	e1dd      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004114:	4b03      	ldr	r3, [pc, #12]	@ (8004124 <HAL_RCC_OscConfig+0x4f8>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d0f0      	beq.n	8004102 <HAL_RCC_OscConfig+0x4d6>
 8004120:	e01b      	b.n	800415a <HAL_RCC_OscConfig+0x52e>
 8004122:	bf00      	nop
 8004124:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004128:	4b9b      	ldr	r3, [pc, #620]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a9a      	ldr	r2, [pc, #616]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 800412e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004132:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004134:	f7fd fd58 	bl	8001be8 <HAL_GetTick>
 8004138:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800413a:	e008      	b.n	800414e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800413c:	f7fd fd54 	bl	8001be8 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b02      	cmp	r3, #2
 8004148:	d901      	bls.n	800414e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e1c0      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800414e:	4b92      	ldr	r3, [pc, #584]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1f0      	bne.n	800413c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0304 	and.w	r3, r3, #4
 8004162:	2b00      	cmp	r3, #0
 8004164:	f000 8081 	beq.w	800426a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004168:	4b8c      	ldr	r3, [pc, #560]	@ (800439c <HAL_RCC_OscConfig+0x770>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a8b      	ldr	r2, [pc, #556]	@ (800439c <HAL_RCC_OscConfig+0x770>)
 800416e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004172:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004174:	f7fd fd38 	bl	8001be8 <HAL_GetTick>
 8004178:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800417a:	e008      	b.n	800418e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800417c:	f7fd fd34 	bl	8001be8 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	2b64      	cmp	r3, #100	@ 0x64
 8004188:	d901      	bls.n	800418e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e1a0      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800418e:	4b83      	ldr	r3, [pc, #524]	@ (800439c <HAL_RCC_OscConfig+0x770>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004196:	2b00      	cmp	r3, #0
 8004198:	d0f0      	beq.n	800417c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d106      	bne.n	80041b0 <HAL_RCC_OscConfig+0x584>
 80041a2:	4b7d      	ldr	r3, [pc, #500]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80041a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041a6:	4a7c      	ldr	r2, [pc, #496]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80041a8:	f043 0301 	orr.w	r3, r3, #1
 80041ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80041ae:	e02d      	b.n	800420c <HAL_RCC_OscConfig+0x5e0>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d10c      	bne.n	80041d2 <HAL_RCC_OscConfig+0x5a6>
 80041b8:	4b77      	ldr	r3, [pc, #476]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80041ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041bc:	4a76      	ldr	r2, [pc, #472]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80041be:	f023 0301 	bic.w	r3, r3, #1
 80041c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80041c4:	4b74      	ldr	r3, [pc, #464]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80041c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c8:	4a73      	ldr	r2, [pc, #460]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80041ca:	f023 0304 	bic.w	r3, r3, #4
 80041ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80041d0:	e01c      	b.n	800420c <HAL_RCC_OscConfig+0x5e0>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	2b05      	cmp	r3, #5
 80041d8:	d10c      	bne.n	80041f4 <HAL_RCC_OscConfig+0x5c8>
 80041da:	4b6f      	ldr	r3, [pc, #444]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80041dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041de:	4a6e      	ldr	r2, [pc, #440]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80041e0:	f043 0304 	orr.w	r3, r3, #4
 80041e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80041e6:	4b6c      	ldr	r3, [pc, #432]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80041e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ea:	4a6b      	ldr	r2, [pc, #428]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80041ec:	f043 0301 	orr.w	r3, r3, #1
 80041f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80041f2:	e00b      	b.n	800420c <HAL_RCC_OscConfig+0x5e0>
 80041f4:	4b68      	ldr	r3, [pc, #416]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80041f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f8:	4a67      	ldr	r2, [pc, #412]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80041fa:	f023 0301 	bic.w	r3, r3, #1
 80041fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004200:	4b65      	ldr	r3, [pc, #404]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004204:	4a64      	ldr	r2, [pc, #400]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004206:	f023 0304 	bic.w	r3, r3, #4
 800420a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d015      	beq.n	8004240 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004214:	f7fd fce8 	bl	8001be8 <HAL_GetTick>
 8004218:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800421a:	e00a      	b.n	8004232 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800421c:	f7fd fce4 	bl	8001be8 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	f241 3288 	movw	r2, #5000	@ 0x1388
 800422a:	4293      	cmp	r3, r2
 800422c:	d901      	bls.n	8004232 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e14e      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004232:	4b59      	ldr	r3, [pc, #356]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004234:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d0ee      	beq.n	800421c <HAL_RCC_OscConfig+0x5f0>
 800423e:	e014      	b.n	800426a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004240:	f7fd fcd2 	bl	8001be8 <HAL_GetTick>
 8004244:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004246:	e00a      	b.n	800425e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004248:	f7fd fcce 	bl	8001be8 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004256:	4293      	cmp	r3, r2
 8004258:	d901      	bls.n	800425e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e138      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800425e:	4b4e      	ldr	r3, [pc, #312]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004260:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	2b00      	cmp	r3, #0
 8004268:	d1ee      	bne.n	8004248 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426e:	2b00      	cmp	r3, #0
 8004270:	f000 812d 	beq.w	80044ce <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004274:	4b48      	ldr	r3, [pc, #288]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800427c:	2b18      	cmp	r3, #24
 800427e:	f000 80bd 	beq.w	80043fc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004286:	2b02      	cmp	r3, #2
 8004288:	f040 809e 	bne.w	80043c8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800428c:	4b42      	ldr	r3, [pc, #264]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a41      	ldr	r2, [pc, #260]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004292:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004296:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004298:	f7fd fca6 	bl	8001be8 <HAL_GetTick>
 800429c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800429e:	e008      	b.n	80042b2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042a0:	f7fd fca2 	bl	8001be8 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d901      	bls.n	80042b2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e10e      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80042b2:	4b39      	ldr	r3, [pc, #228]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1f0      	bne.n	80042a0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042be:	4b36      	ldr	r3, [pc, #216]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80042c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80042c2:	4b37      	ldr	r3, [pc, #220]	@ (80043a0 <HAL_RCC_OscConfig+0x774>)
 80042c4:	4013      	ands	r3, r2
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80042ce:	0112      	lsls	r2, r2, #4
 80042d0:	430a      	orrs	r2, r1
 80042d2:	4931      	ldr	r1, [pc, #196]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 80042d4:	4313      	orrs	r3, r2
 80042d6:	628b      	str	r3, [r1, #40]	@ 0x28
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042dc:	3b01      	subs	r3, #1
 80042de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042e6:	3b01      	subs	r3, #1
 80042e8:	025b      	lsls	r3, r3, #9
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	431a      	orrs	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042f2:	3b01      	subs	r3, #1
 80042f4:	041b      	lsls	r3, r3, #16
 80042f6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80042fa:	431a      	orrs	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004300:	3b01      	subs	r3, #1
 8004302:	061b      	lsls	r3, r3, #24
 8004304:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004308:	4923      	ldr	r1, [pc, #140]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 800430a:	4313      	orrs	r3, r2
 800430c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800430e:	4b22      	ldr	r3, [pc, #136]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004312:	4a21      	ldr	r2, [pc, #132]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004314:	f023 0301 	bic.w	r3, r3, #1
 8004318:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800431a:	4b1f      	ldr	r3, [pc, #124]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 800431c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800431e:	4b21      	ldr	r3, [pc, #132]	@ (80043a4 <HAL_RCC_OscConfig+0x778>)
 8004320:	4013      	ands	r3, r2
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004326:	00d2      	lsls	r2, r2, #3
 8004328:	491b      	ldr	r1, [pc, #108]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 800432a:	4313      	orrs	r3, r2
 800432c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800432e:	4b1a      	ldr	r3, [pc, #104]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004332:	f023 020c 	bic.w	r2, r3, #12
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800433a:	4917      	ldr	r1, [pc, #92]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 800433c:	4313      	orrs	r3, r2
 800433e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004340:	4b15      	ldr	r3, [pc, #84]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004344:	f023 0202 	bic.w	r2, r3, #2
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800434c:	4912      	ldr	r1, [pc, #72]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 800434e:	4313      	orrs	r3, r2
 8004350:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004352:	4b11      	ldr	r3, [pc, #68]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004356:	4a10      	ldr	r2, [pc, #64]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004358:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800435c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800435e:	4b0e      	ldr	r3, [pc, #56]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004362:	4a0d      	ldr	r2, [pc, #52]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004364:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004368:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800436a:	4b0b      	ldr	r3, [pc, #44]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 800436c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800436e:	4a0a      	ldr	r2, [pc, #40]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004370:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004374:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004376:	4b08      	ldr	r3, [pc, #32]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800437a:	4a07      	ldr	r2, [pc, #28]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 800437c:	f043 0301 	orr.w	r3, r3, #1
 8004380:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004382:	4b05      	ldr	r3, [pc, #20]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a04      	ldr	r2, [pc, #16]	@ (8004398 <HAL_RCC_OscConfig+0x76c>)
 8004388:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800438c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800438e:	f7fd fc2b 	bl	8001be8 <HAL_GetTick>
 8004392:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004394:	e011      	b.n	80043ba <HAL_RCC_OscConfig+0x78e>
 8004396:	bf00      	nop
 8004398:	58024400 	.word	0x58024400
 800439c:	58024800 	.word	0x58024800
 80043a0:	fffffc0c 	.word	0xfffffc0c
 80043a4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043a8:	f7fd fc1e 	bl	8001be8 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d901      	bls.n	80043ba <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e08a      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80043ba:	4b47      	ldr	r3, [pc, #284]	@ (80044d8 <HAL_RCC_OscConfig+0x8ac>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d0f0      	beq.n	80043a8 <HAL_RCC_OscConfig+0x77c>
 80043c6:	e082      	b.n	80044ce <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043c8:	4b43      	ldr	r3, [pc, #268]	@ (80044d8 <HAL_RCC_OscConfig+0x8ac>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a42      	ldr	r2, [pc, #264]	@ (80044d8 <HAL_RCC_OscConfig+0x8ac>)
 80043ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d4:	f7fd fc08 	bl	8001be8 <HAL_GetTick>
 80043d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80043da:	e008      	b.n	80043ee <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043dc:	f7fd fc04 	bl	8001be8 <HAL_GetTick>
 80043e0:	4602      	mov	r2, r0
 80043e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d901      	bls.n	80043ee <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e070      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80043ee:	4b3a      	ldr	r3, [pc, #232]	@ (80044d8 <HAL_RCC_OscConfig+0x8ac>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d1f0      	bne.n	80043dc <HAL_RCC_OscConfig+0x7b0>
 80043fa:	e068      	b.n	80044ce <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80043fc:	4b36      	ldr	r3, [pc, #216]	@ (80044d8 <HAL_RCC_OscConfig+0x8ac>)
 80043fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004400:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004402:	4b35      	ldr	r3, [pc, #212]	@ (80044d8 <HAL_RCC_OscConfig+0x8ac>)
 8004404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004406:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800440c:	2b01      	cmp	r3, #1
 800440e:	d031      	beq.n	8004474 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	f003 0203 	and.w	r2, r3, #3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800441a:	429a      	cmp	r2, r3
 800441c:	d12a      	bne.n	8004474 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	091b      	lsrs	r3, r3, #4
 8004422:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800442a:	429a      	cmp	r2, r3
 800442c:	d122      	bne.n	8004474 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004438:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800443a:	429a      	cmp	r2, r3
 800443c:	d11a      	bne.n	8004474 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	0a5b      	lsrs	r3, r3, #9
 8004442:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800444a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800444c:	429a      	cmp	r2, r3
 800444e:	d111      	bne.n	8004474 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	0c1b      	lsrs	r3, r3, #16
 8004454:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800445c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800445e:	429a      	cmp	r2, r3
 8004460:	d108      	bne.n	8004474 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	0e1b      	lsrs	r3, r3, #24
 8004466:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800446e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004470:	429a      	cmp	r2, r3
 8004472:	d001      	beq.n	8004478 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e02b      	b.n	80044d0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004478:	4b17      	ldr	r3, [pc, #92]	@ (80044d8 <HAL_RCC_OscConfig+0x8ac>)
 800447a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800447c:	08db      	lsrs	r3, r3, #3
 800447e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004482:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	429a      	cmp	r2, r3
 800448c:	d01f      	beq.n	80044ce <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800448e:	4b12      	ldr	r3, [pc, #72]	@ (80044d8 <HAL_RCC_OscConfig+0x8ac>)
 8004490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004492:	4a11      	ldr	r2, [pc, #68]	@ (80044d8 <HAL_RCC_OscConfig+0x8ac>)
 8004494:	f023 0301 	bic.w	r3, r3, #1
 8004498:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800449a:	f7fd fba5 	bl	8001be8 <HAL_GetTick>
 800449e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80044a0:	bf00      	nop
 80044a2:	f7fd fba1 	bl	8001be8 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d0f9      	beq.n	80044a2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80044ae:	4b0a      	ldr	r3, [pc, #40]	@ (80044d8 <HAL_RCC_OscConfig+0x8ac>)
 80044b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044b2:	4b0a      	ldr	r3, [pc, #40]	@ (80044dc <HAL_RCC_OscConfig+0x8b0>)
 80044b4:	4013      	ands	r3, r2
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80044ba:	00d2      	lsls	r2, r2, #3
 80044bc:	4906      	ldr	r1, [pc, #24]	@ (80044d8 <HAL_RCC_OscConfig+0x8ac>)
 80044be:	4313      	orrs	r3, r2
 80044c0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80044c2:	4b05      	ldr	r3, [pc, #20]	@ (80044d8 <HAL_RCC_OscConfig+0x8ac>)
 80044c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c6:	4a04      	ldr	r2, [pc, #16]	@ (80044d8 <HAL_RCC_OscConfig+0x8ac>)
 80044c8:	f043 0301 	orr.w	r3, r3, #1
 80044cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3730      	adds	r7, #48	@ 0x30
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	58024400 	.word	0x58024400
 80044dc:	ffff0007 	.word	0xffff0007

080044e0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b086      	sub	sp, #24
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d101      	bne.n	80044f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e19c      	b.n	800482e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044f4:	4b8a      	ldr	r3, [pc, #552]	@ (8004720 <HAL_RCC_ClockConfig+0x240>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 030f 	and.w	r3, r3, #15
 80044fc:	683a      	ldr	r2, [r7, #0]
 80044fe:	429a      	cmp	r2, r3
 8004500:	d910      	bls.n	8004524 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004502:	4b87      	ldr	r3, [pc, #540]	@ (8004720 <HAL_RCC_ClockConfig+0x240>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f023 020f 	bic.w	r2, r3, #15
 800450a:	4985      	ldr	r1, [pc, #532]	@ (8004720 <HAL_RCC_ClockConfig+0x240>)
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	4313      	orrs	r3, r2
 8004510:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004512:	4b83      	ldr	r3, [pc, #524]	@ (8004720 <HAL_RCC_ClockConfig+0x240>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 030f 	and.w	r3, r3, #15
 800451a:	683a      	ldr	r2, [r7, #0]
 800451c:	429a      	cmp	r2, r3
 800451e:	d001      	beq.n	8004524 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e184      	b.n	800482e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0304 	and.w	r3, r3, #4
 800452c:	2b00      	cmp	r3, #0
 800452e:	d010      	beq.n	8004552 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	691a      	ldr	r2, [r3, #16]
 8004534:	4b7b      	ldr	r3, [pc, #492]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 8004536:	699b      	ldr	r3, [r3, #24]
 8004538:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800453c:	429a      	cmp	r2, r3
 800453e:	d908      	bls.n	8004552 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004540:	4b78      	ldr	r3, [pc, #480]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	691b      	ldr	r3, [r3, #16]
 800454c:	4975      	ldr	r1, [pc, #468]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 800454e:	4313      	orrs	r3, r2
 8004550:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0308 	and.w	r3, r3, #8
 800455a:	2b00      	cmp	r3, #0
 800455c:	d010      	beq.n	8004580 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	695a      	ldr	r2, [r3, #20]
 8004562:	4b70      	ldr	r3, [pc, #448]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 8004564:	69db      	ldr	r3, [r3, #28]
 8004566:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800456a:	429a      	cmp	r2, r3
 800456c:	d908      	bls.n	8004580 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800456e:	4b6d      	ldr	r3, [pc, #436]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 8004570:	69db      	ldr	r3, [r3, #28]
 8004572:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	496a      	ldr	r1, [pc, #424]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 800457c:	4313      	orrs	r3, r2
 800457e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0310 	and.w	r3, r3, #16
 8004588:	2b00      	cmp	r3, #0
 800458a:	d010      	beq.n	80045ae <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	699a      	ldr	r2, [r3, #24]
 8004590:	4b64      	ldr	r3, [pc, #400]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 8004592:	69db      	ldr	r3, [r3, #28]
 8004594:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004598:	429a      	cmp	r2, r3
 800459a:	d908      	bls.n	80045ae <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800459c:	4b61      	ldr	r3, [pc, #388]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 800459e:	69db      	ldr	r3, [r3, #28]
 80045a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	495e      	ldr	r1, [pc, #376]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0320 	and.w	r3, r3, #32
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d010      	beq.n	80045dc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	69da      	ldr	r2, [r3, #28]
 80045be:	4b59      	ldr	r3, [pc, #356]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 80045c0:	6a1b      	ldr	r3, [r3, #32]
 80045c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d908      	bls.n	80045dc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80045ca:	4b56      	ldr	r3, [pc, #344]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	69db      	ldr	r3, [r3, #28]
 80045d6:	4953      	ldr	r1, [pc, #332]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d010      	beq.n	800460a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	68da      	ldr	r2, [r3, #12]
 80045ec:	4b4d      	ldr	r3, [pc, #308]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 80045ee:	699b      	ldr	r3, [r3, #24]
 80045f0:	f003 030f 	and.w	r3, r3, #15
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d908      	bls.n	800460a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045f8:	4b4a      	ldr	r3, [pc, #296]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	f023 020f 	bic.w	r2, r3, #15
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	4947      	ldr	r1, [pc, #284]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 8004606:	4313      	orrs	r3, r2
 8004608:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0301 	and.w	r3, r3, #1
 8004612:	2b00      	cmp	r3, #0
 8004614:	d055      	beq.n	80046c2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004616:	4b43      	ldr	r3, [pc, #268]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	4940      	ldr	r1, [pc, #256]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 8004624:	4313      	orrs	r3, r2
 8004626:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	2b02      	cmp	r3, #2
 800462e:	d107      	bne.n	8004640 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004630:	4b3c      	ldr	r3, [pc, #240]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d121      	bne.n	8004680 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e0f6      	b.n	800482e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	2b03      	cmp	r3, #3
 8004646:	d107      	bne.n	8004658 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004648:	4b36      	ldr	r3, [pc, #216]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d115      	bne.n	8004680 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e0ea      	b.n	800482e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	2b01      	cmp	r3, #1
 800465e:	d107      	bne.n	8004670 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004660:	4b30      	ldr	r3, [pc, #192]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004668:	2b00      	cmp	r3, #0
 800466a:	d109      	bne.n	8004680 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e0de      	b.n	800482e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004670:	4b2c      	ldr	r3, [pc, #176]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0304 	and.w	r3, r3, #4
 8004678:	2b00      	cmp	r3, #0
 800467a:	d101      	bne.n	8004680 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e0d6      	b.n	800482e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004680:	4b28      	ldr	r3, [pc, #160]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	f023 0207 	bic.w	r2, r3, #7
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	4925      	ldr	r1, [pc, #148]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 800468e:	4313      	orrs	r3, r2
 8004690:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004692:	f7fd faa9 	bl	8001be8 <HAL_GetTick>
 8004696:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004698:	e00a      	b.n	80046b0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800469a:	f7fd faa5 	bl	8001be8 <HAL_GetTick>
 800469e:	4602      	mov	r2, r0
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d901      	bls.n	80046b0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e0be      	b.n	800482e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046b0:	4b1c      	ldr	r3, [pc, #112]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 80046b2:	691b      	ldr	r3, [r3, #16]
 80046b4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	00db      	lsls	r3, r3, #3
 80046be:	429a      	cmp	r2, r3
 80046c0:	d1eb      	bne.n	800469a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0302 	and.w	r3, r3, #2
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d010      	beq.n	80046f0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	68da      	ldr	r2, [r3, #12]
 80046d2:	4b14      	ldr	r3, [pc, #80]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 80046d4:	699b      	ldr	r3, [r3, #24]
 80046d6:	f003 030f 	and.w	r3, r3, #15
 80046da:	429a      	cmp	r2, r3
 80046dc:	d208      	bcs.n	80046f0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046de:	4b11      	ldr	r3, [pc, #68]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	f023 020f 	bic.w	r2, r3, #15
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	490e      	ldr	r1, [pc, #56]	@ (8004724 <HAL_RCC_ClockConfig+0x244>)
 80046ec:	4313      	orrs	r3, r2
 80046ee:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004720 <HAL_RCC_ClockConfig+0x240>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 030f 	and.w	r3, r3, #15
 80046f8:	683a      	ldr	r2, [r7, #0]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d214      	bcs.n	8004728 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046fe:	4b08      	ldr	r3, [pc, #32]	@ (8004720 <HAL_RCC_ClockConfig+0x240>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f023 020f 	bic.w	r2, r3, #15
 8004706:	4906      	ldr	r1, [pc, #24]	@ (8004720 <HAL_RCC_ClockConfig+0x240>)
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	4313      	orrs	r3, r2
 800470c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800470e:	4b04      	ldr	r3, [pc, #16]	@ (8004720 <HAL_RCC_ClockConfig+0x240>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 030f 	and.w	r3, r3, #15
 8004716:	683a      	ldr	r2, [r7, #0]
 8004718:	429a      	cmp	r2, r3
 800471a:	d005      	beq.n	8004728 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	e086      	b.n	800482e <HAL_RCC_ClockConfig+0x34e>
 8004720:	52002000 	.word	0x52002000
 8004724:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 0304 	and.w	r3, r3, #4
 8004730:	2b00      	cmp	r3, #0
 8004732:	d010      	beq.n	8004756 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	691a      	ldr	r2, [r3, #16]
 8004738:	4b3f      	ldr	r3, [pc, #252]	@ (8004838 <HAL_RCC_ClockConfig+0x358>)
 800473a:	699b      	ldr	r3, [r3, #24]
 800473c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004740:	429a      	cmp	r2, r3
 8004742:	d208      	bcs.n	8004756 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004744:	4b3c      	ldr	r3, [pc, #240]	@ (8004838 <HAL_RCC_ClockConfig+0x358>)
 8004746:	699b      	ldr	r3, [r3, #24]
 8004748:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	4939      	ldr	r1, [pc, #228]	@ (8004838 <HAL_RCC_ClockConfig+0x358>)
 8004752:	4313      	orrs	r3, r2
 8004754:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 0308 	and.w	r3, r3, #8
 800475e:	2b00      	cmp	r3, #0
 8004760:	d010      	beq.n	8004784 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	695a      	ldr	r2, [r3, #20]
 8004766:	4b34      	ldr	r3, [pc, #208]	@ (8004838 <HAL_RCC_ClockConfig+0x358>)
 8004768:	69db      	ldr	r3, [r3, #28]
 800476a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800476e:	429a      	cmp	r2, r3
 8004770:	d208      	bcs.n	8004784 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004772:	4b31      	ldr	r3, [pc, #196]	@ (8004838 <HAL_RCC_ClockConfig+0x358>)
 8004774:	69db      	ldr	r3, [r3, #28]
 8004776:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	695b      	ldr	r3, [r3, #20]
 800477e:	492e      	ldr	r1, [pc, #184]	@ (8004838 <HAL_RCC_ClockConfig+0x358>)
 8004780:	4313      	orrs	r3, r2
 8004782:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0310 	and.w	r3, r3, #16
 800478c:	2b00      	cmp	r3, #0
 800478e:	d010      	beq.n	80047b2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	699a      	ldr	r2, [r3, #24]
 8004794:	4b28      	ldr	r3, [pc, #160]	@ (8004838 <HAL_RCC_ClockConfig+0x358>)
 8004796:	69db      	ldr	r3, [r3, #28]
 8004798:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800479c:	429a      	cmp	r2, r3
 800479e:	d208      	bcs.n	80047b2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80047a0:	4b25      	ldr	r3, [pc, #148]	@ (8004838 <HAL_RCC_ClockConfig+0x358>)
 80047a2:	69db      	ldr	r3, [r3, #28]
 80047a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	4922      	ldr	r1, [pc, #136]	@ (8004838 <HAL_RCC_ClockConfig+0x358>)
 80047ae:	4313      	orrs	r3, r2
 80047b0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0320 	and.w	r3, r3, #32
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d010      	beq.n	80047e0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	69da      	ldr	r2, [r3, #28]
 80047c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004838 <HAL_RCC_ClockConfig+0x358>)
 80047c4:	6a1b      	ldr	r3, [r3, #32]
 80047c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d208      	bcs.n	80047e0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80047ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004838 <HAL_RCC_ClockConfig+0x358>)
 80047d0:	6a1b      	ldr	r3, [r3, #32]
 80047d2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	69db      	ldr	r3, [r3, #28]
 80047da:	4917      	ldr	r1, [pc, #92]	@ (8004838 <HAL_RCC_ClockConfig+0x358>)
 80047dc:	4313      	orrs	r3, r2
 80047de:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80047e0:	f000 f834 	bl	800484c <HAL_RCC_GetSysClockFreq>
 80047e4:	4602      	mov	r2, r0
 80047e6:	4b14      	ldr	r3, [pc, #80]	@ (8004838 <HAL_RCC_ClockConfig+0x358>)
 80047e8:	699b      	ldr	r3, [r3, #24]
 80047ea:	0a1b      	lsrs	r3, r3, #8
 80047ec:	f003 030f 	and.w	r3, r3, #15
 80047f0:	4912      	ldr	r1, [pc, #72]	@ (800483c <HAL_RCC_ClockConfig+0x35c>)
 80047f2:	5ccb      	ldrb	r3, [r1, r3]
 80047f4:	f003 031f 	and.w	r3, r3, #31
 80047f8:	fa22 f303 	lsr.w	r3, r2, r3
 80047fc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80047fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004838 <HAL_RCC_ClockConfig+0x358>)
 8004800:	699b      	ldr	r3, [r3, #24]
 8004802:	f003 030f 	and.w	r3, r3, #15
 8004806:	4a0d      	ldr	r2, [pc, #52]	@ (800483c <HAL_RCC_ClockConfig+0x35c>)
 8004808:	5cd3      	ldrb	r3, [r2, r3]
 800480a:	f003 031f 	and.w	r3, r3, #31
 800480e:	693a      	ldr	r2, [r7, #16]
 8004810:	fa22 f303 	lsr.w	r3, r2, r3
 8004814:	4a0a      	ldr	r2, [pc, #40]	@ (8004840 <HAL_RCC_ClockConfig+0x360>)
 8004816:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004818:	4a0a      	ldr	r2, [pc, #40]	@ (8004844 <HAL_RCC_ClockConfig+0x364>)
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800481e:	4b0a      	ldr	r3, [pc, #40]	@ (8004848 <HAL_RCC_ClockConfig+0x368>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4618      	mov	r0, r3
 8004824:	f7fc ff5c 	bl	80016e0 <HAL_InitTick>
 8004828:	4603      	mov	r3, r0
 800482a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800482c:	7bfb      	ldrb	r3, [r7, #15]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3718      	adds	r7, #24
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	58024400 	.word	0x58024400
 800483c:	0800cf6c 	.word	0x0800cf6c
 8004840:	24000004 	.word	0x24000004
 8004844:	24000000 	.word	0x24000000
 8004848:	24000010 	.word	0x24000010

0800484c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800484c:	b480      	push	{r7}
 800484e:	b089      	sub	sp, #36	@ 0x24
 8004850:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004852:	4bb3      	ldr	r3, [pc, #716]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800485a:	2b18      	cmp	r3, #24
 800485c:	f200 8155 	bhi.w	8004b0a <HAL_RCC_GetSysClockFreq+0x2be>
 8004860:	a201      	add	r2, pc, #4	@ (adr r2, 8004868 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004866:	bf00      	nop
 8004868:	080048cd 	.word	0x080048cd
 800486c:	08004b0b 	.word	0x08004b0b
 8004870:	08004b0b 	.word	0x08004b0b
 8004874:	08004b0b 	.word	0x08004b0b
 8004878:	08004b0b 	.word	0x08004b0b
 800487c:	08004b0b 	.word	0x08004b0b
 8004880:	08004b0b 	.word	0x08004b0b
 8004884:	08004b0b 	.word	0x08004b0b
 8004888:	080048f3 	.word	0x080048f3
 800488c:	08004b0b 	.word	0x08004b0b
 8004890:	08004b0b 	.word	0x08004b0b
 8004894:	08004b0b 	.word	0x08004b0b
 8004898:	08004b0b 	.word	0x08004b0b
 800489c:	08004b0b 	.word	0x08004b0b
 80048a0:	08004b0b 	.word	0x08004b0b
 80048a4:	08004b0b 	.word	0x08004b0b
 80048a8:	080048f9 	.word	0x080048f9
 80048ac:	08004b0b 	.word	0x08004b0b
 80048b0:	08004b0b 	.word	0x08004b0b
 80048b4:	08004b0b 	.word	0x08004b0b
 80048b8:	08004b0b 	.word	0x08004b0b
 80048bc:	08004b0b 	.word	0x08004b0b
 80048c0:	08004b0b 	.word	0x08004b0b
 80048c4:	08004b0b 	.word	0x08004b0b
 80048c8:	080048ff 	.word	0x080048ff
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80048cc:	4b94      	ldr	r3, [pc, #592]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0320 	and.w	r3, r3, #32
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d009      	beq.n	80048ec <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80048d8:	4b91      	ldr	r3, [pc, #580]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	08db      	lsrs	r3, r3, #3
 80048de:	f003 0303 	and.w	r3, r3, #3
 80048e2:	4a90      	ldr	r2, [pc, #576]	@ (8004b24 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80048e4:	fa22 f303 	lsr.w	r3, r2, r3
 80048e8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80048ea:	e111      	b.n	8004b10 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80048ec:	4b8d      	ldr	r3, [pc, #564]	@ (8004b24 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80048ee:	61bb      	str	r3, [r7, #24]
      break;
 80048f0:	e10e      	b.n	8004b10 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80048f2:	4b8d      	ldr	r3, [pc, #564]	@ (8004b28 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80048f4:	61bb      	str	r3, [r7, #24]
      break;
 80048f6:	e10b      	b.n	8004b10 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80048f8:	4b8c      	ldr	r3, [pc, #560]	@ (8004b2c <HAL_RCC_GetSysClockFreq+0x2e0>)
 80048fa:	61bb      	str	r3, [r7, #24]
      break;
 80048fc:	e108      	b.n	8004b10 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80048fe:	4b88      	ldr	r3, [pc, #544]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004902:	f003 0303 	and.w	r3, r3, #3
 8004906:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004908:	4b85      	ldr	r3, [pc, #532]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800490a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490c:	091b      	lsrs	r3, r3, #4
 800490e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004912:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004914:	4b82      	ldr	r3, [pc, #520]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004918:	f003 0301 	and.w	r3, r3, #1
 800491c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800491e:	4b80      	ldr	r3, [pc, #512]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004920:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004922:	08db      	lsrs	r3, r3, #3
 8004924:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004928:	68fa      	ldr	r2, [r7, #12]
 800492a:	fb02 f303 	mul.w	r3, r2, r3
 800492e:	ee07 3a90 	vmov	s15, r3
 8004932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004936:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	2b00      	cmp	r3, #0
 800493e:	f000 80e1 	beq.w	8004b04 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	2b02      	cmp	r3, #2
 8004946:	f000 8083 	beq.w	8004a50 <HAL_RCC_GetSysClockFreq+0x204>
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2b02      	cmp	r3, #2
 800494e:	f200 80a1 	bhi.w	8004a94 <HAL_RCC_GetSysClockFreq+0x248>
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d003      	beq.n	8004960 <HAL_RCC_GetSysClockFreq+0x114>
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	2b01      	cmp	r3, #1
 800495c:	d056      	beq.n	8004a0c <HAL_RCC_GetSysClockFreq+0x1c0>
 800495e:	e099      	b.n	8004a94 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004960:	4b6f      	ldr	r3, [pc, #444]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0320 	and.w	r3, r3, #32
 8004968:	2b00      	cmp	r3, #0
 800496a:	d02d      	beq.n	80049c8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800496c:	4b6c      	ldr	r3, [pc, #432]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	08db      	lsrs	r3, r3, #3
 8004972:	f003 0303 	and.w	r3, r3, #3
 8004976:	4a6b      	ldr	r2, [pc, #428]	@ (8004b24 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004978:	fa22 f303 	lsr.w	r3, r2, r3
 800497c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	ee07 3a90 	vmov	s15, r3
 8004984:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	ee07 3a90 	vmov	s15, r3
 800498e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004992:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004996:	4b62      	ldr	r3, [pc, #392]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800499a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800499e:	ee07 3a90 	vmov	s15, r3
 80049a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80049aa:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004b30 <HAL_RCC_GetSysClockFreq+0x2e4>
 80049ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049c2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80049c6:	e087      	b.n	8004ad8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	ee07 3a90 	vmov	s15, r3
 80049ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049d2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004b34 <HAL_RCC_GetSysClockFreq+0x2e8>
 80049d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049da:	4b51      	ldr	r3, [pc, #324]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049e2:	ee07 3a90 	vmov	s15, r3
 80049e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80049ee:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004b30 <HAL_RCC_GetSysClockFreq+0x2e4>
 80049f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a06:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004a0a:	e065      	b.n	8004ad8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	ee07 3a90 	vmov	s15, r3
 8004a12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a16:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004b38 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004a1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a1e:	4b40      	ldr	r3, [pc, #256]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a26:	ee07 3a90 	vmov	s15, r3
 8004a2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a2e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a32:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004b30 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004a36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a4a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004a4e:	e043      	b.n	8004ad8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	ee07 3a90 	vmov	s15, r3
 8004a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a5a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004b3c <HAL_RCC_GetSysClockFreq+0x2f0>
 8004a5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a62:	4b2f      	ldr	r3, [pc, #188]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a6a:	ee07 3a90 	vmov	s15, r3
 8004a6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a72:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a76:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004b30 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004a7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a8e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004a92:	e021      	b.n	8004ad8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	ee07 3a90 	vmov	s15, r3
 8004a9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a9e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004b38 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004aa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004aa6:	4b1e      	ldr	r3, [pc, #120]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aae:	ee07 3a90 	vmov	s15, r3
 8004ab2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ab6:	ed97 6a02 	vldr	s12, [r7, #8]
 8004aba:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004b30 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004abe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ac2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ac6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004aca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ace:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ad2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004ad6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004ad8:	4b11      	ldr	r3, [pc, #68]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004adc:	0a5b      	lsrs	r3, r3, #9
 8004ade:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	ee07 3a90 	vmov	s15, r3
 8004aec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004af0:	edd7 6a07 	vldr	s13, [r7, #28]
 8004af4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004af8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004afc:	ee17 3a90 	vmov	r3, s15
 8004b00:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004b02:	e005      	b.n	8004b10 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004b04:	2300      	movs	r3, #0
 8004b06:	61bb      	str	r3, [r7, #24]
      break;
 8004b08:	e002      	b.n	8004b10 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004b0a:	4b07      	ldr	r3, [pc, #28]	@ (8004b28 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004b0c:	61bb      	str	r3, [r7, #24]
      break;
 8004b0e:	bf00      	nop
  }

  return sysclockfreq;
 8004b10:	69bb      	ldr	r3, [r7, #24]
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3724      	adds	r7, #36	@ 0x24
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	58024400 	.word	0x58024400
 8004b24:	03d09000 	.word	0x03d09000
 8004b28:	003d0900 	.word	0x003d0900
 8004b2c:	017d7840 	.word	0x017d7840
 8004b30:	46000000 	.word	0x46000000
 8004b34:	4c742400 	.word	0x4c742400
 8004b38:	4a742400 	.word	0x4a742400
 8004b3c:	4bbebc20 	.word	0x4bbebc20

08004b40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004b46:	f7ff fe81 	bl	800484c <HAL_RCC_GetSysClockFreq>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	4b10      	ldr	r3, [pc, #64]	@ (8004b90 <HAL_RCC_GetHCLKFreq+0x50>)
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	0a1b      	lsrs	r3, r3, #8
 8004b52:	f003 030f 	and.w	r3, r3, #15
 8004b56:	490f      	ldr	r1, [pc, #60]	@ (8004b94 <HAL_RCC_GetHCLKFreq+0x54>)
 8004b58:	5ccb      	ldrb	r3, [r1, r3]
 8004b5a:	f003 031f 	and.w	r3, r3, #31
 8004b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b62:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b64:	4b0a      	ldr	r3, [pc, #40]	@ (8004b90 <HAL_RCC_GetHCLKFreq+0x50>)
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	f003 030f 	and.w	r3, r3, #15
 8004b6c:	4a09      	ldr	r2, [pc, #36]	@ (8004b94 <HAL_RCC_GetHCLKFreq+0x54>)
 8004b6e:	5cd3      	ldrb	r3, [r2, r3]
 8004b70:	f003 031f 	and.w	r3, r3, #31
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	fa22 f303 	lsr.w	r3, r2, r3
 8004b7a:	4a07      	ldr	r2, [pc, #28]	@ (8004b98 <HAL_RCC_GetHCLKFreq+0x58>)
 8004b7c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004b7e:	4a07      	ldr	r2, [pc, #28]	@ (8004b9c <HAL_RCC_GetHCLKFreq+0x5c>)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004b84:	4b04      	ldr	r3, [pc, #16]	@ (8004b98 <HAL_RCC_GetHCLKFreq+0x58>)
 8004b86:	681b      	ldr	r3, [r3, #0]
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3708      	adds	r7, #8
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	58024400 	.word	0x58024400
 8004b94:	0800cf6c 	.word	0x0800cf6c
 8004b98:	24000004 	.word	0x24000004
 8004b9c:	24000000 	.word	0x24000000

08004ba0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004ba4:	f7ff ffcc 	bl	8004b40 <HAL_RCC_GetHCLKFreq>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	4b06      	ldr	r3, [pc, #24]	@ (8004bc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bac:	69db      	ldr	r3, [r3, #28]
 8004bae:	091b      	lsrs	r3, r3, #4
 8004bb0:	f003 0307 	and.w	r3, r3, #7
 8004bb4:	4904      	ldr	r1, [pc, #16]	@ (8004bc8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004bb6:	5ccb      	ldrb	r3, [r1, r3]
 8004bb8:	f003 031f 	and.w	r3, r3, #31
 8004bbc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	58024400 	.word	0x58024400
 8004bc8:	0800cf6c 	.word	0x0800cf6c

08004bcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004bd0:	f7ff ffb6 	bl	8004b40 <HAL_RCC_GetHCLKFreq>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	4b06      	ldr	r3, [pc, #24]	@ (8004bf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	0a1b      	lsrs	r3, r3, #8
 8004bdc:	f003 0307 	and.w	r3, r3, #7
 8004be0:	4904      	ldr	r1, [pc, #16]	@ (8004bf4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004be2:	5ccb      	ldrb	r3, [r1, r3]
 8004be4:	f003 031f 	and.w	r3, r3, #31
 8004be8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	58024400 	.word	0x58024400
 8004bf4:	0800cf6c 	.word	0x0800cf6c

08004bf8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b083      	sub	sp, #12
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	223f      	movs	r2, #63	@ 0x3f
 8004c06:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c08:	4b1a      	ldr	r3, [pc, #104]	@ (8004c74 <HAL_RCC_GetClockConfig+0x7c>)
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	f003 0207 	and.w	r2, r3, #7
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8004c14:	4b17      	ldr	r3, [pc, #92]	@ (8004c74 <HAL_RCC_GetClockConfig+0x7c>)
 8004c16:	699b      	ldr	r3, [r3, #24]
 8004c18:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004c20:	4b14      	ldr	r3, [pc, #80]	@ (8004c74 <HAL_RCC_GetClockConfig+0x7c>)
 8004c22:	699b      	ldr	r3, [r3, #24]
 8004c24:	f003 020f 	and.w	r2, r3, #15
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004c2c:	4b11      	ldr	r3, [pc, #68]	@ (8004c74 <HAL_RCC_GetClockConfig+0x7c>)
 8004c2e:	699b      	ldr	r3, [r3, #24]
 8004c30:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004c38:	4b0e      	ldr	r3, [pc, #56]	@ (8004c74 <HAL_RCC_GetClockConfig+0x7c>)
 8004c3a:	69db      	ldr	r3, [r3, #28]
 8004c3c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004c44:	4b0b      	ldr	r3, [pc, #44]	@ (8004c74 <HAL_RCC_GetClockConfig+0x7c>)
 8004c46:	69db      	ldr	r3, [r3, #28]
 8004c48:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004c50:	4b08      	ldr	r3, [pc, #32]	@ (8004c74 <HAL_RCC_GetClockConfig+0x7c>)
 8004c52:	6a1b      	ldr	r3, [r3, #32]
 8004c54:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004c5c:	4b06      	ldr	r3, [pc, #24]	@ (8004c78 <HAL_RCC_GetClockConfig+0x80>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 020f 	and.w	r2, r3, #15
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	601a      	str	r2, [r3, #0]
}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr
 8004c74:	58024400 	.word	0x58024400
 8004c78:	52002000 	.word	0x52002000

08004c7c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c80:	b0ca      	sub	sp, #296	@ 0x128
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004c88:	2300      	movs	r3, #0
 8004c8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004c8e:	2300      	movs	r3, #0
 8004c90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004ca0:	2500      	movs	r5, #0
 8004ca2:	ea54 0305 	orrs.w	r3, r4, r5
 8004ca6:	d049      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004cb2:	d02f      	beq.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004cb4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004cb8:	d828      	bhi.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004cba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004cbe:	d01a      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004cc0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004cc4:	d822      	bhi.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d003      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004cca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004cce:	d007      	beq.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004cd0:	e01c      	b.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cd2:	4bb8      	ldr	r3, [pc, #736]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cd6:	4ab7      	ldr	r2, [pc, #732]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004cde:	e01a      	b.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce4:	3308      	adds	r3, #8
 8004ce6:	2102      	movs	r1, #2
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f002 fb61 	bl	80073b0 <RCCEx_PLL2_Config>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004cf4:	e00f      	b.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cfa:	3328      	adds	r3, #40	@ 0x28
 8004cfc:	2102      	movs	r1, #2
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f002 fc08 	bl	8007514 <RCCEx_PLL3_Config>
 8004d04:	4603      	mov	r3, r0
 8004d06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004d0a:	e004      	b.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d12:	e000      	b.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004d14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d10a      	bne.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004d1e:	4ba5      	ldr	r3, [pc, #660]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d22:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d2c:	4aa1      	ldr	r2, [pc, #644]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d2e:	430b      	orrs	r3, r1
 8004d30:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d32:	e003      	b.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d44:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004d48:	f04f 0900 	mov.w	r9, #0
 8004d4c:	ea58 0309 	orrs.w	r3, r8, r9
 8004d50:	d047      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d58:	2b04      	cmp	r3, #4
 8004d5a:	d82a      	bhi.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004d5c:	a201      	add	r2, pc, #4	@ (adr r2, 8004d64 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d62:	bf00      	nop
 8004d64:	08004d79 	.word	0x08004d79
 8004d68:	08004d87 	.word	0x08004d87
 8004d6c:	08004d9d 	.word	0x08004d9d
 8004d70:	08004dbb 	.word	0x08004dbb
 8004d74:	08004dbb 	.word	0x08004dbb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d78:	4b8e      	ldr	r3, [pc, #568]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d7c:	4a8d      	ldr	r2, [pc, #564]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d84:	e01a      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d8a:	3308      	adds	r3, #8
 8004d8c:	2100      	movs	r1, #0
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f002 fb0e 	bl	80073b0 <RCCEx_PLL2_Config>
 8004d94:	4603      	mov	r3, r0
 8004d96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d9a:	e00f      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da0:	3328      	adds	r3, #40	@ 0x28
 8004da2:	2100      	movs	r1, #0
 8004da4:	4618      	mov	r0, r3
 8004da6:	f002 fbb5 	bl	8007514 <RCCEx_PLL3_Config>
 8004daa:	4603      	mov	r3, r0
 8004dac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004db0:	e004      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004db8:	e000      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004dba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10a      	bne.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004dc4:	4b7b      	ldr	r3, [pc, #492]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dc8:	f023 0107 	bic.w	r1, r3, #7
 8004dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dd2:	4a78      	ldr	r2, [pc, #480]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dd4:	430b      	orrs	r3, r1
 8004dd6:	6513      	str	r3, [r2, #80]	@ 0x50
 8004dd8:	e003      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dea:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004dee:	f04f 0b00 	mov.w	fp, #0
 8004df2:	ea5a 030b 	orrs.w	r3, sl, fp
 8004df6:	d04c      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e02:	d030      	beq.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004e04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e08:	d829      	bhi.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004e0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e0c:	d02d      	beq.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004e0e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e10:	d825      	bhi.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004e12:	2b80      	cmp	r3, #128	@ 0x80
 8004e14:	d018      	beq.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004e16:	2b80      	cmp	r3, #128	@ 0x80
 8004e18:	d821      	bhi.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d002      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004e1e:	2b40      	cmp	r3, #64	@ 0x40
 8004e20:	d007      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004e22:	e01c      	b.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e24:	4b63      	ldr	r3, [pc, #396]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e28:	4a62      	ldr	r2, [pc, #392]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004e30:	e01c      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e36:	3308      	adds	r3, #8
 8004e38:	2100      	movs	r1, #0
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f002 fab8 	bl	80073b0 <RCCEx_PLL2_Config>
 8004e40:	4603      	mov	r3, r0
 8004e42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004e46:	e011      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e4c:	3328      	adds	r3, #40	@ 0x28
 8004e4e:	2100      	movs	r1, #0
 8004e50:	4618      	mov	r0, r3
 8004e52:	f002 fb5f 	bl	8007514 <RCCEx_PLL3_Config>
 8004e56:	4603      	mov	r3, r0
 8004e58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004e5c:	e006      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e64:	e002      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004e66:	bf00      	nop
 8004e68:	e000      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004e6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d10a      	bne.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004e74:	4b4f      	ldr	r3, [pc, #316]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e78:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e82:	4a4c      	ldr	r2, [pc, #304]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e84:	430b      	orrs	r3, r1
 8004e86:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e88:	e003      	b.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e9a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004e9e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004ea8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004eac:	460b      	mov	r3, r1
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	d053      	beq.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004eba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ebe:	d035      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004ec0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ec4:	d82e      	bhi.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004ec6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004eca:	d031      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004ecc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004ed0:	d828      	bhi.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004ed2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ed6:	d01a      	beq.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004ed8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004edc:	d822      	bhi.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d003      	beq.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004ee2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ee6:	d007      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004ee8:	e01c      	b.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004eea:	4b32      	ldr	r3, [pc, #200]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eee:	4a31      	ldr	r2, [pc, #196]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ef0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ef4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ef6:	e01c      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efc:	3308      	adds	r3, #8
 8004efe:	2100      	movs	r1, #0
 8004f00:	4618      	mov	r0, r3
 8004f02:	f002 fa55 	bl	80073b0 <RCCEx_PLL2_Config>
 8004f06:	4603      	mov	r3, r0
 8004f08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004f0c:	e011      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f12:	3328      	adds	r3, #40	@ 0x28
 8004f14:	2100      	movs	r1, #0
 8004f16:	4618      	mov	r0, r3
 8004f18:	f002 fafc 	bl	8007514 <RCCEx_PLL3_Config>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f22:	e006      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f2a:	e002      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004f2c:	bf00      	nop
 8004f2e:	e000      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004f30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d10b      	bne.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004f3a:	4b1e      	ldr	r3, [pc, #120]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f3e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f46:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004f4a:	4a1a      	ldr	r2, [pc, #104]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f4c:	430b      	orrs	r3, r1
 8004f4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f50:	e003      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f62:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004f66:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004f70:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004f74:	460b      	mov	r3, r1
 8004f76:	4313      	orrs	r3, r2
 8004f78:	d056      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f7e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004f82:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f86:	d038      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004f88:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f8c:	d831      	bhi.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004f8e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004f92:	d034      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004f94:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004f98:	d82b      	bhi.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004f9a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f9e:	d01d      	beq.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004fa0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fa4:	d825      	bhi.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d006      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004faa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004fae:	d00a      	beq.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004fb0:	e01f      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004fb2:	bf00      	nop
 8004fb4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fb8:	4ba2      	ldr	r3, [pc, #648]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fbc:	4aa1      	ldr	r2, [pc, #644]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004fc4:	e01c      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fca:	3308      	adds	r3, #8
 8004fcc:	2100      	movs	r1, #0
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f002 f9ee 	bl	80073b0 <RCCEx_PLL2_Config>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004fda:	e011      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004fdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fe0:	3328      	adds	r3, #40	@ 0x28
 8004fe2:	2100      	movs	r1, #0
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f002 fa95 	bl	8007514 <RCCEx_PLL3_Config>
 8004fea:	4603      	mov	r3, r0
 8004fec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ff0:	e006      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ff8:	e002      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004ffa:	bf00      	nop
 8004ffc:	e000      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004ffe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005000:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005004:	2b00      	cmp	r3, #0
 8005006:	d10b      	bne.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005008:	4b8e      	ldr	r3, [pc, #568]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800500a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800500c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005014:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005018:	4a8a      	ldr	r2, [pc, #552]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800501a:	430b      	orrs	r3, r1
 800501c:	6593      	str	r3, [r2, #88]	@ 0x58
 800501e:	e003      	b.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005020:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005024:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800502c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005030:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005034:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005038:	2300      	movs	r3, #0
 800503a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800503e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005042:	460b      	mov	r3, r1
 8005044:	4313      	orrs	r3, r2
 8005046:	d03a      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800504e:	2b30      	cmp	r3, #48	@ 0x30
 8005050:	d01f      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005052:	2b30      	cmp	r3, #48	@ 0x30
 8005054:	d819      	bhi.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005056:	2b20      	cmp	r3, #32
 8005058:	d00c      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800505a:	2b20      	cmp	r3, #32
 800505c:	d815      	bhi.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800505e:	2b00      	cmp	r3, #0
 8005060:	d019      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005062:	2b10      	cmp	r3, #16
 8005064:	d111      	bne.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005066:	4b77      	ldr	r3, [pc, #476]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800506a:	4a76      	ldr	r2, [pc, #472]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800506c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005070:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005072:	e011      	b.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005074:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005078:	3308      	adds	r3, #8
 800507a:	2102      	movs	r1, #2
 800507c:	4618      	mov	r0, r3
 800507e:	f002 f997 	bl	80073b0 <RCCEx_PLL2_Config>
 8005082:	4603      	mov	r3, r0
 8005084:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005088:	e006      	b.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005090:	e002      	b.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005092:	bf00      	nop
 8005094:	e000      	b.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005096:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005098:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800509c:	2b00      	cmp	r3, #0
 800509e:	d10a      	bne.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80050a0:	4b68      	ldr	r3, [pc, #416]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050a4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80050a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050ae:	4a65      	ldr	r2, [pc, #404]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050b0:	430b      	orrs	r3, r1
 80050b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80050b4:	e003      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80050be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80050ca:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80050ce:	2300      	movs	r3, #0
 80050d0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80050d4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80050d8:	460b      	mov	r3, r1
 80050da:	4313      	orrs	r3, r2
 80050dc:	d051      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80050de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050e8:	d035      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80050ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050ee:	d82e      	bhi.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80050f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80050f4:	d031      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80050f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80050fa:	d828      	bhi.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80050fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005100:	d01a      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005102:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005106:	d822      	bhi.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005108:	2b00      	cmp	r3, #0
 800510a:	d003      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800510c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005110:	d007      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005112:	e01c      	b.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005114:	4b4b      	ldr	r3, [pc, #300]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005118:	4a4a      	ldr	r2, [pc, #296]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800511a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800511e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005120:	e01c      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005126:	3308      	adds	r3, #8
 8005128:	2100      	movs	r1, #0
 800512a:	4618      	mov	r0, r3
 800512c:	f002 f940 	bl	80073b0 <RCCEx_PLL2_Config>
 8005130:	4603      	mov	r3, r0
 8005132:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005136:	e011      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800513c:	3328      	adds	r3, #40	@ 0x28
 800513e:	2100      	movs	r1, #0
 8005140:	4618      	mov	r0, r3
 8005142:	f002 f9e7 	bl	8007514 <RCCEx_PLL3_Config>
 8005146:	4603      	mov	r3, r0
 8005148:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800514c:	e006      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005154:	e002      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005156:	bf00      	nop
 8005158:	e000      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800515a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800515c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005160:	2b00      	cmp	r3, #0
 8005162:	d10a      	bne.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005164:	4b37      	ldr	r3, [pc, #220]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005166:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005168:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800516c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005170:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005172:	4a34      	ldr	r2, [pc, #208]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005174:	430b      	orrs	r3, r1
 8005176:	6513      	str	r3, [r2, #80]	@ 0x50
 8005178:	e003      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800517a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800517e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800518a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800518e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005192:	2300      	movs	r3, #0
 8005194:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005198:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800519c:	460b      	mov	r3, r1
 800519e:	4313      	orrs	r3, r2
 80051a0:	d056      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80051a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80051ac:	d033      	beq.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80051ae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80051b2:	d82c      	bhi.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80051b4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80051b8:	d02f      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80051ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80051be:	d826      	bhi.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80051c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80051c4:	d02b      	beq.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80051c6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80051ca:	d820      	bhi.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80051cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051d0:	d012      	beq.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80051d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051d6:	d81a      	bhi.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d022      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80051dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051e0:	d115      	bne.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e6:	3308      	adds	r3, #8
 80051e8:	2101      	movs	r1, #1
 80051ea:	4618      	mov	r0, r3
 80051ec:	f002 f8e0 	bl	80073b0 <RCCEx_PLL2_Config>
 80051f0:	4603      	mov	r3, r0
 80051f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80051f6:	e015      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80051f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051fc:	3328      	adds	r3, #40	@ 0x28
 80051fe:	2101      	movs	r1, #1
 8005200:	4618      	mov	r0, r3
 8005202:	f002 f987 	bl	8007514 <RCCEx_PLL3_Config>
 8005206:	4603      	mov	r3, r0
 8005208:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800520c:	e00a      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005214:	e006      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005216:	bf00      	nop
 8005218:	e004      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800521a:	bf00      	nop
 800521c:	e002      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800521e:	bf00      	nop
 8005220:	e000      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005222:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005224:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005228:	2b00      	cmp	r3, #0
 800522a:	d10d      	bne.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800522c:	4b05      	ldr	r3, [pc, #20]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800522e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005230:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005234:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005238:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800523a:	4a02      	ldr	r2, [pc, #8]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800523c:	430b      	orrs	r3, r1
 800523e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005240:	e006      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005242:	bf00      	nop
 8005244:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005248:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800524c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005258:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800525c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005260:	2300      	movs	r3, #0
 8005262:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005266:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800526a:	460b      	mov	r3, r1
 800526c:	4313      	orrs	r3, r2
 800526e:	d055      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005274:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005278:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800527c:	d033      	beq.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800527e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005282:	d82c      	bhi.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005284:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005288:	d02f      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800528a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800528e:	d826      	bhi.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005290:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005294:	d02b      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005296:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800529a:	d820      	bhi.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x662>
 800529c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052a0:	d012      	beq.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80052a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052a6:	d81a      	bhi.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x662>
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d022      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80052ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052b0:	d115      	bne.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80052b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b6:	3308      	adds	r3, #8
 80052b8:	2101      	movs	r1, #1
 80052ba:	4618      	mov	r0, r3
 80052bc:	f002 f878 	bl	80073b0 <RCCEx_PLL2_Config>
 80052c0:	4603      	mov	r3, r0
 80052c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80052c6:	e015      	b.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052cc:	3328      	adds	r3, #40	@ 0x28
 80052ce:	2101      	movs	r1, #1
 80052d0:	4618      	mov	r0, r3
 80052d2:	f002 f91f 	bl	8007514 <RCCEx_PLL3_Config>
 80052d6:	4603      	mov	r3, r0
 80052d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80052dc:	e00a      	b.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052e4:	e006      	b.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80052e6:	bf00      	nop
 80052e8:	e004      	b.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80052ea:	bf00      	nop
 80052ec:	e002      	b.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80052ee:	bf00      	nop
 80052f0:	e000      	b.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80052f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d10b      	bne.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80052fc:	4ba3      	ldr	r3, [pc, #652]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005300:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005304:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005308:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800530c:	4a9f      	ldr	r2, [pc, #636]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800530e:	430b      	orrs	r3, r1
 8005310:	6593      	str	r3, [r2, #88]	@ 0x58
 8005312:	e003      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005314:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005318:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800531c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005324:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005328:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800532c:	2300      	movs	r3, #0
 800532e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005332:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005336:	460b      	mov	r3, r1
 8005338:	4313      	orrs	r3, r2
 800533a:	d037      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800533c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005342:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005346:	d00e      	beq.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005348:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800534c:	d816      	bhi.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800534e:	2b00      	cmp	r3, #0
 8005350:	d018      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005352:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005356:	d111      	bne.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005358:	4b8c      	ldr	r3, [pc, #560]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800535a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800535c:	4a8b      	ldr	r2, [pc, #556]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800535e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005362:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005364:	e00f      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800536a:	3308      	adds	r3, #8
 800536c:	2101      	movs	r1, #1
 800536e:	4618      	mov	r0, r3
 8005370:	f002 f81e 	bl	80073b0 <RCCEx_PLL2_Config>
 8005374:	4603      	mov	r3, r0
 8005376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800537a:	e004      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005382:	e000      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005384:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005386:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800538a:	2b00      	cmp	r3, #0
 800538c:	d10a      	bne.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800538e:	4b7f      	ldr	r3, [pc, #508]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005390:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005392:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005396:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800539a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800539c:	4a7b      	ldr	r2, [pc, #492]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800539e:	430b      	orrs	r3, r1
 80053a0:	6513      	str	r3, [r2, #80]	@ 0x50
 80053a2:	e003      	b.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80053ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80053b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80053bc:	2300      	movs	r3, #0
 80053be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80053c2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80053c6:	460b      	mov	r3, r1
 80053c8:	4313      	orrs	r3, r2
 80053ca:	d039      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80053cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053d2:	2b03      	cmp	r3, #3
 80053d4:	d81c      	bhi.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80053d6:	a201      	add	r2, pc, #4	@ (adr r2, 80053dc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80053d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053dc:	08005419 	.word	0x08005419
 80053e0:	080053ed 	.word	0x080053ed
 80053e4:	080053fb 	.word	0x080053fb
 80053e8:	08005419 	.word	0x08005419
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053ec:	4b67      	ldr	r3, [pc, #412]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f0:	4a66      	ldr	r2, [pc, #408]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80053f8:	e00f      	b.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80053fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053fe:	3308      	adds	r3, #8
 8005400:	2102      	movs	r1, #2
 8005402:	4618      	mov	r0, r3
 8005404:	f001 ffd4 	bl	80073b0 <RCCEx_PLL2_Config>
 8005408:	4603      	mov	r3, r0
 800540a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800540e:	e004      	b.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005416:	e000      	b.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005418:	bf00      	nop
    }

    if (ret == HAL_OK)
 800541a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800541e:	2b00      	cmp	r3, #0
 8005420:	d10a      	bne.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005422:	4b5a      	ldr	r3, [pc, #360]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005426:	f023 0103 	bic.w	r1, r3, #3
 800542a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800542e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005430:	4a56      	ldr	r2, [pc, #344]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005432:	430b      	orrs	r3, r1
 8005434:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005436:	e003      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005438:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800543c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005448:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800544c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005450:	2300      	movs	r3, #0
 8005452:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005456:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800545a:	460b      	mov	r3, r1
 800545c:	4313      	orrs	r3, r2
 800545e:	f000 809f 	beq.w	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005462:	4b4b      	ldr	r3, [pc, #300]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a4a      	ldr	r2, [pc, #296]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005468:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800546c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800546e:	f7fc fbbb 	bl	8001be8 <HAL_GetTick>
 8005472:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005476:	e00b      	b.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005478:	f7fc fbb6 	bl	8001be8 <HAL_GetTick>
 800547c:	4602      	mov	r2, r0
 800547e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005482:	1ad3      	subs	r3, r2, r3
 8005484:	2b64      	cmp	r3, #100	@ 0x64
 8005486:	d903      	bls.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005488:	2303      	movs	r3, #3
 800548a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800548e:	e005      	b.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005490:	4b3f      	ldr	r3, [pc, #252]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005498:	2b00      	cmp	r3, #0
 800549a:	d0ed      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800549c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d179      	bne.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80054a4:	4b39      	ldr	r3, [pc, #228]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054a6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80054a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80054b0:	4053      	eors	r3, r2
 80054b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d015      	beq.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80054ba:	4b34      	ldr	r3, [pc, #208]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054c2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80054c6:	4b31      	ldr	r3, [pc, #196]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054ca:	4a30      	ldr	r2, [pc, #192]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054d0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80054d2:	4b2e      	ldr	r3, [pc, #184]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054d6:	4a2d      	ldr	r2, [pc, #180]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054dc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80054de:	4a2b      	ldr	r2, [pc, #172]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054e0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80054e4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80054e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80054ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054f2:	d118      	bne.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054f4:	f7fc fb78 	bl	8001be8 <HAL_GetTick>
 80054f8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80054fc:	e00d      	b.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054fe:	f7fc fb73 	bl	8001be8 <HAL_GetTick>
 8005502:	4602      	mov	r2, r0
 8005504:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005508:	1ad2      	subs	r2, r2, r3
 800550a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800550e:	429a      	cmp	r2, r3
 8005510:	d903      	bls.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005512:	2303      	movs	r3, #3
 8005514:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005518:	e005      	b.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800551a:	4b1c      	ldr	r3, [pc, #112]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800551c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800551e:	f003 0302 	and.w	r3, r3, #2
 8005522:	2b00      	cmp	r3, #0
 8005524:	d0eb      	beq.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005526:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800552a:	2b00      	cmp	r3, #0
 800552c:	d129      	bne.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800552e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005532:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005536:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800553a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800553e:	d10e      	bne.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005540:	4b12      	ldr	r3, [pc, #72]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800554c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005550:	091a      	lsrs	r2, r3, #4
 8005552:	4b10      	ldr	r3, [pc, #64]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005554:	4013      	ands	r3, r2
 8005556:	4a0d      	ldr	r2, [pc, #52]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005558:	430b      	orrs	r3, r1
 800555a:	6113      	str	r3, [r2, #16]
 800555c:	e005      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800555e:	4b0b      	ldr	r3, [pc, #44]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005560:	691b      	ldr	r3, [r3, #16]
 8005562:	4a0a      	ldr	r2, [pc, #40]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005564:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005568:	6113      	str	r3, [r2, #16]
 800556a:	4b08      	ldr	r3, [pc, #32]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800556c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800556e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005572:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005576:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800557a:	4a04      	ldr	r2, [pc, #16]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800557c:	430b      	orrs	r3, r1
 800557e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005580:	e00e      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005582:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005586:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800558a:	e009      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800558c:	58024400 	.word	0x58024400
 8005590:	58024800 	.word	0x58024800
 8005594:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005598:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800559c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80055a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a8:	f002 0301 	and.w	r3, r2, #1
 80055ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80055b0:	2300      	movs	r3, #0
 80055b2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80055b6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80055ba:	460b      	mov	r3, r1
 80055bc:	4313      	orrs	r3, r2
 80055be:	f000 8089 	beq.w	80056d4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80055c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80055c8:	2b28      	cmp	r3, #40	@ 0x28
 80055ca:	d86b      	bhi.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80055cc:	a201      	add	r2, pc, #4	@ (adr r2, 80055d4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80055ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055d2:	bf00      	nop
 80055d4:	080056ad 	.word	0x080056ad
 80055d8:	080056a5 	.word	0x080056a5
 80055dc:	080056a5 	.word	0x080056a5
 80055e0:	080056a5 	.word	0x080056a5
 80055e4:	080056a5 	.word	0x080056a5
 80055e8:	080056a5 	.word	0x080056a5
 80055ec:	080056a5 	.word	0x080056a5
 80055f0:	080056a5 	.word	0x080056a5
 80055f4:	08005679 	.word	0x08005679
 80055f8:	080056a5 	.word	0x080056a5
 80055fc:	080056a5 	.word	0x080056a5
 8005600:	080056a5 	.word	0x080056a5
 8005604:	080056a5 	.word	0x080056a5
 8005608:	080056a5 	.word	0x080056a5
 800560c:	080056a5 	.word	0x080056a5
 8005610:	080056a5 	.word	0x080056a5
 8005614:	0800568f 	.word	0x0800568f
 8005618:	080056a5 	.word	0x080056a5
 800561c:	080056a5 	.word	0x080056a5
 8005620:	080056a5 	.word	0x080056a5
 8005624:	080056a5 	.word	0x080056a5
 8005628:	080056a5 	.word	0x080056a5
 800562c:	080056a5 	.word	0x080056a5
 8005630:	080056a5 	.word	0x080056a5
 8005634:	080056ad 	.word	0x080056ad
 8005638:	080056a5 	.word	0x080056a5
 800563c:	080056a5 	.word	0x080056a5
 8005640:	080056a5 	.word	0x080056a5
 8005644:	080056a5 	.word	0x080056a5
 8005648:	080056a5 	.word	0x080056a5
 800564c:	080056a5 	.word	0x080056a5
 8005650:	080056a5 	.word	0x080056a5
 8005654:	080056ad 	.word	0x080056ad
 8005658:	080056a5 	.word	0x080056a5
 800565c:	080056a5 	.word	0x080056a5
 8005660:	080056a5 	.word	0x080056a5
 8005664:	080056a5 	.word	0x080056a5
 8005668:	080056a5 	.word	0x080056a5
 800566c:	080056a5 	.word	0x080056a5
 8005670:	080056a5 	.word	0x080056a5
 8005674:	080056ad 	.word	0x080056ad
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800567c:	3308      	adds	r3, #8
 800567e:	2101      	movs	r1, #1
 8005680:	4618      	mov	r0, r3
 8005682:	f001 fe95 	bl	80073b0 <RCCEx_PLL2_Config>
 8005686:	4603      	mov	r3, r0
 8005688:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800568c:	e00f      	b.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800568e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005692:	3328      	adds	r3, #40	@ 0x28
 8005694:	2101      	movs	r1, #1
 8005696:	4618      	mov	r0, r3
 8005698:	f001 ff3c 	bl	8007514 <RCCEx_PLL3_Config>
 800569c:	4603      	mov	r3, r0
 800569e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80056a2:	e004      	b.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80056aa:	e000      	b.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80056ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d10a      	bne.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80056b6:	4bbf      	ldr	r3, [pc, #764]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80056b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ba:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80056be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056c4:	4abb      	ldr	r2, [pc, #748]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80056c6:	430b      	orrs	r3, r1
 80056c8:	6553      	str	r3, [r2, #84]	@ 0x54
 80056ca:	e003      	b.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80056d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056dc:	f002 0302 	and.w	r3, r2, #2
 80056e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056e4:	2300      	movs	r3, #0
 80056e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80056ea:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80056ee:	460b      	mov	r3, r1
 80056f0:	4313      	orrs	r3, r2
 80056f2:	d041      	beq.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80056f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80056fa:	2b05      	cmp	r3, #5
 80056fc:	d824      	bhi.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80056fe:	a201      	add	r2, pc, #4	@ (adr r2, 8005704 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005704:	08005751 	.word	0x08005751
 8005708:	0800571d 	.word	0x0800571d
 800570c:	08005733 	.word	0x08005733
 8005710:	08005751 	.word	0x08005751
 8005714:	08005751 	.word	0x08005751
 8005718:	08005751 	.word	0x08005751
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800571c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005720:	3308      	adds	r3, #8
 8005722:	2101      	movs	r1, #1
 8005724:	4618      	mov	r0, r3
 8005726:	f001 fe43 	bl	80073b0 <RCCEx_PLL2_Config>
 800572a:	4603      	mov	r3, r0
 800572c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005730:	e00f      	b.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005736:	3328      	adds	r3, #40	@ 0x28
 8005738:	2101      	movs	r1, #1
 800573a:	4618      	mov	r0, r3
 800573c:	f001 feea 	bl	8007514 <RCCEx_PLL3_Config>
 8005740:	4603      	mov	r3, r0
 8005742:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005746:	e004      	b.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800574e:	e000      	b.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005750:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005752:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005756:	2b00      	cmp	r3, #0
 8005758:	d10a      	bne.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800575a:	4b96      	ldr	r3, [pc, #600]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800575c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800575e:	f023 0107 	bic.w	r1, r3, #7
 8005762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005766:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005768:	4a92      	ldr	r2, [pc, #584]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800576a:	430b      	orrs	r3, r1
 800576c:	6553      	str	r3, [r2, #84]	@ 0x54
 800576e:	e003      	b.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005770:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005774:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800577c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005780:	f002 0304 	and.w	r3, r2, #4
 8005784:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005788:	2300      	movs	r3, #0
 800578a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800578e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005792:	460b      	mov	r3, r1
 8005794:	4313      	orrs	r3, r2
 8005796:	d044      	beq.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800579c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057a0:	2b05      	cmp	r3, #5
 80057a2:	d825      	bhi.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80057a4:	a201      	add	r2, pc, #4	@ (adr r2, 80057ac <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80057a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057aa:	bf00      	nop
 80057ac:	080057f9 	.word	0x080057f9
 80057b0:	080057c5 	.word	0x080057c5
 80057b4:	080057db 	.word	0x080057db
 80057b8:	080057f9 	.word	0x080057f9
 80057bc:	080057f9 	.word	0x080057f9
 80057c0:	080057f9 	.word	0x080057f9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80057c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057c8:	3308      	adds	r3, #8
 80057ca:	2101      	movs	r1, #1
 80057cc:	4618      	mov	r0, r3
 80057ce:	f001 fdef 	bl	80073b0 <RCCEx_PLL2_Config>
 80057d2:	4603      	mov	r3, r0
 80057d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80057d8:	e00f      	b.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80057da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057de:	3328      	adds	r3, #40	@ 0x28
 80057e0:	2101      	movs	r1, #1
 80057e2:	4618      	mov	r0, r3
 80057e4:	f001 fe96 	bl	8007514 <RCCEx_PLL3_Config>
 80057e8:	4603      	mov	r3, r0
 80057ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80057ee:	e004      	b.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057f6:	e000      	b.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80057f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d10b      	bne.n	800581a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005802:	4b6c      	ldr	r3, [pc, #432]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005806:	f023 0107 	bic.w	r1, r3, #7
 800580a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800580e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005812:	4a68      	ldr	r2, [pc, #416]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005814:	430b      	orrs	r3, r1
 8005816:	6593      	str	r3, [r2, #88]	@ 0x58
 8005818:	e003      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800581a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800581e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800582a:	f002 0320 	and.w	r3, r2, #32
 800582e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005832:	2300      	movs	r3, #0
 8005834:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005838:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800583c:	460b      	mov	r3, r1
 800583e:	4313      	orrs	r3, r2
 8005840:	d055      	beq.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800584a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800584e:	d033      	beq.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005850:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005854:	d82c      	bhi.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800585a:	d02f      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800585c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005860:	d826      	bhi.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005862:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005866:	d02b      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005868:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800586c:	d820      	bhi.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800586e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005872:	d012      	beq.n	800589a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005874:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005878:	d81a      	bhi.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800587a:	2b00      	cmp	r3, #0
 800587c:	d022      	beq.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800587e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005882:	d115      	bne.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005888:	3308      	adds	r3, #8
 800588a:	2100      	movs	r1, #0
 800588c:	4618      	mov	r0, r3
 800588e:	f001 fd8f 	bl	80073b0 <RCCEx_PLL2_Config>
 8005892:	4603      	mov	r3, r0
 8005894:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005898:	e015      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800589a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800589e:	3328      	adds	r3, #40	@ 0x28
 80058a0:	2102      	movs	r1, #2
 80058a2:	4618      	mov	r0, r3
 80058a4:	f001 fe36 	bl	8007514 <RCCEx_PLL3_Config>
 80058a8:	4603      	mov	r3, r0
 80058aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80058ae:	e00a      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058b6:	e006      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80058b8:	bf00      	nop
 80058ba:	e004      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80058bc:	bf00      	nop
 80058be:	e002      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80058c0:	bf00      	nop
 80058c2:	e000      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80058c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d10b      	bne.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80058ce:	4b39      	ldr	r3, [pc, #228]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058d2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80058d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058de:	4a35      	ldr	r2, [pc, #212]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058e0:	430b      	orrs	r3, r1
 80058e2:	6553      	str	r3, [r2, #84]	@ 0x54
 80058e4:	e003      	b.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80058ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80058fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80058fe:	2300      	movs	r3, #0
 8005900:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005904:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005908:	460b      	mov	r3, r1
 800590a:	4313      	orrs	r3, r2
 800590c:	d058      	beq.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800590e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005912:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005916:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800591a:	d033      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800591c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005920:	d82c      	bhi.n	800597c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005922:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005926:	d02f      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005928:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800592c:	d826      	bhi.n	800597c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800592e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005932:	d02b      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005934:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005938:	d820      	bhi.n	800597c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800593a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800593e:	d012      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005940:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005944:	d81a      	bhi.n	800597c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005946:	2b00      	cmp	r3, #0
 8005948:	d022      	beq.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800594a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800594e:	d115      	bne.n	800597c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005950:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005954:	3308      	adds	r3, #8
 8005956:	2100      	movs	r1, #0
 8005958:	4618      	mov	r0, r3
 800595a:	f001 fd29 	bl	80073b0 <RCCEx_PLL2_Config>
 800595e:	4603      	mov	r3, r0
 8005960:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005964:	e015      	b.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800596a:	3328      	adds	r3, #40	@ 0x28
 800596c:	2102      	movs	r1, #2
 800596e:	4618      	mov	r0, r3
 8005970:	f001 fdd0 	bl	8007514 <RCCEx_PLL3_Config>
 8005974:	4603      	mov	r3, r0
 8005976:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800597a:	e00a      	b.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005982:	e006      	b.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005984:	bf00      	nop
 8005986:	e004      	b.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005988:	bf00      	nop
 800598a:	e002      	b.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800598c:	bf00      	nop
 800598e:	e000      	b.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005990:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005992:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005996:	2b00      	cmp	r3, #0
 8005998:	d10e      	bne.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800599a:	4b06      	ldr	r3, [pc, #24]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800599c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800599e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80059a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80059aa:	4a02      	ldr	r2, [pc, #8]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059ac:	430b      	orrs	r3, r1
 80059ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80059b0:	e006      	b.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80059b2:	bf00      	nop
 80059b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80059c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059c8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80059cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80059d0:	2300      	movs	r3, #0
 80059d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80059d6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80059da:	460b      	mov	r3, r1
 80059dc:	4313      	orrs	r3, r2
 80059de:	d055      	beq.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80059e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80059e8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80059ec:	d033      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80059ee:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80059f2:	d82c      	bhi.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80059f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059f8:	d02f      	beq.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80059fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059fe:	d826      	bhi.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005a00:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005a04:	d02b      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005a06:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005a0a:	d820      	bhi.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005a0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a10:	d012      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005a12:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a16:	d81a      	bhi.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d022      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005a1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a20:	d115      	bne.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a26:	3308      	adds	r3, #8
 8005a28:	2100      	movs	r1, #0
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f001 fcc0 	bl	80073b0 <RCCEx_PLL2_Config>
 8005a30:	4603      	mov	r3, r0
 8005a32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005a36:	e015      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a3c:	3328      	adds	r3, #40	@ 0x28
 8005a3e:	2102      	movs	r1, #2
 8005a40:	4618      	mov	r0, r3
 8005a42:	f001 fd67 	bl	8007514 <RCCEx_PLL3_Config>
 8005a46:	4603      	mov	r3, r0
 8005a48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005a4c:	e00a      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a54:	e006      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005a56:	bf00      	nop
 8005a58:	e004      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005a5a:	bf00      	nop
 8005a5c:	e002      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005a5e:	bf00      	nop
 8005a60:	e000      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005a62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d10b      	bne.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005a6c:	4ba1      	ldr	r3, [pc, #644]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a70:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a78:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005a7c:	4a9d      	ldr	r2, [pc, #628]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a7e:	430b      	orrs	r3, r1
 8005a80:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a82:	e003      	b.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a94:	f002 0308 	and.w	r3, r2, #8
 8005a98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005aa2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	d01e      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ab4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ab8:	d10c      	bne.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005abe:	3328      	adds	r3, #40	@ 0x28
 8005ac0:	2102      	movs	r1, #2
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f001 fd26 	bl	8007514 <RCCEx_PLL3_Config>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d002      	beq.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005ad4:	4b87      	ldr	r3, [pc, #540]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ad8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ae0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ae4:	4a83      	ldr	r2, [pc, #524]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ae6:	430b      	orrs	r3, r1
 8005ae8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005af2:	f002 0310 	and.w	r3, r2, #16
 8005af6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005afa:	2300      	movs	r3, #0
 8005afc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005b00:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005b04:	460b      	mov	r3, r1
 8005b06:	4313      	orrs	r3, r2
 8005b08:	d01e      	beq.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b16:	d10c      	bne.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b1c:	3328      	adds	r3, #40	@ 0x28
 8005b1e:	2102      	movs	r1, #2
 8005b20:	4618      	mov	r0, r3
 8005b22:	f001 fcf7 	bl	8007514 <RCCEx_PLL3_Config>
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d002      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005b32:	4b70      	ldr	r3, [pc, #448]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b36:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b42:	4a6c      	ldr	r2, [pc, #432]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b44:	430b      	orrs	r3, r1
 8005b46:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b50:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005b54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005b58:	2300      	movs	r3, #0
 8005b5a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005b5e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005b62:	460b      	mov	r3, r1
 8005b64:	4313      	orrs	r3, r2
 8005b66:	d03e      	beq.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b6c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005b70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b74:	d022      	beq.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005b76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b7a:	d81b      	bhi.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d003      	beq.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005b80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b84:	d00b      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005b86:	e015      	b.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b8c:	3308      	adds	r3, #8
 8005b8e:	2100      	movs	r1, #0
 8005b90:	4618      	mov	r0, r3
 8005b92:	f001 fc0d 	bl	80073b0 <RCCEx_PLL2_Config>
 8005b96:	4603      	mov	r3, r0
 8005b98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005b9c:	e00f      	b.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ba2:	3328      	adds	r3, #40	@ 0x28
 8005ba4:	2102      	movs	r1, #2
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f001 fcb4 	bl	8007514 <RCCEx_PLL3_Config>
 8005bac:	4603      	mov	r3, r0
 8005bae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005bb2:	e004      	b.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005bba:	e000      	b.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005bbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d10b      	bne.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005bc6:	4b4b      	ldr	r3, [pc, #300]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bca:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005bce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bd2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005bd6:	4a47      	ldr	r2, [pc, #284]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bd8:	430b      	orrs	r3, r1
 8005bda:	6593      	str	r3, [r2, #88]	@ 0x58
 8005bdc:	e003      	b.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005be2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005be6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bee:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005bf2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005bf8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	d03b      	beq.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c0a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005c0e:	d01f      	beq.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005c10:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005c14:	d818      	bhi.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005c16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c1a:	d003      	beq.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005c1c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c20:	d007      	beq.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005c22:	e011      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c24:	4b33      	ldr	r3, [pc, #204]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c28:	4a32      	ldr	r2, [pc, #200]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005c30:	e00f      	b.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c36:	3328      	adds	r3, #40	@ 0x28
 8005c38:	2101      	movs	r1, #1
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f001 fc6a 	bl	8007514 <RCCEx_PLL3_Config>
 8005c40:	4603      	mov	r3, r0
 8005c42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005c46:	e004      	b.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c4e:	e000      	b.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005c50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d10b      	bne.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c5a:	4b26      	ldr	r3, [pc, #152]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c5e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c6a:	4a22      	ldr	r2, [pc, #136]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c6c:	430b      	orrs	r3, r1
 8005c6e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c70:	e003      	b.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c82:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005c86:	673b      	str	r3, [r7, #112]	@ 0x70
 8005c88:	2300      	movs	r3, #0
 8005c8a:	677b      	str	r3, [r7, #116]	@ 0x74
 8005c8c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005c90:	460b      	mov	r3, r1
 8005c92:	4313      	orrs	r3, r2
 8005c94:	d034      	beq.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d003      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005ca0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ca4:	d007      	beq.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005ca6:	e011      	b.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ca8:	4b12      	ldr	r3, [pc, #72]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cac:	4a11      	ldr	r2, [pc, #68]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cb2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005cb4:	e00e      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cba:	3308      	adds	r3, #8
 8005cbc:	2102      	movs	r1, #2
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f001 fb76 	bl	80073b0 <RCCEx_PLL2_Config>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005cca:	e003      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d10d      	bne.n	8005cf8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005cdc:	4b05      	ldr	r3, [pc, #20]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ce0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cea:	4a02      	ldr	r2, [pc, #8]	@ (8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cec:	430b      	orrs	r3, r1
 8005cee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005cf0:	e006      	b.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005cf2:	bf00      	nop
 8005cf4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cfc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d08:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005d0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005d0e:	2300      	movs	r3, #0
 8005d10:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005d12:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005d16:	460b      	mov	r3, r1
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	d00c      	beq.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d20:	3328      	adds	r3, #40	@ 0x28
 8005d22:	2102      	movs	r1, #2
 8005d24:	4618      	mov	r0, r3
 8005d26:	f001 fbf5 	bl	8007514 <RCCEx_PLL3_Config>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d002      	beq.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d3e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005d42:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d44:	2300      	movs	r3, #0
 8005d46:	667b      	str	r3, [r7, #100]	@ 0x64
 8005d48:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	d038      	beq.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d5e:	d018      	beq.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005d60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d64:	d811      	bhi.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005d66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d6a:	d014      	beq.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005d6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d70:	d80b      	bhi.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d011      	beq.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005d76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d7a:	d106      	bne.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d7c:	4bc3      	ldr	r3, [pc, #780]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d80:	4ac2      	ldr	r2, [pc, #776]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005d88:	e008      	b.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d90:	e004      	b.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005d92:	bf00      	nop
 8005d94:	e002      	b.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005d96:	bf00      	nop
 8005d98:	e000      	b.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005d9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d10b      	bne.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005da4:	4bb9      	ldr	r3, [pc, #740]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005da8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005db4:	4ab5      	ldr	r2, [pc, #724]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005db6:	430b      	orrs	r3, r1
 8005db8:	6553      	str	r3, [r2, #84]	@ 0x54
 8005dba:	e003      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dcc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005dd0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005dd6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005dda:	460b      	mov	r3, r1
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	d009      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005de0:	4baa      	ldr	r3, [pc, #680]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005de2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005de4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dee:	4aa7      	ldr	r2, [pc, #668]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005df0:	430b      	orrs	r3, r1
 8005df2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dfc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005e00:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e02:	2300      	movs	r3, #0
 8005e04:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e06:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005e0a:	460b      	mov	r3, r1
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	d00a      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005e10:	4b9e      	ldr	r3, [pc, #632]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e12:	691b      	ldr	r3, [r3, #16]
 8005e14:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e1c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005e20:	4a9a      	ldr	r2, [pc, #616]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e22:	430b      	orrs	r3, r1
 8005e24:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e2e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005e32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e34:	2300      	movs	r3, #0
 8005e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e38:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	d009      	beq.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005e42:	4b92      	ldr	r3, [pc, #584]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e46:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e50:	4a8e      	ldr	r2, [pc, #568]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e52:	430b      	orrs	r3, r1
 8005e54:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e5e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005e62:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e64:	2300      	movs	r3, #0
 8005e66:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e68:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005e6c:	460b      	mov	r3, r1
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	d00e      	beq.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005e72:	4b86      	ldr	r3, [pc, #536]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	4a85      	ldr	r2, [pc, #532]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e78:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005e7c:	6113      	str	r3, [r2, #16]
 8005e7e:	4b83      	ldr	r3, [pc, #524]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e80:	6919      	ldr	r1, [r3, #16]
 8005e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e86:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005e8a:	4a80      	ldr	r2, [pc, #512]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e8c:	430b      	orrs	r3, r1
 8005e8e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e98:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005e9c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ea2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005ea6:	460b      	mov	r3, r1
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	d009      	beq.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005eac:	4b77      	ldr	r3, [pc, #476]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005eae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005eb0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eba:	4a74      	ldr	r2, [pc, #464]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ebc:	430b      	orrs	r3, r1
 8005ebe:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005ec0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005ecc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ece:	2300      	movs	r3, #0
 8005ed0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ed2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	d00a      	beq.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005edc:	4b6b      	ldr	r3, [pc, #428]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ee0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ee8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005eec:	4a67      	ldr	r2, [pc, #412]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005eee:	430b      	orrs	r3, r1
 8005ef0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005efa:	2100      	movs	r1, #0
 8005efc:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005efe:	f003 0301 	and.w	r3, r3, #1
 8005f02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f04:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005f08:	460b      	mov	r3, r1
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	d011      	beq.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f12:	3308      	adds	r3, #8
 8005f14:	2100      	movs	r1, #0
 8005f16:	4618      	mov	r0, r3
 8005f18:	f001 fa4a 	bl	80073b0 <RCCEx_PLL2_Config>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005f22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d003      	beq.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	6239      	str	r1, [r7, #32]
 8005f3e:	f003 0302 	and.w	r3, r3, #2
 8005f42:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f44:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005f48:	460b      	mov	r3, r1
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	d011      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f52:	3308      	adds	r3, #8
 8005f54:	2101      	movs	r1, #1
 8005f56:	4618      	mov	r0, r3
 8005f58:	f001 fa2a 	bl	80073b0 <RCCEx_PLL2_Config>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005f62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d003      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f7a:	2100      	movs	r1, #0
 8005f7c:	61b9      	str	r1, [r7, #24]
 8005f7e:	f003 0304 	and.w	r3, r3, #4
 8005f82:	61fb      	str	r3, [r7, #28]
 8005f84:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005f88:	460b      	mov	r3, r1
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	d011      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f92:	3308      	adds	r3, #8
 8005f94:	2102      	movs	r1, #2
 8005f96:	4618      	mov	r0, r3
 8005f98:	f001 fa0a 	bl	80073b0 <RCCEx_PLL2_Config>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005fa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d003      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005faa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005fb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fba:	2100      	movs	r1, #0
 8005fbc:	6139      	str	r1, [r7, #16]
 8005fbe:	f003 0308 	and.w	r3, r3, #8
 8005fc2:	617b      	str	r3, [r7, #20]
 8005fc4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005fc8:	460b      	mov	r3, r1
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	d011      	beq.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fd2:	3328      	adds	r3, #40	@ 0x28
 8005fd4:	2100      	movs	r1, #0
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f001 fa9c 	bl	8007514 <RCCEx_PLL3_Config>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d003      	beq.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ffa:	2100      	movs	r1, #0
 8005ffc:	60b9      	str	r1, [r7, #8]
 8005ffe:	f003 0310 	and.w	r3, r3, #16
 8006002:	60fb      	str	r3, [r7, #12]
 8006004:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006008:	460b      	mov	r3, r1
 800600a:	4313      	orrs	r3, r2
 800600c:	d011      	beq.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800600e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006012:	3328      	adds	r3, #40	@ 0x28
 8006014:	2101      	movs	r1, #1
 8006016:	4618      	mov	r0, r3
 8006018:	f001 fa7c 	bl	8007514 <RCCEx_PLL3_Config>
 800601c:	4603      	mov	r3, r0
 800601e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006022:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006026:	2b00      	cmp	r3, #0
 8006028:	d003      	beq.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800602a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800602e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800603a:	2100      	movs	r1, #0
 800603c:	6039      	str	r1, [r7, #0]
 800603e:	f003 0320 	and.w	r3, r3, #32
 8006042:	607b      	str	r3, [r7, #4]
 8006044:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006048:	460b      	mov	r3, r1
 800604a:	4313      	orrs	r3, r2
 800604c:	d011      	beq.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800604e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006052:	3328      	adds	r3, #40	@ 0x28
 8006054:	2102      	movs	r1, #2
 8006056:	4618      	mov	r0, r3
 8006058:	f001 fa5c 	bl	8007514 <RCCEx_PLL3_Config>
 800605c:	4603      	mov	r3, r0
 800605e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006062:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006066:	2b00      	cmp	r3, #0
 8006068:	d003      	beq.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800606a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800606e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006072:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006076:	2b00      	cmp	r3, #0
 8006078:	d101      	bne.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800607a:	2300      	movs	r3, #0
 800607c:	e000      	b.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
}
 8006080:	4618      	mov	r0, r3
 8006082:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006086:	46bd      	mov	sp, r7
 8006088:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800608c:	58024400 	.word	0x58024400

08006090 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b090      	sub	sp, #64	@ 0x40
 8006094:	af00      	add	r7, sp, #0
 8006096:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800609a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800609e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80060a2:	430b      	orrs	r3, r1
 80060a4:	f040 8094 	bne.w	80061d0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80060a8:	4b9e      	ldr	r3, [pc, #632]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80060aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060ac:	f003 0307 	and.w	r3, r3, #7
 80060b0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80060b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b4:	2b04      	cmp	r3, #4
 80060b6:	f200 8087 	bhi.w	80061c8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80060ba:	a201      	add	r2, pc, #4	@ (adr r2, 80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80060bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060c0:	080060d5 	.word	0x080060d5
 80060c4:	080060fd 	.word	0x080060fd
 80060c8:	08006125 	.word	0x08006125
 80060cc:	080061c1 	.word	0x080061c1
 80060d0:	0800614d 	.word	0x0800614d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80060d4:	4b93      	ldr	r3, [pc, #588]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80060e0:	d108      	bne.n	80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80060e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80060e6:	4618      	mov	r0, r3
 80060e8:	f001 f810 	bl	800710c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80060ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060f0:	f000 bd45 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80060f4:	2300      	movs	r3, #0
 80060f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060f8:	f000 bd41 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80060fc:	4b89      	ldr	r3, [pc, #548]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006104:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006108:	d108      	bne.n	800611c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800610a:	f107 0318 	add.w	r3, r7, #24
 800610e:	4618      	mov	r0, r3
 8006110:	f000 fd54 	bl	8006bbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006114:	69bb      	ldr	r3, [r7, #24]
 8006116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006118:	f000 bd31 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800611c:	2300      	movs	r3, #0
 800611e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006120:	f000 bd2d 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006124:	4b7f      	ldr	r3, [pc, #508]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800612c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006130:	d108      	bne.n	8006144 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006132:	f107 030c 	add.w	r3, r7, #12
 8006136:	4618      	mov	r0, r3
 8006138:	f000 fe94 	bl	8006e64 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006140:	f000 bd1d 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006144:	2300      	movs	r3, #0
 8006146:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006148:	f000 bd19 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800614c:	4b75      	ldr	r3, [pc, #468]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800614e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006150:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006154:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006156:	4b73      	ldr	r3, [pc, #460]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 0304 	and.w	r3, r3, #4
 800615e:	2b04      	cmp	r3, #4
 8006160:	d10c      	bne.n	800617c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006164:	2b00      	cmp	r3, #0
 8006166:	d109      	bne.n	800617c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006168:	4b6e      	ldr	r3, [pc, #440]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	08db      	lsrs	r3, r3, #3
 800616e:	f003 0303 	and.w	r3, r3, #3
 8006172:	4a6d      	ldr	r2, [pc, #436]	@ (8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006174:	fa22 f303 	lsr.w	r3, r2, r3
 8006178:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800617a:	e01f      	b.n	80061bc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800617c:	4b69      	ldr	r3, [pc, #420]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006184:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006188:	d106      	bne.n	8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800618a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800618c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006190:	d102      	bne.n	8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006192:	4b66      	ldr	r3, [pc, #408]	@ (800632c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006194:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006196:	e011      	b.n	80061bc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006198:	4b62      	ldr	r3, [pc, #392]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061a4:	d106      	bne.n	80061b4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80061a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061ac:	d102      	bne.n	80061b4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80061ae:	4b60      	ldr	r3, [pc, #384]	@ (8006330 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80061b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061b2:	e003      	b.n	80061bc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80061b4:	2300      	movs	r3, #0
 80061b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80061b8:	f000 bce1 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80061bc:	f000 bcdf 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80061c0:	4b5c      	ldr	r3, [pc, #368]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80061c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061c4:	f000 bcdb 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80061c8:	2300      	movs	r3, #0
 80061ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061cc:	f000 bcd7 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80061d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061d4:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80061d8:	430b      	orrs	r3, r1
 80061da:	f040 80ad 	bne.w	8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80061de:	4b51      	ldr	r3, [pc, #324]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80061e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061e2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80061e6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80061e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061ee:	d056      	beq.n	800629e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80061f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061f6:	f200 8090 	bhi.w	800631a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80061fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061fc:	2bc0      	cmp	r3, #192	@ 0xc0
 80061fe:	f000 8088 	beq.w	8006312 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8006202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006204:	2bc0      	cmp	r3, #192	@ 0xc0
 8006206:	f200 8088 	bhi.w	800631a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800620a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620c:	2b80      	cmp	r3, #128	@ 0x80
 800620e:	d032      	beq.n	8006276 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006212:	2b80      	cmp	r3, #128	@ 0x80
 8006214:	f200 8081 	bhi.w	800631a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800621a:	2b00      	cmp	r3, #0
 800621c:	d003      	beq.n	8006226 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800621e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006220:	2b40      	cmp	r3, #64	@ 0x40
 8006222:	d014      	beq.n	800624e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8006224:	e079      	b.n	800631a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006226:	4b3f      	ldr	r3, [pc, #252]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800622e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006232:	d108      	bne.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006234:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006238:	4618      	mov	r0, r3
 800623a:	f000 ff67 	bl	800710c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800623e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006240:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006242:	f000 bc9c 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006246:	2300      	movs	r3, #0
 8006248:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800624a:	f000 bc98 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800624e:	4b35      	ldr	r3, [pc, #212]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006256:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800625a:	d108      	bne.n	800626e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800625c:	f107 0318 	add.w	r3, r7, #24
 8006260:	4618      	mov	r0, r3
 8006262:	f000 fcab 	bl	8006bbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006266:	69bb      	ldr	r3, [r7, #24]
 8006268:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800626a:	f000 bc88 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800626e:	2300      	movs	r3, #0
 8006270:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006272:	f000 bc84 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006276:	4b2b      	ldr	r3, [pc, #172]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800627e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006282:	d108      	bne.n	8006296 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006284:	f107 030c 	add.w	r3, r7, #12
 8006288:	4618      	mov	r0, r3
 800628a:	f000 fdeb 	bl	8006e64 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006292:	f000 bc74 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006296:	2300      	movs	r3, #0
 8006298:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800629a:	f000 bc70 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800629e:	4b21      	ldr	r3, [pc, #132]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80062a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062a2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80062a6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80062a8:	4b1e      	ldr	r3, [pc, #120]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 0304 	and.w	r3, r3, #4
 80062b0:	2b04      	cmp	r3, #4
 80062b2:	d10c      	bne.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80062b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d109      	bne.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80062ba:	4b1a      	ldr	r3, [pc, #104]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	08db      	lsrs	r3, r3, #3
 80062c0:	f003 0303 	and.w	r3, r3, #3
 80062c4:	4a18      	ldr	r2, [pc, #96]	@ (8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80062c6:	fa22 f303 	lsr.w	r3, r2, r3
 80062ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062cc:	e01f      	b.n	800630e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80062ce:	4b15      	ldr	r3, [pc, #84]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062da:	d106      	bne.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80062dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80062e2:	d102      	bne.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80062e4:	4b11      	ldr	r3, [pc, #68]	@ (800632c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80062e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062e8:	e011      	b.n	800630e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80062ea:	4b0e      	ldr	r3, [pc, #56]	@ (8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062f6:	d106      	bne.n	8006306 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80062f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062fe:	d102      	bne.n	8006306 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006300:	4b0b      	ldr	r3, [pc, #44]	@ (8006330 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006302:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006304:	e003      	b.n	800630e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006306:	2300      	movs	r3, #0
 8006308:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800630a:	f000 bc38 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800630e:	f000 bc36 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006312:	4b08      	ldr	r3, [pc, #32]	@ (8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006314:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006316:	f000 bc32 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800631a:	2300      	movs	r3, #0
 800631c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800631e:	f000 bc2e 	b.w	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006322:	bf00      	nop
 8006324:	58024400 	.word	0x58024400
 8006328:	03d09000 	.word	0x03d09000
 800632c:	003d0900 	.word	0x003d0900
 8006330:	017d7840 	.word	0x017d7840
 8006334:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006338:	e9d7 2300 	ldrd	r2, r3, [r7]
 800633c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006340:	430b      	orrs	r3, r1
 8006342:	f040 809c 	bne.w	800647e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8006346:	4b9e      	ldr	r3, [pc, #632]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800634a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800634e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006352:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006356:	d054      	beq.n	8006402 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8006358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800635a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800635e:	f200 808b 	bhi.w	8006478 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006364:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006368:	f000 8083 	beq.w	8006472 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800636c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800636e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006372:	f200 8081 	bhi.w	8006478 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006378:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800637c:	d02f      	beq.n	80063de <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800637e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006380:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006384:	d878      	bhi.n	8006478 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006388:	2b00      	cmp	r3, #0
 800638a:	d004      	beq.n	8006396 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800638c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006392:	d012      	beq.n	80063ba <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006394:	e070      	b.n	8006478 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006396:	4b8a      	ldr	r3, [pc, #552]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800639e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80063a2:	d107      	bne.n	80063b4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80063a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80063a8:	4618      	mov	r0, r3
 80063aa:	f000 feaf 	bl	800710c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80063ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80063b2:	e3e4      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80063b4:	2300      	movs	r3, #0
 80063b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063b8:	e3e1      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80063ba:	4b81      	ldr	r3, [pc, #516]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063c6:	d107      	bne.n	80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063c8:	f107 0318 	add.w	r3, r7, #24
 80063cc:	4618      	mov	r0, r3
 80063ce:	f000 fbf5 	bl	8006bbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80063d6:	e3d2      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80063d8:	2300      	movs	r3, #0
 80063da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063dc:	e3cf      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80063de:	4b78      	ldr	r3, [pc, #480]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80063e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80063ea:	d107      	bne.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063ec:	f107 030c 	add.w	r3, r7, #12
 80063f0:	4618      	mov	r0, r3
 80063f2:	f000 fd37 	bl	8006e64 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80063fa:	e3c0      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80063fc:	2300      	movs	r3, #0
 80063fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006400:	e3bd      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006402:	4b6f      	ldr	r3, [pc, #444]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006406:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800640a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800640c:	4b6c      	ldr	r3, [pc, #432]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 0304 	and.w	r3, r3, #4
 8006414:	2b04      	cmp	r3, #4
 8006416:	d10c      	bne.n	8006432 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8006418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800641a:	2b00      	cmp	r3, #0
 800641c:	d109      	bne.n	8006432 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800641e:	4b68      	ldr	r3, [pc, #416]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	08db      	lsrs	r3, r3, #3
 8006424:	f003 0303 	and.w	r3, r3, #3
 8006428:	4a66      	ldr	r2, [pc, #408]	@ (80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800642a:	fa22 f303 	lsr.w	r3, r2, r3
 800642e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006430:	e01e      	b.n	8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006432:	4b63      	ldr	r3, [pc, #396]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800643a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800643e:	d106      	bne.n	800644e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8006440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006442:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006446:	d102      	bne.n	800644e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006448:	4b5f      	ldr	r3, [pc, #380]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800644a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800644c:	e010      	b.n	8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800644e:	4b5c      	ldr	r3, [pc, #368]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006456:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800645a:	d106      	bne.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800645c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800645e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006462:	d102      	bne.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006464:	4b59      	ldr	r3, [pc, #356]	@ (80065cc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8006466:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006468:	e002      	b.n	8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800646a:	2300      	movs	r3, #0
 800646c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800646e:	e386      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006470:	e385      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006472:	4b57      	ldr	r3, [pc, #348]	@ (80065d0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006474:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006476:	e382      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006478:	2300      	movs	r3, #0
 800647a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800647c:	e37f      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800647e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006482:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006486:	430b      	orrs	r3, r1
 8006488:	f040 80a7 	bne.w	80065da <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800648c:	4b4c      	ldr	r3, [pc, #304]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800648e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006490:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006494:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006498:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800649c:	d055      	beq.n	800654a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800649e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80064a4:	f200 8096 	bhi.w	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80064a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064aa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80064ae:	f000 8084 	beq.w	80065ba <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80064b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80064b8:	f200 808c 	bhi.w	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80064bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80064c2:	d030      	beq.n	8006526 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80064c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80064ca:	f200 8083 	bhi.w	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80064ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d004      	beq.n	80064de <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80064d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064da:	d012      	beq.n	8006502 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80064dc:	e07a      	b.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80064de:	4b38      	ldr	r3, [pc, #224]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80064ea:	d107      	bne.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80064ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80064f0:	4618      	mov	r0, r3
 80064f2:	f000 fe0b 	bl	800710c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80064f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80064fa:	e340      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80064fc:	2300      	movs	r3, #0
 80064fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006500:	e33d      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006502:	4b2f      	ldr	r3, [pc, #188]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800650a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800650e:	d107      	bne.n	8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006510:	f107 0318 	add.w	r3, r7, #24
 8006514:	4618      	mov	r0, r3
 8006516:	f000 fb51 	bl	8006bbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800651e:	e32e      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006520:	2300      	movs	r3, #0
 8006522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006524:	e32b      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006526:	4b26      	ldr	r3, [pc, #152]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800652e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006532:	d107      	bne.n	8006544 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006534:	f107 030c 	add.w	r3, r7, #12
 8006538:	4618      	mov	r0, r3
 800653a:	f000 fc93 	bl	8006e64 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006542:	e31c      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006544:	2300      	movs	r3, #0
 8006546:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006548:	e319      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800654a:	4b1d      	ldr	r3, [pc, #116]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800654c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800654e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006552:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006554:	4b1a      	ldr	r3, [pc, #104]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 0304 	and.w	r3, r3, #4
 800655c:	2b04      	cmp	r3, #4
 800655e:	d10c      	bne.n	800657a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8006560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006562:	2b00      	cmp	r3, #0
 8006564:	d109      	bne.n	800657a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006566:	4b16      	ldr	r3, [pc, #88]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	08db      	lsrs	r3, r3, #3
 800656c:	f003 0303 	and.w	r3, r3, #3
 8006570:	4a14      	ldr	r2, [pc, #80]	@ (80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006572:	fa22 f303 	lsr.w	r3, r2, r3
 8006576:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006578:	e01e      	b.n	80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800657a:	4b11      	ldr	r3, [pc, #68]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006582:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006586:	d106      	bne.n	8006596 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8006588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800658a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800658e:	d102      	bne.n	8006596 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006590:	4b0d      	ldr	r3, [pc, #52]	@ (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006592:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006594:	e010      	b.n	80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006596:	4b0a      	ldr	r3, [pc, #40]	@ (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800659e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065a2:	d106      	bne.n	80065b2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80065a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065aa:	d102      	bne.n	80065b2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80065ac:	4b07      	ldr	r3, [pc, #28]	@ (80065cc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80065ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80065b0:	e002      	b.n	80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80065b2:	2300      	movs	r3, #0
 80065b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80065b6:	e2e2      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80065b8:	e2e1      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80065ba:	4b05      	ldr	r3, [pc, #20]	@ (80065d0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80065bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065be:	e2de      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80065c0:	58024400 	.word	0x58024400
 80065c4:	03d09000 	.word	0x03d09000
 80065c8:	003d0900 	.word	0x003d0900
 80065cc:	017d7840 	.word	0x017d7840
 80065d0:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80065d4:	2300      	movs	r3, #0
 80065d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065d8:	e2d1      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80065da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065de:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80065e2:	430b      	orrs	r3, r1
 80065e4:	f040 809c 	bne.w	8006720 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80065e8:	4b93      	ldr	r3, [pc, #588]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80065ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ec:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80065f0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80065f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065f8:	d054      	beq.n	80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80065fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006600:	f200 808b 	bhi.w	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006606:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800660a:	f000 8083 	beq.w	8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800660e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006610:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006614:	f200 8081 	bhi.w	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800661a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800661e:	d02f      	beq.n	8006680 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8006620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006622:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006626:	d878      	bhi.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800662a:	2b00      	cmp	r3, #0
 800662c:	d004      	beq.n	8006638 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800662e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006630:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006634:	d012      	beq.n	800665c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8006636:	e070      	b.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006638:	4b7f      	ldr	r3, [pc, #508]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006640:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006644:	d107      	bne.n	8006656 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006646:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800664a:	4618      	mov	r0, r3
 800664c:	f000 fd5e 	bl	800710c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006652:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006654:	e293      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006656:	2300      	movs	r3, #0
 8006658:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800665a:	e290      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800665c:	4b76      	ldr	r3, [pc, #472]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006664:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006668:	d107      	bne.n	800667a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800666a:	f107 0318 	add.w	r3, r7, #24
 800666e:	4618      	mov	r0, r3
 8006670:	f000 faa4 	bl	8006bbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006674:	69bb      	ldr	r3, [r7, #24]
 8006676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006678:	e281      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800667a:	2300      	movs	r3, #0
 800667c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800667e:	e27e      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006680:	4b6d      	ldr	r3, [pc, #436]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006688:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800668c:	d107      	bne.n	800669e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800668e:	f107 030c 	add.w	r3, r7, #12
 8006692:	4618      	mov	r0, r3
 8006694:	f000 fbe6 	bl	8006e64 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800669c:	e26f      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800669e:	2300      	movs	r3, #0
 80066a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066a2:	e26c      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80066a4:	4b64      	ldr	r3, [pc, #400]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80066a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066a8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80066ac:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80066ae:	4b62      	ldr	r3, [pc, #392]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f003 0304 	and.w	r3, r3, #4
 80066b6:	2b04      	cmp	r3, #4
 80066b8:	d10c      	bne.n	80066d4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80066ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d109      	bne.n	80066d4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80066c0:	4b5d      	ldr	r3, [pc, #372]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	08db      	lsrs	r3, r3, #3
 80066c6:	f003 0303 	and.w	r3, r3, #3
 80066ca:	4a5c      	ldr	r2, [pc, #368]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80066cc:	fa22 f303 	lsr.w	r3, r2, r3
 80066d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066d2:	e01e      	b.n	8006712 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80066d4:	4b58      	ldr	r3, [pc, #352]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066e0:	d106      	bne.n	80066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80066e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066e8:	d102      	bne.n	80066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80066ea:	4b55      	ldr	r3, [pc, #340]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80066ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066ee:	e010      	b.n	8006712 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80066f0:	4b51      	ldr	r3, [pc, #324]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066fc:	d106      	bne.n	800670c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80066fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006700:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006704:	d102      	bne.n	800670c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006706:	4b4f      	ldr	r3, [pc, #316]	@ (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006708:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800670a:	e002      	b.n	8006712 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800670c:	2300      	movs	r3, #0
 800670e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006710:	e235      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006712:	e234      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006714:	4b4c      	ldr	r3, [pc, #304]	@ (8006848 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8006716:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006718:	e231      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800671a:	2300      	movs	r3, #0
 800671c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800671e:	e22e      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8006720:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006724:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8006728:	430b      	orrs	r3, r1
 800672a:	f040 808f 	bne.w	800684c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800672e:	4b42      	ldr	r3, [pc, #264]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006730:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006732:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006736:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8006738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800673a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800673e:	d06b      	beq.n	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8006740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006742:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006746:	d874      	bhi.n	8006832 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800674a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800674e:	d056      	beq.n	80067fe <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8006750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006752:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006756:	d86c      	bhi.n	8006832 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800675a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800675e:	d03b      	beq.n	80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8006760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006762:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006766:	d864      	bhi.n	8006832 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800676a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800676e:	d021      	beq.n	80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006772:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006776:	d85c      	bhi.n	8006832 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800677a:	2b00      	cmp	r3, #0
 800677c:	d004      	beq.n	8006788 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800677e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006780:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006784:	d004      	beq.n	8006790 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8006786:	e054      	b.n	8006832 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006788:	f7fe fa0a 	bl	8004ba0 <HAL_RCC_GetPCLK1Freq>
 800678c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800678e:	e1f6      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006790:	4b29      	ldr	r3, [pc, #164]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006798:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800679c:	d107      	bne.n	80067ae <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800679e:	f107 0318 	add.w	r3, r7, #24
 80067a2:	4618      	mov	r0, r3
 80067a4:	f000 fa0a 	bl	8006bbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067ac:	e1e7      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067ae:	2300      	movs	r3, #0
 80067b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067b2:	e1e4      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80067b4:	4b20      	ldr	r3, [pc, #128]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067c0:	d107      	bne.n	80067d2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067c2:	f107 030c 	add.w	r3, r7, #12
 80067c6:	4618      	mov	r0, r3
 80067c8:	f000 fb4c 	bl	8006e64 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067d0:	e1d5      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067d2:	2300      	movs	r3, #0
 80067d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067d6:	e1d2      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80067d8:	4b17      	ldr	r3, [pc, #92]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0304 	and.w	r3, r3, #4
 80067e0:	2b04      	cmp	r3, #4
 80067e2:	d109      	bne.n	80067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80067e4:	4b14      	ldr	r3, [pc, #80]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	08db      	lsrs	r3, r3, #3
 80067ea:	f003 0303 	and.w	r3, r3, #3
 80067ee:	4a13      	ldr	r2, [pc, #76]	@ (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80067f0:	fa22 f303 	lsr.w	r3, r2, r3
 80067f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067f6:	e1c2      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067f8:	2300      	movs	r3, #0
 80067fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067fc:	e1bf      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80067fe:	4b0e      	ldr	r3, [pc, #56]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006806:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800680a:	d102      	bne.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800680c:	4b0c      	ldr	r3, [pc, #48]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800680e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006810:	e1b5      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006812:	2300      	movs	r3, #0
 8006814:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006816:	e1b2      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006818:	4b07      	ldr	r3, [pc, #28]	@ (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006820:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006824:	d102      	bne.n	800682c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8006826:	4b07      	ldr	r3, [pc, #28]	@ (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006828:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800682a:	e1a8      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800682c:	2300      	movs	r3, #0
 800682e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006830:	e1a5      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006832:	2300      	movs	r3, #0
 8006834:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006836:	e1a2      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006838:	58024400 	.word	0x58024400
 800683c:	03d09000 	.word	0x03d09000
 8006840:	003d0900 	.word	0x003d0900
 8006844:	017d7840 	.word	0x017d7840
 8006848:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800684c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006850:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8006854:	430b      	orrs	r3, r1
 8006856:	d173      	bne.n	8006940 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006858:	4b9c      	ldr	r3, [pc, #624]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800685a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800685c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006860:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006864:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006868:	d02f      	beq.n	80068ca <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800686a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800686c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006870:	d863      	bhi.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8006872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006874:	2b00      	cmp	r3, #0
 8006876:	d004      	beq.n	8006882 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8006878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800687e:	d012      	beq.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8006880:	e05b      	b.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006882:	4b92      	ldr	r3, [pc, #584]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800688a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800688e:	d107      	bne.n	80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006890:	f107 0318 	add.w	r3, r7, #24
 8006894:	4618      	mov	r0, r3
 8006896:	f000 f991 	bl	8006bbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800689a:	69bb      	ldr	r3, [r7, #24]
 800689c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800689e:	e16e      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068a0:	2300      	movs	r3, #0
 80068a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068a4:	e16b      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80068a6:	4b89      	ldr	r3, [pc, #548]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80068ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068b2:	d107      	bne.n	80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80068b4:	f107 030c 	add.w	r3, r7, #12
 80068b8:	4618      	mov	r0, r3
 80068ba:	f000 fad3 	bl	8006e64 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068c2:	e15c      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068c4:	2300      	movs	r3, #0
 80068c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068c8:	e159      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80068ca:	4b80      	ldr	r3, [pc, #512]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80068cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068ce:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80068d2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80068d4:	4b7d      	ldr	r3, [pc, #500]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f003 0304 	and.w	r3, r3, #4
 80068dc:	2b04      	cmp	r3, #4
 80068de:	d10c      	bne.n	80068fa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80068e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d109      	bne.n	80068fa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80068e6:	4b79      	ldr	r3, [pc, #484]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	08db      	lsrs	r3, r3, #3
 80068ec:	f003 0303 	and.w	r3, r3, #3
 80068f0:	4a77      	ldr	r2, [pc, #476]	@ (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80068f2:	fa22 f303 	lsr.w	r3, r2, r3
 80068f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068f8:	e01e      	b.n	8006938 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80068fa:	4b74      	ldr	r3, [pc, #464]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006902:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006906:	d106      	bne.n	8006916 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8006908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800690a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800690e:	d102      	bne.n	8006916 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006910:	4b70      	ldr	r3, [pc, #448]	@ (8006ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006912:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006914:	e010      	b.n	8006938 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006916:	4b6d      	ldr	r3, [pc, #436]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800691e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006922:	d106      	bne.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8006924:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006926:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800692a:	d102      	bne.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800692c:	4b6a      	ldr	r3, [pc, #424]	@ (8006ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800692e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006930:	e002      	b.n	8006938 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006932:	2300      	movs	r3, #0
 8006934:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006936:	e122      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006938:	e121      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800693a:	2300      	movs	r3, #0
 800693c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800693e:	e11e      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006940:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006944:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006948:	430b      	orrs	r3, r1
 800694a:	d133      	bne.n	80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800694c:	4b5f      	ldr	r3, [pc, #380]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800694e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006950:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006954:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006958:	2b00      	cmp	r3, #0
 800695a:	d004      	beq.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800695c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800695e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006962:	d012      	beq.n	800698a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8006964:	e023      	b.n	80069ae <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006966:	4b59      	ldr	r3, [pc, #356]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800696e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006972:	d107      	bne.n	8006984 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006974:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006978:	4618      	mov	r0, r3
 800697a:	f000 fbc7 	bl	800710c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800697e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006980:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006982:	e0fc      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006984:	2300      	movs	r3, #0
 8006986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006988:	e0f9      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800698a:	4b50      	ldr	r3, [pc, #320]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006992:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006996:	d107      	bne.n	80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006998:	f107 0318 	add.w	r3, r7, #24
 800699c:	4618      	mov	r0, r3
 800699e:	f000 f90d 	bl	8006bbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80069a2:	6a3b      	ldr	r3, [r7, #32]
 80069a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069a6:	e0ea      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80069a8:	2300      	movs	r3, #0
 80069aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069ac:	e0e7      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80069ae:	2300      	movs	r3, #0
 80069b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069b2:	e0e4      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80069b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069b8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80069bc:	430b      	orrs	r3, r1
 80069be:	f040 808d 	bne.w	8006adc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80069c2:	4b42      	ldr	r3, [pc, #264]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80069c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069c6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80069ca:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80069cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80069d2:	d06b      	beq.n	8006aac <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80069d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80069da:	d874      	bhi.n	8006ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80069dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069e2:	d056      	beq.n	8006a92 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80069e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069ea:	d86c      	bhi.n	8006ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80069ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80069f2:	d03b      	beq.n	8006a6c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 80069f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069f6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80069fa:	d864      	bhi.n	8006ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80069fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a02:	d021      	beq.n	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a0a:	d85c      	bhi.n	8006ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006a0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d004      	beq.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8006a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a18:	d004      	beq.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8006a1a:	e054      	b.n	8006ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006a1c:	f000 f8b8 	bl	8006b90 <HAL_RCCEx_GetD3PCLK1Freq>
 8006a20:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006a22:	e0ac      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006a24:	4b29      	ldr	r3, [pc, #164]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a30:	d107      	bne.n	8006a42 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a32:	f107 0318 	add.w	r3, r7, #24
 8006a36:	4618      	mov	r0, r3
 8006a38:	f000 f8c0 	bl	8006bbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006a3c:	69fb      	ldr	r3, [r7, #28]
 8006a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a40:	e09d      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a42:	2300      	movs	r3, #0
 8006a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a46:	e09a      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006a48:	4b20      	ldr	r3, [pc, #128]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a54:	d107      	bne.n	8006a66 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a56:	f107 030c 	add.w	r3, r7, #12
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f000 fa02 	bl	8006e64 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a64:	e08b      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a66:	2300      	movs	r3, #0
 8006a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a6a:	e088      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006a6c:	4b17      	ldr	r3, [pc, #92]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 0304 	and.w	r3, r3, #4
 8006a74:	2b04      	cmp	r3, #4
 8006a76:	d109      	bne.n	8006a8c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a78:	4b14      	ldr	r3, [pc, #80]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	08db      	lsrs	r3, r3, #3
 8006a7e:	f003 0303 	and.w	r3, r3, #3
 8006a82:	4a13      	ldr	r2, [pc, #76]	@ (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006a84:	fa22 f303 	lsr.w	r3, r2, r3
 8006a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a8a:	e078      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a90:	e075      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006a92:	4b0e      	ldr	r3, [pc, #56]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a9e:	d102      	bne.n	8006aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8006aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8006ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006aa4:	e06b      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006aaa:	e068      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006aac:	4b07      	ldr	r3, [pc, #28]	@ (8006acc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ab4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ab8:	d102      	bne.n	8006ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8006aba:	4b07      	ldr	r3, [pc, #28]	@ (8006ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006abe:	e05e      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ac4:	e05b      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006aca:	e058      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006acc:	58024400 	.word	0x58024400
 8006ad0:	03d09000 	.word	0x03d09000
 8006ad4:	003d0900 	.word	0x003d0900
 8006ad8:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006adc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ae0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006ae4:	430b      	orrs	r3, r1
 8006ae6:	d148      	bne.n	8006b7a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006ae8:	4b27      	ldr	r3, [pc, #156]	@ (8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006aea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006aec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006af0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006af8:	d02a      	beq.n	8006b50 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8006afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006afc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b00:	d838      	bhi.n	8006b74 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8006b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d004      	beq.n	8006b12 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8006b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b0e:	d00d      	beq.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006b10:	e030      	b.n	8006b74 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006b12:	4b1d      	ldr	r3, [pc, #116]	@ (8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b1e:	d102      	bne.n	8006b26 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8006b20:	4b1a      	ldr	r3, [pc, #104]	@ (8006b8c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b24:	e02b      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b26:	2300      	movs	r3, #0
 8006b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b2a:	e028      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006b2c:	4b16      	ldr	r3, [pc, #88]	@ (8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b38:	d107      	bne.n	8006b4a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006b3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f000 fae4 	bl	800710c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b48:	e019      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b4e:	e016      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006b50:	4b0d      	ldr	r3, [pc, #52]	@ (8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b5c:	d107      	bne.n	8006b6e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b5e:	f107 0318 	add.w	r3, r7, #24
 8006b62:	4618      	mov	r0, r3
 8006b64:	f000 f82a 	bl	8006bbc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006b68:	69fb      	ldr	r3, [r7, #28]
 8006b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b6c:	e007      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b72:	e004      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006b74:	2300      	movs	r3, #0
 8006b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b78:	e001      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8006b7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3740      	adds	r7, #64	@ 0x40
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}
 8006b88:	58024400 	.word	0x58024400
 8006b8c:	017d7840 	.word	0x017d7840

08006b90 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006b94:	f7fd ffd4 	bl	8004b40 <HAL_RCC_GetHCLKFreq>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	4b06      	ldr	r3, [pc, #24]	@ (8006bb4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
 8006b9e:	091b      	lsrs	r3, r3, #4
 8006ba0:	f003 0307 	and.w	r3, r3, #7
 8006ba4:	4904      	ldr	r1, [pc, #16]	@ (8006bb8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006ba6:	5ccb      	ldrb	r3, [r1, r3]
 8006ba8:	f003 031f 	and.w	r3, r3, #31
 8006bac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	bd80      	pop	{r7, pc}
 8006bb4:	58024400 	.word	0x58024400
 8006bb8:	0800cf6c 	.word	0x0800cf6c

08006bbc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b089      	sub	sp, #36	@ 0x24
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006bc4:	4ba1      	ldr	r3, [pc, #644]	@ (8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bc8:	f003 0303 	and.w	r3, r3, #3
 8006bcc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006bce:	4b9f      	ldr	r3, [pc, #636]	@ (8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bd2:	0b1b      	lsrs	r3, r3, #12
 8006bd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006bd8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006bda:	4b9c      	ldr	r3, [pc, #624]	@ (8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bde:	091b      	lsrs	r3, r3, #4
 8006be0:	f003 0301 	and.w	r3, r3, #1
 8006be4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006be6:	4b99      	ldr	r3, [pc, #612]	@ (8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006be8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bea:	08db      	lsrs	r3, r3, #3
 8006bec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006bf0:	693a      	ldr	r2, [r7, #16]
 8006bf2:	fb02 f303 	mul.w	r3, r2, r3
 8006bf6:	ee07 3a90 	vmov	s15, r3
 8006bfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bfe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	f000 8111 	beq.w	8006e2c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006c0a:	69bb      	ldr	r3, [r7, #24]
 8006c0c:	2b02      	cmp	r3, #2
 8006c0e:	f000 8083 	beq.w	8006d18 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006c12:	69bb      	ldr	r3, [r7, #24]
 8006c14:	2b02      	cmp	r3, #2
 8006c16:	f200 80a1 	bhi.w	8006d5c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d003      	beq.n	8006c28 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006c20:	69bb      	ldr	r3, [r7, #24]
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	d056      	beq.n	8006cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006c26:	e099      	b.n	8006d5c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c28:	4b88      	ldr	r3, [pc, #544]	@ (8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f003 0320 	and.w	r3, r3, #32
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d02d      	beq.n	8006c90 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c34:	4b85      	ldr	r3, [pc, #532]	@ (8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	08db      	lsrs	r3, r3, #3
 8006c3a:	f003 0303 	and.w	r3, r3, #3
 8006c3e:	4a84      	ldr	r2, [pc, #528]	@ (8006e50 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006c40:	fa22 f303 	lsr.w	r3, r2, r3
 8006c44:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	ee07 3a90 	vmov	s15, r3
 8006c4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	ee07 3a90 	vmov	s15, r3
 8006c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c5e:	4b7b      	ldr	r3, [pc, #492]	@ (8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c66:	ee07 3a90 	vmov	s15, r3
 8006c6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c72:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006e54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006c76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c8a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006c8e:	e087      	b.n	8006da0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	ee07 3a90 	vmov	s15, r3
 8006c96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c9a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006e58 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006c9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ca2:	4b6a      	ldr	r3, [pc, #424]	@ (8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006caa:	ee07 3a90 	vmov	s15, r3
 8006cae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006cb6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006e54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006cba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006cd2:	e065      	b.n	8006da0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	ee07 3a90 	vmov	s15, r3
 8006cda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cde:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006e5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006ce2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ce6:	4b59      	ldr	r3, [pc, #356]	@ (8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cee:	ee07 3a90 	vmov	s15, r3
 8006cf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cf6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006cfa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006e54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006cfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d16:	e043      	b.n	8006da0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	ee07 3a90 	vmov	s15, r3
 8006d1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d22:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006e60 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006d26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d2a:	4b48      	ldr	r3, [pc, #288]	@ (8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d32:	ee07 3a90 	vmov	s15, r3
 8006d36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d3e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006e54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006d42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d5a:	e021      	b.n	8006da0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	ee07 3a90 	vmov	s15, r3
 8006d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d66:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006e5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006d6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d6e:	4b37      	ldr	r3, [pc, #220]	@ (8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d76:	ee07 3a90 	vmov	s15, r3
 8006d7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d82:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006e54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006d86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d9e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006da0:	4b2a      	ldr	r3, [pc, #168]	@ (8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006da4:	0a5b      	lsrs	r3, r3, #9
 8006da6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006daa:	ee07 3a90 	vmov	s15, r3
 8006dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006db2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006db6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006dba:	edd7 6a07 	vldr	s13, [r7, #28]
 8006dbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006dc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006dc6:	ee17 2a90 	vmov	r2, s15
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006dce:	4b1f      	ldr	r3, [pc, #124]	@ (8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006dd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dd2:	0c1b      	lsrs	r3, r3, #16
 8006dd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006dd8:	ee07 3a90 	vmov	s15, r3
 8006ddc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006de0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006de4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006de8:	edd7 6a07 	vldr	s13, [r7, #28]
 8006dec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006df0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006df4:	ee17 2a90 	vmov	r2, s15
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006dfc:	4b13      	ldr	r3, [pc, #76]	@ (8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e00:	0e1b      	lsrs	r3, r3, #24
 8006e02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e06:	ee07 3a90 	vmov	s15, r3
 8006e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e16:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e22:	ee17 2a90 	vmov	r2, s15
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006e2a:	e008      	b.n	8006e3e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	609a      	str	r2, [r3, #8]
}
 8006e3e:	bf00      	nop
 8006e40:	3724      	adds	r7, #36	@ 0x24
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr
 8006e4a:	bf00      	nop
 8006e4c:	58024400 	.word	0x58024400
 8006e50:	03d09000 	.word	0x03d09000
 8006e54:	46000000 	.word	0x46000000
 8006e58:	4c742400 	.word	0x4c742400
 8006e5c:	4a742400 	.word	0x4a742400
 8006e60:	4bbebc20 	.word	0x4bbebc20

08006e64 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b089      	sub	sp, #36	@ 0x24
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006e6c:	4ba1      	ldr	r3, [pc, #644]	@ (80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e70:	f003 0303 	and.w	r3, r3, #3
 8006e74:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006e76:	4b9f      	ldr	r3, [pc, #636]	@ (80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e7a:	0d1b      	lsrs	r3, r3, #20
 8006e7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e80:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006e82:	4b9c      	ldr	r3, [pc, #624]	@ (80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e86:	0a1b      	lsrs	r3, r3, #8
 8006e88:	f003 0301 	and.w	r3, r3, #1
 8006e8c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006e8e:	4b99      	ldr	r3, [pc, #612]	@ (80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e92:	08db      	lsrs	r3, r3, #3
 8006e94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e98:	693a      	ldr	r2, [r7, #16]
 8006e9a:	fb02 f303 	mul.w	r3, r2, r3
 8006e9e:	ee07 3a90 	vmov	s15, r3
 8006ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ea6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	f000 8111 	beq.w	80070d4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006eb2:	69bb      	ldr	r3, [r7, #24]
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	f000 8083 	beq.w	8006fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	2b02      	cmp	r3, #2
 8006ebe:	f200 80a1 	bhi.w	8007004 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d003      	beq.n	8006ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006ec8:	69bb      	ldr	r3, [r7, #24]
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d056      	beq.n	8006f7c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006ece:	e099      	b.n	8007004 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ed0:	4b88      	ldr	r3, [pc, #544]	@ (80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f003 0320 	and.w	r3, r3, #32
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d02d      	beq.n	8006f38 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006edc:	4b85      	ldr	r3, [pc, #532]	@ (80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	08db      	lsrs	r3, r3, #3
 8006ee2:	f003 0303 	and.w	r3, r3, #3
 8006ee6:	4a84      	ldr	r2, [pc, #528]	@ (80070f8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006ee8:	fa22 f303 	lsr.w	r3, r2, r3
 8006eec:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	ee07 3a90 	vmov	s15, r3
 8006ef4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	ee07 3a90 	vmov	s15, r3
 8006efe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f06:	4b7b      	ldr	r3, [pc, #492]	@ (80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f0e:	ee07 3a90 	vmov	s15, r3
 8006f12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f16:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f1a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80070fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006f1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f32:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006f36:	e087      	b.n	8007048 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	ee07 3a90 	vmov	s15, r3
 8006f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f42:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007100 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006f46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f4a:	4b6a      	ldr	r3, [pc, #424]	@ (80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f52:	ee07 3a90 	vmov	s15, r3
 8006f56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f5e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80070fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006f62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f7a:	e065      	b.n	8007048 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	ee07 3a90 	vmov	s15, r3
 8006f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f86:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007104 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006f8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f8e:	4b59      	ldr	r3, [pc, #356]	@ (80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f96:	ee07 3a90 	vmov	s15, r3
 8006f9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006fa2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80070fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006fa6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006faa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006fbe:	e043      	b.n	8007048 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	ee07 3a90 	vmov	s15, r3
 8006fc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007108 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006fce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fd2:	4b48      	ldr	r3, [pc, #288]	@ (80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fda:	ee07 3a90 	vmov	s15, r3
 8006fde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fe2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006fe6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80070fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006fea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ff2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ff6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ffa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ffe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007002:	e021      	b.n	8007048 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	ee07 3a90 	vmov	s15, r3
 800700a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800700e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007104 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007012:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007016:	4b37      	ldr	r3, [pc, #220]	@ (80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800701a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800701e:	ee07 3a90 	vmov	s15, r3
 8007022:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007026:	ed97 6a03 	vldr	s12, [r7, #12]
 800702a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80070fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800702e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007032:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007036:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800703a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800703e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007042:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007046:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007048:	4b2a      	ldr	r3, [pc, #168]	@ (80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800704a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800704c:	0a5b      	lsrs	r3, r3, #9
 800704e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007052:	ee07 3a90 	vmov	s15, r3
 8007056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800705a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800705e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007062:	edd7 6a07 	vldr	s13, [r7, #28]
 8007066:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800706a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800706e:	ee17 2a90 	vmov	r2, s15
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007076:	4b1f      	ldr	r3, [pc, #124]	@ (80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800707a:	0c1b      	lsrs	r3, r3, #16
 800707c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007080:	ee07 3a90 	vmov	s15, r3
 8007084:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007088:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800708c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007090:	edd7 6a07 	vldr	s13, [r7, #28]
 8007094:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007098:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800709c:	ee17 2a90 	vmov	r2, s15
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80070a4:	4b13      	ldr	r3, [pc, #76]	@ (80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070a8:	0e1b      	lsrs	r3, r3, #24
 80070aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070ae:	ee07 3a90 	vmov	s15, r3
 80070b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80070be:	edd7 6a07 	vldr	s13, [r7, #28]
 80070c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070ca:	ee17 2a90 	vmov	r2, s15
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80070d2:	e008      	b.n	80070e6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	609a      	str	r2, [r3, #8]
}
 80070e6:	bf00      	nop
 80070e8:	3724      	adds	r7, #36	@ 0x24
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr
 80070f2:	bf00      	nop
 80070f4:	58024400 	.word	0x58024400
 80070f8:	03d09000 	.word	0x03d09000
 80070fc:	46000000 	.word	0x46000000
 8007100:	4c742400 	.word	0x4c742400
 8007104:	4a742400 	.word	0x4a742400
 8007108:	4bbebc20 	.word	0x4bbebc20

0800710c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800710c:	b480      	push	{r7}
 800710e:	b089      	sub	sp, #36	@ 0x24
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007114:	4ba0      	ldr	r3, [pc, #640]	@ (8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007118:	f003 0303 	and.w	r3, r3, #3
 800711c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800711e:	4b9e      	ldr	r3, [pc, #632]	@ (8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007122:	091b      	lsrs	r3, r3, #4
 8007124:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007128:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800712a:	4b9b      	ldr	r3, [pc, #620]	@ (8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800712c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800712e:	f003 0301 	and.w	r3, r3, #1
 8007132:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007134:	4b98      	ldr	r3, [pc, #608]	@ (8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007136:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007138:	08db      	lsrs	r3, r3, #3
 800713a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800713e:	693a      	ldr	r2, [r7, #16]
 8007140:	fb02 f303 	mul.w	r3, r2, r3
 8007144:	ee07 3a90 	vmov	s15, r3
 8007148:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800714c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	2b00      	cmp	r3, #0
 8007154:	f000 8111 	beq.w	800737a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	2b02      	cmp	r3, #2
 800715c:	f000 8083 	beq.w	8007266 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007160:	69bb      	ldr	r3, [r7, #24]
 8007162:	2b02      	cmp	r3, #2
 8007164:	f200 80a1 	bhi.w	80072aa <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007168:	69bb      	ldr	r3, [r7, #24]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d003      	beq.n	8007176 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	2b01      	cmp	r3, #1
 8007172:	d056      	beq.n	8007222 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007174:	e099      	b.n	80072aa <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007176:	4b88      	ldr	r3, [pc, #544]	@ (8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 0320 	and.w	r3, r3, #32
 800717e:	2b00      	cmp	r3, #0
 8007180:	d02d      	beq.n	80071de <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007182:	4b85      	ldr	r3, [pc, #532]	@ (8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	08db      	lsrs	r3, r3, #3
 8007188:	f003 0303 	and.w	r3, r3, #3
 800718c:	4a83      	ldr	r2, [pc, #524]	@ (800739c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800718e:	fa22 f303 	lsr.w	r3, r2, r3
 8007192:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	ee07 3a90 	vmov	s15, r3
 800719a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	ee07 3a90 	vmov	s15, r3
 80071a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071ac:	4b7a      	ldr	r3, [pc, #488]	@ (8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80071ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071b4:	ee07 3a90 	vmov	s15, r3
 80071b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071bc:	ed97 6a03 	vldr	s12, [r7, #12]
 80071c0:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80073a0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80071c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80071d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071d8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80071dc:	e087      	b.n	80072ee <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	ee07 3a90 	vmov	s15, r3
 80071e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071e8:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80073a4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80071ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071f0:	4b69      	ldr	r3, [pc, #420]	@ (8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80071f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071f8:	ee07 3a90 	vmov	s15, r3
 80071fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007200:	ed97 6a03 	vldr	s12, [r7, #12]
 8007204:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80073a0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007208:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800720c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007210:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007214:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007218:	ee67 7a27 	vmul.f32	s15, s14, s15
 800721c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007220:	e065      	b.n	80072ee <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	ee07 3a90 	vmov	s15, r3
 8007228:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800722c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80073a8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007230:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007234:	4b58      	ldr	r3, [pc, #352]	@ (8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007238:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800723c:	ee07 3a90 	vmov	s15, r3
 8007240:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007244:	ed97 6a03 	vldr	s12, [r7, #12]
 8007248:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80073a0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800724c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007250:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007254:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007258:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800725c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007260:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007264:	e043      	b.n	80072ee <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	ee07 3a90 	vmov	s15, r3
 800726c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007270:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80073ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007274:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007278:	4b47      	ldr	r3, [pc, #284]	@ (8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800727a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800727c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007280:	ee07 3a90 	vmov	s15, r3
 8007284:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007288:	ed97 6a03 	vldr	s12, [r7, #12]
 800728c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80073a0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007290:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007294:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007298:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800729c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072a4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80072a8:	e021      	b.n	80072ee <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	ee07 3a90 	vmov	s15, r3
 80072b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072b4:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80073a4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80072b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072bc:	4b36      	ldr	r3, [pc, #216]	@ (8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80072be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072c4:	ee07 3a90 	vmov	s15, r3
 80072c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072cc:	ed97 6a03 	vldr	s12, [r7, #12]
 80072d0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80073a0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80072d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072e8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80072ec:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80072ee:	4b2a      	ldr	r3, [pc, #168]	@ (8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80072f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072f2:	0a5b      	lsrs	r3, r3, #9
 80072f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072f8:	ee07 3a90 	vmov	s15, r3
 80072fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007300:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007304:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007308:	edd7 6a07 	vldr	s13, [r7, #28]
 800730c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007310:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007314:	ee17 2a90 	vmov	r2, s15
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800731c:	4b1e      	ldr	r3, [pc, #120]	@ (8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800731e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007320:	0c1b      	lsrs	r3, r3, #16
 8007322:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007326:	ee07 3a90 	vmov	s15, r3
 800732a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800732e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007332:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007336:	edd7 6a07 	vldr	s13, [r7, #28]
 800733a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800733e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007342:	ee17 2a90 	vmov	r2, s15
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800734a:	4b13      	ldr	r3, [pc, #76]	@ (8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800734c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800734e:	0e1b      	lsrs	r3, r3, #24
 8007350:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007354:	ee07 3a90 	vmov	s15, r3
 8007358:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800735c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007360:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007364:	edd7 6a07 	vldr	s13, [r7, #28]
 8007368:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800736c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007370:	ee17 2a90 	vmov	r2, s15
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007378:	e008      	b.n	800738c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2200      	movs	r2, #0
 800737e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2200      	movs	r2, #0
 8007384:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	609a      	str	r2, [r3, #8]
}
 800738c:	bf00      	nop
 800738e:	3724      	adds	r7, #36	@ 0x24
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr
 8007398:	58024400 	.word	0x58024400
 800739c:	03d09000 	.word	0x03d09000
 80073a0:	46000000 	.word	0x46000000
 80073a4:	4c742400 	.word	0x4c742400
 80073a8:	4a742400 	.word	0x4a742400
 80073ac:	4bbebc20 	.word	0x4bbebc20

080073b0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b084      	sub	sp, #16
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80073ba:	2300      	movs	r3, #0
 80073bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80073be:	4b53      	ldr	r3, [pc, #332]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 80073c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073c2:	f003 0303 	and.w	r3, r3, #3
 80073c6:	2b03      	cmp	r3, #3
 80073c8:	d101      	bne.n	80073ce <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	e099      	b.n	8007502 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80073ce:	4b4f      	ldr	r3, [pc, #316]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a4e      	ldr	r2, [pc, #312]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 80073d4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80073d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073da:	f7fa fc05 	bl	8001be8 <HAL_GetTick>
 80073de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80073e0:	e008      	b.n	80073f4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80073e2:	f7fa fc01 	bl	8001be8 <HAL_GetTick>
 80073e6:	4602      	mov	r2, r0
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	2b02      	cmp	r3, #2
 80073ee:	d901      	bls.n	80073f4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80073f0:	2303      	movs	r3, #3
 80073f2:	e086      	b.n	8007502 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80073f4:	4b45      	ldr	r3, [pc, #276]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d1f0      	bne.n	80073e2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007400:	4b42      	ldr	r3, [pc, #264]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 8007402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007404:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	031b      	lsls	r3, r3, #12
 800740e:	493f      	ldr	r1, [pc, #252]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 8007410:	4313      	orrs	r3, r2
 8007412:	628b      	str	r3, [r1, #40]	@ 0x28
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	3b01      	subs	r3, #1
 800741a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	3b01      	subs	r3, #1
 8007424:	025b      	lsls	r3, r3, #9
 8007426:	b29b      	uxth	r3, r3
 8007428:	431a      	orrs	r2, r3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	3b01      	subs	r3, #1
 8007430:	041b      	lsls	r3, r3, #16
 8007432:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007436:	431a      	orrs	r2, r3
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	691b      	ldr	r3, [r3, #16]
 800743c:	3b01      	subs	r3, #1
 800743e:	061b      	lsls	r3, r3, #24
 8007440:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007444:	4931      	ldr	r1, [pc, #196]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 8007446:	4313      	orrs	r3, r2
 8007448:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800744a:	4b30      	ldr	r3, [pc, #192]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 800744c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800744e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	695b      	ldr	r3, [r3, #20]
 8007456:	492d      	ldr	r1, [pc, #180]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 8007458:	4313      	orrs	r3, r2
 800745a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800745c:	4b2b      	ldr	r3, [pc, #172]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 800745e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007460:	f023 0220 	bic.w	r2, r3, #32
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	699b      	ldr	r3, [r3, #24]
 8007468:	4928      	ldr	r1, [pc, #160]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 800746a:	4313      	orrs	r3, r2
 800746c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800746e:	4b27      	ldr	r3, [pc, #156]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 8007470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007472:	4a26      	ldr	r2, [pc, #152]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 8007474:	f023 0310 	bic.w	r3, r3, #16
 8007478:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800747a:	4b24      	ldr	r3, [pc, #144]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 800747c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800747e:	4b24      	ldr	r3, [pc, #144]	@ (8007510 <RCCEx_PLL2_Config+0x160>)
 8007480:	4013      	ands	r3, r2
 8007482:	687a      	ldr	r2, [r7, #4]
 8007484:	69d2      	ldr	r2, [r2, #28]
 8007486:	00d2      	lsls	r2, r2, #3
 8007488:	4920      	ldr	r1, [pc, #128]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 800748a:	4313      	orrs	r3, r2
 800748c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800748e:	4b1f      	ldr	r3, [pc, #124]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 8007490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007492:	4a1e      	ldr	r2, [pc, #120]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 8007494:	f043 0310 	orr.w	r3, r3, #16
 8007498:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d106      	bne.n	80074ae <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80074a0:	4b1a      	ldr	r3, [pc, #104]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 80074a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074a4:	4a19      	ldr	r2, [pc, #100]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 80074a6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80074aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80074ac:	e00f      	b.n	80074ce <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d106      	bne.n	80074c2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80074b4:	4b15      	ldr	r3, [pc, #84]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 80074b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074b8:	4a14      	ldr	r2, [pc, #80]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 80074ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80074be:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80074c0:	e005      	b.n	80074ce <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80074c2:	4b12      	ldr	r3, [pc, #72]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 80074c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074c6:	4a11      	ldr	r2, [pc, #68]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 80074c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80074cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80074ce:	4b0f      	ldr	r3, [pc, #60]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a0e      	ldr	r2, [pc, #56]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 80074d4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80074d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074da:	f7fa fb85 	bl	8001be8 <HAL_GetTick>
 80074de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80074e0:	e008      	b.n	80074f4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80074e2:	f7fa fb81 	bl	8001be8 <HAL_GetTick>
 80074e6:	4602      	mov	r2, r0
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	1ad3      	subs	r3, r2, r3
 80074ec:	2b02      	cmp	r3, #2
 80074ee:	d901      	bls.n	80074f4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80074f0:	2303      	movs	r3, #3
 80074f2:	e006      	b.n	8007502 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80074f4:	4b05      	ldr	r3, [pc, #20]	@ (800750c <RCCEx_PLL2_Config+0x15c>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d0f0      	beq.n	80074e2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007500:	7bfb      	ldrb	r3, [r7, #15]
}
 8007502:	4618      	mov	r0, r3
 8007504:	3710      	adds	r7, #16
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}
 800750a:	bf00      	nop
 800750c:	58024400 	.word	0x58024400
 8007510:	ffff0007 	.word	0xffff0007

08007514 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800751e:	2300      	movs	r3, #0
 8007520:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007522:	4b53      	ldr	r3, [pc, #332]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 8007524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007526:	f003 0303 	and.w	r3, r3, #3
 800752a:	2b03      	cmp	r3, #3
 800752c:	d101      	bne.n	8007532 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800752e:	2301      	movs	r3, #1
 8007530:	e099      	b.n	8007666 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007532:	4b4f      	ldr	r3, [pc, #316]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a4e      	ldr	r2, [pc, #312]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 8007538:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800753c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800753e:	f7fa fb53 	bl	8001be8 <HAL_GetTick>
 8007542:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007544:	e008      	b.n	8007558 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007546:	f7fa fb4f 	bl	8001be8 <HAL_GetTick>
 800754a:	4602      	mov	r2, r0
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	1ad3      	subs	r3, r2, r3
 8007550:	2b02      	cmp	r3, #2
 8007552:	d901      	bls.n	8007558 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007554:	2303      	movs	r3, #3
 8007556:	e086      	b.n	8007666 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007558:	4b45      	ldr	r3, [pc, #276]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007560:	2b00      	cmp	r3, #0
 8007562:	d1f0      	bne.n	8007546 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007564:	4b42      	ldr	r3, [pc, #264]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 8007566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007568:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	051b      	lsls	r3, r3, #20
 8007572:	493f      	ldr	r1, [pc, #252]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 8007574:	4313      	orrs	r3, r2
 8007576:	628b      	str	r3, [r1, #40]	@ 0x28
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	3b01      	subs	r3, #1
 800757e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	3b01      	subs	r3, #1
 8007588:	025b      	lsls	r3, r3, #9
 800758a:	b29b      	uxth	r3, r3
 800758c:	431a      	orrs	r2, r3
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	68db      	ldr	r3, [r3, #12]
 8007592:	3b01      	subs	r3, #1
 8007594:	041b      	lsls	r3, r3, #16
 8007596:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800759a:	431a      	orrs	r2, r3
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	691b      	ldr	r3, [r3, #16]
 80075a0:	3b01      	subs	r3, #1
 80075a2:	061b      	lsls	r3, r3, #24
 80075a4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80075a8:	4931      	ldr	r1, [pc, #196]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 80075aa:	4313      	orrs	r3, r2
 80075ac:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80075ae:	4b30      	ldr	r3, [pc, #192]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 80075b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075b2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	695b      	ldr	r3, [r3, #20]
 80075ba:	492d      	ldr	r1, [pc, #180]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 80075bc:	4313      	orrs	r3, r2
 80075be:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80075c0:	4b2b      	ldr	r3, [pc, #172]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 80075c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075c4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	699b      	ldr	r3, [r3, #24]
 80075cc:	4928      	ldr	r1, [pc, #160]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 80075ce:	4313      	orrs	r3, r2
 80075d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80075d2:	4b27      	ldr	r3, [pc, #156]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 80075d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075d6:	4a26      	ldr	r2, [pc, #152]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 80075d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80075de:	4b24      	ldr	r3, [pc, #144]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 80075e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075e2:	4b24      	ldr	r3, [pc, #144]	@ (8007674 <RCCEx_PLL3_Config+0x160>)
 80075e4:	4013      	ands	r3, r2
 80075e6:	687a      	ldr	r2, [r7, #4]
 80075e8:	69d2      	ldr	r2, [r2, #28]
 80075ea:	00d2      	lsls	r2, r2, #3
 80075ec:	4920      	ldr	r1, [pc, #128]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 80075ee:	4313      	orrs	r3, r2
 80075f0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80075f2:	4b1f      	ldr	r3, [pc, #124]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 80075f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f6:	4a1e      	ldr	r2, [pc, #120]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 80075f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d106      	bne.n	8007612 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007604:	4b1a      	ldr	r3, [pc, #104]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 8007606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007608:	4a19      	ldr	r2, [pc, #100]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 800760a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800760e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007610:	e00f      	b.n	8007632 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	2b01      	cmp	r3, #1
 8007616:	d106      	bne.n	8007626 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007618:	4b15      	ldr	r3, [pc, #84]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 800761a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800761c:	4a14      	ldr	r2, [pc, #80]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 800761e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007622:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007624:	e005      	b.n	8007632 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007626:	4b12      	ldr	r3, [pc, #72]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 8007628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800762a:	4a11      	ldr	r2, [pc, #68]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 800762c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007630:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007632:	4b0f      	ldr	r3, [pc, #60]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a0e      	ldr	r2, [pc, #56]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 8007638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800763c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800763e:	f7fa fad3 	bl	8001be8 <HAL_GetTick>
 8007642:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007644:	e008      	b.n	8007658 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007646:	f7fa facf 	bl	8001be8 <HAL_GetTick>
 800764a:	4602      	mov	r2, r0
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	1ad3      	subs	r3, r2, r3
 8007650:	2b02      	cmp	r3, #2
 8007652:	d901      	bls.n	8007658 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007654:	2303      	movs	r3, #3
 8007656:	e006      	b.n	8007666 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007658:	4b05      	ldr	r3, [pc, #20]	@ (8007670 <RCCEx_PLL3_Config+0x15c>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007660:	2b00      	cmp	r3, #0
 8007662:	d0f0      	beq.n	8007646 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007664:	7bfb      	ldrb	r3, [r7, #15]
}
 8007666:	4618      	mov	r0, r3
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	58024400 	.word	0x58024400
 8007674:	ffff0007 	.word	0xffff0007

08007678 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b082      	sub	sp, #8
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d101      	bne.n	800768a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007686:	2301      	movs	r3, #1
 8007688:	e049      	b.n	800771e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007690:	b2db      	uxtb	r3, r3
 8007692:	2b00      	cmp	r3, #0
 8007694:	d106      	bne.n	80076a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f000 f841 	bl	8007726 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2202      	movs	r2, #2
 80076a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	3304      	adds	r3, #4
 80076b4:	4619      	mov	r1, r3
 80076b6:	4610      	mov	r0, r2
 80076b8:	f000 f9e8 	bl	8007a8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2201      	movs	r2, #1
 8007708:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2201      	movs	r2, #1
 8007710:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800771c:	2300      	movs	r3, #0
}
 800771e:	4618      	mov	r0, r3
 8007720:	3708      	adds	r7, #8
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}

08007726 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007726:	b480      	push	{r7}
 8007728:	b083      	sub	sp, #12
 800772a:	af00      	add	r7, sp, #0
 800772c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800772e:	bf00      	nop
 8007730:	370c      	adds	r7, #12
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr
	...

0800773c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800773c:	b480      	push	{r7}
 800773e:	b085      	sub	sp, #20
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800774a:	b2db      	uxtb	r3, r3
 800774c:	2b01      	cmp	r3, #1
 800774e:	d001      	beq.n	8007754 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	e054      	b.n	80077fe <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2202      	movs	r2, #2
 8007758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	68da      	ldr	r2, [r3, #12]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f042 0201 	orr.w	r2, r2, #1
 800776a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a26      	ldr	r2, [pc, #152]	@ (800780c <HAL_TIM_Base_Start_IT+0xd0>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d022      	beq.n	80077bc <HAL_TIM_Base_Start_IT+0x80>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800777e:	d01d      	beq.n	80077bc <HAL_TIM_Base_Start_IT+0x80>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a22      	ldr	r2, [pc, #136]	@ (8007810 <HAL_TIM_Base_Start_IT+0xd4>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d018      	beq.n	80077bc <HAL_TIM_Base_Start_IT+0x80>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a21      	ldr	r2, [pc, #132]	@ (8007814 <HAL_TIM_Base_Start_IT+0xd8>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d013      	beq.n	80077bc <HAL_TIM_Base_Start_IT+0x80>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a1f      	ldr	r2, [pc, #124]	@ (8007818 <HAL_TIM_Base_Start_IT+0xdc>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d00e      	beq.n	80077bc <HAL_TIM_Base_Start_IT+0x80>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a1e      	ldr	r2, [pc, #120]	@ (800781c <HAL_TIM_Base_Start_IT+0xe0>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d009      	beq.n	80077bc <HAL_TIM_Base_Start_IT+0x80>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	4a1c      	ldr	r2, [pc, #112]	@ (8007820 <HAL_TIM_Base_Start_IT+0xe4>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d004      	beq.n	80077bc <HAL_TIM_Base_Start_IT+0x80>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a1b      	ldr	r2, [pc, #108]	@ (8007824 <HAL_TIM_Base_Start_IT+0xe8>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d115      	bne.n	80077e8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	689a      	ldr	r2, [r3, #8]
 80077c2:	4b19      	ldr	r3, [pc, #100]	@ (8007828 <HAL_TIM_Base_Start_IT+0xec>)
 80077c4:	4013      	ands	r3, r2
 80077c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2b06      	cmp	r3, #6
 80077cc:	d015      	beq.n	80077fa <HAL_TIM_Base_Start_IT+0xbe>
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077d4:	d011      	beq.n	80077fa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f042 0201 	orr.w	r2, r2, #1
 80077e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077e6:	e008      	b.n	80077fa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	681a      	ldr	r2, [r3, #0]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f042 0201 	orr.w	r2, r2, #1
 80077f6:	601a      	str	r2, [r3, #0]
 80077f8:	e000      	b.n	80077fc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077fa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80077fc:	2300      	movs	r3, #0
}
 80077fe:	4618      	mov	r0, r3
 8007800:	3714      	adds	r7, #20
 8007802:	46bd      	mov	sp, r7
 8007804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007808:	4770      	bx	lr
 800780a:	bf00      	nop
 800780c:	40010000 	.word	0x40010000
 8007810:	40000400 	.word	0x40000400
 8007814:	40000800 	.word	0x40000800
 8007818:	40000c00 	.word	0x40000c00
 800781c:	40010400 	.word	0x40010400
 8007820:	40001800 	.word	0x40001800
 8007824:	40014000 	.word	0x40014000
 8007828:	00010007 	.word	0x00010007

0800782c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b084      	sub	sp, #16
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68db      	ldr	r3, [r3, #12]
 800783a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	691b      	ldr	r3, [r3, #16]
 8007842:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	f003 0302 	and.w	r3, r3, #2
 800784a:	2b00      	cmp	r3, #0
 800784c:	d020      	beq.n	8007890 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f003 0302 	and.w	r3, r3, #2
 8007854:	2b00      	cmp	r3, #0
 8007856:	d01b      	beq.n	8007890 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f06f 0202 	mvn.w	r2, #2
 8007860:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2201      	movs	r2, #1
 8007866:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	699b      	ldr	r3, [r3, #24]
 800786e:	f003 0303 	and.w	r3, r3, #3
 8007872:	2b00      	cmp	r3, #0
 8007874:	d003      	beq.n	800787e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 f8e9 	bl	8007a4e <HAL_TIM_IC_CaptureCallback>
 800787c:	e005      	b.n	800788a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f000 f8db 	bl	8007a3a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 f8ec 	bl	8007a62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2200      	movs	r2, #0
 800788e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	f003 0304 	and.w	r3, r3, #4
 8007896:	2b00      	cmp	r3, #0
 8007898:	d020      	beq.n	80078dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	f003 0304 	and.w	r3, r3, #4
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d01b      	beq.n	80078dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f06f 0204 	mvn.w	r2, #4
 80078ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2202      	movs	r2, #2
 80078b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	699b      	ldr	r3, [r3, #24]
 80078ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d003      	beq.n	80078ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f000 f8c3 	bl	8007a4e <HAL_TIM_IC_CaptureCallback>
 80078c8:	e005      	b.n	80078d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f8b5 	bl	8007a3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f000 f8c6 	bl	8007a62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2200      	movs	r2, #0
 80078da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	f003 0308 	and.w	r3, r3, #8
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d020      	beq.n	8007928 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f003 0308 	and.w	r3, r3, #8
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d01b      	beq.n	8007928 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f06f 0208 	mvn.w	r2, #8
 80078f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2204      	movs	r2, #4
 80078fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	69db      	ldr	r3, [r3, #28]
 8007906:	f003 0303 	and.w	r3, r3, #3
 800790a:	2b00      	cmp	r3, #0
 800790c:	d003      	beq.n	8007916 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f000 f89d 	bl	8007a4e <HAL_TIM_IC_CaptureCallback>
 8007914:	e005      	b.n	8007922 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f000 f88f 	bl	8007a3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f000 f8a0 	bl	8007a62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	f003 0310 	and.w	r3, r3, #16
 800792e:	2b00      	cmp	r3, #0
 8007930:	d020      	beq.n	8007974 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f003 0310 	and.w	r3, r3, #16
 8007938:	2b00      	cmp	r3, #0
 800793a:	d01b      	beq.n	8007974 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f06f 0210 	mvn.w	r2, #16
 8007944:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2208      	movs	r2, #8
 800794a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	69db      	ldr	r3, [r3, #28]
 8007952:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007956:	2b00      	cmp	r3, #0
 8007958:	d003      	beq.n	8007962 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f000 f877 	bl	8007a4e <HAL_TIM_IC_CaptureCallback>
 8007960:	e005      	b.n	800796e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f000 f869 	bl	8007a3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f000 f87a 	bl	8007a62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	f003 0301 	and.w	r3, r3, #1
 800797a:	2b00      	cmp	r3, #0
 800797c:	d00c      	beq.n	8007998 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	f003 0301 	and.w	r3, r3, #1
 8007984:	2b00      	cmp	r3, #0
 8007986:	d007      	beq.n	8007998 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f06f 0201 	mvn.w	r2, #1
 8007990:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f7f9 fe5a 	bl	800164c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d104      	bne.n	80079ac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d00c      	beq.n	80079c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d007      	beq.n	80079c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80079be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 f90d 	bl	8007be0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d00c      	beq.n	80079ea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d007      	beq.n	80079ea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80079e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f000 f905 	bl	8007bf4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d00c      	beq.n	8007a0e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d007      	beq.n	8007a0e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	f000 f834 	bl	8007a76 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	f003 0320 	and.w	r3, r3, #32
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d00c      	beq.n	8007a32 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f003 0320 	and.w	r3, r3, #32
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d007      	beq.n	8007a32 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f06f 0220 	mvn.w	r2, #32
 8007a2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f000 f8cd 	bl	8007bcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a32:	bf00      	nop
 8007a34:	3710      	adds	r7, #16
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bd80      	pop	{r7, pc}

08007a3a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a3a:	b480      	push	{r7}
 8007a3c:	b083      	sub	sp, #12
 8007a3e:	af00      	add	r7, sp, #0
 8007a40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a42:	bf00      	nop
 8007a44:	370c      	adds	r7, #12
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr

08007a4e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a4e:	b480      	push	{r7}
 8007a50:	b083      	sub	sp, #12
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a56:	bf00      	nop
 8007a58:	370c      	adds	r7, #12
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a60:	4770      	bx	lr

08007a62 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a62:	b480      	push	{r7}
 8007a64:	b083      	sub	sp, #12
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a6a:	bf00      	nop
 8007a6c:	370c      	adds	r7, #12
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr

08007a76 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a76:	b480      	push	{r7}
 8007a78:	b083      	sub	sp, #12
 8007a7a:	af00      	add	r7, sp, #0
 8007a7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a7e:	bf00      	nop
 8007a80:	370c      	adds	r7, #12
 8007a82:	46bd      	mov	sp, r7
 8007a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a88:	4770      	bx	lr
	...

08007a8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b085      	sub	sp, #20
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
 8007a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	4a43      	ldr	r2, [pc, #268]	@ (8007bac <TIM_Base_SetConfig+0x120>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d013      	beq.n	8007acc <TIM_Base_SetConfig+0x40>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007aaa:	d00f      	beq.n	8007acc <TIM_Base_SetConfig+0x40>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	4a40      	ldr	r2, [pc, #256]	@ (8007bb0 <TIM_Base_SetConfig+0x124>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d00b      	beq.n	8007acc <TIM_Base_SetConfig+0x40>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	4a3f      	ldr	r2, [pc, #252]	@ (8007bb4 <TIM_Base_SetConfig+0x128>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d007      	beq.n	8007acc <TIM_Base_SetConfig+0x40>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	4a3e      	ldr	r2, [pc, #248]	@ (8007bb8 <TIM_Base_SetConfig+0x12c>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d003      	beq.n	8007acc <TIM_Base_SetConfig+0x40>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	4a3d      	ldr	r2, [pc, #244]	@ (8007bbc <TIM_Base_SetConfig+0x130>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d108      	bne.n	8007ade <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ad2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	68fa      	ldr	r2, [r7, #12]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4a32      	ldr	r2, [pc, #200]	@ (8007bac <TIM_Base_SetConfig+0x120>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d01f      	beq.n	8007b26 <TIM_Base_SetConfig+0x9a>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007aec:	d01b      	beq.n	8007b26 <TIM_Base_SetConfig+0x9a>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	4a2f      	ldr	r2, [pc, #188]	@ (8007bb0 <TIM_Base_SetConfig+0x124>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d017      	beq.n	8007b26 <TIM_Base_SetConfig+0x9a>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	4a2e      	ldr	r2, [pc, #184]	@ (8007bb4 <TIM_Base_SetConfig+0x128>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d013      	beq.n	8007b26 <TIM_Base_SetConfig+0x9a>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	4a2d      	ldr	r2, [pc, #180]	@ (8007bb8 <TIM_Base_SetConfig+0x12c>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d00f      	beq.n	8007b26 <TIM_Base_SetConfig+0x9a>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	4a2c      	ldr	r2, [pc, #176]	@ (8007bbc <TIM_Base_SetConfig+0x130>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d00b      	beq.n	8007b26 <TIM_Base_SetConfig+0x9a>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	4a2b      	ldr	r2, [pc, #172]	@ (8007bc0 <TIM_Base_SetConfig+0x134>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d007      	beq.n	8007b26 <TIM_Base_SetConfig+0x9a>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	4a2a      	ldr	r2, [pc, #168]	@ (8007bc4 <TIM_Base_SetConfig+0x138>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d003      	beq.n	8007b26 <TIM_Base_SetConfig+0x9a>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	4a29      	ldr	r2, [pc, #164]	@ (8007bc8 <TIM_Base_SetConfig+0x13c>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d108      	bne.n	8007b38 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	68db      	ldr	r3, [r3, #12]
 8007b32:	68fa      	ldr	r2, [r7, #12]
 8007b34:	4313      	orrs	r3, r2
 8007b36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	695b      	ldr	r3, [r3, #20]
 8007b42:	4313      	orrs	r3, r2
 8007b44:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	689a      	ldr	r2, [r3, #8]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	681a      	ldr	r2, [r3, #0]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	4a14      	ldr	r2, [pc, #80]	@ (8007bac <TIM_Base_SetConfig+0x120>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d00f      	beq.n	8007b7e <TIM_Base_SetConfig+0xf2>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4a16      	ldr	r2, [pc, #88]	@ (8007bbc <TIM_Base_SetConfig+0x130>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d00b      	beq.n	8007b7e <TIM_Base_SetConfig+0xf2>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	4a15      	ldr	r2, [pc, #84]	@ (8007bc0 <TIM_Base_SetConfig+0x134>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d007      	beq.n	8007b7e <TIM_Base_SetConfig+0xf2>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4a14      	ldr	r2, [pc, #80]	@ (8007bc4 <TIM_Base_SetConfig+0x138>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d003      	beq.n	8007b7e <TIM_Base_SetConfig+0xf2>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	4a13      	ldr	r2, [pc, #76]	@ (8007bc8 <TIM_Base_SetConfig+0x13c>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d103      	bne.n	8007b86 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	691a      	ldr	r2, [r3, #16]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f043 0204 	orr.w	r2, r3, #4
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2201      	movs	r2, #1
 8007b96:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	68fa      	ldr	r2, [r7, #12]
 8007b9c:	601a      	str	r2, [r3, #0]
}
 8007b9e:	bf00      	nop
 8007ba0:	3714      	adds	r7, #20
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr
 8007baa:	bf00      	nop
 8007bac:	40010000 	.word	0x40010000
 8007bb0:	40000400 	.word	0x40000400
 8007bb4:	40000800 	.word	0x40000800
 8007bb8:	40000c00 	.word	0x40000c00
 8007bbc:	40010400 	.word	0x40010400
 8007bc0:	40014000 	.word	0x40014000
 8007bc4:	40014400 	.word	0x40014400
 8007bc8:	40014800 	.word	0x40014800

08007bcc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b083      	sub	sp, #12
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007bd4:	bf00      	nop
 8007bd6:	370c      	adds	r7, #12
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b083      	sub	sp, #12
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007be8:	bf00      	nop
 8007bea:	370c      	adds	r7, #12
 8007bec:	46bd      	mov	sp, r7
 8007bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf2:	4770      	bx	lr

08007bf4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b083      	sub	sp, #12
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007bfc:	bf00      	nop
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr

08007c08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d101      	bne.n	8007c1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	e042      	b.n	8007ca0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d106      	bne.n	8007c32 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f7f9 fe81 	bl	8001934 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2224      	movs	r2, #36	@ 0x24
 8007c36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f022 0201 	bic.w	r2, r2, #1
 8007c48:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d002      	beq.n	8007c58 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f000 ff14 	bl	8008a80 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	f000 f9a9 	bl	8007fb0 <UART_SetConfig>
 8007c5e:	4603      	mov	r3, r0
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d101      	bne.n	8007c68 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007c64:	2301      	movs	r3, #1
 8007c66:	e01b      	b.n	8007ca0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	685a      	ldr	r2, [r3, #4]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007c76:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	689a      	ldr	r2, [r3, #8]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007c86:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	681a      	ldr	r2, [r3, #0]
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f042 0201 	orr.w	r2, r2, #1
 8007c96:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f000 ff93 	bl	8008bc4 <UART_CheckIdleState>
 8007c9e:	4603      	mov	r3, r0
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3708      	adds	r7, #8
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b08a      	sub	sp, #40	@ 0x28
 8007cac:	af02      	add	r7, sp, #8
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	603b      	str	r3, [r7, #0]
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cbe:	2b20      	cmp	r3, #32
 8007cc0:	d17b      	bne.n	8007dba <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d002      	beq.n	8007cce <HAL_UART_Transmit+0x26>
 8007cc8:	88fb      	ldrh	r3, [r7, #6]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d101      	bne.n	8007cd2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e074      	b.n	8007dbc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2221      	movs	r2, #33	@ 0x21
 8007cde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007ce2:	f7f9 ff81 	bl	8001be8 <HAL_GetTick>
 8007ce6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	88fa      	ldrh	r2, [r7, #6]
 8007cec:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	88fa      	ldrh	r2, [r7, #6]
 8007cf4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d00:	d108      	bne.n	8007d14 <HAL_UART_Transmit+0x6c>
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	691b      	ldr	r3, [r3, #16]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d104      	bne.n	8007d14 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	61bb      	str	r3, [r7, #24]
 8007d12:	e003      	b.n	8007d1c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d18:	2300      	movs	r3, #0
 8007d1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007d1c:	e030      	b.n	8007d80 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	9300      	str	r3, [sp, #0]
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	2200      	movs	r2, #0
 8007d26:	2180      	movs	r1, #128	@ 0x80
 8007d28:	68f8      	ldr	r0, [r7, #12]
 8007d2a:	f000 fff5 	bl	8008d18 <UART_WaitOnFlagUntilTimeout>
 8007d2e:	4603      	mov	r3, r0
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d005      	beq.n	8007d40 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2220      	movs	r2, #32
 8007d38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007d3c:	2303      	movs	r3, #3
 8007d3e:	e03d      	b.n	8007dbc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007d40:	69fb      	ldr	r3, [r7, #28]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d10b      	bne.n	8007d5e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d46:	69bb      	ldr	r3, [r7, #24]
 8007d48:	881b      	ldrh	r3, [r3, #0]
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d54:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007d56:	69bb      	ldr	r3, [r7, #24]
 8007d58:	3302      	adds	r3, #2
 8007d5a:	61bb      	str	r3, [r7, #24]
 8007d5c:	e007      	b.n	8007d6e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	781a      	ldrb	r2, [r3, #0]
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007d68:	69fb      	ldr	r3, [r7, #28]
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	3b01      	subs	r3, #1
 8007d78:	b29a      	uxth	r2, r3
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d1c8      	bne.n	8007d1e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	9300      	str	r3, [sp, #0]
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	2200      	movs	r2, #0
 8007d94:	2140      	movs	r1, #64	@ 0x40
 8007d96:	68f8      	ldr	r0, [r7, #12]
 8007d98:	f000 ffbe 	bl	8008d18 <UART_WaitOnFlagUntilTimeout>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d005      	beq.n	8007dae <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2220      	movs	r2, #32
 8007da6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007daa:	2303      	movs	r3, #3
 8007dac:	e006      	b.n	8007dbc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2220      	movs	r2, #32
 8007db2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007db6:	2300      	movs	r3, #0
 8007db8:	e000      	b.n	8007dbc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007dba:	2302      	movs	r3, #2
  }
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3720      	adds	r7, #32
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}

08007dc4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b091      	sub	sp, #68	@ 0x44
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	60f8      	str	r0, [r7, #12]
 8007dcc:	60b9      	str	r1, [r7, #8]
 8007dce:	4613      	mov	r3, r2
 8007dd0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dd8:	2b20      	cmp	r3, #32
 8007dda:	d178      	bne.n	8007ece <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d002      	beq.n	8007de8 <HAL_UART_Transmit_IT+0x24>
 8007de2:	88fb      	ldrh	r3, [r7, #6]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d101      	bne.n	8007dec <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8007de8:	2301      	movs	r3, #1
 8007dea:	e071      	b.n	8007ed0 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	88fa      	ldrh	r2, [r7, #6]
 8007df6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	88fa      	ldrh	r2, [r7, #6]
 8007dfe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2200      	movs	r2, #0
 8007e06:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2221      	movs	r2, #33	@ 0x21
 8007e14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e20:	d12a      	bne.n	8007e78 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e2a:	d107      	bne.n	8007e3c <HAL_UART_Transmit_IT+0x78>
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	691b      	ldr	r3, [r3, #16]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d103      	bne.n	8007e3c <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	4a29      	ldr	r2, [pc, #164]	@ (8007edc <HAL_UART_Transmit_IT+0x118>)
 8007e38:	679a      	str	r2, [r3, #120]	@ 0x78
 8007e3a:	e002      	b.n	8007e42 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	4a28      	ldr	r2, [pc, #160]	@ (8007ee0 <HAL_UART_Transmit_IT+0x11c>)
 8007e40:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	3308      	adds	r3, #8
 8007e48:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e4c:	e853 3f00 	ldrex	r3, [r3]
 8007e50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e54:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007e58:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	3308      	adds	r3, #8
 8007e60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007e62:	637a      	str	r2, [r7, #52]	@ 0x34
 8007e64:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e66:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007e68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007e6a:	e841 2300 	strex	r3, r2, [r1]
 8007e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007e70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d1e5      	bne.n	8007e42 <HAL_UART_Transmit_IT+0x7e>
 8007e76:	e028      	b.n	8007eca <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e80:	d107      	bne.n	8007e92 <HAL_UART_Transmit_IT+0xce>
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	691b      	ldr	r3, [r3, #16]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d103      	bne.n	8007e92 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	4a15      	ldr	r2, [pc, #84]	@ (8007ee4 <HAL_UART_Transmit_IT+0x120>)
 8007e8e:	679a      	str	r2, [r3, #120]	@ 0x78
 8007e90:	e002      	b.n	8007e98 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	4a14      	ldr	r2, [pc, #80]	@ (8007ee8 <HAL_UART_Transmit_IT+0x124>)
 8007e96:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	e853 3f00 	ldrex	r3, [r3]
 8007ea4:	613b      	str	r3, [r7, #16]
   return(result);
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007eac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eb6:	623b      	str	r3, [r7, #32]
 8007eb8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eba:	69f9      	ldr	r1, [r7, #28]
 8007ebc:	6a3a      	ldr	r2, [r7, #32]
 8007ebe:	e841 2300 	strex	r3, r2, [r1]
 8007ec2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007ec4:	69bb      	ldr	r3, [r7, #24]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d1e6      	bne.n	8007e98 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	e000      	b.n	8007ed0 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8007ece:	2302      	movs	r3, #2
  }
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3744      	adds	r7, #68	@ 0x44
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr
 8007edc:	0800935f 	.word	0x0800935f
 8007ee0:	0800927f 	.word	0x0800927f
 8007ee4:	080091bd 	.word	0x080091bd
 8007ee8:	08009105 	.word	0x08009105

08007eec <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b08a      	sub	sp, #40	@ 0x28
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	60f8      	str	r0, [r7, #12]
 8007ef4:	60b9      	str	r1, [r7, #8]
 8007ef6:	4613      	mov	r3, r2
 8007ef8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f00:	2b20      	cmp	r3, #32
 8007f02:	d137      	bne.n	8007f74 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d002      	beq.n	8007f10 <HAL_UART_Receive_IT+0x24>
 8007f0a:	88fb      	ldrh	r3, [r7, #6]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d101      	bne.n	8007f14 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007f10:	2301      	movs	r3, #1
 8007f12:	e030      	b.n	8007f76 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2200      	movs	r2, #0
 8007f18:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a18      	ldr	r2, [pc, #96]	@ (8007f80 <HAL_UART_Receive_IT+0x94>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d01f      	beq.n	8007f64 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	685b      	ldr	r3, [r3, #4]
 8007f2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d018      	beq.n	8007f64 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	e853 3f00 	ldrex	r3, [r3]
 8007f3e:	613b      	str	r3, [r7, #16]
   return(result);
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007f46:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	461a      	mov	r2, r3
 8007f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f50:	623b      	str	r3, [r7, #32]
 8007f52:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f54:	69f9      	ldr	r1, [r7, #28]
 8007f56:	6a3a      	ldr	r2, [r7, #32]
 8007f58:	e841 2300 	strex	r3, r2, [r1]
 8007f5c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f5e:	69bb      	ldr	r3, [r7, #24]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d1e6      	bne.n	8007f32 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007f64:	88fb      	ldrh	r3, [r7, #6]
 8007f66:	461a      	mov	r2, r3
 8007f68:	68b9      	ldr	r1, [r7, #8]
 8007f6a:	68f8      	ldr	r0, [r7, #12]
 8007f6c:	f000 ff42 	bl	8008df4 <UART_Start_Receive_IT>
 8007f70:	4603      	mov	r3, r0
 8007f72:	e000      	b.n	8007f76 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007f74:	2302      	movs	r3, #2
  }
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3728      	adds	r7, #40	@ 0x28
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}
 8007f7e:	bf00      	nop
 8007f80:	58000c00 	.word	0x58000c00

08007f84 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007f8c:	bf00      	nop
 8007f8e:	370c      	adds	r7, #12
 8007f90:	46bd      	mov	sp, r7
 8007f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f96:	4770      	bx	lr

08007f98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b083      	sub	sp, #12
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
 8007fa0:	460b      	mov	r3, r1
 8007fa2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007fa4:	bf00      	nop
 8007fa6:	370c      	adds	r7, #12
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr

08007fb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007fb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007fb4:	b092      	sub	sp, #72	@ 0x48
 8007fb6:	af00      	add	r7, sp, #0
 8007fb8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	689a      	ldr	r2, [r3, #8]
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	691b      	ldr	r3, [r3, #16]
 8007fc8:	431a      	orrs	r2, r3
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	695b      	ldr	r3, [r3, #20]
 8007fce:	431a      	orrs	r2, r3
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	69db      	ldr	r3, [r3, #28]
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	681a      	ldr	r2, [r3, #0]
 8007fde:	4bbe      	ldr	r3, [pc, #760]	@ (80082d8 <UART_SetConfig+0x328>)
 8007fe0:	4013      	ands	r3, r2
 8007fe2:	697a      	ldr	r2, [r7, #20]
 8007fe4:	6812      	ldr	r2, [r2, #0]
 8007fe6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007fe8:	430b      	orrs	r3, r1
 8007fea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	68da      	ldr	r2, [r3, #12]
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	430a      	orrs	r2, r1
 8008000:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	699b      	ldr	r3, [r3, #24]
 8008006:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4ab3      	ldr	r2, [pc, #716]	@ (80082dc <UART_SetConfig+0x32c>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d004      	beq.n	800801c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	6a1b      	ldr	r3, [r3, #32]
 8008016:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008018:	4313      	orrs	r3, r2
 800801a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	689a      	ldr	r2, [r3, #8]
 8008022:	4baf      	ldr	r3, [pc, #700]	@ (80082e0 <UART_SetConfig+0x330>)
 8008024:	4013      	ands	r3, r2
 8008026:	697a      	ldr	r2, [r7, #20]
 8008028:	6812      	ldr	r2, [r2, #0]
 800802a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800802c:	430b      	orrs	r3, r1
 800802e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008036:	f023 010f 	bic.w	r1, r3, #15
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	430a      	orrs	r2, r1
 8008044:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4aa6      	ldr	r2, [pc, #664]	@ (80082e4 <UART_SetConfig+0x334>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d177      	bne.n	8008140 <UART_SetConfig+0x190>
 8008050:	4ba5      	ldr	r3, [pc, #660]	@ (80082e8 <UART_SetConfig+0x338>)
 8008052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008054:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008058:	2b28      	cmp	r3, #40	@ 0x28
 800805a:	d86d      	bhi.n	8008138 <UART_SetConfig+0x188>
 800805c:	a201      	add	r2, pc, #4	@ (adr r2, 8008064 <UART_SetConfig+0xb4>)
 800805e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008062:	bf00      	nop
 8008064:	08008109 	.word	0x08008109
 8008068:	08008139 	.word	0x08008139
 800806c:	08008139 	.word	0x08008139
 8008070:	08008139 	.word	0x08008139
 8008074:	08008139 	.word	0x08008139
 8008078:	08008139 	.word	0x08008139
 800807c:	08008139 	.word	0x08008139
 8008080:	08008139 	.word	0x08008139
 8008084:	08008111 	.word	0x08008111
 8008088:	08008139 	.word	0x08008139
 800808c:	08008139 	.word	0x08008139
 8008090:	08008139 	.word	0x08008139
 8008094:	08008139 	.word	0x08008139
 8008098:	08008139 	.word	0x08008139
 800809c:	08008139 	.word	0x08008139
 80080a0:	08008139 	.word	0x08008139
 80080a4:	08008119 	.word	0x08008119
 80080a8:	08008139 	.word	0x08008139
 80080ac:	08008139 	.word	0x08008139
 80080b0:	08008139 	.word	0x08008139
 80080b4:	08008139 	.word	0x08008139
 80080b8:	08008139 	.word	0x08008139
 80080bc:	08008139 	.word	0x08008139
 80080c0:	08008139 	.word	0x08008139
 80080c4:	08008121 	.word	0x08008121
 80080c8:	08008139 	.word	0x08008139
 80080cc:	08008139 	.word	0x08008139
 80080d0:	08008139 	.word	0x08008139
 80080d4:	08008139 	.word	0x08008139
 80080d8:	08008139 	.word	0x08008139
 80080dc:	08008139 	.word	0x08008139
 80080e0:	08008139 	.word	0x08008139
 80080e4:	08008129 	.word	0x08008129
 80080e8:	08008139 	.word	0x08008139
 80080ec:	08008139 	.word	0x08008139
 80080f0:	08008139 	.word	0x08008139
 80080f4:	08008139 	.word	0x08008139
 80080f8:	08008139 	.word	0x08008139
 80080fc:	08008139 	.word	0x08008139
 8008100:	08008139 	.word	0x08008139
 8008104:	08008131 	.word	0x08008131
 8008108:	2301      	movs	r3, #1
 800810a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800810e:	e222      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008110:	2304      	movs	r3, #4
 8008112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008116:	e21e      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008118:	2308      	movs	r3, #8
 800811a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800811e:	e21a      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008120:	2310      	movs	r3, #16
 8008122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008126:	e216      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008128:	2320      	movs	r3, #32
 800812a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800812e:	e212      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008130:	2340      	movs	r3, #64	@ 0x40
 8008132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008136:	e20e      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008138:	2380      	movs	r3, #128	@ 0x80
 800813a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800813e:	e20a      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4a69      	ldr	r2, [pc, #420]	@ (80082ec <UART_SetConfig+0x33c>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d130      	bne.n	80081ac <UART_SetConfig+0x1fc>
 800814a:	4b67      	ldr	r3, [pc, #412]	@ (80082e8 <UART_SetConfig+0x338>)
 800814c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800814e:	f003 0307 	and.w	r3, r3, #7
 8008152:	2b05      	cmp	r3, #5
 8008154:	d826      	bhi.n	80081a4 <UART_SetConfig+0x1f4>
 8008156:	a201      	add	r2, pc, #4	@ (adr r2, 800815c <UART_SetConfig+0x1ac>)
 8008158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800815c:	08008175 	.word	0x08008175
 8008160:	0800817d 	.word	0x0800817d
 8008164:	08008185 	.word	0x08008185
 8008168:	0800818d 	.word	0x0800818d
 800816c:	08008195 	.word	0x08008195
 8008170:	0800819d 	.word	0x0800819d
 8008174:	2300      	movs	r3, #0
 8008176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800817a:	e1ec      	b.n	8008556 <UART_SetConfig+0x5a6>
 800817c:	2304      	movs	r3, #4
 800817e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008182:	e1e8      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008184:	2308      	movs	r3, #8
 8008186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800818a:	e1e4      	b.n	8008556 <UART_SetConfig+0x5a6>
 800818c:	2310      	movs	r3, #16
 800818e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008192:	e1e0      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008194:	2320      	movs	r3, #32
 8008196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800819a:	e1dc      	b.n	8008556 <UART_SetConfig+0x5a6>
 800819c:	2340      	movs	r3, #64	@ 0x40
 800819e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081a2:	e1d8      	b.n	8008556 <UART_SetConfig+0x5a6>
 80081a4:	2380      	movs	r3, #128	@ 0x80
 80081a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081aa:	e1d4      	b.n	8008556 <UART_SetConfig+0x5a6>
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a4f      	ldr	r2, [pc, #316]	@ (80082f0 <UART_SetConfig+0x340>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d130      	bne.n	8008218 <UART_SetConfig+0x268>
 80081b6:	4b4c      	ldr	r3, [pc, #304]	@ (80082e8 <UART_SetConfig+0x338>)
 80081b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081ba:	f003 0307 	and.w	r3, r3, #7
 80081be:	2b05      	cmp	r3, #5
 80081c0:	d826      	bhi.n	8008210 <UART_SetConfig+0x260>
 80081c2:	a201      	add	r2, pc, #4	@ (adr r2, 80081c8 <UART_SetConfig+0x218>)
 80081c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081c8:	080081e1 	.word	0x080081e1
 80081cc:	080081e9 	.word	0x080081e9
 80081d0:	080081f1 	.word	0x080081f1
 80081d4:	080081f9 	.word	0x080081f9
 80081d8:	08008201 	.word	0x08008201
 80081dc:	08008209 	.word	0x08008209
 80081e0:	2300      	movs	r3, #0
 80081e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081e6:	e1b6      	b.n	8008556 <UART_SetConfig+0x5a6>
 80081e8:	2304      	movs	r3, #4
 80081ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ee:	e1b2      	b.n	8008556 <UART_SetConfig+0x5a6>
 80081f0:	2308      	movs	r3, #8
 80081f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081f6:	e1ae      	b.n	8008556 <UART_SetConfig+0x5a6>
 80081f8:	2310      	movs	r3, #16
 80081fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081fe:	e1aa      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008200:	2320      	movs	r3, #32
 8008202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008206:	e1a6      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008208:	2340      	movs	r3, #64	@ 0x40
 800820a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800820e:	e1a2      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008210:	2380      	movs	r3, #128	@ 0x80
 8008212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008216:	e19e      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a35      	ldr	r2, [pc, #212]	@ (80082f4 <UART_SetConfig+0x344>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d130      	bne.n	8008284 <UART_SetConfig+0x2d4>
 8008222:	4b31      	ldr	r3, [pc, #196]	@ (80082e8 <UART_SetConfig+0x338>)
 8008224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008226:	f003 0307 	and.w	r3, r3, #7
 800822a:	2b05      	cmp	r3, #5
 800822c:	d826      	bhi.n	800827c <UART_SetConfig+0x2cc>
 800822e:	a201      	add	r2, pc, #4	@ (adr r2, 8008234 <UART_SetConfig+0x284>)
 8008230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008234:	0800824d 	.word	0x0800824d
 8008238:	08008255 	.word	0x08008255
 800823c:	0800825d 	.word	0x0800825d
 8008240:	08008265 	.word	0x08008265
 8008244:	0800826d 	.word	0x0800826d
 8008248:	08008275 	.word	0x08008275
 800824c:	2300      	movs	r3, #0
 800824e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008252:	e180      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008254:	2304      	movs	r3, #4
 8008256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800825a:	e17c      	b.n	8008556 <UART_SetConfig+0x5a6>
 800825c:	2308      	movs	r3, #8
 800825e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008262:	e178      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008264:	2310      	movs	r3, #16
 8008266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800826a:	e174      	b.n	8008556 <UART_SetConfig+0x5a6>
 800826c:	2320      	movs	r3, #32
 800826e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008272:	e170      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008274:	2340      	movs	r3, #64	@ 0x40
 8008276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800827a:	e16c      	b.n	8008556 <UART_SetConfig+0x5a6>
 800827c:	2380      	movs	r3, #128	@ 0x80
 800827e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008282:	e168      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a1b      	ldr	r2, [pc, #108]	@ (80082f8 <UART_SetConfig+0x348>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d142      	bne.n	8008314 <UART_SetConfig+0x364>
 800828e:	4b16      	ldr	r3, [pc, #88]	@ (80082e8 <UART_SetConfig+0x338>)
 8008290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008292:	f003 0307 	and.w	r3, r3, #7
 8008296:	2b05      	cmp	r3, #5
 8008298:	d838      	bhi.n	800830c <UART_SetConfig+0x35c>
 800829a:	a201      	add	r2, pc, #4	@ (adr r2, 80082a0 <UART_SetConfig+0x2f0>)
 800829c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082a0:	080082b9 	.word	0x080082b9
 80082a4:	080082c1 	.word	0x080082c1
 80082a8:	080082c9 	.word	0x080082c9
 80082ac:	080082d1 	.word	0x080082d1
 80082b0:	080082fd 	.word	0x080082fd
 80082b4:	08008305 	.word	0x08008305
 80082b8:	2300      	movs	r3, #0
 80082ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082be:	e14a      	b.n	8008556 <UART_SetConfig+0x5a6>
 80082c0:	2304      	movs	r3, #4
 80082c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082c6:	e146      	b.n	8008556 <UART_SetConfig+0x5a6>
 80082c8:	2308      	movs	r3, #8
 80082ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082ce:	e142      	b.n	8008556 <UART_SetConfig+0x5a6>
 80082d0:	2310      	movs	r3, #16
 80082d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082d6:	e13e      	b.n	8008556 <UART_SetConfig+0x5a6>
 80082d8:	cfff69f3 	.word	0xcfff69f3
 80082dc:	58000c00 	.word	0x58000c00
 80082e0:	11fff4ff 	.word	0x11fff4ff
 80082e4:	40011000 	.word	0x40011000
 80082e8:	58024400 	.word	0x58024400
 80082ec:	40004400 	.word	0x40004400
 80082f0:	40004800 	.word	0x40004800
 80082f4:	40004c00 	.word	0x40004c00
 80082f8:	40005000 	.word	0x40005000
 80082fc:	2320      	movs	r3, #32
 80082fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008302:	e128      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008304:	2340      	movs	r3, #64	@ 0x40
 8008306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800830a:	e124      	b.n	8008556 <UART_SetConfig+0x5a6>
 800830c:	2380      	movs	r3, #128	@ 0x80
 800830e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008312:	e120      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4acb      	ldr	r2, [pc, #812]	@ (8008648 <UART_SetConfig+0x698>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d176      	bne.n	800840c <UART_SetConfig+0x45c>
 800831e:	4bcb      	ldr	r3, [pc, #812]	@ (800864c <UART_SetConfig+0x69c>)
 8008320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008322:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008326:	2b28      	cmp	r3, #40	@ 0x28
 8008328:	d86c      	bhi.n	8008404 <UART_SetConfig+0x454>
 800832a:	a201      	add	r2, pc, #4	@ (adr r2, 8008330 <UART_SetConfig+0x380>)
 800832c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008330:	080083d5 	.word	0x080083d5
 8008334:	08008405 	.word	0x08008405
 8008338:	08008405 	.word	0x08008405
 800833c:	08008405 	.word	0x08008405
 8008340:	08008405 	.word	0x08008405
 8008344:	08008405 	.word	0x08008405
 8008348:	08008405 	.word	0x08008405
 800834c:	08008405 	.word	0x08008405
 8008350:	080083dd 	.word	0x080083dd
 8008354:	08008405 	.word	0x08008405
 8008358:	08008405 	.word	0x08008405
 800835c:	08008405 	.word	0x08008405
 8008360:	08008405 	.word	0x08008405
 8008364:	08008405 	.word	0x08008405
 8008368:	08008405 	.word	0x08008405
 800836c:	08008405 	.word	0x08008405
 8008370:	080083e5 	.word	0x080083e5
 8008374:	08008405 	.word	0x08008405
 8008378:	08008405 	.word	0x08008405
 800837c:	08008405 	.word	0x08008405
 8008380:	08008405 	.word	0x08008405
 8008384:	08008405 	.word	0x08008405
 8008388:	08008405 	.word	0x08008405
 800838c:	08008405 	.word	0x08008405
 8008390:	080083ed 	.word	0x080083ed
 8008394:	08008405 	.word	0x08008405
 8008398:	08008405 	.word	0x08008405
 800839c:	08008405 	.word	0x08008405
 80083a0:	08008405 	.word	0x08008405
 80083a4:	08008405 	.word	0x08008405
 80083a8:	08008405 	.word	0x08008405
 80083ac:	08008405 	.word	0x08008405
 80083b0:	080083f5 	.word	0x080083f5
 80083b4:	08008405 	.word	0x08008405
 80083b8:	08008405 	.word	0x08008405
 80083bc:	08008405 	.word	0x08008405
 80083c0:	08008405 	.word	0x08008405
 80083c4:	08008405 	.word	0x08008405
 80083c8:	08008405 	.word	0x08008405
 80083cc:	08008405 	.word	0x08008405
 80083d0:	080083fd 	.word	0x080083fd
 80083d4:	2301      	movs	r3, #1
 80083d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083da:	e0bc      	b.n	8008556 <UART_SetConfig+0x5a6>
 80083dc:	2304      	movs	r3, #4
 80083de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083e2:	e0b8      	b.n	8008556 <UART_SetConfig+0x5a6>
 80083e4:	2308      	movs	r3, #8
 80083e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083ea:	e0b4      	b.n	8008556 <UART_SetConfig+0x5a6>
 80083ec:	2310      	movs	r3, #16
 80083ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083f2:	e0b0      	b.n	8008556 <UART_SetConfig+0x5a6>
 80083f4:	2320      	movs	r3, #32
 80083f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083fa:	e0ac      	b.n	8008556 <UART_SetConfig+0x5a6>
 80083fc:	2340      	movs	r3, #64	@ 0x40
 80083fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008402:	e0a8      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008404:	2380      	movs	r3, #128	@ 0x80
 8008406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800840a:	e0a4      	b.n	8008556 <UART_SetConfig+0x5a6>
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a8f      	ldr	r2, [pc, #572]	@ (8008650 <UART_SetConfig+0x6a0>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d130      	bne.n	8008478 <UART_SetConfig+0x4c8>
 8008416:	4b8d      	ldr	r3, [pc, #564]	@ (800864c <UART_SetConfig+0x69c>)
 8008418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800841a:	f003 0307 	and.w	r3, r3, #7
 800841e:	2b05      	cmp	r3, #5
 8008420:	d826      	bhi.n	8008470 <UART_SetConfig+0x4c0>
 8008422:	a201      	add	r2, pc, #4	@ (adr r2, 8008428 <UART_SetConfig+0x478>)
 8008424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008428:	08008441 	.word	0x08008441
 800842c:	08008449 	.word	0x08008449
 8008430:	08008451 	.word	0x08008451
 8008434:	08008459 	.word	0x08008459
 8008438:	08008461 	.word	0x08008461
 800843c:	08008469 	.word	0x08008469
 8008440:	2300      	movs	r3, #0
 8008442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008446:	e086      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008448:	2304      	movs	r3, #4
 800844a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800844e:	e082      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008450:	2308      	movs	r3, #8
 8008452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008456:	e07e      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008458:	2310      	movs	r3, #16
 800845a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800845e:	e07a      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008460:	2320      	movs	r3, #32
 8008462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008466:	e076      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008468:	2340      	movs	r3, #64	@ 0x40
 800846a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800846e:	e072      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008470:	2380      	movs	r3, #128	@ 0x80
 8008472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008476:	e06e      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a75      	ldr	r2, [pc, #468]	@ (8008654 <UART_SetConfig+0x6a4>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d130      	bne.n	80084e4 <UART_SetConfig+0x534>
 8008482:	4b72      	ldr	r3, [pc, #456]	@ (800864c <UART_SetConfig+0x69c>)
 8008484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008486:	f003 0307 	and.w	r3, r3, #7
 800848a:	2b05      	cmp	r3, #5
 800848c:	d826      	bhi.n	80084dc <UART_SetConfig+0x52c>
 800848e:	a201      	add	r2, pc, #4	@ (adr r2, 8008494 <UART_SetConfig+0x4e4>)
 8008490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008494:	080084ad 	.word	0x080084ad
 8008498:	080084b5 	.word	0x080084b5
 800849c:	080084bd 	.word	0x080084bd
 80084a0:	080084c5 	.word	0x080084c5
 80084a4:	080084cd 	.word	0x080084cd
 80084a8:	080084d5 	.word	0x080084d5
 80084ac:	2300      	movs	r3, #0
 80084ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084b2:	e050      	b.n	8008556 <UART_SetConfig+0x5a6>
 80084b4:	2304      	movs	r3, #4
 80084b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084ba:	e04c      	b.n	8008556 <UART_SetConfig+0x5a6>
 80084bc:	2308      	movs	r3, #8
 80084be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084c2:	e048      	b.n	8008556 <UART_SetConfig+0x5a6>
 80084c4:	2310      	movs	r3, #16
 80084c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084ca:	e044      	b.n	8008556 <UART_SetConfig+0x5a6>
 80084cc:	2320      	movs	r3, #32
 80084ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084d2:	e040      	b.n	8008556 <UART_SetConfig+0x5a6>
 80084d4:	2340      	movs	r3, #64	@ 0x40
 80084d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084da:	e03c      	b.n	8008556 <UART_SetConfig+0x5a6>
 80084dc:	2380      	movs	r3, #128	@ 0x80
 80084de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084e2:	e038      	b.n	8008556 <UART_SetConfig+0x5a6>
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a5b      	ldr	r2, [pc, #364]	@ (8008658 <UART_SetConfig+0x6a8>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d130      	bne.n	8008550 <UART_SetConfig+0x5a0>
 80084ee:	4b57      	ldr	r3, [pc, #348]	@ (800864c <UART_SetConfig+0x69c>)
 80084f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084f2:	f003 0307 	and.w	r3, r3, #7
 80084f6:	2b05      	cmp	r3, #5
 80084f8:	d826      	bhi.n	8008548 <UART_SetConfig+0x598>
 80084fa:	a201      	add	r2, pc, #4	@ (adr r2, 8008500 <UART_SetConfig+0x550>)
 80084fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008500:	08008519 	.word	0x08008519
 8008504:	08008521 	.word	0x08008521
 8008508:	08008529 	.word	0x08008529
 800850c:	08008531 	.word	0x08008531
 8008510:	08008539 	.word	0x08008539
 8008514:	08008541 	.word	0x08008541
 8008518:	2302      	movs	r3, #2
 800851a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800851e:	e01a      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008520:	2304      	movs	r3, #4
 8008522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008526:	e016      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008528:	2308      	movs	r3, #8
 800852a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800852e:	e012      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008530:	2310      	movs	r3, #16
 8008532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008536:	e00e      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008538:	2320      	movs	r3, #32
 800853a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800853e:	e00a      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008540:	2340      	movs	r3, #64	@ 0x40
 8008542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008546:	e006      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008548:	2380      	movs	r3, #128	@ 0x80
 800854a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800854e:	e002      	b.n	8008556 <UART_SetConfig+0x5a6>
 8008550:	2380      	movs	r3, #128	@ 0x80
 8008552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4a3f      	ldr	r2, [pc, #252]	@ (8008658 <UART_SetConfig+0x6a8>)
 800855c:	4293      	cmp	r3, r2
 800855e:	f040 80f8 	bne.w	8008752 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008562:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008566:	2b20      	cmp	r3, #32
 8008568:	dc46      	bgt.n	80085f8 <UART_SetConfig+0x648>
 800856a:	2b02      	cmp	r3, #2
 800856c:	f2c0 8082 	blt.w	8008674 <UART_SetConfig+0x6c4>
 8008570:	3b02      	subs	r3, #2
 8008572:	2b1e      	cmp	r3, #30
 8008574:	d87e      	bhi.n	8008674 <UART_SetConfig+0x6c4>
 8008576:	a201      	add	r2, pc, #4	@ (adr r2, 800857c <UART_SetConfig+0x5cc>)
 8008578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800857c:	080085ff 	.word	0x080085ff
 8008580:	08008675 	.word	0x08008675
 8008584:	08008607 	.word	0x08008607
 8008588:	08008675 	.word	0x08008675
 800858c:	08008675 	.word	0x08008675
 8008590:	08008675 	.word	0x08008675
 8008594:	08008617 	.word	0x08008617
 8008598:	08008675 	.word	0x08008675
 800859c:	08008675 	.word	0x08008675
 80085a0:	08008675 	.word	0x08008675
 80085a4:	08008675 	.word	0x08008675
 80085a8:	08008675 	.word	0x08008675
 80085ac:	08008675 	.word	0x08008675
 80085b0:	08008675 	.word	0x08008675
 80085b4:	08008627 	.word	0x08008627
 80085b8:	08008675 	.word	0x08008675
 80085bc:	08008675 	.word	0x08008675
 80085c0:	08008675 	.word	0x08008675
 80085c4:	08008675 	.word	0x08008675
 80085c8:	08008675 	.word	0x08008675
 80085cc:	08008675 	.word	0x08008675
 80085d0:	08008675 	.word	0x08008675
 80085d4:	08008675 	.word	0x08008675
 80085d8:	08008675 	.word	0x08008675
 80085dc:	08008675 	.word	0x08008675
 80085e0:	08008675 	.word	0x08008675
 80085e4:	08008675 	.word	0x08008675
 80085e8:	08008675 	.word	0x08008675
 80085ec:	08008675 	.word	0x08008675
 80085f0:	08008675 	.word	0x08008675
 80085f4:	08008667 	.word	0x08008667
 80085f8:	2b40      	cmp	r3, #64	@ 0x40
 80085fa:	d037      	beq.n	800866c <UART_SetConfig+0x6bc>
 80085fc:	e03a      	b.n	8008674 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80085fe:	f7fe fac7 	bl	8006b90 <HAL_RCCEx_GetD3PCLK1Freq>
 8008602:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008604:	e03c      	b.n	8008680 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008606:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800860a:	4618      	mov	r0, r3
 800860c:	f7fe fad6 	bl	8006bbc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008612:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008614:	e034      	b.n	8008680 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008616:	f107 0318 	add.w	r3, r7, #24
 800861a:	4618      	mov	r0, r3
 800861c:	f7fe fc22 	bl	8006e64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008620:	69fb      	ldr	r3, [r7, #28]
 8008622:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008624:	e02c      	b.n	8008680 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008626:	4b09      	ldr	r3, [pc, #36]	@ (800864c <UART_SetConfig+0x69c>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f003 0320 	and.w	r3, r3, #32
 800862e:	2b00      	cmp	r3, #0
 8008630:	d016      	beq.n	8008660 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008632:	4b06      	ldr	r3, [pc, #24]	@ (800864c <UART_SetConfig+0x69c>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	08db      	lsrs	r3, r3, #3
 8008638:	f003 0303 	and.w	r3, r3, #3
 800863c:	4a07      	ldr	r2, [pc, #28]	@ (800865c <UART_SetConfig+0x6ac>)
 800863e:	fa22 f303 	lsr.w	r3, r2, r3
 8008642:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008644:	e01c      	b.n	8008680 <UART_SetConfig+0x6d0>
 8008646:	bf00      	nop
 8008648:	40011400 	.word	0x40011400
 800864c:	58024400 	.word	0x58024400
 8008650:	40007800 	.word	0x40007800
 8008654:	40007c00 	.word	0x40007c00
 8008658:	58000c00 	.word	0x58000c00
 800865c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008660:	4b9d      	ldr	r3, [pc, #628]	@ (80088d8 <UART_SetConfig+0x928>)
 8008662:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008664:	e00c      	b.n	8008680 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008666:	4b9d      	ldr	r3, [pc, #628]	@ (80088dc <UART_SetConfig+0x92c>)
 8008668:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800866a:	e009      	b.n	8008680 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800866c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008670:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008672:	e005      	b.n	8008680 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008674:	2300      	movs	r3, #0
 8008676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008678:	2301      	movs	r3, #1
 800867a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800867e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008680:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008682:	2b00      	cmp	r3, #0
 8008684:	f000 81de 	beq.w	8008a44 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800868c:	4a94      	ldr	r2, [pc, #592]	@ (80088e0 <UART_SetConfig+0x930>)
 800868e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008692:	461a      	mov	r2, r3
 8008694:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008696:	fbb3 f3f2 	udiv	r3, r3, r2
 800869a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	685a      	ldr	r2, [r3, #4]
 80086a0:	4613      	mov	r3, r2
 80086a2:	005b      	lsls	r3, r3, #1
 80086a4:	4413      	add	r3, r2
 80086a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086a8:	429a      	cmp	r2, r3
 80086aa:	d305      	bcc.n	80086b8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	685b      	ldr	r3, [r3, #4]
 80086b0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80086b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086b4:	429a      	cmp	r2, r3
 80086b6:	d903      	bls.n	80086c0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80086b8:	2301      	movs	r3, #1
 80086ba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80086be:	e1c1      	b.n	8008a44 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80086c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086c2:	2200      	movs	r2, #0
 80086c4:	60bb      	str	r3, [r7, #8]
 80086c6:	60fa      	str	r2, [r7, #12]
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086cc:	4a84      	ldr	r2, [pc, #528]	@ (80088e0 <UART_SetConfig+0x930>)
 80086ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086d2:	b29b      	uxth	r3, r3
 80086d4:	2200      	movs	r2, #0
 80086d6:	603b      	str	r3, [r7, #0]
 80086d8:	607a      	str	r2, [r7, #4]
 80086da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80086e2:	f7f7 fe05 	bl	80002f0 <__aeabi_uldivmod>
 80086e6:	4602      	mov	r2, r0
 80086e8:	460b      	mov	r3, r1
 80086ea:	4610      	mov	r0, r2
 80086ec:	4619      	mov	r1, r3
 80086ee:	f04f 0200 	mov.w	r2, #0
 80086f2:	f04f 0300 	mov.w	r3, #0
 80086f6:	020b      	lsls	r3, r1, #8
 80086f8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80086fc:	0202      	lsls	r2, r0, #8
 80086fe:	6979      	ldr	r1, [r7, #20]
 8008700:	6849      	ldr	r1, [r1, #4]
 8008702:	0849      	lsrs	r1, r1, #1
 8008704:	2000      	movs	r0, #0
 8008706:	460c      	mov	r4, r1
 8008708:	4605      	mov	r5, r0
 800870a:	eb12 0804 	adds.w	r8, r2, r4
 800870e:	eb43 0905 	adc.w	r9, r3, r5
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	685b      	ldr	r3, [r3, #4]
 8008716:	2200      	movs	r2, #0
 8008718:	469a      	mov	sl, r3
 800871a:	4693      	mov	fp, r2
 800871c:	4652      	mov	r2, sl
 800871e:	465b      	mov	r3, fp
 8008720:	4640      	mov	r0, r8
 8008722:	4649      	mov	r1, r9
 8008724:	f7f7 fde4 	bl	80002f0 <__aeabi_uldivmod>
 8008728:	4602      	mov	r2, r0
 800872a:	460b      	mov	r3, r1
 800872c:	4613      	mov	r3, r2
 800872e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008732:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008736:	d308      	bcc.n	800874a <UART_SetConfig+0x79a>
 8008738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800873a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800873e:	d204      	bcs.n	800874a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008740:	697b      	ldr	r3, [r7, #20]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008746:	60da      	str	r2, [r3, #12]
 8008748:	e17c      	b.n	8008a44 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800874a:	2301      	movs	r3, #1
 800874c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008750:	e178      	b.n	8008a44 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	69db      	ldr	r3, [r3, #28]
 8008756:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800875a:	f040 80c5 	bne.w	80088e8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800875e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008762:	2b20      	cmp	r3, #32
 8008764:	dc48      	bgt.n	80087f8 <UART_SetConfig+0x848>
 8008766:	2b00      	cmp	r3, #0
 8008768:	db7b      	blt.n	8008862 <UART_SetConfig+0x8b2>
 800876a:	2b20      	cmp	r3, #32
 800876c:	d879      	bhi.n	8008862 <UART_SetConfig+0x8b2>
 800876e:	a201      	add	r2, pc, #4	@ (adr r2, 8008774 <UART_SetConfig+0x7c4>)
 8008770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008774:	080087ff 	.word	0x080087ff
 8008778:	08008807 	.word	0x08008807
 800877c:	08008863 	.word	0x08008863
 8008780:	08008863 	.word	0x08008863
 8008784:	0800880f 	.word	0x0800880f
 8008788:	08008863 	.word	0x08008863
 800878c:	08008863 	.word	0x08008863
 8008790:	08008863 	.word	0x08008863
 8008794:	0800881f 	.word	0x0800881f
 8008798:	08008863 	.word	0x08008863
 800879c:	08008863 	.word	0x08008863
 80087a0:	08008863 	.word	0x08008863
 80087a4:	08008863 	.word	0x08008863
 80087a8:	08008863 	.word	0x08008863
 80087ac:	08008863 	.word	0x08008863
 80087b0:	08008863 	.word	0x08008863
 80087b4:	0800882f 	.word	0x0800882f
 80087b8:	08008863 	.word	0x08008863
 80087bc:	08008863 	.word	0x08008863
 80087c0:	08008863 	.word	0x08008863
 80087c4:	08008863 	.word	0x08008863
 80087c8:	08008863 	.word	0x08008863
 80087cc:	08008863 	.word	0x08008863
 80087d0:	08008863 	.word	0x08008863
 80087d4:	08008863 	.word	0x08008863
 80087d8:	08008863 	.word	0x08008863
 80087dc:	08008863 	.word	0x08008863
 80087e0:	08008863 	.word	0x08008863
 80087e4:	08008863 	.word	0x08008863
 80087e8:	08008863 	.word	0x08008863
 80087ec:	08008863 	.word	0x08008863
 80087f0:	08008863 	.word	0x08008863
 80087f4:	08008855 	.word	0x08008855
 80087f8:	2b40      	cmp	r3, #64	@ 0x40
 80087fa:	d02e      	beq.n	800885a <UART_SetConfig+0x8aa>
 80087fc:	e031      	b.n	8008862 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087fe:	f7fc f9cf 	bl	8004ba0 <HAL_RCC_GetPCLK1Freq>
 8008802:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008804:	e033      	b.n	800886e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008806:	f7fc f9e1 	bl	8004bcc <HAL_RCC_GetPCLK2Freq>
 800880a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800880c:	e02f      	b.n	800886e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800880e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008812:	4618      	mov	r0, r3
 8008814:	f7fe f9d2 	bl	8006bbc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800881a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800881c:	e027      	b.n	800886e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800881e:	f107 0318 	add.w	r3, r7, #24
 8008822:	4618      	mov	r0, r3
 8008824:	f7fe fb1e 	bl	8006e64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008828:	69fb      	ldr	r3, [r7, #28]
 800882a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800882c:	e01f      	b.n	800886e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800882e:	4b2d      	ldr	r3, [pc, #180]	@ (80088e4 <UART_SetConfig+0x934>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f003 0320 	and.w	r3, r3, #32
 8008836:	2b00      	cmp	r3, #0
 8008838:	d009      	beq.n	800884e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800883a:	4b2a      	ldr	r3, [pc, #168]	@ (80088e4 <UART_SetConfig+0x934>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	08db      	lsrs	r3, r3, #3
 8008840:	f003 0303 	and.w	r3, r3, #3
 8008844:	4a24      	ldr	r2, [pc, #144]	@ (80088d8 <UART_SetConfig+0x928>)
 8008846:	fa22 f303 	lsr.w	r3, r2, r3
 800884a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800884c:	e00f      	b.n	800886e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800884e:	4b22      	ldr	r3, [pc, #136]	@ (80088d8 <UART_SetConfig+0x928>)
 8008850:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008852:	e00c      	b.n	800886e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008854:	4b21      	ldr	r3, [pc, #132]	@ (80088dc <UART_SetConfig+0x92c>)
 8008856:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008858:	e009      	b.n	800886e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800885a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800885e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008860:	e005      	b.n	800886e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008862:	2300      	movs	r3, #0
 8008864:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800886c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800886e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008870:	2b00      	cmp	r3, #0
 8008872:	f000 80e7 	beq.w	8008a44 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800887a:	4a19      	ldr	r2, [pc, #100]	@ (80088e0 <UART_SetConfig+0x930>)
 800887c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008880:	461a      	mov	r2, r3
 8008882:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008884:	fbb3 f3f2 	udiv	r3, r3, r2
 8008888:	005a      	lsls	r2, r3, #1
 800888a:	697b      	ldr	r3, [r7, #20]
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	085b      	lsrs	r3, r3, #1
 8008890:	441a      	add	r2, r3
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	fbb2 f3f3 	udiv	r3, r2, r3
 800889a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800889c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800889e:	2b0f      	cmp	r3, #15
 80088a0:	d916      	bls.n	80088d0 <UART_SetConfig+0x920>
 80088a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088a8:	d212      	bcs.n	80088d0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80088aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	f023 030f 	bic.w	r3, r3, #15
 80088b2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80088b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b6:	085b      	lsrs	r3, r3, #1
 80088b8:	b29b      	uxth	r3, r3
 80088ba:	f003 0307 	and.w	r3, r3, #7
 80088be:	b29a      	uxth	r2, r3
 80088c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80088c2:	4313      	orrs	r3, r2
 80088c4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80088cc:	60da      	str	r2, [r3, #12]
 80088ce:	e0b9      	b.n	8008a44 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80088d0:	2301      	movs	r3, #1
 80088d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80088d6:	e0b5      	b.n	8008a44 <UART_SetConfig+0xa94>
 80088d8:	03d09000 	.word	0x03d09000
 80088dc:	003d0900 	.word	0x003d0900
 80088e0:	0800cff8 	.word	0x0800cff8
 80088e4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80088e8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80088ec:	2b20      	cmp	r3, #32
 80088ee:	dc49      	bgt.n	8008984 <UART_SetConfig+0x9d4>
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	db7c      	blt.n	80089ee <UART_SetConfig+0xa3e>
 80088f4:	2b20      	cmp	r3, #32
 80088f6:	d87a      	bhi.n	80089ee <UART_SetConfig+0xa3e>
 80088f8:	a201      	add	r2, pc, #4	@ (adr r2, 8008900 <UART_SetConfig+0x950>)
 80088fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088fe:	bf00      	nop
 8008900:	0800898b 	.word	0x0800898b
 8008904:	08008993 	.word	0x08008993
 8008908:	080089ef 	.word	0x080089ef
 800890c:	080089ef 	.word	0x080089ef
 8008910:	0800899b 	.word	0x0800899b
 8008914:	080089ef 	.word	0x080089ef
 8008918:	080089ef 	.word	0x080089ef
 800891c:	080089ef 	.word	0x080089ef
 8008920:	080089ab 	.word	0x080089ab
 8008924:	080089ef 	.word	0x080089ef
 8008928:	080089ef 	.word	0x080089ef
 800892c:	080089ef 	.word	0x080089ef
 8008930:	080089ef 	.word	0x080089ef
 8008934:	080089ef 	.word	0x080089ef
 8008938:	080089ef 	.word	0x080089ef
 800893c:	080089ef 	.word	0x080089ef
 8008940:	080089bb 	.word	0x080089bb
 8008944:	080089ef 	.word	0x080089ef
 8008948:	080089ef 	.word	0x080089ef
 800894c:	080089ef 	.word	0x080089ef
 8008950:	080089ef 	.word	0x080089ef
 8008954:	080089ef 	.word	0x080089ef
 8008958:	080089ef 	.word	0x080089ef
 800895c:	080089ef 	.word	0x080089ef
 8008960:	080089ef 	.word	0x080089ef
 8008964:	080089ef 	.word	0x080089ef
 8008968:	080089ef 	.word	0x080089ef
 800896c:	080089ef 	.word	0x080089ef
 8008970:	080089ef 	.word	0x080089ef
 8008974:	080089ef 	.word	0x080089ef
 8008978:	080089ef 	.word	0x080089ef
 800897c:	080089ef 	.word	0x080089ef
 8008980:	080089e1 	.word	0x080089e1
 8008984:	2b40      	cmp	r3, #64	@ 0x40
 8008986:	d02e      	beq.n	80089e6 <UART_SetConfig+0xa36>
 8008988:	e031      	b.n	80089ee <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800898a:	f7fc f909 	bl	8004ba0 <HAL_RCC_GetPCLK1Freq>
 800898e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008990:	e033      	b.n	80089fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008992:	f7fc f91b 	bl	8004bcc <HAL_RCC_GetPCLK2Freq>
 8008996:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008998:	e02f      	b.n	80089fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800899a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800899e:	4618      	mov	r0, r3
 80089a0:	f7fe f90c 	bl	8006bbc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80089a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089a8:	e027      	b.n	80089fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089aa:	f107 0318 	add.w	r3, r7, #24
 80089ae:	4618      	mov	r0, r3
 80089b0:	f7fe fa58 	bl	8006e64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80089b4:	69fb      	ldr	r3, [r7, #28]
 80089b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089b8:	e01f      	b.n	80089fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80089ba:	4b2d      	ldr	r3, [pc, #180]	@ (8008a70 <UART_SetConfig+0xac0>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f003 0320 	and.w	r3, r3, #32
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d009      	beq.n	80089da <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80089c6:	4b2a      	ldr	r3, [pc, #168]	@ (8008a70 <UART_SetConfig+0xac0>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	08db      	lsrs	r3, r3, #3
 80089cc:	f003 0303 	and.w	r3, r3, #3
 80089d0:	4a28      	ldr	r2, [pc, #160]	@ (8008a74 <UART_SetConfig+0xac4>)
 80089d2:	fa22 f303 	lsr.w	r3, r2, r3
 80089d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80089d8:	e00f      	b.n	80089fa <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80089da:	4b26      	ldr	r3, [pc, #152]	@ (8008a74 <UART_SetConfig+0xac4>)
 80089dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089de:	e00c      	b.n	80089fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80089e0:	4b25      	ldr	r3, [pc, #148]	@ (8008a78 <UART_SetConfig+0xac8>)
 80089e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089e4:	e009      	b.n	80089fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089ec:	e005      	b.n	80089fa <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80089ee:	2300      	movs	r3, #0
 80089f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80089f2:	2301      	movs	r3, #1
 80089f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80089f8:	bf00      	nop
    }

    if (pclk != 0U)
 80089fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d021      	beq.n	8008a44 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a04:	4a1d      	ldr	r2, [pc, #116]	@ (8008a7c <UART_SetConfig+0xacc>)
 8008a06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a0a:	461a      	mov	r2, r3
 8008a0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a0e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	085b      	lsrs	r3, r3, #1
 8008a18:	441a      	add	r2, r3
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a22:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a26:	2b0f      	cmp	r3, #15
 8008a28:	d909      	bls.n	8008a3e <UART_SetConfig+0xa8e>
 8008a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a30:	d205      	bcs.n	8008a3e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a34:	b29a      	uxth	r2, r3
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	60da      	str	r2, [r3, #12]
 8008a3c:	e002      	b.n	8008a44 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008a3e:	2301      	movs	r3, #1
 8008a40:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	2201      	movs	r2, #1
 8008a48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	2201      	movs	r2, #1
 8008a50:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008a54:	697b      	ldr	r3, [r7, #20]
 8008a56:	2200      	movs	r2, #0
 8008a58:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008a60:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3748      	adds	r7, #72	@ 0x48
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a6e:	bf00      	nop
 8008a70:	58024400 	.word	0x58024400
 8008a74:	03d09000 	.word	0x03d09000
 8008a78:	003d0900 	.word	0x003d0900
 8008a7c:	0800cff8 	.word	0x0800cff8

08008a80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b083      	sub	sp, #12
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a8c:	f003 0308 	and.w	r3, r3, #8
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d00a      	beq.n	8008aaa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	685b      	ldr	r3, [r3, #4]
 8008a9a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	430a      	orrs	r2, r1
 8008aa8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aae:	f003 0301 	and.w	r3, r3, #1
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d00a      	beq.n	8008acc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	430a      	orrs	r2, r1
 8008aca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ad0:	f003 0302 	and.w	r3, r3, #2
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d00a      	beq.n	8008aee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	685b      	ldr	r3, [r3, #4]
 8008ade:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	430a      	orrs	r2, r1
 8008aec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008af2:	f003 0304 	and.w	r3, r3, #4
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d00a      	beq.n	8008b10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	685b      	ldr	r3, [r3, #4]
 8008b00:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	430a      	orrs	r2, r1
 8008b0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b14:	f003 0310 	and.w	r3, r3, #16
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d00a      	beq.n	8008b32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	689b      	ldr	r3, [r3, #8]
 8008b22:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	430a      	orrs	r2, r1
 8008b30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b36:	f003 0320 	and.w	r3, r3, #32
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d00a      	beq.n	8008b54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	689b      	ldr	r3, [r3, #8]
 8008b44:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	430a      	orrs	r2, r1
 8008b52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d01a      	beq.n	8008b96 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	685b      	ldr	r3, [r3, #4]
 8008b66:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	430a      	orrs	r2, r1
 8008b74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b7e:	d10a      	bne.n	8008b96 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	430a      	orrs	r2, r1
 8008b94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d00a      	beq.n	8008bb8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	685b      	ldr	r3, [r3, #4]
 8008ba8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	430a      	orrs	r2, r1
 8008bb6:	605a      	str	r2, [r3, #4]
  }
}
 8008bb8:	bf00      	nop
 8008bba:	370c      	adds	r7, #12
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr

08008bc4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b098      	sub	sp, #96	@ 0x60
 8008bc8:	af02      	add	r7, sp, #8
 8008bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008bd4:	f7f9 f808 	bl	8001be8 <HAL_GetTick>
 8008bd8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f003 0308 	and.w	r3, r3, #8
 8008be4:	2b08      	cmp	r3, #8
 8008be6:	d12f      	bne.n	8008c48 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008be8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008bec:	9300      	str	r3, [sp, #0]
 8008bee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f000 f88e 	bl	8008d18 <UART_WaitOnFlagUntilTimeout>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d022      	beq.n	8008c48 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0a:	e853 3f00 	ldrex	r3, [r3]
 8008c0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c16:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	461a      	mov	r2, r3
 8008c1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c20:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c22:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c28:	e841 2300 	strex	r3, r2, [r1]
 8008c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d1e6      	bne.n	8008c02 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2220      	movs	r2, #32
 8008c38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c44:	2303      	movs	r3, #3
 8008c46:	e063      	b.n	8008d10 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f003 0304 	and.w	r3, r3, #4
 8008c52:	2b04      	cmp	r3, #4
 8008c54:	d149      	bne.n	8008cea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c56:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008c5a:	9300      	str	r3, [sp, #0]
 8008c5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c5e:	2200      	movs	r2, #0
 8008c60:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f000 f857 	bl	8008d18 <UART_WaitOnFlagUntilTimeout>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d03c      	beq.n	8008cea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c78:	e853 3f00 	ldrex	r3, [r3]
 8008c7c:	623b      	str	r3, [r7, #32]
   return(result);
 8008c7e:	6a3b      	ldr	r3, [r7, #32]
 8008c80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	461a      	mov	r2, r3
 8008c8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008c90:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c96:	e841 2300 	strex	r3, r2, [r1]
 8008c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d1e6      	bne.n	8008c70 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	3308      	adds	r3, #8
 8008ca8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	e853 3f00 	ldrex	r3, [r3]
 8008cb0:	60fb      	str	r3, [r7, #12]
   return(result);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	f023 0301 	bic.w	r3, r3, #1
 8008cb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	3308      	adds	r3, #8
 8008cc0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008cc2:	61fa      	str	r2, [r7, #28]
 8008cc4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc6:	69b9      	ldr	r1, [r7, #24]
 8008cc8:	69fa      	ldr	r2, [r7, #28]
 8008cca:	e841 2300 	strex	r3, r2, [r1]
 8008cce:	617b      	str	r3, [r7, #20]
   return(result);
 8008cd0:	697b      	ldr	r3, [r7, #20]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d1e5      	bne.n	8008ca2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2220      	movs	r2, #32
 8008cda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ce6:	2303      	movs	r3, #3
 8008ce8:	e012      	b.n	8008d10 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2220      	movs	r2, #32
 8008cee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2220      	movs	r2, #32
 8008cf6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d0e:	2300      	movs	r3, #0
}
 8008d10:	4618      	mov	r0, r3
 8008d12:	3758      	adds	r7, #88	@ 0x58
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}

08008d18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b084      	sub	sp, #16
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	60f8      	str	r0, [r7, #12]
 8008d20:	60b9      	str	r1, [r7, #8]
 8008d22:	603b      	str	r3, [r7, #0]
 8008d24:	4613      	mov	r3, r2
 8008d26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d28:	e04f      	b.n	8008dca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d2a:	69bb      	ldr	r3, [r7, #24]
 8008d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d30:	d04b      	beq.n	8008dca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d32:	f7f8 ff59 	bl	8001be8 <HAL_GetTick>
 8008d36:	4602      	mov	r2, r0
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	1ad3      	subs	r3, r2, r3
 8008d3c:	69ba      	ldr	r2, [r7, #24]
 8008d3e:	429a      	cmp	r2, r3
 8008d40:	d302      	bcc.n	8008d48 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d101      	bne.n	8008d4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008d48:	2303      	movs	r3, #3
 8008d4a:	e04e      	b.n	8008dea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f003 0304 	and.w	r3, r3, #4
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d037      	beq.n	8008dca <UART_WaitOnFlagUntilTimeout+0xb2>
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	2b80      	cmp	r3, #128	@ 0x80
 8008d5e:	d034      	beq.n	8008dca <UART_WaitOnFlagUntilTimeout+0xb2>
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	2b40      	cmp	r3, #64	@ 0x40
 8008d64:	d031      	beq.n	8008dca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	69db      	ldr	r3, [r3, #28]
 8008d6c:	f003 0308 	and.w	r3, r3, #8
 8008d70:	2b08      	cmp	r3, #8
 8008d72:	d110      	bne.n	8008d96 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	2208      	movs	r2, #8
 8008d7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008d7c:	68f8      	ldr	r0, [r7, #12]
 8008d7e:	f000 f95b 	bl	8009038 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	2208      	movs	r2, #8
 8008d86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008d92:	2301      	movs	r3, #1
 8008d94:	e029      	b.n	8008dea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	69db      	ldr	r3, [r3, #28]
 8008d9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008da0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008da4:	d111      	bne.n	8008dca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008dae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008db0:	68f8      	ldr	r0, [r7, #12]
 8008db2:	f000 f941 	bl	8009038 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2220      	movs	r2, #32
 8008dba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008dc6:	2303      	movs	r3, #3
 8008dc8:	e00f      	b.n	8008dea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	69da      	ldr	r2, [r3, #28]
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	4013      	ands	r3, r2
 8008dd4:	68ba      	ldr	r2, [r7, #8]
 8008dd6:	429a      	cmp	r2, r3
 8008dd8:	bf0c      	ite	eq
 8008dda:	2301      	moveq	r3, #1
 8008ddc:	2300      	movne	r3, #0
 8008dde:	b2db      	uxtb	r3, r3
 8008de0:	461a      	mov	r2, r3
 8008de2:	79fb      	ldrb	r3, [r7, #7]
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d0a0      	beq.n	8008d2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008de8:	2300      	movs	r3, #0
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3710      	adds	r7, #16
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}
	...

08008df4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b0a3      	sub	sp, #140	@ 0x8c
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	60f8      	str	r0, [r7, #12]
 8008dfc:	60b9      	str	r1, [r7, #8]
 8008dfe:	4613      	mov	r3, r2
 8008e00:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	68ba      	ldr	r2, [r7, #8]
 8008e06:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	88fa      	ldrh	r2, [r7, #6]
 8008e0c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	88fa      	ldrh	r2, [r7, #6]
 8008e14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e26:	d10e      	bne.n	8008e46 <UART_Start_Receive_IT+0x52>
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d105      	bne.n	8008e3c <UART_Start_Receive_IT+0x48>
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008e36:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e3a:	e02d      	b.n	8008e98 <UART_Start_Receive_IT+0xa4>
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	22ff      	movs	r2, #255	@ 0xff
 8008e40:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e44:	e028      	b.n	8008e98 <UART_Start_Receive_IT+0xa4>
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	689b      	ldr	r3, [r3, #8]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d10d      	bne.n	8008e6a <UART_Start_Receive_IT+0x76>
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	691b      	ldr	r3, [r3, #16]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d104      	bne.n	8008e60 <UART_Start_Receive_IT+0x6c>
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	22ff      	movs	r2, #255	@ 0xff
 8008e5a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e5e:	e01b      	b.n	8008e98 <UART_Start_Receive_IT+0xa4>
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	227f      	movs	r2, #127	@ 0x7f
 8008e64:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e68:	e016      	b.n	8008e98 <UART_Start_Receive_IT+0xa4>
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008e72:	d10d      	bne.n	8008e90 <UART_Start_Receive_IT+0x9c>
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	691b      	ldr	r3, [r3, #16]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d104      	bne.n	8008e86 <UART_Start_Receive_IT+0x92>
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	227f      	movs	r2, #127	@ 0x7f
 8008e80:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e84:	e008      	b.n	8008e98 <UART_Start_Receive_IT+0xa4>
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	223f      	movs	r2, #63	@ 0x3f
 8008e8a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e8e:	e003      	b.n	8008e98 <UART_Start_Receive_IT+0xa4>
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	2200      	movs	r2, #0
 8008e94:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2222      	movs	r2, #34	@ 0x22
 8008ea4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	3308      	adds	r3, #8
 8008eae:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008eb2:	e853 3f00 	ldrex	r3, [r3]
 8008eb6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008eb8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008eba:	f043 0301 	orr.w	r3, r3, #1
 8008ebe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	3308      	adds	r3, #8
 8008ec8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008ecc:	673a      	str	r2, [r7, #112]	@ 0x70
 8008ece:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008ed2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008ed4:	e841 2300 	strex	r3, r2, [r1]
 8008ed8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008eda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d1e3      	bne.n	8008ea8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ee4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ee8:	d14f      	bne.n	8008f8a <UART_Start_Receive_IT+0x196>
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008ef0:	88fa      	ldrh	r2, [r7, #6]
 8008ef2:	429a      	cmp	r2, r3
 8008ef4:	d349      	bcc.n	8008f8a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	689b      	ldr	r3, [r3, #8]
 8008efa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008efe:	d107      	bne.n	8008f10 <UART_Start_Receive_IT+0x11c>
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	691b      	ldr	r3, [r3, #16]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d103      	bne.n	8008f10 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	4a47      	ldr	r2, [pc, #284]	@ (8009028 <UART_Start_Receive_IT+0x234>)
 8008f0c:	675a      	str	r2, [r3, #116]	@ 0x74
 8008f0e:	e002      	b.n	8008f16 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	4a46      	ldr	r2, [pc, #280]	@ (800902c <UART_Start_Receive_IT+0x238>)
 8008f14:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	691b      	ldr	r3, [r3, #16]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d01a      	beq.n	8008f54 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f26:	e853 3f00 	ldrex	r3, [r3]
 8008f2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008f2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f32:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008f40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f42:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f44:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008f46:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008f48:	e841 2300 	strex	r3, r2, [r1]
 8008f4c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008f4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d1e4      	bne.n	8008f1e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	3308      	adds	r3, #8
 8008f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f5e:	e853 3f00 	ldrex	r3, [r3]
 8008f62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	3308      	adds	r3, #8
 8008f72:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008f74:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008f76:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f78:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008f7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f7c:	e841 2300 	strex	r3, r2, [r1]
 8008f80:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008f82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d1e5      	bne.n	8008f54 <UART_Start_Receive_IT+0x160>
 8008f88:	e046      	b.n	8009018 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	689b      	ldr	r3, [r3, #8]
 8008f8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f92:	d107      	bne.n	8008fa4 <UART_Start_Receive_IT+0x1b0>
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	691b      	ldr	r3, [r3, #16]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d103      	bne.n	8008fa4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	4a24      	ldr	r2, [pc, #144]	@ (8009030 <UART_Start_Receive_IT+0x23c>)
 8008fa0:	675a      	str	r2, [r3, #116]	@ 0x74
 8008fa2:	e002      	b.n	8008faa <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	4a23      	ldr	r2, [pc, #140]	@ (8009034 <UART_Start_Receive_IT+0x240>)
 8008fa8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	691b      	ldr	r3, [r3, #16]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d019      	beq.n	8008fe6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fba:	e853 3f00 	ldrex	r3, [r3]
 8008fbe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008fc6:	677b      	str	r3, [r7, #116]	@ 0x74
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	461a      	mov	r2, r3
 8008fce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008fd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fd2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008fd6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008fd8:	e841 2300 	strex	r3, r2, [r1]
 8008fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d1e6      	bne.n	8008fb2 <UART_Start_Receive_IT+0x1be>
 8008fe4:	e018      	b.n	8009018 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fec:	697b      	ldr	r3, [r7, #20]
 8008fee:	e853 3f00 	ldrex	r3, [r3]
 8008ff2:	613b      	str	r3, [r7, #16]
   return(result);
 8008ff4:	693b      	ldr	r3, [r7, #16]
 8008ff6:	f043 0320 	orr.w	r3, r3, #32
 8008ffa:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	461a      	mov	r2, r3
 8009002:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009004:	623b      	str	r3, [r7, #32]
 8009006:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009008:	69f9      	ldr	r1, [r7, #28]
 800900a:	6a3a      	ldr	r2, [r7, #32]
 800900c:	e841 2300 	strex	r3, r2, [r1]
 8009010:	61bb      	str	r3, [r7, #24]
   return(result);
 8009012:	69bb      	ldr	r3, [r7, #24]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d1e6      	bne.n	8008fe6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8009018:	2300      	movs	r3, #0
}
 800901a:	4618      	mov	r0, r3
 800901c:	378c      	adds	r7, #140	@ 0x8c
 800901e:	46bd      	mov	sp, r7
 8009020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009024:	4770      	bx	lr
 8009026:	bf00      	nop
 8009028:	08009b1d 	.word	0x08009b1d
 800902c:	080097b9 	.word	0x080097b9
 8009030:	08009601 	.word	0x08009601
 8009034:	08009449 	.word	0x08009449

08009038 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009038:	b480      	push	{r7}
 800903a:	b095      	sub	sp, #84	@ 0x54
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009046:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009048:	e853 3f00 	ldrex	r3, [r3]
 800904c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800904e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009050:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009054:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	461a      	mov	r2, r3
 800905c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800905e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009060:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009062:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009064:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009066:	e841 2300 	strex	r3, r2, [r1]
 800906a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800906c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800906e:	2b00      	cmp	r3, #0
 8009070:	d1e6      	bne.n	8009040 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	3308      	adds	r3, #8
 8009078:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907a:	6a3b      	ldr	r3, [r7, #32]
 800907c:	e853 3f00 	ldrex	r3, [r3]
 8009080:	61fb      	str	r3, [r7, #28]
   return(result);
 8009082:	69fa      	ldr	r2, [r7, #28]
 8009084:	4b1e      	ldr	r3, [pc, #120]	@ (8009100 <UART_EndRxTransfer+0xc8>)
 8009086:	4013      	ands	r3, r2
 8009088:	64bb      	str	r3, [r7, #72]	@ 0x48
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	3308      	adds	r3, #8
 8009090:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009092:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009094:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009096:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009098:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800909a:	e841 2300 	strex	r3, r2, [r1]
 800909e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80090a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d1e5      	bne.n	8009072 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80090aa:	2b01      	cmp	r3, #1
 80090ac:	d118      	bne.n	80090e0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	e853 3f00 	ldrex	r3, [r3]
 80090ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	f023 0310 	bic.w	r3, r3, #16
 80090c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	461a      	mov	r2, r3
 80090ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090cc:	61bb      	str	r3, [r7, #24]
 80090ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d0:	6979      	ldr	r1, [r7, #20]
 80090d2:	69ba      	ldr	r2, [r7, #24]
 80090d4:	e841 2300 	strex	r3, r2, [r1]
 80090d8:	613b      	str	r3, [r7, #16]
   return(result);
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d1e6      	bne.n	80090ae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2220      	movs	r2, #32
 80090e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2200      	movs	r2, #0
 80090ec:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2200      	movs	r2, #0
 80090f2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80090f4:	bf00      	nop
 80090f6:	3754      	adds	r7, #84	@ 0x54
 80090f8:	46bd      	mov	sp, r7
 80090fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fe:	4770      	bx	lr
 8009100:	effffffe 	.word	0xeffffffe

08009104 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009104:	b480      	push	{r7}
 8009106:	b08f      	sub	sp, #60	@ 0x3c
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009112:	2b21      	cmp	r3, #33	@ 0x21
 8009114:	d14c      	bne.n	80091b0 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800911c:	b29b      	uxth	r3, r3
 800911e:	2b00      	cmp	r3, #0
 8009120:	d132      	bne.n	8009188 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009128:	6a3b      	ldr	r3, [r7, #32]
 800912a:	e853 3f00 	ldrex	r3, [r3]
 800912e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009130:	69fb      	ldr	r3, [r7, #28]
 8009132:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009136:	637b      	str	r3, [r7, #52]	@ 0x34
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	461a      	mov	r2, r3
 800913e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009140:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009142:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009144:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009146:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009148:	e841 2300 	strex	r3, r2, [r1]
 800914c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800914e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009150:	2b00      	cmp	r3, #0
 8009152:	d1e6      	bne.n	8009122 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	e853 3f00 	ldrex	r3, [r3]
 8009160:	60bb      	str	r3, [r7, #8]
   return(result);
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009168:	633b      	str	r3, [r7, #48]	@ 0x30
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	461a      	mov	r2, r3
 8009170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009172:	61bb      	str	r3, [r7, #24]
 8009174:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009176:	6979      	ldr	r1, [r7, #20]
 8009178:	69ba      	ldr	r2, [r7, #24]
 800917a:	e841 2300 	strex	r3, r2, [r1]
 800917e:	613b      	str	r3, [r7, #16]
   return(result);
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d1e6      	bne.n	8009154 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8009186:	e013      	b.n	80091b0 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800918c:	781a      	ldrb	r2, [r3, #0]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009198:	1c5a      	adds	r2, r3, #1
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80091a4:	b29b      	uxth	r3, r3
 80091a6:	3b01      	subs	r3, #1
 80091a8:	b29a      	uxth	r2, r3
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 80091b0:	bf00      	nop
 80091b2:	373c      	adds	r7, #60	@ 0x3c
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr

080091bc <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80091bc:	b480      	push	{r7}
 80091be:	b091      	sub	sp, #68	@ 0x44
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091ca:	2b21      	cmp	r3, #33	@ 0x21
 80091cc:	d151      	bne.n	8009272 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80091d4:	b29b      	uxth	r3, r3
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d132      	bne.n	8009240 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091e2:	e853 3f00 	ldrex	r3, [r3]
 80091e6:	623b      	str	r3, [r7, #32]
   return(result);
 80091e8:	6a3b      	ldr	r3, [r7, #32]
 80091ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80091ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	461a      	mov	r2, r3
 80091f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80091fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80091fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009200:	e841 2300 	strex	r3, r2, [r1]
 8009204:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009208:	2b00      	cmp	r3, #0
 800920a:	d1e6      	bne.n	80091da <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	e853 3f00 	ldrex	r3, [r3]
 8009218:	60fb      	str	r3, [r7, #12]
   return(result);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009220:	637b      	str	r3, [r7, #52]	@ 0x34
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	461a      	mov	r2, r3
 8009228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800922a:	61fb      	str	r3, [r7, #28]
 800922c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800922e:	69b9      	ldr	r1, [r7, #24]
 8009230:	69fa      	ldr	r2, [r7, #28]
 8009232:	e841 2300 	strex	r3, r2, [r1]
 8009236:	617b      	str	r3, [r7, #20]
   return(result);
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d1e6      	bne.n	800920c <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800923e:	e018      	b.n	8009272 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009244:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8009246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009248:	881b      	ldrh	r3, [r3, #0]
 800924a:	461a      	mov	r2, r3
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009254:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800925a:	1c9a      	adds	r2, r3, #2
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009266:	b29b      	uxth	r3, r3
 8009268:	3b01      	subs	r3, #1
 800926a:	b29a      	uxth	r2, r3
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8009272:	bf00      	nop
 8009274:	3744      	adds	r7, #68	@ 0x44
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr

0800927e <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800927e:	b480      	push	{r7}
 8009280:	b091      	sub	sp, #68	@ 0x44
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800928c:	2b21      	cmp	r3, #33	@ 0x21
 800928e:	d160      	bne.n	8009352 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009296:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009298:	e057      	b.n	800934a <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80092a0:	b29b      	uxth	r3, r3
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d133      	bne.n	800930e <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	3308      	adds	r3, #8
 80092ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b0:	e853 3f00 	ldrex	r3, [r3]
 80092b4:	623b      	str	r3, [r7, #32]
   return(result);
 80092b6:	6a3b      	ldr	r3, [r7, #32]
 80092b8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80092bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	3308      	adds	r3, #8
 80092c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80092c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80092c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092ce:	e841 2300 	strex	r3, r2, [r1]
 80092d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d1e5      	bne.n	80092a6 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	e853 3f00 	ldrex	r3, [r3]
 80092e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	461a      	mov	r2, r3
 80092f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092f8:	61fb      	str	r3, [r7, #28]
 80092fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092fc:	69b9      	ldr	r1, [r7, #24]
 80092fe:	69fa      	ldr	r2, [r7, #28]
 8009300:	e841 2300 	strex	r3, r2, [r1]
 8009304:	617b      	str	r3, [r7, #20]
   return(result);
 8009306:	697b      	ldr	r3, [r7, #20]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d1e6      	bne.n	80092da <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800930c:	e021      	b.n	8009352 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	69db      	ldr	r3, [r3, #28]
 8009314:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009318:	2b00      	cmp	r3, #0
 800931a:	d013      	beq.n	8009344 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009320:	781a      	ldrb	r2, [r3, #0]
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800932c:	1c5a      	adds	r2, r3, #1
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009338:	b29b      	uxth	r3, r3
 800933a:	3b01      	subs	r3, #1
 800933c:	b29a      	uxth	r2, r3
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009344:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009346:	3b01      	subs	r3, #1
 8009348:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800934a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800934c:	2b00      	cmp	r3, #0
 800934e:	d1a4      	bne.n	800929a <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8009350:	e7ff      	b.n	8009352 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8009352:	bf00      	nop
 8009354:	3744      	adds	r7, #68	@ 0x44
 8009356:	46bd      	mov	sp, r7
 8009358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935c:	4770      	bx	lr

0800935e <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800935e:	b480      	push	{r7}
 8009360:	b091      	sub	sp, #68	@ 0x44
 8009362:	af00      	add	r7, sp, #0
 8009364:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800936c:	2b21      	cmp	r3, #33	@ 0x21
 800936e:	d165      	bne.n	800943c <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009376:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009378:	e05c      	b.n	8009434 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009380:	b29b      	uxth	r3, r3
 8009382:	2b00      	cmp	r3, #0
 8009384:	d133      	bne.n	80093ee <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	3308      	adds	r3, #8
 800938c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800938e:	6a3b      	ldr	r3, [r7, #32]
 8009390:	e853 3f00 	ldrex	r3, [r3]
 8009394:	61fb      	str	r3, [r7, #28]
   return(result);
 8009396:	69fb      	ldr	r3, [r7, #28]
 8009398:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800939c:	637b      	str	r3, [r7, #52]	@ 0x34
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	3308      	adds	r3, #8
 80093a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80093a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80093a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80093ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093ae:	e841 2300 	strex	r3, r2, [r1]
 80093b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80093b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d1e5      	bne.n	8009386 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	e853 3f00 	ldrex	r3, [r3]
 80093c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	461a      	mov	r2, r3
 80093d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d8:	61bb      	str	r3, [r7, #24]
 80093da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093dc:	6979      	ldr	r1, [r7, #20]
 80093de:	69ba      	ldr	r2, [r7, #24]
 80093e0:	e841 2300 	strex	r3, r2, [r1]
 80093e4:	613b      	str	r3, [r7, #16]
   return(result);
 80093e6:	693b      	ldr	r3, [r7, #16]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d1e6      	bne.n	80093ba <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80093ec:	e026      	b.n	800943c <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	69db      	ldr	r3, [r3, #28]
 80093f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d018      	beq.n	800942e <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009400:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8009402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009404:	881b      	ldrh	r3, [r3, #0]
 8009406:	461a      	mov	r2, r3
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009410:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009416:	1c9a      	adds	r2, r3, #2
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009422:	b29b      	uxth	r3, r3
 8009424:	3b01      	subs	r3, #1
 8009426:	b29a      	uxth	r2, r3
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800942e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009430:	3b01      	subs	r3, #1
 8009432:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009434:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009436:	2b00      	cmp	r3, #0
 8009438:	d19f      	bne.n	800937a <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800943a:	e7ff      	b.n	800943c <UART_TxISR_16BIT_FIFOEN+0xde>
 800943c:	bf00      	nop
 800943e:	3744      	adds	r7, #68	@ 0x44
 8009440:	46bd      	mov	sp, r7
 8009442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009446:	4770      	bx	lr

08009448 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b09c      	sub	sp, #112	@ 0x70
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009456:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009460:	2b22      	cmp	r3, #34	@ 0x22
 8009462:	f040 80be 	bne.w	80095e2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800946c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009470:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009474:	b2d9      	uxtb	r1, r3
 8009476:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800947a:	b2da      	uxtb	r2, r3
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009480:	400a      	ands	r2, r1
 8009482:	b2d2      	uxtb	r2, r2
 8009484:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800948a:	1c5a      	adds	r2, r3, #1
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009496:	b29b      	uxth	r3, r3
 8009498:	3b01      	subs	r3, #1
 800949a:	b29a      	uxth	r2, r3
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80094a8:	b29b      	uxth	r3, r3
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	f040 80a1 	bne.w	80095f2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094b8:	e853 3f00 	ldrex	r3, [r3]
 80094bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80094be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80094c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	461a      	mov	r2, r3
 80094cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80094ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80094d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80094d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80094d6:	e841 2300 	strex	r3, r2, [r1]
 80094da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80094dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d1e6      	bne.n	80094b0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	3308      	adds	r3, #8
 80094e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094ec:	e853 3f00 	ldrex	r3, [r3]
 80094f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80094f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094f4:	f023 0301 	bic.w	r3, r3, #1
 80094f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	3308      	adds	r3, #8
 8009500:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009502:	647a      	str	r2, [r7, #68]	@ 0x44
 8009504:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009506:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009508:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800950a:	e841 2300 	strex	r3, r2, [r1]
 800950e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009512:	2b00      	cmp	r3, #0
 8009514:	d1e5      	bne.n	80094e2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2220      	movs	r2, #32
 800951a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2200      	movs	r2, #0
 8009522:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2200      	movs	r2, #0
 8009528:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	4a33      	ldr	r2, [pc, #204]	@ (80095fc <UART_RxISR_8BIT+0x1b4>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d01f      	beq.n	8009574 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800953e:	2b00      	cmp	r3, #0
 8009540:	d018      	beq.n	8009574 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800954a:	e853 3f00 	ldrex	r3, [r3]
 800954e:	623b      	str	r3, [r7, #32]
   return(result);
 8009550:	6a3b      	ldr	r3, [r7, #32]
 8009552:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009556:	663b      	str	r3, [r7, #96]	@ 0x60
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	461a      	mov	r2, r3
 800955e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009560:	633b      	str	r3, [r7, #48]	@ 0x30
 8009562:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009564:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009566:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009568:	e841 2300 	strex	r3, r2, [r1]
 800956c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800956e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009570:	2b00      	cmp	r3, #0
 8009572:	d1e6      	bne.n	8009542 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009578:	2b01      	cmp	r3, #1
 800957a:	d12e      	bne.n	80095da <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2200      	movs	r2, #0
 8009580:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	e853 3f00 	ldrex	r3, [r3]
 800958e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	f023 0310 	bic.w	r3, r3, #16
 8009596:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	461a      	mov	r2, r3
 800959e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095a0:	61fb      	str	r3, [r7, #28]
 80095a2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a4:	69b9      	ldr	r1, [r7, #24]
 80095a6:	69fa      	ldr	r2, [r7, #28]
 80095a8:	e841 2300 	strex	r3, r2, [r1]
 80095ac:	617b      	str	r3, [r7, #20]
   return(result);
 80095ae:	697b      	ldr	r3, [r7, #20]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d1e6      	bne.n	8009582 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	69db      	ldr	r3, [r3, #28]
 80095ba:	f003 0310 	and.w	r3, r3, #16
 80095be:	2b10      	cmp	r3, #16
 80095c0:	d103      	bne.n	80095ca <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	2210      	movs	r2, #16
 80095c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80095d0:	4619      	mov	r1, r3
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f7fe fce0 	bl	8007f98 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80095d8:	e00b      	b.n	80095f2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f7f7 febe 	bl	800135c <HAL_UART_RxCpltCallback>
}
 80095e0:	e007      	b.n	80095f2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	699a      	ldr	r2, [r3, #24]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f042 0208 	orr.w	r2, r2, #8
 80095f0:	619a      	str	r2, [r3, #24]
}
 80095f2:	bf00      	nop
 80095f4:	3770      	adds	r7, #112	@ 0x70
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bd80      	pop	{r7, pc}
 80095fa:	bf00      	nop
 80095fc:	58000c00 	.word	0x58000c00

08009600 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b09c      	sub	sp, #112	@ 0x70
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800960e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009618:	2b22      	cmp	r3, #34	@ 0x22
 800961a:	f040 80be 	bne.w	800979a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009624:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800962c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800962e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009632:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009636:	4013      	ands	r3, r2
 8009638:	b29a      	uxth	r2, r3
 800963a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800963c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009642:	1c9a      	adds	r2, r3, #2
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800964e:	b29b      	uxth	r3, r3
 8009650:	3b01      	subs	r3, #1
 8009652:	b29a      	uxth	r2, r3
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009660:	b29b      	uxth	r3, r3
 8009662:	2b00      	cmp	r3, #0
 8009664:	f040 80a1 	bne.w	80097aa <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800966e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009670:	e853 3f00 	ldrex	r3, [r3]
 8009674:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009676:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009678:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800967c:	667b      	str	r3, [r7, #100]	@ 0x64
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	461a      	mov	r2, r3
 8009684:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009686:	657b      	str	r3, [r7, #84]	@ 0x54
 8009688:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800968a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800968c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800968e:	e841 2300 	strex	r3, r2, [r1]
 8009692:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009694:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009696:	2b00      	cmp	r3, #0
 8009698:	d1e6      	bne.n	8009668 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	3308      	adds	r3, #8
 80096a0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096a4:	e853 3f00 	ldrex	r3, [r3]
 80096a8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80096aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ac:	f023 0301 	bic.w	r3, r3, #1
 80096b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	3308      	adds	r3, #8
 80096b8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80096ba:	643a      	str	r2, [r7, #64]	@ 0x40
 80096bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096be:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80096c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80096c2:	e841 2300 	strex	r3, r2, [r1]
 80096c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80096c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d1e5      	bne.n	800969a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	2220      	movs	r2, #32
 80096d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2200      	movs	r2, #0
 80096da:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2200      	movs	r2, #0
 80096e0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	4a33      	ldr	r2, [pc, #204]	@ (80097b4 <UART_RxISR_16BIT+0x1b4>)
 80096e8:	4293      	cmp	r3, r2
 80096ea:	d01f      	beq.n	800972c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	685b      	ldr	r3, [r3, #4]
 80096f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d018      	beq.n	800972c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009700:	6a3b      	ldr	r3, [r7, #32]
 8009702:	e853 3f00 	ldrex	r3, [r3]
 8009706:	61fb      	str	r3, [r7, #28]
   return(result);
 8009708:	69fb      	ldr	r3, [r7, #28]
 800970a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800970e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	461a      	mov	r2, r3
 8009716:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009718:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800971a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800971c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800971e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009720:	e841 2300 	strex	r3, r2, [r1]
 8009724:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009728:	2b00      	cmp	r3, #0
 800972a:	d1e6      	bne.n	80096fa <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009730:	2b01      	cmp	r3, #1
 8009732:	d12e      	bne.n	8009792 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2200      	movs	r2, #0
 8009738:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	e853 3f00 	ldrex	r3, [r3]
 8009746:	60bb      	str	r3, [r7, #8]
   return(result);
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	f023 0310 	bic.w	r3, r3, #16
 800974e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	461a      	mov	r2, r3
 8009756:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009758:	61bb      	str	r3, [r7, #24]
 800975a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800975c:	6979      	ldr	r1, [r7, #20]
 800975e:	69ba      	ldr	r2, [r7, #24]
 8009760:	e841 2300 	strex	r3, r2, [r1]
 8009764:	613b      	str	r3, [r7, #16]
   return(result);
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d1e6      	bne.n	800973a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	69db      	ldr	r3, [r3, #28]
 8009772:	f003 0310 	and.w	r3, r3, #16
 8009776:	2b10      	cmp	r3, #16
 8009778:	d103      	bne.n	8009782 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	2210      	movs	r2, #16
 8009780:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009788:	4619      	mov	r1, r3
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f7fe fc04 	bl	8007f98 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009790:	e00b      	b.n	80097aa <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f7f7 fde2 	bl	800135c <HAL_UART_RxCpltCallback>
}
 8009798:	e007      	b.n	80097aa <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	699a      	ldr	r2, [r3, #24]
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f042 0208 	orr.w	r2, r2, #8
 80097a8:	619a      	str	r2, [r3, #24]
}
 80097aa:	bf00      	nop
 80097ac:	3770      	adds	r7, #112	@ 0x70
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}
 80097b2:	bf00      	nop
 80097b4:	58000c00 	.word	0x58000c00

080097b8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b0ac      	sub	sp, #176	@ 0xb0
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80097c6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	69db      	ldr	r3, [r3, #28]
 80097d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80097ee:	2b22      	cmp	r3, #34	@ 0x22
 80097f0:	f040 8181 	bne.w	8009af6 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80097fa:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80097fe:	e124      	b.n	8009a4a <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009806:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800980a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800980e:	b2d9      	uxtb	r1, r3
 8009810:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009814:	b2da      	uxtb	r2, r3
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800981a:	400a      	ands	r2, r1
 800981c:	b2d2      	uxtb	r2, r2
 800981e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009824:	1c5a      	adds	r2, r3, #1
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009830:	b29b      	uxth	r3, r3
 8009832:	3b01      	subs	r3, #1
 8009834:	b29a      	uxth	r2, r3
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	69db      	ldr	r3, [r3, #28]
 8009842:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009846:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800984a:	f003 0307 	and.w	r3, r3, #7
 800984e:	2b00      	cmp	r3, #0
 8009850:	d053      	beq.n	80098fa <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009852:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009856:	f003 0301 	and.w	r3, r3, #1
 800985a:	2b00      	cmp	r3, #0
 800985c:	d011      	beq.n	8009882 <UART_RxISR_8BIT_FIFOEN+0xca>
 800985e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009866:	2b00      	cmp	r3, #0
 8009868:	d00b      	beq.n	8009882 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	2201      	movs	r2, #1
 8009870:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009878:	f043 0201 	orr.w	r2, r3, #1
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009882:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009886:	f003 0302 	and.w	r3, r3, #2
 800988a:	2b00      	cmp	r3, #0
 800988c:	d011      	beq.n	80098b2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800988e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009892:	f003 0301 	and.w	r3, r3, #1
 8009896:	2b00      	cmp	r3, #0
 8009898:	d00b      	beq.n	80098b2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	2202      	movs	r2, #2
 80098a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098a8:	f043 0204 	orr.w	r2, r3, #4
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80098b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80098b6:	f003 0304 	and.w	r3, r3, #4
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d011      	beq.n	80098e2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80098be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80098c2:	f003 0301 	and.w	r3, r3, #1
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d00b      	beq.n	80098e2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	2204      	movs	r2, #4
 80098d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098d8:	f043 0202 	orr.w	r2, r3, #2
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d006      	beq.n	80098fa <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f7fe fb49 	bl	8007f84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2200      	movs	r2, #0
 80098f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009900:	b29b      	uxth	r3, r3
 8009902:	2b00      	cmp	r3, #0
 8009904:	f040 80a1 	bne.w	8009a4a <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800990e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009910:	e853 3f00 	ldrex	r3, [r3]
 8009914:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009916:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009918:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800991c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	461a      	mov	r2, r3
 8009926:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800992a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800992c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800992e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009930:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009932:	e841 2300 	strex	r3, r2, [r1]
 8009936:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009938:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800993a:	2b00      	cmp	r3, #0
 800993c:	d1e4      	bne.n	8009908 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	3308      	adds	r3, #8
 8009944:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009946:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009948:	e853 3f00 	ldrex	r3, [r3]
 800994c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800994e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009950:	4b6f      	ldr	r3, [pc, #444]	@ (8009b10 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8009952:	4013      	ands	r3, r2
 8009954:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	3308      	adds	r3, #8
 800995e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009962:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009964:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009966:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009968:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800996a:	e841 2300 	strex	r3, r2, [r1]
 800996e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009970:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009972:	2b00      	cmp	r3, #0
 8009974:	d1e3      	bne.n	800993e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2220      	movs	r2, #32
 800997a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2200      	movs	r2, #0
 8009982:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2200      	movs	r2, #0
 8009988:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	4a61      	ldr	r2, [pc, #388]	@ (8009b14 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d021      	beq.n	80099d8 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d01a      	beq.n	80099d8 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80099aa:	e853 3f00 	ldrex	r3, [r3]
 80099ae:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80099b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80099b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80099b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	461a      	mov	r2, r3
 80099c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80099c4:	657b      	str	r3, [r7, #84]	@ 0x54
 80099c6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099c8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80099ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80099cc:	e841 2300 	strex	r3, r2, [r1]
 80099d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80099d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d1e4      	bne.n	80099a2 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099dc:	2b01      	cmp	r3, #1
 80099de:	d130      	bne.n	8009a42 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2200      	movs	r2, #0
 80099e4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099ee:	e853 3f00 	ldrex	r3, [r3]
 80099f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80099f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099f6:	f023 0310 	bic.w	r3, r3, #16
 80099fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	461a      	mov	r2, r3
 8009a04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009a08:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a0a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a0e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a10:	e841 2300 	strex	r3, r2, [r1]
 8009a14:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d1e4      	bne.n	80099e6 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	69db      	ldr	r3, [r3, #28]
 8009a22:	f003 0310 	and.w	r3, r3, #16
 8009a26:	2b10      	cmp	r3, #16
 8009a28:	d103      	bne.n	8009a32 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	2210      	movs	r2, #16
 8009a30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009a38:	4619      	mov	r1, r3
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f7fe faac 	bl	8007f98 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009a40:	e00e      	b.n	8009a60 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f7f7 fc8a 	bl	800135c <HAL_UART_RxCpltCallback>
        break;
 8009a48:	e00a      	b.n	8009a60 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009a4a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d006      	beq.n	8009a60 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8009a52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a56:	f003 0320 	and.w	r3, r3, #32
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	f47f aed0 	bne.w	8009800 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a66:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009a6a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d049      	beq.n	8009b06 <UART_RxISR_8BIT_FIFOEN+0x34e>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009a78:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d242      	bcs.n	8009b06 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	3308      	adds	r3, #8
 8009a86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a88:	6a3b      	ldr	r3, [r7, #32]
 8009a8a:	e853 3f00 	ldrex	r3, [r3]
 8009a8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a90:	69fb      	ldr	r3, [r7, #28]
 8009a92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	3308      	adds	r3, #8
 8009aa0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009aa4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aa8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009aaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009aac:	e841 2300 	strex	r3, r2, [r1]
 8009ab0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d1e3      	bne.n	8009a80 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	4a17      	ldr	r2, [pc, #92]	@ (8009b18 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8009abc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	e853 3f00 	ldrex	r3, [r3]
 8009aca:	60bb      	str	r3, [r7, #8]
   return(result);
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	f043 0320 	orr.w	r3, r3, #32
 8009ad2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	461a      	mov	r2, r3
 8009adc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009ae0:	61bb      	str	r3, [r7, #24]
 8009ae2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ae4:	6979      	ldr	r1, [r7, #20]
 8009ae6:	69ba      	ldr	r2, [r7, #24]
 8009ae8:	e841 2300 	strex	r3, r2, [r1]
 8009aec:	613b      	str	r3, [r7, #16]
   return(result);
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d1e4      	bne.n	8009abe <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009af4:	e007      	b.n	8009b06 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	699a      	ldr	r2, [r3, #24]
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f042 0208 	orr.w	r2, r2, #8
 8009b04:	619a      	str	r2, [r3, #24]
}
 8009b06:	bf00      	nop
 8009b08:	37b0      	adds	r7, #176	@ 0xb0
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	bd80      	pop	{r7, pc}
 8009b0e:	bf00      	nop
 8009b10:	effffffe 	.word	0xeffffffe
 8009b14:	58000c00 	.word	0x58000c00
 8009b18:	08009449 	.word	0x08009449

08009b1c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b0ae      	sub	sp, #184	@ 0xb8
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009b2a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	69db      	ldr	r3, [r3, #28]
 8009b34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	689b      	ldr	r3, [r3, #8]
 8009b48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b52:	2b22      	cmp	r3, #34	@ 0x22
 8009b54:	f040 8185 	bne.w	8009e62 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009b5e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009b62:	e128      	b.n	8009db6 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b6a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009b76:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009b7a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8009b7e:	4013      	ands	r3, r2
 8009b80:	b29a      	uxth	r2, r3
 8009b82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b86:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b8c:	1c9a      	adds	r2, r3, #2
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009b98:	b29b      	uxth	r3, r3
 8009b9a:	3b01      	subs	r3, #1
 8009b9c:	b29a      	uxth	r2, r3
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	69db      	ldr	r3, [r3, #28]
 8009baa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009bae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009bb2:	f003 0307 	and.w	r3, r3, #7
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d053      	beq.n	8009c62 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009bba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009bbe:	f003 0301 	and.w	r3, r3, #1
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d011      	beq.n	8009bea <UART_RxISR_16BIT_FIFOEN+0xce>
 8009bc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d00b      	beq.n	8009bea <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	2201      	movs	r2, #1
 8009bd8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009be0:	f043 0201 	orr.w	r2, r3, #1
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009bea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009bee:	f003 0302 	and.w	r3, r3, #2
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d011      	beq.n	8009c1a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009bf6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009bfa:	f003 0301 	and.w	r3, r3, #1
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d00b      	beq.n	8009c1a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	2202      	movs	r2, #2
 8009c08:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c10:	f043 0204 	orr.w	r2, r3, #4
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009c1e:	f003 0304 	and.w	r3, r3, #4
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d011      	beq.n	8009c4a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009c26:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009c2a:	f003 0301 	and.w	r3, r3, #1
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d00b      	beq.n	8009c4a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	2204      	movs	r2, #4
 8009c38:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c40:	f043 0202 	orr.w	r2, r3, #2
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d006      	beq.n	8009c62 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f7fe f995 	bl	8007f84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c68:	b29b      	uxth	r3, r3
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	f040 80a3 	bne.w	8009db6 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c78:	e853 3f00 	ldrex	r3, [r3]
 8009c7c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009c7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009c80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009c84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	461a      	mov	r2, r3
 8009c8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009c92:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c96:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c98:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009c9a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009c9e:	e841 2300 	strex	r3, r2, [r1]
 8009ca2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009ca4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d1e2      	bne.n	8009c70 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	3308      	adds	r3, #8
 8009cb0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cb2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009cb4:	e853 3f00 	ldrex	r3, [r3]
 8009cb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009cba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009cbc:	4b6f      	ldr	r3, [pc, #444]	@ (8009e7c <UART_RxISR_16BIT_FIFOEN+0x360>)
 8009cbe:	4013      	ands	r3, r2
 8009cc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	3308      	adds	r3, #8
 8009cca:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009cce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009cd0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cd2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009cd4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009cd6:	e841 2300 	strex	r3, r2, [r1]
 8009cda:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009cdc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d1e3      	bne.n	8009caa <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2220      	movs	r2, #32
 8009ce6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2200      	movs	r2, #0
 8009cee:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	4a61      	ldr	r2, [pc, #388]	@ (8009e80 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d021      	beq.n	8009d44 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	685b      	ldr	r3, [r3, #4]
 8009d06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d01a      	beq.n	8009d44 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d16:	e853 3f00 	ldrex	r3, [r3]
 8009d1a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009d1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d1e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009d22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	461a      	mov	r2, r3
 8009d2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009d30:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009d32:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d34:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009d36:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009d38:	e841 2300 	strex	r3, r2, [r1]
 8009d3c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009d3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d1e4      	bne.n	8009d0e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d130      	bne.n	8009dae <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2200      	movs	r2, #0
 8009d50:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d5a:	e853 3f00 	ldrex	r3, [r3]
 8009d5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d62:	f023 0310 	bic.w	r3, r3, #16
 8009d66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	461a      	mov	r2, r3
 8009d70:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009d74:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d76:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d7c:	e841 2300 	strex	r3, r2, [r1]
 8009d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d1e4      	bne.n	8009d52 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	69db      	ldr	r3, [r3, #28]
 8009d8e:	f003 0310 	and.w	r3, r3, #16
 8009d92:	2b10      	cmp	r3, #16
 8009d94:	d103      	bne.n	8009d9e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	2210      	movs	r2, #16
 8009d9c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009da4:	4619      	mov	r1, r3
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f7fe f8f6 	bl	8007f98 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009dac:	e00e      	b.n	8009dcc <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8009dae:	6878      	ldr	r0, [r7, #4]
 8009db0:	f7f7 fad4 	bl	800135c <HAL_UART_RxCpltCallback>
        break;
 8009db4:	e00a      	b.n	8009dcc <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009db6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d006      	beq.n	8009dcc <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8009dbe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009dc2:	f003 0320 	and.w	r3, r3, #32
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	f47f aecc 	bne.w	8009b64 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009dd2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009dd6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d049      	beq.n	8009e72 <UART_RxISR_16BIT_FIFOEN+0x356>
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009de4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009de8:	429a      	cmp	r2, r3
 8009dea:	d242      	bcs.n	8009e72 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	3308      	adds	r3, #8
 8009df2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009df6:	e853 3f00 	ldrex	r3, [r3]
 8009dfa:	623b      	str	r3, [r7, #32]
   return(result);
 8009dfc:	6a3b      	ldr	r3, [r7, #32]
 8009dfe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e02:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	3308      	adds	r3, #8
 8009e0c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009e10:	633a      	str	r2, [r7, #48]	@ 0x30
 8009e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e18:	e841 2300 	strex	r3, r2, [r1]
 8009e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d1e3      	bne.n	8009dec <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	4a17      	ldr	r2, [pc, #92]	@ (8009e84 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009e28:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e30:	693b      	ldr	r3, [r7, #16]
 8009e32:	e853 3f00 	ldrex	r3, [r3]
 8009e36:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	f043 0320 	orr.w	r3, r3, #32
 8009e3e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	461a      	mov	r2, r3
 8009e48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009e4c:	61fb      	str	r3, [r7, #28]
 8009e4e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e50:	69b9      	ldr	r1, [r7, #24]
 8009e52:	69fa      	ldr	r2, [r7, #28]
 8009e54:	e841 2300 	strex	r3, r2, [r1]
 8009e58:	617b      	str	r3, [r7, #20]
   return(result);
 8009e5a:	697b      	ldr	r3, [r7, #20]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d1e4      	bne.n	8009e2a <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009e60:	e007      	b.n	8009e72 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	699a      	ldr	r2, [r3, #24]
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f042 0208 	orr.w	r2, r2, #8
 8009e70:	619a      	str	r2, [r3, #24]
}
 8009e72:	bf00      	nop
 8009e74:	37b8      	adds	r7, #184	@ 0xb8
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	effffffe 	.word	0xeffffffe
 8009e80:	58000c00 	.word	0x58000c00
 8009e84:	08009601 	.word	0x08009601

08009e88 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b085      	sub	sp, #20
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009e96:	2b01      	cmp	r3, #1
 8009e98:	d101      	bne.n	8009e9e <HAL_UARTEx_DisableFifoMode+0x16>
 8009e9a:	2302      	movs	r3, #2
 8009e9c:	e027      	b.n	8009eee <HAL_UARTEx_DisableFifoMode+0x66>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2201      	movs	r2, #1
 8009ea2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2224      	movs	r2, #36	@ 0x24
 8009eaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	681a      	ldr	r2, [r3, #0]
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f022 0201 	bic.w	r2, r2, #1
 8009ec4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009ecc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	68fa      	ldr	r2, [r7, #12]
 8009eda:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2220      	movs	r2, #32
 8009ee0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009eec:	2300      	movs	r3, #0
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3714      	adds	r7, #20
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef8:	4770      	bx	lr

08009efa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009efa:	b580      	push	{r7, lr}
 8009efc:	b084      	sub	sp, #16
 8009efe:	af00      	add	r7, sp, #0
 8009f00:	6078      	str	r0, [r7, #4]
 8009f02:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f0a:	2b01      	cmp	r3, #1
 8009f0c:	d101      	bne.n	8009f12 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009f0e:	2302      	movs	r3, #2
 8009f10:	e02d      	b.n	8009f6e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2201      	movs	r2, #1
 8009f16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2224      	movs	r2, #36	@ 0x24
 8009f1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	681a      	ldr	r2, [r3, #0]
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f022 0201 	bic.w	r2, r2, #1
 8009f38:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	689b      	ldr	r3, [r3, #8]
 8009f40:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	683a      	ldr	r2, [r7, #0]
 8009f4a:	430a      	orrs	r2, r1
 8009f4c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f000 f850 	bl	8009ff4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	68fa      	ldr	r2, [r7, #12]
 8009f5a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2220      	movs	r2, #32
 8009f60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	2200      	movs	r2, #0
 8009f68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009f6c:	2300      	movs	r3, #0
}
 8009f6e:	4618      	mov	r0, r3
 8009f70:	3710      	adds	r7, #16
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}

08009f76 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009f76:	b580      	push	{r7, lr}
 8009f78:	b084      	sub	sp, #16
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
 8009f7e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f86:	2b01      	cmp	r3, #1
 8009f88:	d101      	bne.n	8009f8e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009f8a:	2302      	movs	r3, #2
 8009f8c:	e02d      	b.n	8009fea <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	2201      	movs	r2, #1
 8009f92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2224      	movs	r2, #36	@ 0x24
 8009f9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	681a      	ldr	r2, [r3, #0]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f022 0201 	bic.w	r2, r2, #1
 8009fb4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	689b      	ldr	r3, [r3, #8]
 8009fbc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	683a      	ldr	r2, [r7, #0]
 8009fc6:	430a      	orrs	r2, r1
 8009fc8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 f812 	bl	8009ff4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	68fa      	ldr	r2, [r7, #12]
 8009fd6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2220      	movs	r2, #32
 8009fdc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009fe8:	2300      	movs	r3, #0
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3710      	adds	r7, #16
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}
	...

08009ff4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b085      	sub	sp, #20
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a000:	2b00      	cmp	r3, #0
 800a002:	d108      	bne.n	800a016 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2201      	movs	r2, #1
 800a008:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2201      	movs	r2, #1
 800a010:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a014:	e031      	b.n	800a07a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a016:	2310      	movs	r3, #16
 800a018:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a01a:	2310      	movs	r3, #16
 800a01c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	689b      	ldr	r3, [r3, #8]
 800a024:	0e5b      	lsrs	r3, r3, #25
 800a026:	b2db      	uxtb	r3, r3
 800a028:	f003 0307 	and.w	r3, r3, #7
 800a02c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	689b      	ldr	r3, [r3, #8]
 800a034:	0f5b      	lsrs	r3, r3, #29
 800a036:	b2db      	uxtb	r3, r3
 800a038:	f003 0307 	and.w	r3, r3, #7
 800a03c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a03e:	7bbb      	ldrb	r3, [r7, #14]
 800a040:	7b3a      	ldrb	r2, [r7, #12]
 800a042:	4911      	ldr	r1, [pc, #68]	@ (800a088 <UARTEx_SetNbDataToProcess+0x94>)
 800a044:	5c8a      	ldrb	r2, [r1, r2]
 800a046:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a04a:	7b3a      	ldrb	r2, [r7, #12]
 800a04c:	490f      	ldr	r1, [pc, #60]	@ (800a08c <UARTEx_SetNbDataToProcess+0x98>)
 800a04e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a050:	fb93 f3f2 	sdiv	r3, r3, r2
 800a054:	b29a      	uxth	r2, r3
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a05c:	7bfb      	ldrb	r3, [r7, #15]
 800a05e:	7b7a      	ldrb	r2, [r7, #13]
 800a060:	4909      	ldr	r1, [pc, #36]	@ (800a088 <UARTEx_SetNbDataToProcess+0x94>)
 800a062:	5c8a      	ldrb	r2, [r1, r2]
 800a064:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a068:	7b7a      	ldrb	r2, [r7, #13]
 800a06a:	4908      	ldr	r1, [pc, #32]	@ (800a08c <UARTEx_SetNbDataToProcess+0x98>)
 800a06c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a06e:	fb93 f3f2 	sdiv	r3, r3, r2
 800a072:	b29a      	uxth	r2, r3
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a07a:	bf00      	nop
 800a07c:	3714      	adds	r7, #20
 800a07e:	46bd      	mov	sp, r7
 800a080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a084:	4770      	bx	lr
 800a086:	bf00      	nop
 800a088:	0800d010 	.word	0x0800d010
 800a08c:	0800d018 	.word	0x0800d018

0800a090 <__NVIC_SetPriority>:
{
 800a090:	b480      	push	{r7}
 800a092:	b083      	sub	sp, #12
 800a094:	af00      	add	r7, sp, #0
 800a096:	4603      	mov	r3, r0
 800a098:	6039      	str	r1, [r7, #0]
 800a09a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800a09c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	db0a      	blt.n	800a0ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	b2da      	uxtb	r2, r3
 800a0a8:	490c      	ldr	r1, [pc, #48]	@ (800a0dc <__NVIC_SetPriority+0x4c>)
 800a0aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a0ae:	0112      	lsls	r2, r2, #4
 800a0b0:	b2d2      	uxtb	r2, r2
 800a0b2:	440b      	add	r3, r1
 800a0b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800a0b8:	e00a      	b.n	800a0d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	b2da      	uxtb	r2, r3
 800a0be:	4908      	ldr	r1, [pc, #32]	@ (800a0e0 <__NVIC_SetPriority+0x50>)
 800a0c0:	88fb      	ldrh	r3, [r7, #6]
 800a0c2:	f003 030f 	and.w	r3, r3, #15
 800a0c6:	3b04      	subs	r3, #4
 800a0c8:	0112      	lsls	r2, r2, #4
 800a0ca:	b2d2      	uxtb	r2, r2
 800a0cc:	440b      	add	r3, r1
 800a0ce:	761a      	strb	r2, [r3, #24]
}
 800a0d0:	bf00      	nop
 800a0d2:	370c      	adds	r7, #12
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0da:	4770      	bx	lr
 800a0dc:	e000e100 	.word	0xe000e100
 800a0e0:	e000ed00 	.word	0xe000ed00

0800a0e4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a0e8:	4b05      	ldr	r3, [pc, #20]	@ (800a100 <SysTick_Handler+0x1c>)
 800a0ea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a0ec:	f002 f988 	bl	800c400 <xTaskGetSchedulerState>
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	2b01      	cmp	r3, #1
 800a0f4:	d001      	beq.n	800a0fa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a0f6:	f000 fd9f 	bl	800ac38 <xPortSysTickHandler>
  }
}
 800a0fa:	bf00      	nop
 800a0fc:	bd80      	pop	{r7, pc}
 800a0fe:	bf00      	nop
 800a100:	e000e010 	.word	0xe000e010

0800a104 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a104:	b580      	push	{r7, lr}
 800a106:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a108:	2100      	movs	r1, #0
 800a10a:	f06f 0004 	mvn.w	r0, #4
 800a10e:	f7ff ffbf 	bl	800a090 <__NVIC_SetPriority>
#endif
}
 800a112:	bf00      	nop
 800a114:	bd80      	pop	{r7, pc}
	...

0800a118 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a118:	b480      	push	{r7}
 800a11a:	b083      	sub	sp, #12
 800a11c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a11e:	f3ef 8305 	mrs	r3, IPSR
 800a122:	603b      	str	r3, [r7, #0]
  return(result);
 800a124:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a126:	2b00      	cmp	r3, #0
 800a128:	d003      	beq.n	800a132 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a12a:	f06f 0305 	mvn.w	r3, #5
 800a12e:	607b      	str	r3, [r7, #4]
 800a130:	e00c      	b.n	800a14c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a132:	4b0a      	ldr	r3, [pc, #40]	@ (800a15c <osKernelInitialize+0x44>)
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d105      	bne.n	800a146 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a13a:	4b08      	ldr	r3, [pc, #32]	@ (800a15c <osKernelInitialize+0x44>)
 800a13c:	2201      	movs	r2, #1
 800a13e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a140:	2300      	movs	r3, #0
 800a142:	607b      	str	r3, [r7, #4]
 800a144:	e002      	b.n	800a14c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a146:	f04f 33ff 	mov.w	r3, #4294967295
 800a14a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a14c:	687b      	ldr	r3, [r7, #4]
}
 800a14e:	4618      	mov	r0, r3
 800a150:	370c      	adds	r7, #12
 800a152:	46bd      	mov	sp, r7
 800a154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a158:	4770      	bx	lr
 800a15a:	bf00      	nop
 800a15c:	2400040c 	.word	0x2400040c

0800a160 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a160:	b580      	push	{r7, lr}
 800a162:	b082      	sub	sp, #8
 800a164:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a166:	f3ef 8305 	mrs	r3, IPSR
 800a16a:	603b      	str	r3, [r7, #0]
  return(result);
 800a16c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d003      	beq.n	800a17a <osKernelStart+0x1a>
    stat = osErrorISR;
 800a172:	f06f 0305 	mvn.w	r3, #5
 800a176:	607b      	str	r3, [r7, #4]
 800a178:	e010      	b.n	800a19c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a17a:	4b0b      	ldr	r3, [pc, #44]	@ (800a1a8 <osKernelStart+0x48>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	2b01      	cmp	r3, #1
 800a180:	d109      	bne.n	800a196 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a182:	f7ff ffbf 	bl	800a104 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a186:	4b08      	ldr	r3, [pc, #32]	@ (800a1a8 <osKernelStart+0x48>)
 800a188:	2202      	movs	r2, #2
 800a18a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a18c:	f001 fcd4 	bl	800bb38 <vTaskStartScheduler>
      stat = osOK;
 800a190:	2300      	movs	r3, #0
 800a192:	607b      	str	r3, [r7, #4]
 800a194:	e002      	b.n	800a19c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a196:	f04f 33ff 	mov.w	r3, #4294967295
 800a19a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a19c:	687b      	ldr	r3, [r7, #4]
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3708      	adds	r7, #8
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}
 800a1a6:	bf00      	nop
 800a1a8:	2400040c 	.word	0x2400040c

0800a1ac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b08e      	sub	sp, #56	@ 0x38
 800a1b0:	af04      	add	r7, sp, #16
 800a1b2:	60f8      	str	r0, [r7, #12]
 800a1b4:	60b9      	str	r1, [r7, #8]
 800a1b6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a1bc:	f3ef 8305 	mrs	r3, IPSR
 800a1c0:	617b      	str	r3, [r7, #20]
  return(result);
 800a1c2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d17e      	bne.n	800a2c6 <osThreadNew+0x11a>
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d07b      	beq.n	800a2c6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a1ce:	2380      	movs	r3, #128	@ 0x80
 800a1d0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a1d2:	2318      	movs	r3, #24
 800a1d4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800a1da:	f04f 33ff 	mov.w	r3, #4294967295
 800a1de:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d045      	beq.n	800a272 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d002      	beq.n	800a1f4 <osThreadNew+0x48>
        name = attr->name;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	699b      	ldr	r3, [r3, #24]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d002      	beq.n	800a202 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	699b      	ldr	r3, [r3, #24]
 800a200:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a202:	69fb      	ldr	r3, [r7, #28]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d008      	beq.n	800a21a <osThreadNew+0x6e>
 800a208:	69fb      	ldr	r3, [r7, #28]
 800a20a:	2b38      	cmp	r3, #56	@ 0x38
 800a20c:	d805      	bhi.n	800a21a <osThreadNew+0x6e>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	685b      	ldr	r3, [r3, #4]
 800a212:	f003 0301 	and.w	r3, r3, #1
 800a216:	2b00      	cmp	r3, #0
 800a218:	d001      	beq.n	800a21e <osThreadNew+0x72>
        return (NULL);
 800a21a:	2300      	movs	r3, #0
 800a21c:	e054      	b.n	800a2c8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	695b      	ldr	r3, [r3, #20]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d003      	beq.n	800a22e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	695b      	ldr	r3, [r3, #20]
 800a22a:	089b      	lsrs	r3, r3, #2
 800a22c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	689b      	ldr	r3, [r3, #8]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d00e      	beq.n	800a254 <osThreadNew+0xa8>
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	68db      	ldr	r3, [r3, #12]
 800a23a:	2ba7      	cmp	r3, #167	@ 0xa7
 800a23c:	d90a      	bls.n	800a254 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a242:	2b00      	cmp	r3, #0
 800a244:	d006      	beq.n	800a254 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	695b      	ldr	r3, [r3, #20]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d002      	beq.n	800a254 <osThreadNew+0xa8>
        mem = 1;
 800a24e:	2301      	movs	r3, #1
 800a250:	61bb      	str	r3, [r7, #24]
 800a252:	e010      	b.n	800a276 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d10c      	bne.n	800a276 <osThreadNew+0xca>
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	68db      	ldr	r3, [r3, #12]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d108      	bne.n	800a276 <osThreadNew+0xca>
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	691b      	ldr	r3, [r3, #16]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d104      	bne.n	800a276 <osThreadNew+0xca>
          mem = 0;
 800a26c:	2300      	movs	r3, #0
 800a26e:	61bb      	str	r3, [r7, #24]
 800a270:	e001      	b.n	800a276 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a272:	2300      	movs	r3, #0
 800a274:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a276:	69bb      	ldr	r3, [r7, #24]
 800a278:	2b01      	cmp	r3, #1
 800a27a:	d110      	bne.n	800a29e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a280:	687a      	ldr	r2, [r7, #4]
 800a282:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a284:	9202      	str	r2, [sp, #8]
 800a286:	9301      	str	r3, [sp, #4]
 800a288:	69fb      	ldr	r3, [r7, #28]
 800a28a:	9300      	str	r3, [sp, #0]
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	6a3a      	ldr	r2, [r7, #32]
 800a290:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a292:	68f8      	ldr	r0, [r7, #12]
 800a294:	f001 fa5c 	bl	800b750 <xTaskCreateStatic>
 800a298:	4603      	mov	r3, r0
 800a29a:	613b      	str	r3, [r7, #16]
 800a29c:	e013      	b.n	800a2c6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a29e:	69bb      	ldr	r3, [r7, #24]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d110      	bne.n	800a2c6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a2a4:	6a3b      	ldr	r3, [r7, #32]
 800a2a6:	b29a      	uxth	r2, r3
 800a2a8:	f107 0310 	add.w	r3, r7, #16
 800a2ac:	9301      	str	r3, [sp, #4]
 800a2ae:	69fb      	ldr	r3, [r7, #28]
 800a2b0:	9300      	str	r3, [sp, #0]
 800a2b2:	68bb      	ldr	r3, [r7, #8]
 800a2b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a2b6:	68f8      	ldr	r0, [r7, #12]
 800a2b8:	f001 faaa 	bl	800b810 <xTaskCreate>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	2b01      	cmp	r3, #1
 800a2c0:	d001      	beq.n	800a2c6 <osThreadNew+0x11a>
            hTask = NULL;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a2c6:	693b      	ldr	r3, [r7, #16]
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	3728      	adds	r7, #40	@ 0x28
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}

0800a2d0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b084      	sub	sp, #16
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a2d8:	f3ef 8305 	mrs	r3, IPSR
 800a2dc:	60bb      	str	r3, [r7, #8]
  return(result);
 800a2de:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d003      	beq.n	800a2ec <osDelay+0x1c>
    stat = osErrorISR;
 800a2e4:	f06f 0305 	mvn.w	r3, #5
 800a2e8:	60fb      	str	r3, [r7, #12]
 800a2ea:	e007      	b.n	800a2fc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d002      	beq.n	800a2fc <osDelay+0x2c>
      vTaskDelay(ticks);
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	f001 fbe8 	bl	800bacc <vTaskDelay>
    }
  }

  return (stat);
 800a2fc:	68fb      	ldr	r3, [r7, #12]
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3710      	adds	r7, #16
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}
	...

0800a308 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a308:	b480      	push	{r7}
 800a30a:	b085      	sub	sp, #20
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	60f8      	str	r0, [r7, #12]
 800a310:	60b9      	str	r1, [r7, #8]
 800a312:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	4a07      	ldr	r2, [pc, #28]	@ (800a334 <vApplicationGetIdleTaskMemory+0x2c>)
 800a318:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	4a06      	ldr	r2, [pc, #24]	@ (800a338 <vApplicationGetIdleTaskMemory+0x30>)
 800a31e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2280      	movs	r2, #128	@ 0x80
 800a324:	601a      	str	r2, [r3, #0]
}
 800a326:	bf00      	nop
 800a328:	3714      	adds	r7, #20
 800a32a:	46bd      	mov	sp, r7
 800a32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a330:	4770      	bx	lr
 800a332:	bf00      	nop
 800a334:	24000410 	.word	0x24000410
 800a338:	240004b8 	.word	0x240004b8

0800a33c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a33c:	b480      	push	{r7}
 800a33e:	b085      	sub	sp, #20
 800a340:	af00      	add	r7, sp, #0
 800a342:	60f8      	str	r0, [r7, #12]
 800a344:	60b9      	str	r1, [r7, #8]
 800a346:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	4a07      	ldr	r2, [pc, #28]	@ (800a368 <vApplicationGetTimerTaskMemory+0x2c>)
 800a34c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a34e:	68bb      	ldr	r3, [r7, #8]
 800a350:	4a06      	ldr	r2, [pc, #24]	@ (800a36c <vApplicationGetTimerTaskMemory+0x30>)
 800a352:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a35a:	601a      	str	r2, [r3, #0]
}
 800a35c:	bf00      	nop
 800a35e:	3714      	adds	r7, #20
 800a360:	46bd      	mov	sp, r7
 800a362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a366:	4770      	bx	lr
 800a368:	240006b8 	.word	0x240006b8
 800a36c:	24000760 	.word	0x24000760

0800a370 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b08a      	sub	sp, #40	@ 0x28
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a378:	2300      	movs	r3, #0
 800a37a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a37c:	f001 fc4c 	bl	800bc18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a380:	4b5c      	ldr	r3, [pc, #368]	@ (800a4f4 <pvPortMalloc+0x184>)
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d101      	bne.n	800a38c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a388:	f000 f924 	bl	800a5d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a38c:	4b5a      	ldr	r3, [pc, #360]	@ (800a4f8 <pvPortMalloc+0x188>)
 800a38e:	681a      	ldr	r2, [r3, #0]
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	4013      	ands	r3, r2
 800a394:	2b00      	cmp	r3, #0
 800a396:	f040 8095 	bne.w	800a4c4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d01e      	beq.n	800a3de <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a3a0:	2208      	movs	r2, #8
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	4413      	add	r3, r2
 800a3a6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f003 0307 	and.w	r3, r3, #7
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d015      	beq.n	800a3de <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f023 0307 	bic.w	r3, r3, #7
 800a3b8:	3308      	adds	r3, #8
 800a3ba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	f003 0307 	and.w	r3, r3, #7
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d00b      	beq.n	800a3de <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a3c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ca:	f383 8811 	msr	BASEPRI, r3
 800a3ce:	f3bf 8f6f 	isb	sy
 800a3d2:	f3bf 8f4f 	dsb	sy
 800a3d6:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a3d8:	bf00      	nop
 800a3da:	bf00      	nop
 800a3dc:	e7fd      	b.n	800a3da <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d06f      	beq.n	800a4c4 <pvPortMalloc+0x154>
 800a3e4:	4b45      	ldr	r3, [pc, #276]	@ (800a4fc <pvPortMalloc+0x18c>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	687a      	ldr	r2, [r7, #4]
 800a3ea:	429a      	cmp	r2, r3
 800a3ec:	d86a      	bhi.n	800a4c4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a3ee:	4b44      	ldr	r3, [pc, #272]	@ (800a500 <pvPortMalloc+0x190>)
 800a3f0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a3f2:	4b43      	ldr	r3, [pc, #268]	@ (800a500 <pvPortMalloc+0x190>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a3f8:	e004      	b.n	800a404 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a3fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3fc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a3fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	687a      	ldr	r2, [r7, #4]
 800a40a:	429a      	cmp	r2, r3
 800a40c:	d903      	bls.n	800a416 <pvPortMalloc+0xa6>
 800a40e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d1f1      	bne.n	800a3fa <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a416:	4b37      	ldr	r3, [pc, #220]	@ (800a4f4 <pvPortMalloc+0x184>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a41c:	429a      	cmp	r2, r3
 800a41e:	d051      	beq.n	800a4c4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a420:	6a3b      	ldr	r3, [r7, #32]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	2208      	movs	r2, #8
 800a426:	4413      	add	r3, r2
 800a428:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a42a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a42c:	681a      	ldr	r2, [r3, #0]
 800a42e:	6a3b      	ldr	r3, [r7, #32]
 800a430:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a434:	685a      	ldr	r2, [r3, #4]
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	1ad2      	subs	r2, r2, r3
 800a43a:	2308      	movs	r3, #8
 800a43c:	005b      	lsls	r3, r3, #1
 800a43e:	429a      	cmp	r2, r3
 800a440:	d920      	bls.n	800a484 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a442:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	4413      	add	r3, r2
 800a448:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a44a:	69bb      	ldr	r3, [r7, #24]
 800a44c:	f003 0307 	and.w	r3, r3, #7
 800a450:	2b00      	cmp	r3, #0
 800a452:	d00b      	beq.n	800a46c <pvPortMalloc+0xfc>
	__asm volatile
 800a454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a458:	f383 8811 	msr	BASEPRI, r3
 800a45c:	f3bf 8f6f 	isb	sy
 800a460:	f3bf 8f4f 	dsb	sy
 800a464:	613b      	str	r3, [r7, #16]
}
 800a466:	bf00      	nop
 800a468:	bf00      	nop
 800a46a:	e7fd      	b.n	800a468 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a46c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a46e:	685a      	ldr	r2, [r3, #4]
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	1ad2      	subs	r2, r2, r3
 800a474:	69bb      	ldr	r3, [r7, #24]
 800a476:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a47a:	687a      	ldr	r2, [r7, #4]
 800a47c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a47e:	69b8      	ldr	r0, [r7, #24]
 800a480:	f000 f90a 	bl	800a698 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a484:	4b1d      	ldr	r3, [pc, #116]	@ (800a4fc <pvPortMalloc+0x18c>)
 800a486:	681a      	ldr	r2, [r3, #0]
 800a488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a48a:	685b      	ldr	r3, [r3, #4]
 800a48c:	1ad3      	subs	r3, r2, r3
 800a48e:	4a1b      	ldr	r2, [pc, #108]	@ (800a4fc <pvPortMalloc+0x18c>)
 800a490:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a492:	4b1a      	ldr	r3, [pc, #104]	@ (800a4fc <pvPortMalloc+0x18c>)
 800a494:	681a      	ldr	r2, [r3, #0]
 800a496:	4b1b      	ldr	r3, [pc, #108]	@ (800a504 <pvPortMalloc+0x194>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	429a      	cmp	r2, r3
 800a49c:	d203      	bcs.n	800a4a6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a49e:	4b17      	ldr	r3, [pc, #92]	@ (800a4fc <pvPortMalloc+0x18c>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	4a18      	ldr	r2, [pc, #96]	@ (800a504 <pvPortMalloc+0x194>)
 800a4a4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a4a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a8:	685a      	ldr	r2, [r3, #4]
 800a4aa:	4b13      	ldr	r3, [pc, #76]	@ (800a4f8 <pvPortMalloc+0x188>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	431a      	orrs	r2, r3
 800a4b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4b2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a4b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a4ba:	4b13      	ldr	r3, [pc, #76]	@ (800a508 <pvPortMalloc+0x198>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	3301      	adds	r3, #1
 800a4c0:	4a11      	ldr	r2, [pc, #68]	@ (800a508 <pvPortMalloc+0x198>)
 800a4c2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a4c4:	f001 fbb6 	bl	800bc34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a4c8:	69fb      	ldr	r3, [r7, #28]
 800a4ca:	f003 0307 	and.w	r3, r3, #7
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d00b      	beq.n	800a4ea <pvPortMalloc+0x17a>
	__asm volatile
 800a4d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4d6:	f383 8811 	msr	BASEPRI, r3
 800a4da:	f3bf 8f6f 	isb	sy
 800a4de:	f3bf 8f4f 	dsb	sy
 800a4e2:	60fb      	str	r3, [r7, #12]
}
 800a4e4:	bf00      	nop
 800a4e6:	bf00      	nop
 800a4e8:	e7fd      	b.n	800a4e6 <pvPortMalloc+0x176>
	return pvReturn;
 800a4ea:	69fb      	ldr	r3, [r7, #28]
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3728      	adds	r7, #40	@ 0x28
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bd80      	pop	{r7, pc}
 800a4f4:	24004768 	.word	0x24004768
 800a4f8:	2400477c 	.word	0x2400477c
 800a4fc:	2400476c 	.word	0x2400476c
 800a500:	24004760 	.word	0x24004760
 800a504:	24004770 	.word	0x24004770
 800a508:	24004774 	.word	0x24004774

0800a50c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b086      	sub	sp, #24
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d04f      	beq.n	800a5be <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a51e:	2308      	movs	r3, #8
 800a520:	425b      	negs	r3, r3
 800a522:	697a      	ldr	r2, [r7, #20]
 800a524:	4413      	add	r3, r2
 800a526:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	685a      	ldr	r2, [r3, #4]
 800a530:	4b25      	ldr	r3, [pc, #148]	@ (800a5c8 <vPortFree+0xbc>)
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	4013      	ands	r3, r2
 800a536:	2b00      	cmp	r3, #0
 800a538:	d10b      	bne.n	800a552 <vPortFree+0x46>
	__asm volatile
 800a53a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a53e:	f383 8811 	msr	BASEPRI, r3
 800a542:	f3bf 8f6f 	isb	sy
 800a546:	f3bf 8f4f 	dsb	sy
 800a54a:	60fb      	str	r3, [r7, #12]
}
 800a54c:	bf00      	nop
 800a54e:	bf00      	nop
 800a550:	e7fd      	b.n	800a54e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d00b      	beq.n	800a572 <vPortFree+0x66>
	__asm volatile
 800a55a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a55e:	f383 8811 	msr	BASEPRI, r3
 800a562:	f3bf 8f6f 	isb	sy
 800a566:	f3bf 8f4f 	dsb	sy
 800a56a:	60bb      	str	r3, [r7, #8]
}
 800a56c:	bf00      	nop
 800a56e:	bf00      	nop
 800a570:	e7fd      	b.n	800a56e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	685a      	ldr	r2, [r3, #4]
 800a576:	4b14      	ldr	r3, [pc, #80]	@ (800a5c8 <vPortFree+0xbc>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	4013      	ands	r3, r2
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d01e      	beq.n	800a5be <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a580:	693b      	ldr	r3, [r7, #16]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d11a      	bne.n	800a5be <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a588:	693b      	ldr	r3, [r7, #16]
 800a58a:	685a      	ldr	r2, [r3, #4]
 800a58c:	4b0e      	ldr	r3, [pc, #56]	@ (800a5c8 <vPortFree+0xbc>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	43db      	mvns	r3, r3
 800a592:	401a      	ands	r2, r3
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a598:	f001 fb3e 	bl	800bc18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	685a      	ldr	r2, [r3, #4]
 800a5a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a5cc <vPortFree+0xc0>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	4413      	add	r3, r2
 800a5a6:	4a09      	ldr	r2, [pc, #36]	@ (800a5cc <vPortFree+0xc0>)
 800a5a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a5aa:	6938      	ldr	r0, [r7, #16]
 800a5ac:	f000 f874 	bl	800a698 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a5b0:	4b07      	ldr	r3, [pc, #28]	@ (800a5d0 <vPortFree+0xc4>)
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	3301      	adds	r3, #1
 800a5b6:	4a06      	ldr	r2, [pc, #24]	@ (800a5d0 <vPortFree+0xc4>)
 800a5b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a5ba:	f001 fb3b 	bl	800bc34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a5be:	bf00      	nop
 800a5c0:	3718      	adds	r7, #24
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	bf00      	nop
 800a5c8:	2400477c 	.word	0x2400477c
 800a5cc:	2400476c 	.word	0x2400476c
 800a5d0:	24004778 	.word	0x24004778

0800a5d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a5d4:	b480      	push	{r7}
 800a5d6:	b085      	sub	sp, #20
 800a5d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a5da:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a5de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a5e0:	4b27      	ldr	r3, [pc, #156]	@ (800a680 <prvHeapInit+0xac>)
 800a5e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	f003 0307 	and.w	r3, r3, #7
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d00c      	beq.n	800a608 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	3307      	adds	r3, #7
 800a5f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f023 0307 	bic.w	r3, r3, #7
 800a5fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a5fc:	68ba      	ldr	r2, [r7, #8]
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	1ad3      	subs	r3, r2, r3
 800a602:	4a1f      	ldr	r2, [pc, #124]	@ (800a680 <prvHeapInit+0xac>)
 800a604:	4413      	add	r3, r2
 800a606:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a60c:	4a1d      	ldr	r2, [pc, #116]	@ (800a684 <prvHeapInit+0xb0>)
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a612:	4b1c      	ldr	r3, [pc, #112]	@ (800a684 <prvHeapInit+0xb0>)
 800a614:	2200      	movs	r2, #0
 800a616:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	68ba      	ldr	r2, [r7, #8]
 800a61c:	4413      	add	r3, r2
 800a61e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a620:	2208      	movs	r2, #8
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	1a9b      	subs	r3, r3, r2
 800a626:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	f023 0307 	bic.w	r3, r3, #7
 800a62e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	4a15      	ldr	r2, [pc, #84]	@ (800a688 <prvHeapInit+0xb4>)
 800a634:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a636:	4b14      	ldr	r3, [pc, #80]	@ (800a688 <prvHeapInit+0xb4>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	2200      	movs	r2, #0
 800a63c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a63e:	4b12      	ldr	r3, [pc, #72]	@ (800a688 <prvHeapInit+0xb4>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	2200      	movs	r2, #0
 800a644:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	68fa      	ldr	r2, [r7, #12]
 800a64e:	1ad2      	subs	r2, r2, r3
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a654:	4b0c      	ldr	r3, [pc, #48]	@ (800a688 <prvHeapInit+0xb4>)
 800a656:	681a      	ldr	r2, [r3, #0]
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	4a0a      	ldr	r2, [pc, #40]	@ (800a68c <prvHeapInit+0xb8>)
 800a662:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a664:	683b      	ldr	r3, [r7, #0]
 800a666:	685b      	ldr	r3, [r3, #4]
 800a668:	4a09      	ldr	r2, [pc, #36]	@ (800a690 <prvHeapInit+0xbc>)
 800a66a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a66c:	4b09      	ldr	r3, [pc, #36]	@ (800a694 <prvHeapInit+0xc0>)
 800a66e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a672:	601a      	str	r2, [r3, #0]
}
 800a674:	bf00      	nop
 800a676:	3714      	adds	r7, #20
 800a678:	46bd      	mov	sp, r7
 800a67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67e:	4770      	bx	lr
 800a680:	24000b60 	.word	0x24000b60
 800a684:	24004760 	.word	0x24004760
 800a688:	24004768 	.word	0x24004768
 800a68c:	24004770 	.word	0x24004770
 800a690:	2400476c 	.word	0x2400476c
 800a694:	2400477c 	.word	0x2400477c

0800a698 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a698:	b480      	push	{r7}
 800a69a:	b085      	sub	sp, #20
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a6a0:	4b28      	ldr	r3, [pc, #160]	@ (800a744 <prvInsertBlockIntoFreeList+0xac>)
 800a6a2:	60fb      	str	r3, [r7, #12]
 800a6a4:	e002      	b.n	800a6ac <prvInsertBlockIntoFreeList+0x14>
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	60fb      	str	r3, [r7, #12]
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	429a      	cmp	r2, r3
 800a6b4:	d8f7      	bhi.n	800a6a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	68ba      	ldr	r2, [r7, #8]
 800a6c0:	4413      	add	r3, r2
 800a6c2:	687a      	ldr	r2, [r7, #4]
 800a6c4:	429a      	cmp	r2, r3
 800a6c6:	d108      	bne.n	800a6da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	685a      	ldr	r2, [r3, #4]
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	685b      	ldr	r3, [r3, #4]
 800a6d0:	441a      	add	r2, r3
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	685b      	ldr	r3, [r3, #4]
 800a6e2:	68ba      	ldr	r2, [r7, #8]
 800a6e4:	441a      	add	r2, r3
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	429a      	cmp	r2, r3
 800a6ec:	d118      	bne.n	800a720 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681a      	ldr	r2, [r3, #0]
 800a6f2:	4b15      	ldr	r3, [pc, #84]	@ (800a748 <prvInsertBlockIntoFreeList+0xb0>)
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	429a      	cmp	r2, r3
 800a6f8:	d00d      	beq.n	800a716 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	685a      	ldr	r2, [r3, #4]
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	685b      	ldr	r3, [r3, #4]
 800a704:	441a      	add	r2, r3
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	681a      	ldr	r2, [r3, #0]
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	601a      	str	r2, [r3, #0]
 800a714:	e008      	b.n	800a728 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a716:	4b0c      	ldr	r3, [pc, #48]	@ (800a748 <prvInsertBlockIntoFreeList+0xb0>)
 800a718:	681a      	ldr	r2, [r3, #0]
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	601a      	str	r2, [r3, #0]
 800a71e:	e003      	b.n	800a728 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	681a      	ldr	r2, [r3, #0]
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a728:	68fa      	ldr	r2, [r7, #12]
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	429a      	cmp	r2, r3
 800a72e:	d002      	beq.n	800a736 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	687a      	ldr	r2, [r7, #4]
 800a734:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a736:	bf00      	nop
 800a738:	3714      	adds	r7, #20
 800a73a:	46bd      	mov	sp, r7
 800a73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a740:	4770      	bx	lr
 800a742:	bf00      	nop
 800a744:	24004760 	.word	0x24004760
 800a748:	24004768 	.word	0x24004768

0800a74c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a74c:	b480      	push	{r7}
 800a74e:	b083      	sub	sp, #12
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f103 0208 	add.w	r2, r3, #8
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f04f 32ff 	mov.w	r2, #4294967295
 800a764:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	f103 0208 	add.w	r2, r3, #8
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	f103 0208 	add.w	r2, r3, #8
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2200      	movs	r2, #0
 800a77e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a780:	bf00      	nop
 800a782:	370c      	adds	r7, #12
 800a784:	46bd      	mov	sp, r7
 800a786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78a:	4770      	bx	lr

0800a78c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a78c:	b480      	push	{r7}
 800a78e:	b083      	sub	sp, #12
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	2200      	movs	r2, #0
 800a798:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a79a:	bf00      	nop
 800a79c:	370c      	adds	r7, #12
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a4:	4770      	bx	lr

0800a7a6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a7a6:	b480      	push	{r7}
 800a7a8:	b085      	sub	sp, #20
 800a7aa:	af00      	add	r7, sp, #0
 800a7ac:	6078      	str	r0, [r7, #4]
 800a7ae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	685b      	ldr	r3, [r3, #4]
 800a7b4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	68fa      	ldr	r2, [r7, #12]
 800a7ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	689a      	ldr	r2, [r3, #8]
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	689b      	ldr	r3, [r3, #8]
 800a7c8:	683a      	ldr	r2, [r7, #0]
 800a7ca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	683a      	ldr	r2, [r7, #0]
 800a7d0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	687a      	ldr	r2, [r7, #4]
 800a7d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	1c5a      	adds	r2, r3, #1
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	601a      	str	r2, [r3, #0]
}
 800a7e2:	bf00      	nop
 800a7e4:	3714      	adds	r7, #20
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ec:	4770      	bx	lr

0800a7ee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a7ee:	b480      	push	{r7}
 800a7f0:	b085      	sub	sp, #20
 800a7f2:	af00      	add	r7, sp, #0
 800a7f4:	6078      	str	r0, [r7, #4]
 800a7f6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a7fe:	68bb      	ldr	r3, [r7, #8]
 800a800:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a804:	d103      	bne.n	800a80e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	691b      	ldr	r3, [r3, #16]
 800a80a:	60fb      	str	r3, [r7, #12]
 800a80c:	e00c      	b.n	800a828 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	3308      	adds	r3, #8
 800a812:	60fb      	str	r3, [r7, #12]
 800a814:	e002      	b.n	800a81c <vListInsert+0x2e>
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	685b      	ldr	r3, [r3, #4]
 800a81a:	60fb      	str	r3, [r7, #12]
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	685b      	ldr	r3, [r3, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	68ba      	ldr	r2, [r7, #8]
 800a824:	429a      	cmp	r2, r3
 800a826:	d2f6      	bcs.n	800a816 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	685a      	ldr	r2, [r3, #4]
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	685b      	ldr	r3, [r3, #4]
 800a834:	683a      	ldr	r2, [r7, #0]
 800a836:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	68fa      	ldr	r2, [r7, #12]
 800a83c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	683a      	ldr	r2, [r7, #0]
 800a842:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	687a      	ldr	r2, [r7, #4]
 800a848:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	1c5a      	adds	r2, r3, #1
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	601a      	str	r2, [r3, #0]
}
 800a854:	bf00      	nop
 800a856:	3714      	adds	r7, #20
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr

0800a860 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a860:	b480      	push	{r7}
 800a862:	b085      	sub	sp, #20
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	691b      	ldr	r3, [r3, #16]
 800a86c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	6892      	ldr	r2, [r2, #8]
 800a876:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	689b      	ldr	r3, [r3, #8]
 800a87c:	687a      	ldr	r2, [r7, #4]
 800a87e:	6852      	ldr	r2, [r2, #4]
 800a880:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	685b      	ldr	r3, [r3, #4]
 800a886:	687a      	ldr	r2, [r7, #4]
 800a888:	429a      	cmp	r2, r3
 800a88a:	d103      	bne.n	800a894 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	689a      	ldr	r2, [r3, #8]
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2200      	movs	r2, #0
 800a898:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	1e5a      	subs	r2, r3, #1
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	681b      	ldr	r3, [r3, #0]
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	3714      	adds	r7, #20
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr

0800a8b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b085      	sub	sp, #20
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	60f8      	str	r0, [r7, #12]
 800a8bc:	60b9      	str	r1, [r7, #8]
 800a8be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	3b04      	subs	r3, #4
 800a8c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a8cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	3b04      	subs	r3, #4
 800a8d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	f023 0201 	bic.w	r2, r3, #1
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	3b04      	subs	r3, #4
 800a8e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a8e4:	4a0c      	ldr	r2, [pc, #48]	@ (800a918 <pxPortInitialiseStack+0x64>)
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	3b14      	subs	r3, #20
 800a8ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a8f0:	687a      	ldr	r2, [r7, #4]
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	3b04      	subs	r3, #4
 800a8fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	f06f 0202 	mvn.w	r2, #2
 800a902:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	3b20      	subs	r3, #32
 800a908:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a90a:	68fb      	ldr	r3, [r7, #12]
}
 800a90c:	4618      	mov	r0, r3
 800a90e:	3714      	adds	r7, #20
 800a910:	46bd      	mov	sp, r7
 800a912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a916:	4770      	bx	lr
 800a918:	0800a91d 	.word	0x0800a91d

0800a91c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a91c:	b480      	push	{r7}
 800a91e:	b085      	sub	sp, #20
 800a920:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a922:	2300      	movs	r3, #0
 800a924:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a926:	4b13      	ldr	r3, [pc, #76]	@ (800a974 <prvTaskExitError+0x58>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a92e:	d00b      	beq.n	800a948 <prvTaskExitError+0x2c>
	__asm volatile
 800a930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a934:	f383 8811 	msr	BASEPRI, r3
 800a938:	f3bf 8f6f 	isb	sy
 800a93c:	f3bf 8f4f 	dsb	sy
 800a940:	60fb      	str	r3, [r7, #12]
}
 800a942:	bf00      	nop
 800a944:	bf00      	nop
 800a946:	e7fd      	b.n	800a944 <prvTaskExitError+0x28>
	__asm volatile
 800a948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a94c:	f383 8811 	msr	BASEPRI, r3
 800a950:	f3bf 8f6f 	isb	sy
 800a954:	f3bf 8f4f 	dsb	sy
 800a958:	60bb      	str	r3, [r7, #8]
}
 800a95a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a95c:	bf00      	nop
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d0fc      	beq.n	800a95e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a964:	bf00      	nop
 800a966:	bf00      	nop
 800a968:	3714      	adds	r7, #20
 800a96a:	46bd      	mov	sp, r7
 800a96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a970:	4770      	bx	lr
 800a972:	bf00      	nop
 800a974:	24000018 	.word	0x24000018
	...

0800a980 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a980:	4b07      	ldr	r3, [pc, #28]	@ (800a9a0 <pxCurrentTCBConst2>)
 800a982:	6819      	ldr	r1, [r3, #0]
 800a984:	6808      	ldr	r0, [r1, #0]
 800a986:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a98a:	f380 8809 	msr	PSP, r0
 800a98e:	f3bf 8f6f 	isb	sy
 800a992:	f04f 0000 	mov.w	r0, #0
 800a996:	f380 8811 	msr	BASEPRI, r0
 800a99a:	4770      	bx	lr
 800a99c:	f3af 8000 	nop.w

0800a9a0 <pxCurrentTCBConst2>:
 800a9a0:	240047c8 	.word	0x240047c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a9a4:	bf00      	nop
 800a9a6:	bf00      	nop

0800a9a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a9a8:	4808      	ldr	r0, [pc, #32]	@ (800a9cc <prvPortStartFirstTask+0x24>)
 800a9aa:	6800      	ldr	r0, [r0, #0]
 800a9ac:	6800      	ldr	r0, [r0, #0]
 800a9ae:	f380 8808 	msr	MSP, r0
 800a9b2:	f04f 0000 	mov.w	r0, #0
 800a9b6:	f380 8814 	msr	CONTROL, r0
 800a9ba:	b662      	cpsie	i
 800a9bc:	b661      	cpsie	f
 800a9be:	f3bf 8f4f 	dsb	sy
 800a9c2:	f3bf 8f6f 	isb	sy
 800a9c6:	df00      	svc	0
 800a9c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a9ca:	bf00      	nop
 800a9cc:	e000ed08 	.word	0xe000ed08

0800a9d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b086      	sub	sp, #24
 800a9d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a9d6:	4b47      	ldr	r3, [pc, #284]	@ (800aaf4 <xPortStartScheduler+0x124>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	4a47      	ldr	r2, [pc, #284]	@ (800aaf8 <xPortStartScheduler+0x128>)
 800a9dc:	4293      	cmp	r3, r2
 800a9de:	d10b      	bne.n	800a9f8 <xPortStartScheduler+0x28>
	__asm volatile
 800a9e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9e4:	f383 8811 	msr	BASEPRI, r3
 800a9e8:	f3bf 8f6f 	isb	sy
 800a9ec:	f3bf 8f4f 	dsb	sy
 800a9f0:	60fb      	str	r3, [r7, #12]
}
 800a9f2:	bf00      	nop
 800a9f4:	bf00      	nop
 800a9f6:	e7fd      	b.n	800a9f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a9f8:	4b3e      	ldr	r3, [pc, #248]	@ (800aaf4 <xPortStartScheduler+0x124>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	4a3f      	ldr	r2, [pc, #252]	@ (800aafc <xPortStartScheduler+0x12c>)
 800a9fe:	4293      	cmp	r3, r2
 800aa00:	d10b      	bne.n	800aa1a <xPortStartScheduler+0x4a>
	__asm volatile
 800aa02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa06:	f383 8811 	msr	BASEPRI, r3
 800aa0a:	f3bf 8f6f 	isb	sy
 800aa0e:	f3bf 8f4f 	dsb	sy
 800aa12:	613b      	str	r3, [r7, #16]
}
 800aa14:	bf00      	nop
 800aa16:	bf00      	nop
 800aa18:	e7fd      	b.n	800aa16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aa1a:	4b39      	ldr	r3, [pc, #228]	@ (800ab00 <xPortStartScheduler+0x130>)
 800aa1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aa1e:	697b      	ldr	r3, [r7, #20]
 800aa20:	781b      	ldrb	r3, [r3, #0]
 800aa22:	b2db      	uxtb	r3, r3
 800aa24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aa26:	697b      	ldr	r3, [r7, #20]
 800aa28:	22ff      	movs	r2, #255	@ 0xff
 800aa2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aa2c:	697b      	ldr	r3, [r7, #20]
 800aa2e:	781b      	ldrb	r3, [r3, #0]
 800aa30:	b2db      	uxtb	r3, r3
 800aa32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aa34:	78fb      	ldrb	r3, [r7, #3]
 800aa36:	b2db      	uxtb	r3, r3
 800aa38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800aa3c:	b2da      	uxtb	r2, r3
 800aa3e:	4b31      	ldr	r3, [pc, #196]	@ (800ab04 <xPortStartScheduler+0x134>)
 800aa40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aa42:	4b31      	ldr	r3, [pc, #196]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aa44:	2207      	movs	r2, #7
 800aa46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa48:	e009      	b.n	800aa5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800aa4a:	4b2f      	ldr	r3, [pc, #188]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	3b01      	subs	r3, #1
 800aa50:	4a2d      	ldr	r2, [pc, #180]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aa52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800aa54:	78fb      	ldrb	r3, [r7, #3]
 800aa56:	b2db      	uxtb	r3, r3
 800aa58:	005b      	lsls	r3, r3, #1
 800aa5a:	b2db      	uxtb	r3, r3
 800aa5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa5e:	78fb      	ldrb	r3, [r7, #3]
 800aa60:	b2db      	uxtb	r3, r3
 800aa62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa66:	2b80      	cmp	r3, #128	@ 0x80
 800aa68:	d0ef      	beq.n	800aa4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800aa6a:	4b27      	ldr	r3, [pc, #156]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	f1c3 0307 	rsb	r3, r3, #7
 800aa72:	2b04      	cmp	r3, #4
 800aa74:	d00b      	beq.n	800aa8e <xPortStartScheduler+0xbe>
	__asm volatile
 800aa76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa7a:	f383 8811 	msr	BASEPRI, r3
 800aa7e:	f3bf 8f6f 	isb	sy
 800aa82:	f3bf 8f4f 	dsb	sy
 800aa86:	60bb      	str	r3, [r7, #8]
}
 800aa88:	bf00      	nop
 800aa8a:	bf00      	nop
 800aa8c:	e7fd      	b.n	800aa8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800aa8e:	4b1e      	ldr	r3, [pc, #120]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	021b      	lsls	r3, r3, #8
 800aa94:	4a1c      	ldr	r2, [pc, #112]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aa96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800aa98:	4b1b      	ldr	r3, [pc, #108]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800aaa0:	4a19      	ldr	r2, [pc, #100]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aaa2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	b2da      	uxtb	r2, r3
 800aaa8:	697b      	ldr	r3, [r7, #20]
 800aaaa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aaac:	4b17      	ldr	r3, [pc, #92]	@ (800ab0c <xPortStartScheduler+0x13c>)
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	4a16      	ldr	r2, [pc, #88]	@ (800ab0c <xPortStartScheduler+0x13c>)
 800aab2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800aab6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800aab8:	4b14      	ldr	r3, [pc, #80]	@ (800ab0c <xPortStartScheduler+0x13c>)
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	4a13      	ldr	r2, [pc, #76]	@ (800ab0c <xPortStartScheduler+0x13c>)
 800aabe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800aac2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aac4:	f000 f8da 	bl	800ac7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aac8:	4b11      	ldr	r3, [pc, #68]	@ (800ab10 <xPortStartScheduler+0x140>)
 800aaca:	2200      	movs	r2, #0
 800aacc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800aace:	f000 f8f9 	bl	800acc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aad2:	4b10      	ldr	r3, [pc, #64]	@ (800ab14 <xPortStartScheduler+0x144>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	4a0f      	ldr	r2, [pc, #60]	@ (800ab14 <xPortStartScheduler+0x144>)
 800aad8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800aadc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aade:	f7ff ff63 	bl	800a9a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800aae2:	f001 fa0f 	bl	800bf04 <vTaskSwitchContext>
	prvTaskExitError();
 800aae6:	f7ff ff19 	bl	800a91c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aaea:	2300      	movs	r3, #0
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	3718      	adds	r7, #24
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}
 800aaf4:	e000ed00 	.word	0xe000ed00
 800aaf8:	410fc271 	.word	0x410fc271
 800aafc:	410fc270 	.word	0x410fc270
 800ab00:	e000e400 	.word	0xe000e400
 800ab04:	24004780 	.word	0x24004780
 800ab08:	24004784 	.word	0x24004784
 800ab0c:	e000ed20 	.word	0xe000ed20
 800ab10:	24000018 	.word	0x24000018
 800ab14:	e000ef34 	.word	0xe000ef34

0800ab18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b083      	sub	sp, #12
 800ab1c:	af00      	add	r7, sp, #0
	__asm volatile
 800ab1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab22:	f383 8811 	msr	BASEPRI, r3
 800ab26:	f3bf 8f6f 	isb	sy
 800ab2a:	f3bf 8f4f 	dsb	sy
 800ab2e:	607b      	str	r3, [r7, #4]
}
 800ab30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ab32:	4b10      	ldr	r3, [pc, #64]	@ (800ab74 <vPortEnterCritical+0x5c>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	3301      	adds	r3, #1
 800ab38:	4a0e      	ldr	r2, [pc, #56]	@ (800ab74 <vPortEnterCritical+0x5c>)
 800ab3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ab3c:	4b0d      	ldr	r3, [pc, #52]	@ (800ab74 <vPortEnterCritical+0x5c>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d110      	bne.n	800ab66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ab44:	4b0c      	ldr	r3, [pc, #48]	@ (800ab78 <vPortEnterCritical+0x60>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	b2db      	uxtb	r3, r3
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d00b      	beq.n	800ab66 <vPortEnterCritical+0x4e>
	__asm volatile
 800ab4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab52:	f383 8811 	msr	BASEPRI, r3
 800ab56:	f3bf 8f6f 	isb	sy
 800ab5a:	f3bf 8f4f 	dsb	sy
 800ab5e:	603b      	str	r3, [r7, #0]
}
 800ab60:	bf00      	nop
 800ab62:	bf00      	nop
 800ab64:	e7fd      	b.n	800ab62 <vPortEnterCritical+0x4a>
	}
}
 800ab66:	bf00      	nop
 800ab68:	370c      	adds	r7, #12
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab70:	4770      	bx	lr
 800ab72:	bf00      	nop
 800ab74:	24000018 	.word	0x24000018
 800ab78:	e000ed04 	.word	0xe000ed04

0800ab7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ab7c:	b480      	push	{r7}
 800ab7e:	b083      	sub	sp, #12
 800ab80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ab82:	4b12      	ldr	r3, [pc, #72]	@ (800abcc <vPortExitCritical+0x50>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d10b      	bne.n	800aba2 <vPortExitCritical+0x26>
	__asm volatile
 800ab8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab8e:	f383 8811 	msr	BASEPRI, r3
 800ab92:	f3bf 8f6f 	isb	sy
 800ab96:	f3bf 8f4f 	dsb	sy
 800ab9a:	607b      	str	r3, [r7, #4]
}
 800ab9c:	bf00      	nop
 800ab9e:	bf00      	nop
 800aba0:	e7fd      	b.n	800ab9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800aba2:	4b0a      	ldr	r3, [pc, #40]	@ (800abcc <vPortExitCritical+0x50>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	3b01      	subs	r3, #1
 800aba8:	4a08      	ldr	r2, [pc, #32]	@ (800abcc <vPortExitCritical+0x50>)
 800abaa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800abac:	4b07      	ldr	r3, [pc, #28]	@ (800abcc <vPortExitCritical+0x50>)
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d105      	bne.n	800abc0 <vPortExitCritical+0x44>
 800abb4:	2300      	movs	r3, #0
 800abb6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800abbe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800abc0:	bf00      	nop
 800abc2:	370c      	adds	r7, #12
 800abc4:	46bd      	mov	sp, r7
 800abc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abca:	4770      	bx	lr
 800abcc:	24000018 	.word	0x24000018

0800abd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800abd0:	f3ef 8009 	mrs	r0, PSP
 800abd4:	f3bf 8f6f 	isb	sy
 800abd8:	4b15      	ldr	r3, [pc, #84]	@ (800ac30 <pxCurrentTCBConst>)
 800abda:	681a      	ldr	r2, [r3, #0]
 800abdc:	f01e 0f10 	tst.w	lr, #16
 800abe0:	bf08      	it	eq
 800abe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800abe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abea:	6010      	str	r0, [r2, #0]
 800abec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800abf0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800abf4:	f380 8811 	msr	BASEPRI, r0
 800abf8:	f3bf 8f4f 	dsb	sy
 800abfc:	f3bf 8f6f 	isb	sy
 800ac00:	f001 f980 	bl	800bf04 <vTaskSwitchContext>
 800ac04:	f04f 0000 	mov.w	r0, #0
 800ac08:	f380 8811 	msr	BASEPRI, r0
 800ac0c:	bc09      	pop	{r0, r3}
 800ac0e:	6819      	ldr	r1, [r3, #0]
 800ac10:	6808      	ldr	r0, [r1, #0]
 800ac12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac16:	f01e 0f10 	tst.w	lr, #16
 800ac1a:	bf08      	it	eq
 800ac1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ac20:	f380 8809 	msr	PSP, r0
 800ac24:	f3bf 8f6f 	isb	sy
 800ac28:	4770      	bx	lr
 800ac2a:	bf00      	nop
 800ac2c:	f3af 8000 	nop.w

0800ac30 <pxCurrentTCBConst>:
 800ac30:	240047c8 	.word	0x240047c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ac34:	bf00      	nop
 800ac36:	bf00      	nop

0800ac38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b082      	sub	sp, #8
 800ac3c:	af00      	add	r7, sp, #0
	__asm volatile
 800ac3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac42:	f383 8811 	msr	BASEPRI, r3
 800ac46:	f3bf 8f6f 	isb	sy
 800ac4a:	f3bf 8f4f 	dsb	sy
 800ac4e:	607b      	str	r3, [r7, #4]
}
 800ac50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ac52:	f001 f89d 	bl	800bd90 <xTaskIncrementTick>
 800ac56:	4603      	mov	r3, r0
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d003      	beq.n	800ac64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ac5c:	4b06      	ldr	r3, [pc, #24]	@ (800ac78 <xPortSysTickHandler+0x40>)
 800ac5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac62:	601a      	str	r2, [r3, #0]
 800ac64:	2300      	movs	r3, #0
 800ac66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	f383 8811 	msr	BASEPRI, r3
}
 800ac6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ac70:	bf00      	nop
 800ac72:	3708      	adds	r7, #8
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bd80      	pop	{r7, pc}
 800ac78:	e000ed04 	.word	0xe000ed04

0800ac7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ac80:	4b0b      	ldr	r3, [pc, #44]	@ (800acb0 <vPortSetupTimerInterrupt+0x34>)
 800ac82:	2200      	movs	r2, #0
 800ac84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ac86:	4b0b      	ldr	r3, [pc, #44]	@ (800acb4 <vPortSetupTimerInterrupt+0x38>)
 800ac88:	2200      	movs	r2, #0
 800ac8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ac8c:	4b0a      	ldr	r3, [pc, #40]	@ (800acb8 <vPortSetupTimerInterrupt+0x3c>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	4a0a      	ldr	r2, [pc, #40]	@ (800acbc <vPortSetupTimerInterrupt+0x40>)
 800ac92:	fba2 2303 	umull	r2, r3, r2, r3
 800ac96:	099b      	lsrs	r3, r3, #6
 800ac98:	4a09      	ldr	r2, [pc, #36]	@ (800acc0 <vPortSetupTimerInterrupt+0x44>)
 800ac9a:	3b01      	subs	r3, #1
 800ac9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ac9e:	4b04      	ldr	r3, [pc, #16]	@ (800acb0 <vPortSetupTimerInterrupt+0x34>)
 800aca0:	2207      	movs	r2, #7
 800aca2:	601a      	str	r2, [r3, #0]
}
 800aca4:	bf00      	nop
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr
 800acae:	bf00      	nop
 800acb0:	e000e010 	.word	0xe000e010
 800acb4:	e000e018 	.word	0xe000e018
 800acb8:	24000000 	.word	0x24000000
 800acbc:	10624dd3 	.word	0x10624dd3
 800acc0:	e000e014 	.word	0xe000e014

0800acc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800acc4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800acd4 <vPortEnableVFP+0x10>
 800acc8:	6801      	ldr	r1, [r0, #0]
 800acca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800acce:	6001      	str	r1, [r0, #0]
 800acd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800acd2:	bf00      	nop
 800acd4:	e000ed88 	.word	0xe000ed88

0800acd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800acd8:	b480      	push	{r7}
 800acda:	b085      	sub	sp, #20
 800acdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800acde:	f3ef 8305 	mrs	r3, IPSR
 800ace2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	2b0f      	cmp	r3, #15
 800ace8:	d915      	bls.n	800ad16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800acea:	4a18      	ldr	r2, [pc, #96]	@ (800ad4c <vPortValidateInterruptPriority+0x74>)
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	4413      	add	r3, r2
 800acf0:	781b      	ldrb	r3, [r3, #0]
 800acf2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800acf4:	4b16      	ldr	r3, [pc, #88]	@ (800ad50 <vPortValidateInterruptPriority+0x78>)
 800acf6:	781b      	ldrb	r3, [r3, #0]
 800acf8:	7afa      	ldrb	r2, [r7, #11]
 800acfa:	429a      	cmp	r2, r3
 800acfc:	d20b      	bcs.n	800ad16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800acfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad02:	f383 8811 	msr	BASEPRI, r3
 800ad06:	f3bf 8f6f 	isb	sy
 800ad0a:	f3bf 8f4f 	dsb	sy
 800ad0e:	607b      	str	r3, [r7, #4]
}
 800ad10:	bf00      	nop
 800ad12:	bf00      	nop
 800ad14:	e7fd      	b.n	800ad12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ad16:	4b0f      	ldr	r3, [pc, #60]	@ (800ad54 <vPortValidateInterruptPriority+0x7c>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ad1e:	4b0e      	ldr	r3, [pc, #56]	@ (800ad58 <vPortValidateInterruptPriority+0x80>)
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	429a      	cmp	r2, r3
 800ad24:	d90b      	bls.n	800ad3e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ad26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad2a:	f383 8811 	msr	BASEPRI, r3
 800ad2e:	f3bf 8f6f 	isb	sy
 800ad32:	f3bf 8f4f 	dsb	sy
 800ad36:	603b      	str	r3, [r7, #0]
}
 800ad38:	bf00      	nop
 800ad3a:	bf00      	nop
 800ad3c:	e7fd      	b.n	800ad3a <vPortValidateInterruptPriority+0x62>
	}
 800ad3e:	bf00      	nop
 800ad40:	3714      	adds	r7, #20
 800ad42:	46bd      	mov	sp, r7
 800ad44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad48:	4770      	bx	lr
 800ad4a:	bf00      	nop
 800ad4c:	e000e3f0 	.word	0xe000e3f0
 800ad50:	24004780 	.word	0x24004780
 800ad54:	e000ed0c 	.word	0xe000ed0c
 800ad58:	24004784 	.word	0x24004784

0800ad5c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b084      	sub	sp, #16
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
 800ad64:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d10b      	bne.n	800ad88 <xQueueGenericReset+0x2c>
	__asm volatile
 800ad70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad74:	f383 8811 	msr	BASEPRI, r3
 800ad78:	f3bf 8f6f 	isb	sy
 800ad7c:	f3bf 8f4f 	dsb	sy
 800ad80:	60bb      	str	r3, [r7, #8]
}
 800ad82:	bf00      	nop
 800ad84:	bf00      	nop
 800ad86:	e7fd      	b.n	800ad84 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ad88:	f7ff fec6 	bl	800ab18 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	681a      	ldr	r2, [r3, #0]
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad94:	68f9      	ldr	r1, [r7, #12]
 800ad96:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ad98:	fb01 f303 	mul.w	r3, r1, r3
 800ad9c:	441a      	add	r2, r3
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	2200      	movs	r2, #0
 800ada6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	681a      	ldr	r2, [r3, #0]
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	681a      	ldr	r2, [r3, #0]
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adb8:	3b01      	subs	r3, #1
 800adba:	68f9      	ldr	r1, [r7, #12]
 800adbc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800adbe:	fb01 f303 	mul.w	r3, r1, r3
 800adc2:	441a      	add	r2, r3
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	22ff      	movs	r2, #255	@ 0xff
 800adcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	22ff      	movs	r2, #255	@ 0xff
 800add4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d114      	bne.n	800ae08 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	691b      	ldr	r3, [r3, #16]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d01a      	beq.n	800ae1c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	3310      	adds	r3, #16
 800adea:	4618      	mov	r0, r3
 800adec:	f001 f942 	bl	800c074 <xTaskRemoveFromEventList>
 800adf0:	4603      	mov	r3, r0
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d012      	beq.n	800ae1c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800adf6:	4b0d      	ldr	r3, [pc, #52]	@ (800ae2c <xQueueGenericReset+0xd0>)
 800adf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adfc:	601a      	str	r2, [r3, #0]
 800adfe:	f3bf 8f4f 	dsb	sy
 800ae02:	f3bf 8f6f 	isb	sy
 800ae06:	e009      	b.n	800ae1c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	3310      	adds	r3, #16
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	f7ff fc9d 	bl	800a74c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	3324      	adds	r3, #36	@ 0x24
 800ae16:	4618      	mov	r0, r3
 800ae18:	f7ff fc98 	bl	800a74c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ae1c:	f7ff feae 	bl	800ab7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ae20:	2301      	movs	r3, #1
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	3710      	adds	r7, #16
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}
 800ae2a:	bf00      	nop
 800ae2c:	e000ed04 	.word	0xe000ed04

0800ae30 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b08e      	sub	sp, #56	@ 0x38
 800ae34:	af02      	add	r7, sp, #8
 800ae36:	60f8      	str	r0, [r7, #12]
 800ae38:	60b9      	str	r1, [r7, #8]
 800ae3a:	607a      	str	r2, [r7, #4]
 800ae3c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d10b      	bne.n	800ae5c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800ae44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae48:	f383 8811 	msr	BASEPRI, r3
 800ae4c:	f3bf 8f6f 	isb	sy
 800ae50:	f3bf 8f4f 	dsb	sy
 800ae54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ae56:	bf00      	nop
 800ae58:	bf00      	nop
 800ae5a:	e7fd      	b.n	800ae58 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d10b      	bne.n	800ae7a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800ae62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae66:	f383 8811 	msr	BASEPRI, r3
 800ae6a:	f3bf 8f6f 	isb	sy
 800ae6e:	f3bf 8f4f 	dsb	sy
 800ae72:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ae74:	bf00      	nop
 800ae76:	bf00      	nop
 800ae78:	e7fd      	b.n	800ae76 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d002      	beq.n	800ae86 <xQueueGenericCreateStatic+0x56>
 800ae80:	68bb      	ldr	r3, [r7, #8]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d001      	beq.n	800ae8a <xQueueGenericCreateStatic+0x5a>
 800ae86:	2301      	movs	r3, #1
 800ae88:	e000      	b.n	800ae8c <xQueueGenericCreateStatic+0x5c>
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d10b      	bne.n	800aea8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800ae90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae94:	f383 8811 	msr	BASEPRI, r3
 800ae98:	f3bf 8f6f 	isb	sy
 800ae9c:	f3bf 8f4f 	dsb	sy
 800aea0:	623b      	str	r3, [r7, #32]
}
 800aea2:	bf00      	nop
 800aea4:	bf00      	nop
 800aea6:	e7fd      	b.n	800aea4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d102      	bne.n	800aeb4 <xQueueGenericCreateStatic+0x84>
 800aeae:	68bb      	ldr	r3, [r7, #8]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d101      	bne.n	800aeb8 <xQueueGenericCreateStatic+0x88>
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	e000      	b.n	800aeba <xQueueGenericCreateStatic+0x8a>
 800aeb8:	2300      	movs	r3, #0
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d10b      	bne.n	800aed6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800aebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aec2:	f383 8811 	msr	BASEPRI, r3
 800aec6:	f3bf 8f6f 	isb	sy
 800aeca:	f3bf 8f4f 	dsb	sy
 800aece:	61fb      	str	r3, [r7, #28]
}
 800aed0:	bf00      	nop
 800aed2:	bf00      	nop
 800aed4:	e7fd      	b.n	800aed2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800aed6:	2350      	movs	r3, #80	@ 0x50
 800aed8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800aeda:	697b      	ldr	r3, [r7, #20]
 800aedc:	2b50      	cmp	r3, #80	@ 0x50
 800aede:	d00b      	beq.n	800aef8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800aee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aee4:	f383 8811 	msr	BASEPRI, r3
 800aee8:	f3bf 8f6f 	isb	sy
 800aeec:	f3bf 8f4f 	dsb	sy
 800aef0:	61bb      	str	r3, [r7, #24]
}
 800aef2:	bf00      	nop
 800aef4:	bf00      	nop
 800aef6:	e7fd      	b.n	800aef4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800aef8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800aefe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af00:	2b00      	cmp	r3, #0
 800af02:	d00d      	beq.n	800af20 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800af04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af06:	2201      	movs	r2, #1
 800af08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800af0c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800af10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af12:	9300      	str	r3, [sp, #0]
 800af14:	4613      	mov	r3, r2
 800af16:	687a      	ldr	r2, [r7, #4]
 800af18:	68b9      	ldr	r1, [r7, #8]
 800af1a:	68f8      	ldr	r0, [r7, #12]
 800af1c:	f000 f805 	bl	800af2a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800af20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800af22:	4618      	mov	r0, r3
 800af24:	3730      	adds	r7, #48	@ 0x30
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}

0800af2a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800af2a:	b580      	push	{r7, lr}
 800af2c:	b084      	sub	sp, #16
 800af2e:	af00      	add	r7, sp, #0
 800af30:	60f8      	str	r0, [r7, #12]
 800af32:	60b9      	str	r1, [r7, #8]
 800af34:	607a      	str	r2, [r7, #4]
 800af36:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800af38:	68bb      	ldr	r3, [r7, #8]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d103      	bne.n	800af46 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800af3e:	69bb      	ldr	r3, [r7, #24]
 800af40:	69ba      	ldr	r2, [r7, #24]
 800af42:	601a      	str	r2, [r3, #0]
 800af44:	e002      	b.n	800af4c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800af46:	69bb      	ldr	r3, [r7, #24]
 800af48:	687a      	ldr	r2, [r7, #4]
 800af4a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800af4c:	69bb      	ldr	r3, [r7, #24]
 800af4e:	68fa      	ldr	r2, [r7, #12]
 800af50:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800af52:	69bb      	ldr	r3, [r7, #24]
 800af54:	68ba      	ldr	r2, [r7, #8]
 800af56:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800af58:	2101      	movs	r1, #1
 800af5a:	69b8      	ldr	r0, [r7, #24]
 800af5c:	f7ff fefe 	bl	800ad5c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800af60:	69bb      	ldr	r3, [r7, #24]
 800af62:	78fa      	ldrb	r2, [r7, #3]
 800af64:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800af68:	bf00      	nop
 800af6a:	3710      	adds	r7, #16
 800af6c:	46bd      	mov	sp, r7
 800af6e:	bd80      	pop	{r7, pc}

0800af70 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b08e      	sub	sp, #56	@ 0x38
 800af74:	af00      	add	r7, sp, #0
 800af76:	60f8      	str	r0, [r7, #12]
 800af78:	60b9      	str	r1, [r7, #8]
 800af7a:	607a      	str	r2, [r7, #4]
 800af7c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800af7e:	2300      	movs	r3, #0
 800af80:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800af86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d10b      	bne.n	800afa4 <xQueueGenericSend+0x34>
	__asm volatile
 800af8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af90:	f383 8811 	msr	BASEPRI, r3
 800af94:	f3bf 8f6f 	isb	sy
 800af98:	f3bf 8f4f 	dsb	sy
 800af9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800af9e:	bf00      	nop
 800afa0:	bf00      	nop
 800afa2:	e7fd      	b.n	800afa0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d103      	bne.n	800afb2 <xQueueGenericSend+0x42>
 800afaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d101      	bne.n	800afb6 <xQueueGenericSend+0x46>
 800afb2:	2301      	movs	r3, #1
 800afb4:	e000      	b.n	800afb8 <xQueueGenericSend+0x48>
 800afb6:	2300      	movs	r3, #0
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d10b      	bne.n	800afd4 <xQueueGenericSend+0x64>
	__asm volatile
 800afbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afc0:	f383 8811 	msr	BASEPRI, r3
 800afc4:	f3bf 8f6f 	isb	sy
 800afc8:	f3bf 8f4f 	dsb	sy
 800afcc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800afce:	bf00      	nop
 800afd0:	bf00      	nop
 800afd2:	e7fd      	b.n	800afd0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	2b02      	cmp	r3, #2
 800afd8:	d103      	bne.n	800afe2 <xQueueGenericSend+0x72>
 800afda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afde:	2b01      	cmp	r3, #1
 800afe0:	d101      	bne.n	800afe6 <xQueueGenericSend+0x76>
 800afe2:	2301      	movs	r3, #1
 800afe4:	e000      	b.n	800afe8 <xQueueGenericSend+0x78>
 800afe6:	2300      	movs	r3, #0
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d10b      	bne.n	800b004 <xQueueGenericSend+0x94>
	__asm volatile
 800afec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aff0:	f383 8811 	msr	BASEPRI, r3
 800aff4:	f3bf 8f6f 	isb	sy
 800aff8:	f3bf 8f4f 	dsb	sy
 800affc:	623b      	str	r3, [r7, #32]
}
 800affe:	bf00      	nop
 800b000:	bf00      	nop
 800b002:	e7fd      	b.n	800b000 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b004:	f001 f9fc 	bl	800c400 <xTaskGetSchedulerState>
 800b008:	4603      	mov	r3, r0
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d102      	bne.n	800b014 <xQueueGenericSend+0xa4>
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d101      	bne.n	800b018 <xQueueGenericSend+0xa8>
 800b014:	2301      	movs	r3, #1
 800b016:	e000      	b.n	800b01a <xQueueGenericSend+0xaa>
 800b018:	2300      	movs	r3, #0
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d10b      	bne.n	800b036 <xQueueGenericSend+0xc6>
	__asm volatile
 800b01e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b022:	f383 8811 	msr	BASEPRI, r3
 800b026:	f3bf 8f6f 	isb	sy
 800b02a:	f3bf 8f4f 	dsb	sy
 800b02e:	61fb      	str	r3, [r7, #28]
}
 800b030:	bf00      	nop
 800b032:	bf00      	nop
 800b034:	e7fd      	b.n	800b032 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b036:	f7ff fd6f 	bl	800ab18 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b03c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b03e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b042:	429a      	cmp	r2, r3
 800b044:	d302      	bcc.n	800b04c <xQueueGenericSend+0xdc>
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	2b02      	cmp	r3, #2
 800b04a:	d129      	bne.n	800b0a0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b04c:	683a      	ldr	r2, [r7, #0]
 800b04e:	68b9      	ldr	r1, [r7, #8]
 800b050:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b052:	f000 fa0f 	bl	800b474 <prvCopyDataToQueue>
 800b056:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b05a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d010      	beq.n	800b082 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b062:	3324      	adds	r3, #36	@ 0x24
 800b064:	4618      	mov	r0, r3
 800b066:	f001 f805 	bl	800c074 <xTaskRemoveFromEventList>
 800b06a:	4603      	mov	r3, r0
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d013      	beq.n	800b098 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b070:	4b3f      	ldr	r3, [pc, #252]	@ (800b170 <xQueueGenericSend+0x200>)
 800b072:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b076:	601a      	str	r2, [r3, #0]
 800b078:	f3bf 8f4f 	dsb	sy
 800b07c:	f3bf 8f6f 	isb	sy
 800b080:	e00a      	b.n	800b098 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b084:	2b00      	cmp	r3, #0
 800b086:	d007      	beq.n	800b098 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b088:	4b39      	ldr	r3, [pc, #228]	@ (800b170 <xQueueGenericSend+0x200>)
 800b08a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b08e:	601a      	str	r2, [r3, #0]
 800b090:	f3bf 8f4f 	dsb	sy
 800b094:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b098:	f7ff fd70 	bl	800ab7c <vPortExitCritical>
				return pdPASS;
 800b09c:	2301      	movs	r3, #1
 800b09e:	e063      	b.n	800b168 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d103      	bne.n	800b0ae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b0a6:	f7ff fd69 	bl	800ab7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	e05c      	b.n	800b168 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b0ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d106      	bne.n	800b0c2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b0b4:	f107 0314 	add.w	r3, r7, #20
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	f001 f83f 	bl	800c13c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b0be:	2301      	movs	r3, #1
 800b0c0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b0c2:	f7ff fd5b 	bl	800ab7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b0c6:	f000 fda7 	bl	800bc18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b0ca:	f7ff fd25 	bl	800ab18 <vPortEnterCritical>
 800b0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b0d4:	b25b      	sxtb	r3, r3
 800b0d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0da:	d103      	bne.n	800b0e4 <xQueueGenericSend+0x174>
 800b0dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0de:	2200      	movs	r2, #0
 800b0e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b0ea:	b25b      	sxtb	r3, r3
 800b0ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0f0:	d103      	bne.n	800b0fa <xQueueGenericSend+0x18a>
 800b0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b0fa:	f7ff fd3f 	bl	800ab7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b0fe:	1d3a      	adds	r2, r7, #4
 800b100:	f107 0314 	add.w	r3, r7, #20
 800b104:	4611      	mov	r1, r2
 800b106:	4618      	mov	r0, r3
 800b108:	f001 f82e 	bl	800c168 <xTaskCheckForTimeOut>
 800b10c:	4603      	mov	r3, r0
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d124      	bne.n	800b15c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b112:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b114:	f000 faa6 	bl	800b664 <prvIsQueueFull>
 800b118:	4603      	mov	r3, r0
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d018      	beq.n	800b150 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b11e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b120:	3310      	adds	r3, #16
 800b122:	687a      	ldr	r2, [r7, #4]
 800b124:	4611      	mov	r1, r2
 800b126:	4618      	mov	r0, r3
 800b128:	f000 ff52 	bl	800bfd0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b12c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b12e:	f000 fa31 	bl	800b594 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b132:	f000 fd7f 	bl	800bc34 <xTaskResumeAll>
 800b136:	4603      	mov	r3, r0
 800b138:	2b00      	cmp	r3, #0
 800b13a:	f47f af7c 	bne.w	800b036 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b13e:	4b0c      	ldr	r3, [pc, #48]	@ (800b170 <xQueueGenericSend+0x200>)
 800b140:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b144:	601a      	str	r2, [r3, #0]
 800b146:	f3bf 8f4f 	dsb	sy
 800b14a:	f3bf 8f6f 	isb	sy
 800b14e:	e772      	b.n	800b036 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b150:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b152:	f000 fa1f 	bl	800b594 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b156:	f000 fd6d 	bl	800bc34 <xTaskResumeAll>
 800b15a:	e76c      	b.n	800b036 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b15c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b15e:	f000 fa19 	bl	800b594 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b162:	f000 fd67 	bl	800bc34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b166:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3738      	adds	r7, #56	@ 0x38
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}
 800b170:	e000ed04 	.word	0xe000ed04

0800b174 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b090      	sub	sp, #64	@ 0x40
 800b178:	af00      	add	r7, sp, #0
 800b17a:	60f8      	str	r0, [r7, #12]
 800b17c:	60b9      	str	r1, [r7, #8]
 800b17e:	607a      	str	r2, [r7, #4]
 800b180:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d10b      	bne.n	800b1a4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b18c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b190:	f383 8811 	msr	BASEPRI, r3
 800b194:	f3bf 8f6f 	isb	sy
 800b198:	f3bf 8f4f 	dsb	sy
 800b19c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b19e:	bf00      	nop
 800b1a0:	bf00      	nop
 800b1a2:	e7fd      	b.n	800b1a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b1a4:	68bb      	ldr	r3, [r7, #8]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d103      	bne.n	800b1b2 <xQueueGenericSendFromISR+0x3e>
 800b1aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d101      	bne.n	800b1b6 <xQueueGenericSendFromISR+0x42>
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	e000      	b.n	800b1b8 <xQueueGenericSendFromISR+0x44>
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d10b      	bne.n	800b1d4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b1bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1c0:	f383 8811 	msr	BASEPRI, r3
 800b1c4:	f3bf 8f6f 	isb	sy
 800b1c8:	f3bf 8f4f 	dsb	sy
 800b1cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b1ce:	bf00      	nop
 800b1d0:	bf00      	nop
 800b1d2:	e7fd      	b.n	800b1d0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	2b02      	cmp	r3, #2
 800b1d8:	d103      	bne.n	800b1e2 <xQueueGenericSendFromISR+0x6e>
 800b1da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1de:	2b01      	cmp	r3, #1
 800b1e0:	d101      	bne.n	800b1e6 <xQueueGenericSendFromISR+0x72>
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	e000      	b.n	800b1e8 <xQueueGenericSendFromISR+0x74>
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d10b      	bne.n	800b204 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b1ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1f0:	f383 8811 	msr	BASEPRI, r3
 800b1f4:	f3bf 8f6f 	isb	sy
 800b1f8:	f3bf 8f4f 	dsb	sy
 800b1fc:	623b      	str	r3, [r7, #32]
}
 800b1fe:	bf00      	nop
 800b200:	bf00      	nop
 800b202:	e7fd      	b.n	800b200 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b204:	f7ff fd68 	bl	800acd8 <vPortValidateInterruptPriority>
	__asm volatile
 800b208:	f3ef 8211 	mrs	r2, BASEPRI
 800b20c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b210:	f383 8811 	msr	BASEPRI, r3
 800b214:	f3bf 8f6f 	isb	sy
 800b218:	f3bf 8f4f 	dsb	sy
 800b21c:	61fa      	str	r2, [r7, #28]
 800b21e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800b220:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b222:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b226:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b22a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b22c:	429a      	cmp	r2, r3
 800b22e:	d302      	bcc.n	800b236 <xQueueGenericSendFromISR+0xc2>
 800b230:	683b      	ldr	r3, [r7, #0]
 800b232:	2b02      	cmp	r3, #2
 800b234:	d12f      	bne.n	800b296 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b238:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b23c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b244:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b246:	683a      	ldr	r2, [r7, #0]
 800b248:	68b9      	ldr	r1, [r7, #8]
 800b24a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b24c:	f000 f912 	bl	800b474 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b250:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b254:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b258:	d112      	bne.n	800b280 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b25a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b25c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d016      	beq.n	800b290 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b264:	3324      	adds	r3, #36	@ 0x24
 800b266:	4618      	mov	r0, r3
 800b268:	f000 ff04 	bl	800c074 <xTaskRemoveFromEventList>
 800b26c:	4603      	mov	r3, r0
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d00e      	beq.n	800b290 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d00b      	beq.n	800b290 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2201      	movs	r2, #1
 800b27c:	601a      	str	r2, [r3, #0]
 800b27e:	e007      	b.n	800b290 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b280:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b284:	3301      	adds	r3, #1
 800b286:	b2db      	uxtb	r3, r3
 800b288:	b25a      	sxtb	r2, r3
 800b28a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b28c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b290:	2301      	movs	r3, #1
 800b292:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b294:	e001      	b.n	800b29a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b296:	2300      	movs	r3, #0
 800b298:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b29a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b29c:	617b      	str	r3, [r7, #20]
	__asm volatile
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	f383 8811 	msr	BASEPRI, r3
}
 800b2a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b2a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	3740      	adds	r7, #64	@ 0x40
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	bd80      	pop	{r7, pc}

0800b2b0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b08c      	sub	sp, #48	@ 0x30
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	60f8      	str	r0, [r7, #12]
 800b2b8:	60b9      	str	r1, [r7, #8]
 800b2ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b2bc:	2300      	movs	r3, #0
 800b2be:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b2c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d10b      	bne.n	800b2e2 <xQueueReceive+0x32>
	__asm volatile
 800b2ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2ce:	f383 8811 	msr	BASEPRI, r3
 800b2d2:	f3bf 8f6f 	isb	sy
 800b2d6:	f3bf 8f4f 	dsb	sy
 800b2da:	623b      	str	r3, [r7, #32]
}
 800b2dc:	bf00      	nop
 800b2de:	bf00      	nop
 800b2e0:	e7fd      	b.n	800b2de <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b2e2:	68bb      	ldr	r3, [r7, #8]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d103      	bne.n	800b2f0 <xQueueReceive+0x40>
 800b2e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d101      	bne.n	800b2f4 <xQueueReceive+0x44>
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	e000      	b.n	800b2f6 <xQueueReceive+0x46>
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d10b      	bne.n	800b312 <xQueueReceive+0x62>
	__asm volatile
 800b2fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2fe:	f383 8811 	msr	BASEPRI, r3
 800b302:	f3bf 8f6f 	isb	sy
 800b306:	f3bf 8f4f 	dsb	sy
 800b30a:	61fb      	str	r3, [r7, #28]
}
 800b30c:	bf00      	nop
 800b30e:	bf00      	nop
 800b310:	e7fd      	b.n	800b30e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b312:	f001 f875 	bl	800c400 <xTaskGetSchedulerState>
 800b316:	4603      	mov	r3, r0
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d102      	bne.n	800b322 <xQueueReceive+0x72>
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d101      	bne.n	800b326 <xQueueReceive+0x76>
 800b322:	2301      	movs	r3, #1
 800b324:	e000      	b.n	800b328 <xQueueReceive+0x78>
 800b326:	2300      	movs	r3, #0
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d10b      	bne.n	800b344 <xQueueReceive+0x94>
	__asm volatile
 800b32c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b330:	f383 8811 	msr	BASEPRI, r3
 800b334:	f3bf 8f6f 	isb	sy
 800b338:	f3bf 8f4f 	dsb	sy
 800b33c:	61bb      	str	r3, [r7, #24]
}
 800b33e:	bf00      	nop
 800b340:	bf00      	nop
 800b342:	e7fd      	b.n	800b340 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b344:	f7ff fbe8 	bl	800ab18 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b34a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b34c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b34e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b350:	2b00      	cmp	r3, #0
 800b352:	d01f      	beq.n	800b394 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b354:	68b9      	ldr	r1, [r7, #8]
 800b356:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b358:	f000 f8f6 	bl	800b548 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b35c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b35e:	1e5a      	subs	r2, r3, #1
 800b360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b362:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b366:	691b      	ldr	r3, [r3, #16]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d00f      	beq.n	800b38c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b36c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b36e:	3310      	adds	r3, #16
 800b370:	4618      	mov	r0, r3
 800b372:	f000 fe7f 	bl	800c074 <xTaskRemoveFromEventList>
 800b376:	4603      	mov	r3, r0
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d007      	beq.n	800b38c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b37c:	4b3c      	ldr	r3, [pc, #240]	@ (800b470 <xQueueReceive+0x1c0>)
 800b37e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b382:	601a      	str	r2, [r3, #0]
 800b384:	f3bf 8f4f 	dsb	sy
 800b388:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b38c:	f7ff fbf6 	bl	800ab7c <vPortExitCritical>
				return pdPASS;
 800b390:	2301      	movs	r3, #1
 800b392:	e069      	b.n	800b468 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d103      	bne.n	800b3a2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b39a:	f7ff fbef 	bl	800ab7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	e062      	b.n	800b468 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b3a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d106      	bne.n	800b3b6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b3a8:	f107 0310 	add.w	r3, r7, #16
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	f000 fec5 	bl	800c13c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b3b6:	f7ff fbe1 	bl	800ab7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b3ba:	f000 fc2d 	bl	800bc18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b3be:	f7ff fbab 	bl	800ab18 <vPortEnterCritical>
 800b3c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b3c8:	b25b      	sxtb	r3, r3
 800b3ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3ce:	d103      	bne.n	800b3d8 <xQueueReceive+0x128>
 800b3d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b3d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b3de:	b25b      	sxtb	r3, r3
 800b3e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3e4:	d103      	bne.n	800b3ee <xQueueReceive+0x13e>
 800b3e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b3ee:	f7ff fbc5 	bl	800ab7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b3f2:	1d3a      	adds	r2, r7, #4
 800b3f4:	f107 0310 	add.w	r3, r7, #16
 800b3f8:	4611      	mov	r1, r2
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	f000 feb4 	bl	800c168 <xTaskCheckForTimeOut>
 800b400:	4603      	mov	r3, r0
 800b402:	2b00      	cmp	r3, #0
 800b404:	d123      	bne.n	800b44e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b406:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b408:	f000 f916 	bl	800b638 <prvIsQueueEmpty>
 800b40c:	4603      	mov	r3, r0
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d017      	beq.n	800b442 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b414:	3324      	adds	r3, #36	@ 0x24
 800b416:	687a      	ldr	r2, [r7, #4]
 800b418:	4611      	mov	r1, r2
 800b41a:	4618      	mov	r0, r3
 800b41c:	f000 fdd8 	bl	800bfd0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b420:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b422:	f000 f8b7 	bl	800b594 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b426:	f000 fc05 	bl	800bc34 <xTaskResumeAll>
 800b42a:	4603      	mov	r3, r0
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d189      	bne.n	800b344 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b430:	4b0f      	ldr	r3, [pc, #60]	@ (800b470 <xQueueReceive+0x1c0>)
 800b432:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b436:	601a      	str	r2, [r3, #0]
 800b438:	f3bf 8f4f 	dsb	sy
 800b43c:	f3bf 8f6f 	isb	sy
 800b440:	e780      	b.n	800b344 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b442:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b444:	f000 f8a6 	bl	800b594 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b448:	f000 fbf4 	bl	800bc34 <xTaskResumeAll>
 800b44c:	e77a      	b.n	800b344 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b44e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b450:	f000 f8a0 	bl	800b594 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b454:	f000 fbee 	bl	800bc34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b458:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b45a:	f000 f8ed 	bl	800b638 <prvIsQueueEmpty>
 800b45e:	4603      	mov	r3, r0
 800b460:	2b00      	cmp	r3, #0
 800b462:	f43f af6f 	beq.w	800b344 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b466:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b468:	4618      	mov	r0, r3
 800b46a:	3730      	adds	r7, #48	@ 0x30
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}
 800b470:	e000ed04 	.word	0xe000ed04

0800b474 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b474:	b580      	push	{r7, lr}
 800b476:	b086      	sub	sp, #24
 800b478:	af00      	add	r7, sp, #0
 800b47a:	60f8      	str	r0, [r7, #12]
 800b47c:	60b9      	str	r1, [r7, #8]
 800b47e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b480:	2300      	movs	r3, #0
 800b482:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b488:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d10d      	bne.n	800b4ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d14d      	bne.n	800b536 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	689b      	ldr	r3, [r3, #8]
 800b49e:	4618      	mov	r0, r3
 800b4a0:	f000 ffcc 	bl	800c43c <xTaskPriorityDisinherit>
 800b4a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	609a      	str	r2, [r3, #8]
 800b4ac:	e043      	b.n	800b536 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d119      	bne.n	800b4e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	6858      	ldr	r0, [r3, #4]
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4bc:	461a      	mov	r2, r3
 800b4be:	68b9      	ldr	r1, [r7, #8]
 800b4c0:	f001 fc72 	bl	800cda8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	685a      	ldr	r2, [r3, #4]
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4cc:	441a      	add	r2, r3
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	685a      	ldr	r2, [r3, #4]
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	429a      	cmp	r2, r3
 800b4dc:	d32b      	bcc.n	800b536 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	681a      	ldr	r2, [r3, #0]
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	605a      	str	r2, [r3, #4]
 800b4e6:	e026      	b.n	800b536 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	68d8      	ldr	r0, [r3, #12]
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4f0:	461a      	mov	r2, r3
 800b4f2:	68b9      	ldr	r1, [r7, #8]
 800b4f4:	f001 fc58 	bl	800cda8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	68da      	ldr	r2, [r3, #12]
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b500:	425b      	negs	r3, r3
 800b502:	441a      	add	r2, r3
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	68da      	ldr	r2, [r3, #12]
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	429a      	cmp	r2, r3
 800b512:	d207      	bcs.n	800b524 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	689a      	ldr	r2, [r3, #8]
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b51c:	425b      	negs	r3, r3
 800b51e:	441a      	add	r2, r3
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	2b02      	cmp	r3, #2
 800b528:	d105      	bne.n	800b536 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b52a:	693b      	ldr	r3, [r7, #16]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d002      	beq.n	800b536 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b530:	693b      	ldr	r3, [r7, #16]
 800b532:	3b01      	subs	r3, #1
 800b534:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b536:	693b      	ldr	r3, [r7, #16]
 800b538:	1c5a      	adds	r2, r3, #1
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b53e:	697b      	ldr	r3, [r7, #20]
}
 800b540:	4618      	mov	r0, r3
 800b542:	3718      	adds	r7, #24
 800b544:	46bd      	mov	sp, r7
 800b546:	bd80      	pop	{r7, pc}

0800b548 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b082      	sub	sp, #8
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b556:	2b00      	cmp	r3, #0
 800b558:	d018      	beq.n	800b58c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	68da      	ldr	r2, [r3, #12]
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b562:	441a      	add	r2, r3
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	68da      	ldr	r2, [r3, #12]
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	689b      	ldr	r3, [r3, #8]
 800b570:	429a      	cmp	r2, r3
 800b572:	d303      	bcc.n	800b57c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681a      	ldr	r2, [r3, #0]
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	68d9      	ldr	r1, [r3, #12]
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b584:	461a      	mov	r2, r3
 800b586:	6838      	ldr	r0, [r7, #0]
 800b588:	f001 fc0e 	bl	800cda8 <memcpy>
	}
}
 800b58c:	bf00      	nop
 800b58e:	3708      	adds	r7, #8
 800b590:	46bd      	mov	sp, r7
 800b592:	bd80      	pop	{r7, pc}

0800b594 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b084      	sub	sp, #16
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b59c:	f7ff fabc 	bl	800ab18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b5a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b5a8:	e011      	b.n	800b5ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d012      	beq.n	800b5d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	3324      	adds	r3, #36	@ 0x24
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	f000 fd5c 	bl	800c074 <xTaskRemoveFromEventList>
 800b5bc:	4603      	mov	r3, r0
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d001      	beq.n	800b5c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b5c2:	f000 fe35 	bl	800c230 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b5c6:	7bfb      	ldrb	r3, [r7, #15]
 800b5c8:	3b01      	subs	r3, #1
 800b5ca:	b2db      	uxtb	r3, r3
 800b5cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b5ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	dce9      	bgt.n	800b5aa <prvUnlockQueue+0x16>
 800b5d6:	e000      	b.n	800b5da <prvUnlockQueue+0x46>
					break;
 800b5d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	22ff      	movs	r2, #255	@ 0xff
 800b5de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b5e2:	f7ff facb 	bl	800ab7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b5e6:	f7ff fa97 	bl	800ab18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b5f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b5f2:	e011      	b.n	800b618 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	691b      	ldr	r3, [r3, #16]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d012      	beq.n	800b622 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	3310      	adds	r3, #16
 800b600:	4618      	mov	r0, r3
 800b602:	f000 fd37 	bl	800c074 <xTaskRemoveFromEventList>
 800b606:	4603      	mov	r3, r0
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d001      	beq.n	800b610 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b60c:	f000 fe10 	bl	800c230 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b610:	7bbb      	ldrb	r3, [r7, #14]
 800b612:	3b01      	subs	r3, #1
 800b614:	b2db      	uxtb	r3, r3
 800b616:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b618:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	dce9      	bgt.n	800b5f4 <prvUnlockQueue+0x60>
 800b620:	e000      	b.n	800b624 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b622:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	22ff      	movs	r2, #255	@ 0xff
 800b628:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b62c:	f7ff faa6 	bl	800ab7c <vPortExitCritical>
}
 800b630:	bf00      	nop
 800b632:	3710      	adds	r7, #16
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}

0800b638 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b084      	sub	sp, #16
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b640:	f7ff fa6a 	bl	800ab18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d102      	bne.n	800b652 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b64c:	2301      	movs	r3, #1
 800b64e:	60fb      	str	r3, [r7, #12]
 800b650:	e001      	b.n	800b656 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b652:	2300      	movs	r3, #0
 800b654:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b656:	f7ff fa91 	bl	800ab7c <vPortExitCritical>

	return xReturn;
 800b65a:	68fb      	ldr	r3, [r7, #12]
}
 800b65c:	4618      	mov	r0, r3
 800b65e:	3710      	adds	r7, #16
 800b660:	46bd      	mov	sp, r7
 800b662:	bd80      	pop	{r7, pc}

0800b664 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b084      	sub	sp, #16
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b66c:	f7ff fa54 	bl	800ab18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b678:	429a      	cmp	r2, r3
 800b67a:	d102      	bne.n	800b682 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b67c:	2301      	movs	r3, #1
 800b67e:	60fb      	str	r3, [r7, #12]
 800b680:	e001      	b.n	800b686 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b682:	2300      	movs	r3, #0
 800b684:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b686:	f7ff fa79 	bl	800ab7c <vPortExitCritical>

	return xReturn;
 800b68a:	68fb      	ldr	r3, [r7, #12]
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3710      	adds	r7, #16
 800b690:	46bd      	mov	sp, r7
 800b692:	bd80      	pop	{r7, pc}

0800b694 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b694:	b480      	push	{r7}
 800b696:	b085      	sub	sp, #20
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
 800b69c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b69e:	2300      	movs	r3, #0
 800b6a0:	60fb      	str	r3, [r7, #12]
 800b6a2:	e014      	b.n	800b6ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b6a4:	4a0f      	ldr	r2, [pc, #60]	@ (800b6e4 <vQueueAddToRegistry+0x50>)
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d10b      	bne.n	800b6c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b6b0:	490c      	ldr	r1, [pc, #48]	@ (800b6e4 <vQueueAddToRegistry+0x50>)
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	683a      	ldr	r2, [r7, #0]
 800b6b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b6ba:	4a0a      	ldr	r2, [pc, #40]	@ (800b6e4 <vQueueAddToRegistry+0x50>)
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	00db      	lsls	r3, r3, #3
 800b6c0:	4413      	add	r3, r2
 800b6c2:	687a      	ldr	r2, [r7, #4]
 800b6c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b6c6:	e006      	b.n	800b6d6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	3301      	adds	r3, #1
 800b6cc:	60fb      	str	r3, [r7, #12]
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	2b07      	cmp	r3, #7
 800b6d2:	d9e7      	bls.n	800b6a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b6d4:	bf00      	nop
 800b6d6:	bf00      	nop
 800b6d8:	3714      	adds	r7, #20
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e0:	4770      	bx	lr
 800b6e2:	bf00      	nop
 800b6e4:	24004788 	.word	0x24004788

0800b6e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b086      	sub	sp, #24
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	60f8      	str	r0, [r7, #12]
 800b6f0:	60b9      	str	r1, [r7, #8]
 800b6f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b6f8:	f7ff fa0e 	bl	800ab18 <vPortEnterCritical>
 800b6fc:	697b      	ldr	r3, [r7, #20]
 800b6fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b702:	b25b      	sxtb	r3, r3
 800b704:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b708:	d103      	bne.n	800b712 <vQueueWaitForMessageRestricted+0x2a>
 800b70a:	697b      	ldr	r3, [r7, #20]
 800b70c:	2200      	movs	r2, #0
 800b70e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b718:	b25b      	sxtb	r3, r3
 800b71a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b71e:	d103      	bne.n	800b728 <vQueueWaitForMessageRestricted+0x40>
 800b720:	697b      	ldr	r3, [r7, #20]
 800b722:	2200      	movs	r2, #0
 800b724:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b728:	f7ff fa28 	bl	800ab7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b72c:	697b      	ldr	r3, [r7, #20]
 800b72e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b730:	2b00      	cmp	r3, #0
 800b732:	d106      	bne.n	800b742 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b734:	697b      	ldr	r3, [r7, #20]
 800b736:	3324      	adds	r3, #36	@ 0x24
 800b738:	687a      	ldr	r2, [r7, #4]
 800b73a:	68b9      	ldr	r1, [r7, #8]
 800b73c:	4618      	mov	r0, r3
 800b73e:	f000 fc6d 	bl	800c01c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b742:	6978      	ldr	r0, [r7, #20]
 800b744:	f7ff ff26 	bl	800b594 <prvUnlockQueue>
	}
 800b748:	bf00      	nop
 800b74a:	3718      	adds	r7, #24
 800b74c:	46bd      	mov	sp, r7
 800b74e:	bd80      	pop	{r7, pc}

0800b750 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b750:	b580      	push	{r7, lr}
 800b752:	b08e      	sub	sp, #56	@ 0x38
 800b754:	af04      	add	r7, sp, #16
 800b756:	60f8      	str	r0, [r7, #12]
 800b758:	60b9      	str	r1, [r7, #8]
 800b75a:	607a      	str	r2, [r7, #4]
 800b75c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b75e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b760:	2b00      	cmp	r3, #0
 800b762:	d10b      	bne.n	800b77c <xTaskCreateStatic+0x2c>
	__asm volatile
 800b764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b768:	f383 8811 	msr	BASEPRI, r3
 800b76c:	f3bf 8f6f 	isb	sy
 800b770:	f3bf 8f4f 	dsb	sy
 800b774:	623b      	str	r3, [r7, #32]
}
 800b776:	bf00      	nop
 800b778:	bf00      	nop
 800b77a:	e7fd      	b.n	800b778 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b77c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d10b      	bne.n	800b79a <xTaskCreateStatic+0x4a>
	__asm volatile
 800b782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b786:	f383 8811 	msr	BASEPRI, r3
 800b78a:	f3bf 8f6f 	isb	sy
 800b78e:	f3bf 8f4f 	dsb	sy
 800b792:	61fb      	str	r3, [r7, #28]
}
 800b794:	bf00      	nop
 800b796:	bf00      	nop
 800b798:	e7fd      	b.n	800b796 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b79a:	23a8      	movs	r3, #168	@ 0xa8
 800b79c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b79e:	693b      	ldr	r3, [r7, #16]
 800b7a0:	2ba8      	cmp	r3, #168	@ 0xa8
 800b7a2:	d00b      	beq.n	800b7bc <xTaskCreateStatic+0x6c>
	__asm volatile
 800b7a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7a8:	f383 8811 	msr	BASEPRI, r3
 800b7ac:	f3bf 8f6f 	isb	sy
 800b7b0:	f3bf 8f4f 	dsb	sy
 800b7b4:	61bb      	str	r3, [r7, #24]
}
 800b7b6:	bf00      	nop
 800b7b8:	bf00      	nop
 800b7ba:	e7fd      	b.n	800b7b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b7bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b7be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d01e      	beq.n	800b802 <xTaskCreateStatic+0xb2>
 800b7c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d01b      	beq.n	800b802 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b7ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b7d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b7d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7d6:	2202      	movs	r2, #2
 800b7d8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b7dc:	2300      	movs	r3, #0
 800b7de:	9303      	str	r3, [sp, #12]
 800b7e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7e2:	9302      	str	r3, [sp, #8]
 800b7e4:	f107 0314 	add.w	r3, r7, #20
 800b7e8:	9301      	str	r3, [sp, #4]
 800b7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7ec:	9300      	str	r3, [sp, #0]
 800b7ee:	683b      	ldr	r3, [r7, #0]
 800b7f0:	687a      	ldr	r2, [r7, #4]
 800b7f2:	68b9      	ldr	r1, [r7, #8]
 800b7f4:	68f8      	ldr	r0, [r7, #12]
 800b7f6:	f000 f851 	bl	800b89c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b7fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b7fc:	f000 f8f6 	bl	800b9ec <prvAddNewTaskToReadyList>
 800b800:	e001      	b.n	800b806 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b802:	2300      	movs	r3, #0
 800b804:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b806:	697b      	ldr	r3, [r7, #20]
	}
 800b808:	4618      	mov	r0, r3
 800b80a:	3728      	adds	r7, #40	@ 0x28
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}

0800b810 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b810:	b580      	push	{r7, lr}
 800b812:	b08c      	sub	sp, #48	@ 0x30
 800b814:	af04      	add	r7, sp, #16
 800b816:	60f8      	str	r0, [r7, #12]
 800b818:	60b9      	str	r1, [r7, #8]
 800b81a:	603b      	str	r3, [r7, #0]
 800b81c:	4613      	mov	r3, r2
 800b81e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b820:	88fb      	ldrh	r3, [r7, #6]
 800b822:	009b      	lsls	r3, r3, #2
 800b824:	4618      	mov	r0, r3
 800b826:	f7fe fda3 	bl	800a370 <pvPortMalloc>
 800b82a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b82c:	697b      	ldr	r3, [r7, #20]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d00e      	beq.n	800b850 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b832:	20a8      	movs	r0, #168	@ 0xa8
 800b834:	f7fe fd9c 	bl	800a370 <pvPortMalloc>
 800b838:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b83a:	69fb      	ldr	r3, [r7, #28]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d003      	beq.n	800b848 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b840:	69fb      	ldr	r3, [r7, #28]
 800b842:	697a      	ldr	r2, [r7, #20]
 800b844:	631a      	str	r2, [r3, #48]	@ 0x30
 800b846:	e005      	b.n	800b854 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b848:	6978      	ldr	r0, [r7, #20]
 800b84a:	f7fe fe5f 	bl	800a50c <vPortFree>
 800b84e:	e001      	b.n	800b854 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b850:	2300      	movs	r3, #0
 800b852:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b854:	69fb      	ldr	r3, [r7, #28]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d017      	beq.n	800b88a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b85a:	69fb      	ldr	r3, [r7, #28]
 800b85c:	2200      	movs	r2, #0
 800b85e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b862:	88fa      	ldrh	r2, [r7, #6]
 800b864:	2300      	movs	r3, #0
 800b866:	9303      	str	r3, [sp, #12]
 800b868:	69fb      	ldr	r3, [r7, #28]
 800b86a:	9302      	str	r3, [sp, #8]
 800b86c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b86e:	9301      	str	r3, [sp, #4]
 800b870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b872:	9300      	str	r3, [sp, #0]
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	68b9      	ldr	r1, [r7, #8]
 800b878:	68f8      	ldr	r0, [r7, #12]
 800b87a:	f000 f80f 	bl	800b89c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b87e:	69f8      	ldr	r0, [r7, #28]
 800b880:	f000 f8b4 	bl	800b9ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b884:	2301      	movs	r3, #1
 800b886:	61bb      	str	r3, [r7, #24]
 800b888:	e002      	b.n	800b890 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b88a:	f04f 33ff 	mov.w	r3, #4294967295
 800b88e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b890:	69bb      	ldr	r3, [r7, #24]
	}
 800b892:	4618      	mov	r0, r3
 800b894:	3720      	adds	r7, #32
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}
	...

0800b89c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b088      	sub	sp, #32
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	60f8      	str	r0, [r7, #12]
 800b8a4:	60b9      	str	r1, [r7, #8]
 800b8a6:	607a      	str	r2, [r7, #4]
 800b8a8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b8aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8ac:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	009b      	lsls	r3, r3, #2
 800b8b2:	461a      	mov	r2, r3
 800b8b4:	21a5      	movs	r1, #165	@ 0xa5
 800b8b6:	f001 f9eb 	bl	800cc90 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b8ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b8be:	6879      	ldr	r1, [r7, #4]
 800b8c0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800b8c4:	440b      	add	r3, r1
 800b8c6:	009b      	lsls	r3, r3, #2
 800b8c8:	4413      	add	r3, r2
 800b8ca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b8cc:	69bb      	ldr	r3, [r7, #24]
 800b8ce:	f023 0307 	bic.w	r3, r3, #7
 800b8d2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b8d4:	69bb      	ldr	r3, [r7, #24]
 800b8d6:	f003 0307 	and.w	r3, r3, #7
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d00b      	beq.n	800b8f6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b8de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8e2:	f383 8811 	msr	BASEPRI, r3
 800b8e6:	f3bf 8f6f 	isb	sy
 800b8ea:	f3bf 8f4f 	dsb	sy
 800b8ee:	617b      	str	r3, [r7, #20]
}
 800b8f0:	bf00      	nop
 800b8f2:	bf00      	nop
 800b8f4:	e7fd      	b.n	800b8f2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d01f      	beq.n	800b93c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	61fb      	str	r3, [r7, #28]
 800b900:	e012      	b.n	800b928 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b902:	68ba      	ldr	r2, [r7, #8]
 800b904:	69fb      	ldr	r3, [r7, #28]
 800b906:	4413      	add	r3, r2
 800b908:	7819      	ldrb	r1, [r3, #0]
 800b90a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b90c:	69fb      	ldr	r3, [r7, #28]
 800b90e:	4413      	add	r3, r2
 800b910:	3334      	adds	r3, #52	@ 0x34
 800b912:	460a      	mov	r2, r1
 800b914:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b916:	68ba      	ldr	r2, [r7, #8]
 800b918:	69fb      	ldr	r3, [r7, #28]
 800b91a:	4413      	add	r3, r2
 800b91c:	781b      	ldrb	r3, [r3, #0]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d006      	beq.n	800b930 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b922:	69fb      	ldr	r3, [r7, #28]
 800b924:	3301      	adds	r3, #1
 800b926:	61fb      	str	r3, [r7, #28]
 800b928:	69fb      	ldr	r3, [r7, #28]
 800b92a:	2b0f      	cmp	r3, #15
 800b92c:	d9e9      	bls.n	800b902 <prvInitialiseNewTask+0x66>
 800b92e:	e000      	b.n	800b932 <prvInitialiseNewTask+0x96>
			{
				break;
 800b930:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b934:	2200      	movs	r2, #0
 800b936:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b93a:	e003      	b.n	800b944 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b93c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b93e:	2200      	movs	r2, #0
 800b940:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b946:	2b37      	cmp	r3, #55	@ 0x37
 800b948:	d901      	bls.n	800b94e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b94a:	2337      	movs	r3, #55	@ 0x37
 800b94c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b94e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b950:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b952:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b956:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b958:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b95a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b95c:	2200      	movs	r2, #0
 800b95e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b962:	3304      	adds	r3, #4
 800b964:	4618      	mov	r0, r3
 800b966:	f7fe ff11 	bl	800a78c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b96a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b96c:	3318      	adds	r3, #24
 800b96e:	4618      	mov	r0, r3
 800b970:	f7fe ff0c 	bl	800a78c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b976:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b978:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b97a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b97c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b982:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b986:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b988:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b98a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b98c:	2200      	movs	r2, #0
 800b98e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b994:	2200      	movs	r2, #0
 800b996:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b99a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b99c:	3354      	adds	r3, #84	@ 0x54
 800b99e:	224c      	movs	r2, #76	@ 0x4c
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	f001 f974 	bl	800cc90 <memset>
 800b9a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9aa:	4a0d      	ldr	r2, [pc, #52]	@ (800b9e0 <prvInitialiseNewTask+0x144>)
 800b9ac:	659a      	str	r2, [r3, #88]	@ 0x58
 800b9ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9b0:	4a0c      	ldr	r2, [pc, #48]	@ (800b9e4 <prvInitialiseNewTask+0x148>)
 800b9b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b9b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9b6:	4a0c      	ldr	r2, [pc, #48]	@ (800b9e8 <prvInitialiseNewTask+0x14c>)
 800b9b8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b9ba:	683a      	ldr	r2, [r7, #0]
 800b9bc:	68f9      	ldr	r1, [r7, #12]
 800b9be:	69b8      	ldr	r0, [r7, #24]
 800b9c0:	f7fe ff78 	bl	800a8b4 <pxPortInitialiseStack>
 800b9c4:	4602      	mov	r2, r0
 800b9c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9c8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b9ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d002      	beq.n	800b9d6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b9d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b9d6:	bf00      	nop
 800b9d8:	3720      	adds	r7, #32
 800b9da:	46bd      	mov	sp, r7
 800b9dc:	bd80      	pop	{r7, pc}
 800b9de:	bf00      	nop
 800b9e0:	24004df8 	.word	0x24004df8
 800b9e4:	24004e60 	.word	0x24004e60
 800b9e8:	24004ec8 	.word	0x24004ec8

0800b9ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b082      	sub	sp, #8
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b9f4:	f7ff f890 	bl	800ab18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b9f8:	4b2d      	ldr	r3, [pc, #180]	@ (800bab0 <prvAddNewTaskToReadyList+0xc4>)
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	3301      	adds	r3, #1
 800b9fe:	4a2c      	ldr	r2, [pc, #176]	@ (800bab0 <prvAddNewTaskToReadyList+0xc4>)
 800ba00:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ba02:	4b2c      	ldr	r3, [pc, #176]	@ (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d109      	bne.n	800ba1e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ba0a:	4a2a      	ldr	r2, [pc, #168]	@ (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ba10:	4b27      	ldr	r3, [pc, #156]	@ (800bab0 <prvAddNewTaskToReadyList+0xc4>)
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	2b01      	cmp	r3, #1
 800ba16:	d110      	bne.n	800ba3a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ba18:	f000 fc2e 	bl	800c278 <prvInitialiseTaskLists>
 800ba1c:	e00d      	b.n	800ba3a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ba1e:	4b26      	ldr	r3, [pc, #152]	@ (800bab8 <prvAddNewTaskToReadyList+0xcc>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d109      	bne.n	800ba3a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ba26:	4b23      	ldr	r3, [pc, #140]	@ (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba30:	429a      	cmp	r2, r3
 800ba32:	d802      	bhi.n	800ba3a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ba34:	4a1f      	ldr	r2, [pc, #124]	@ (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ba3a:	4b20      	ldr	r3, [pc, #128]	@ (800babc <prvAddNewTaskToReadyList+0xd0>)
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	3301      	adds	r3, #1
 800ba40:	4a1e      	ldr	r2, [pc, #120]	@ (800babc <prvAddNewTaskToReadyList+0xd0>)
 800ba42:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ba44:	4b1d      	ldr	r3, [pc, #116]	@ (800babc <prvAddNewTaskToReadyList+0xd0>)
 800ba46:	681a      	ldr	r2, [r3, #0]
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba50:	4b1b      	ldr	r3, [pc, #108]	@ (800bac0 <prvAddNewTaskToReadyList+0xd4>)
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	429a      	cmp	r2, r3
 800ba56:	d903      	bls.n	800ba60 <prvAddNewTaskToReadyList+0x74>
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba5c:	4a18      	ldr	r2, [pc, #96]	@ (800bac0 <prvAddNewTaskToReadyList+0xd4>)
 800ba5e:	6013      	str	r3, [r2, #0]
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba64:	4613      	mov	r3, r2
 800ba66:	009b      	lsls	r3, r3, #2
 800ba68:	4413      	add	r3, r2
 800ba6a:	009b      	lsls	r3, r3, #2
 800ba6c:	4a15      	ldr	r2, [pc, #84]	@ (800bac4 <prvAddNewTaskToReadyList+0xd8>)
 800ba6e:	441a      	add	r2, r3
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	3304      	adds	r3, #4
 800ba74:	4619      	mov	r1, r3
 800ba76:	4610      	mov	r0, r2
 800ba78:	f7fe fe95 	bl	800a7a6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ba7c:	f7ff f87e 	bl	800ab7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ba80:	4b0d      	ldr	r3, [pc, #52]	@ (800bab8 <prvAddNewTaskToReadyList+0xcc>)
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d00e      	beq.n	800baa6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ba88:	4b0a      	ldr	r3, [pc, #40]	@ (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba92:	429a      	cmp	r2, r3
 800ba94:	d207      	bcs.n	800baa6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ba96:	4b0c      	ldr	r3, [pc, #48]	@ (800bac8 <prvAddNewTaskToReadyList+0xdc>)
 800ba98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba9c:	601a      	str	r2, [r3, #0]
 800ba9e:	f3bf 8f4f 	dsb	sy
 800baa2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800baa6:	bf00      	nop
 800baa8:	3708      	adds	r7, #8
 800baaa:	46bd      	mov	sp, r7
 800baac:	bd80      	pop	{r7, pc}
 800baae:	bf00      	nop
 800bab0:	24004c9c 	.word	0x24004c9c
 800bab4:	240047c8 	.word	0x240047c8
 800bab8:	24004ca8 	.word	0x24004ca8
 800babc:	24004cb8 	.word	0x24004cb8
 800bac0:	24004ca4 	.word	0x24004ca4
 800bac4:	240047cc 	.word	0x240047cc
 800bac8:	e000ed04 	.word	0xe000ed04

0800bacc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b084      	sub	sp, #16
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bad4:	2300      	movs	r3, #0
 800bad6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d018      	beq.n	800bb10 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bade:	4b14      	ldr	r3, [pc, #80]	@ (800bb30 <vTaskDelay+0x64>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d00b      	beq.n	800bafe <vTaskDelay+0x32>
	__asm volatile
 800bae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baea:	f383 8811 	msr	BASEPRI, r3
 800baee:	f3bf 8f6f 	isb	sy
 800baf2:	f3bf 8f4f 	dsb	sy
 800baf6:	60bb      	str	r3, [r7, #8]
}
 800baf8:	bf00      	nop
 800bafa:	bf00      	nop
 800bafc:	e7fd      	b.n	800bafa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bafe:	f000 f88b 	bl	800bc18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bb02:	2100      	movs	r1, #0
 800bb04:	6878      	ldr	r0, [r7, #4]
 800bb06:	f000 fd09 	bl	800c51c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bb0a:	f000 f893 	bl	800bc34 <xTaskResumeAll>
 800bb0e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d107      	bne.n	800bb26 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800bb16:	4b07      	ldr	r3, [pc, #28]	@ (800bb34 <vTaskDelay+0x68>)
 800bb18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb1c:	601a      	str	r2, [r3, #0]
 800bb1e:	f3bf 8f4f 	dsb	sy
 800bb22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bb26:	bf00      	nop
 800bb28:	3710      	adds	r7, #16
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}
 800bb2e:	bf00      	nop
 800bb30:	24004cc4 	.word	0x24004cc4
 800bb34:	e000ed04 	.word	0xe000ed04

0800bb38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b08a      	sub	sp, #40	@ 0x28
 800bb3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bb3e:	2300      	movs	r3, #0
 800bb40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bb42:	2300      	movs	r3, #0
 800bb44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bb46:	463a      	mov	r2, r7
 800bb48:	1d39      	adds	r1, r7, #4
 800bb4a:	f107 0308 	add.w	r3, r7, #8
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f7fe fbda 	bl	800a308 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bb54:	6839      	ldr	r1, [r7, #0]
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	68ba      	ldr	r2, [r7, #8]
 800bb5a:	9202      	str	r2, [sp, #8]
 800bb5c:	9301      	str	r3, [sp, #4]
 800bb5e:	2300      	movs	r3, #0
 800bb60:	9300      	str	r3, [sp, #0]
 800bb62:	2300      	movs	r3, #0
 800bb64:	460a      	mov	r2, r1
 800bb66:	4924      	ldr	r1, [pc, #144]	@ (800bbf8 <vTaskStartScheduler+0xc0>)
 800bb68:	4824      	ldr	r0, [pc, #144]	@ (800bbfc <vTaskStartScheduler+0xc4>)
 800bb6a:	f7ff fdf1 	bl	800b750 <xTaskCreateStatic>
 800bb6e:	4603      	mov	r3, r0
 800bb70:	4a23      	ldr	r2, [pc, #140]	@ (800bc00 <vTaskStartScheduler+0xc8>)
 800bb72:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bb74:	4b22      	ldr	r3, [pc, #136]	@ (800bc00 <vTaskStartScheduler+0xc8>)
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d002      	beq.n	800bb82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bb7c:	2301      	movs	r3, #1
 800bb7e:	617b      	str	r3, [r7, #20]
 800bb80:	e001      	b.n	800bb86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bb82:	2300      	movs	r3, #0
 800bb84:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bb86:	697b      	ldr	r3, [r7, #20]
 800bb88:	2b01      	cmp	r3, #1
 800bb8a:	d102      	bne.n	800bb92 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bb8c:	f000 fd1a 	bl	800c5c4 <xTimerCreateTimerTask>
 800bb90:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bb92:	697b      	ldr	r3, [r7, #20]
 800bb94:	2b01      	cmp	r3, #1
 800bb96:	d11b      	bne.n	800bbd0 <vTaskStartScheduler+0x98>
	__asm volatile
 800bb98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb9c:	f383 8811 	msr	BASEPRI, r3
 800bba0:	f3bf 8f6f 	isb	sy
 800bba4:	f3bf 8f4f 	dsb	sy
 800bba8:	613b      	str	r3, [r7, #16]
}
 800bbaa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bbac:	4b15      	ldr	r3, [pc, #84]	@ (800bc04 <vTaskStartScheduler+0xcc>)
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	3354      	adds	r3, #84	@ 0x54
 800bbb2:	4a15      	ldr	r2, [pc, #84]	@ (800bc08 <vTaskStartScheduler+0xd0>)
 800bbb4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bbb6:	4b15      	ldr	r3, [pc, #84]	@ (800bc0c <vTaskStartScheduler+0xd4>)
 800bbb8:	f04f 32ff 	mov.w	r2, #4294967295
 800bbbc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bbbe:	4b14      	ldr	r3, [pc, #80]	@ (800bc10 <vTaskStartScheduler+0xd8>)
 800bbc0:	2201      	movs	r2, #1
 800bbc2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bbc4:	4b13      	ldr	r3, [pc, #76]	@ (800bc14 <vTaskStartScheduler+0xdc>)
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bbca:	f7fe ff01 	bl	800a9d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bbce:	e00f      	b.n	800bbf0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bbd0:	697b      	ldr	r3, [r7, #20]
 800bbd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbd6:	d10b      	bne.n	800bbf0 <vTaskStartScheduler+0xb8>
	__asm volatile
 800bbd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbdc:	f383 8811 	msr	BASEPRI, r3
 800bbe0:	f3bf 8f6f 	isb	sy
 800bbe4:	f3bf 8f4f 	dsb	sy
 800bbe8:	60fb      	str	r3, [r7, #12]
}
 800bbea:	bf00      	nop
 800bbec:	bf00      	nop
 800bbee:	e7fd      	b.n	800bbec <vTaskStartScheduler+0xb4>
}
 800bbf0:	bf00      	nop
 800bbf2:	3718      	adds	r7, #24
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}
 800bbf8:	0800cf54 	.word	0x0800cf54
 800bbfc:	0800c249 	.word	0x0800c249
 800bc00:	24004cc0 	.word	0x24004cc0
 800bc04:	240047c8 	.word	0x240047c8
 800bc08:	2400001c 	.word	0x2400001c
 800bc0c:	24004cbc 	.word	0x24004cbc
 800bc10:	24004ca8 	.word	0x24004ca8
 800bc14:	24004ca0 	.word	0x24004ca0

0800bc18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bc18:	b480      	push	{r7}
 800bc1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bc1c:	4b04      	ldr	r3, [pc, #16]	@ (800bc30 <vTaskSuspendAll+0x18>)
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	3301      	adds	r3, #1
 800bc22:	4a03      	ldr	r2, [pc, #12]	@ (800bc30 <vTaskSuspendAll+0x18>)
 800bc24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bc26:	bf00      	nop
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2e:	4770      	bx	lr
 800bc30:	24004cc4 	.word	0x24004cc4

0800bc34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b084      	sub	sp, #16
 800bc38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bc42:	4b42      	ldr	r3, [pc, #264]	@ (800bd4c <xTaskResumeAll+0x118>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d10b      	bne.n	800bc62 <xTaskResumeAll+0x2e>
	__asm volatile
 800bc4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc4e:	f383 8811 	msr	BASEPRI, r3
 800bc52:	f3bf 8f6f 	isb	sy
 800bc56:	f3bf 8f4f 	dsb	sy
 800bc5a:	603b      	str	r3, [r7, #0]
}
 800bc5c:	bf00      	nop
 800bc5e:	bf00      	nop
 800bc60:	e7fd      	b.n	800bc5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bc62:	f7fe ff59 	bl	800ab18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bc66:	4b39      	ldr	r3, [pc, #228]	@ (800bd4c <xTaskResumeAll+0x118>)
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	3b01      	subs	r3, #1
 800bc6c:	4a37      	ldr	r2, [pc, #220]	@ (800bd4c <xTaskResumeAll+0x118>)
 800bc6e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc70:	4b36      	ldr	r3, [pc, #216]	@ (800bd4c <xTaskResumeAll+0x118>)
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d162      	bne.n	800bd3e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bc78:	4b35      	ldr	r3, [pc, #212]	@ (800bd50 <xTaskResumeAll+0x11c>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d05e      	beq.n	800bd3e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bc80:	e02f      	b.n	800bce2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc82:	4b34      	ldr	r3, [pc, #208]	@ (800bd54 <xTaskResumeAll+0x120>)
 800bc84:	68db      	ldr	r3, [r3, #12]
 800bc86:	68db      	ldr	r3, [r3, #12]
 800bc88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	3318      	adds	r3, #24
 800bc8e:	4618      	mov	r0, r3
 800bc90:	f7fe fde6 	bl	800a860 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	3304      	adds	r3, #4
 800bc98:	4618      	mov	r0, r3
 800bc9a:	f7fe fde1 	bl	800a860 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bca2:	4b2d      	ldr	r3, [pc, #180]	@ (800bd58 <xTaskResumeAll+0x124>)
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	429a      	cmp	r2, r3
 800bca8:	d903      	bls.n	800bcb2 <xTaskResumeAll+0x7e>
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcae:	4a2a      	ldr	r2, [pc, #168]	@ (800bd58 <xTaskResumeAll+0x124>)
 800bcb0:	6013      	str	r3, [r2, #0]
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bcb6:	4613      	mov	r3, r2
 800bcb8:	009b      	lsls	r3, r3, #2
 800bcba:	4413      	add	r3, r2
 800bcbc:	009b      	lsls	r3, r3, #2
 800bcbe:	4a27      	ldr	r2, [pc, #156]	@ (800bd5c <xTaskResumeAll+0x128>)
 800bcc0:	441a      	add	r2, r3
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	3304      	adds	r3, #4
 800bcc6:	4619      	mov	r1, r3
 800bcc8:	4610      	mov	r0, r2
 800bcca:	f7fe fd6c 	bl	800a7a6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bcd2:	4b23      	ldr	r3, [pc, #140]	@ (800bd60 <xTaskResumeAll+0x12c>)
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcd8:	429a      	cmp	r2, r3
 800bcda:	d302      	bcc.n	800bce2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800bcdc:	4b21      	ldr	r3, [pc, #132]	@ (800bd64 <xTaskResumeAll+0x130>)
 800bcde:	2201      	movs	r2, #1
 800bce0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bce2:	4b1c      	ldr	r3, [pc, #112]	@ (800bd54 <xTaskResumeAll+0x120>)
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d1cb      	bne.n	800bc82 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d001      	beq.n	800bcf4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bcf0:	f000 fb66 	bl	800c3c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bcf4:	4b1c      	ldr	r3, [pc, #112]	@ (800bd68 <xTaskResumeAll+0x134>)
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d010      	beq.n	800bd22 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bd00:	f000 f846 	bl	800bd90 <xTaskIncrementTick>
 800bd04:	4603      	mov	r3, r0
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d002      	beq.n	800bd10 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800bd0a:	4b16      	ldr	r3, [pc, #88]	@ (800bd64 <xTaskResumeAll+0x130>)
 800bd0c:	2201      	movs	r2, #1
 800bd0e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	3b01      	subs	r3, #1
 800bd14:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d1f1      	bne.n	800bd00 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800bd1c:	4b12      	ldr	r3, [pc, #72]	@ (800bd68 <xTaskResumeAll+0x134>)
 800bd1e:	2200      	movs	r2, #0
 800bd20:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bd22:	4b10      	ldr	r3, [pc, #64]	@ (800bd64 <xTaskResumeAll+0x130>)
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d009      	beq.n	800bd3e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bd2e:	4b0f      	ldr	r3, [pc, #60]	@ (800bd6c <xTaskResumeAll+0x138>)
 800bd30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd34:	601a      	str	r2, [r3, #0]
 800bd36:	f3bf 8f4f 	dsb	sy
 800bd3a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bd3e:	f7fe ff1d 	bl	800ab7c <vPortExitCritical>

	return xAlreadyYielded;
 800bd42:	68bb      	ldr	r3, [r7, #8]
}
 800bd44:	4618      	mov	r0, r3
 800bd46:	3710      	adds	r7, #16
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	bd80      	pop	{r7, pc}
 800bd4c:	24004cc4 	.word	0x24004cc4
 800bd50:	24004c9c 	.word	0x24004c9c
 800bd54:	24004c5c 	.word	0x24004c5c
 800bd58:	24004ca4 	.word	0x24004ca4
 800bd5c:	240047cc 	.word	0x240047cc
 800bd60:	240047c8 	.word	0x240047c8
 800bd64:	24004cb0 	.word	0x24004cb0
 800bd68:	24004cac 	.word	0x24004cac
 800bd6c:	e000ed04 	.word	0xe000ed04

0800bd70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bd70:	b480      	push	{r7}
 800bd72:	b083      	sub	sp, #12
 800bd74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bd76:	4b05      	ldr	r3, [pc, #20]	@ (800bd8c <xTaskGetTickCount+0x1c>)
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bd7c:	687b      	ldr	r3, [r7, #4]
}
 800bd7e:	4618      	mov	r0, r3
 800bd80:	370c      	adds	r7, #12
 800bd82:	46bd      	mov	sp, r7
 800bd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd88:	4770      	bx	lr
 800bd8a:	bf00      	nop
 800bd8c:	24004ca0 	.word	0x24004ca0

0800bd90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b086      	sub	sp, #24
 800bd94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bd96:	2300      	movs	r3, #0
 800bd98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd9a:	4b4f      	ldr	r3, [pc, #316]	@ (800bed8 <xTaskIncrementTick+0x148>)
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	f040 8090 	bne.w	800bec4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bda4:	4b4d      	ldr	r3, [pc, #308]	@ (800bedc <xTaskIncrementTick+0x14c>)
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	3301      	adds	r3, #1
 800bdaa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bdac:	4a4b      	ldr	r2, [pc, #300]	@ (800bedc <xTaskIncrementTick+0x14c>)
 800bdae:	693b      	ldr	r3, [r7, #16]
 800bdb0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bdb2:	693b      	ldr	r3, [r7, #16]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d121      	bne.n	800bdfc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800bdb8:	4b49      	ldr	r3, [pc, #292]	@ (800bee0 <xTaskIncrementTick+0x150>)
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d00b      	beq.n	800bdda <xTaskIncrementTick+0x4a>
	__asm volatile
 800bdc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdc6:	f383 8811 	msr	BASEPRI, r3
 800bdca:	f3bf 8f6f 	isb	sy
 800bdce:	f3bf 8f4f 	dsb	sy
 800bdd2:	603b      	str	r3, [r7, #0]
}
 800bdd4:	bf00      	nop
 800bdd6:	bf00      	nop
 800bdd8:	e7fd      	b.n	800bdd6 <xTaskIncrementTick+0x46>
 800bdda:	4b41      	ldr	r3, [pc, #260]	@ (800bee0 <xTaskIncrementTick+0x150>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	60fb      	str	r3, [r7, #12]
 800bde0:	4b40      	ldr	r3, [pc, #256]	@ (800bee4 <xTaskIncrementTick+0x154>)
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	4a3e      	ldr	r2, [pc, #248]	@ (800bee0 <xTaskIncrementTick+0x150>)
 800bde6:	6013      	str	r3, [r2, #0]
 800bde8:	4a3e      	ldr	r2, [pc, #248]	@ (800bee4 <xTaskIncrementTick+0x154>)
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	6013      	str	r3, [r2, #0]
 800bdee:	4b3e      	ldr	r3, [pc, #248]	@ (800bee8 <xTaskIncrementTick+0x158>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	3301      	adds	r3, #1
 800bdf4:	4a3c      	ldr	r2, [pc, #240]	@ (800bee8 <xTaskIncrementTick+0x158>)
 800bdf6:	6013      	str	r3, [r2, #0]
 800bdf8:	f000 fae2 	bl	800c3c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bdfc:	4b3b      	ldr	r3, [pc, #236]	@ (800beec <xTaskIncrementTick+0x15c>)
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	693a      	ldr	r2, [r7, #16]
 800be02:	429a      	cmp	r2, r3
 800be04:	d349      	bcc.n	800be9a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be06:	4b36      	ldr	r3, [pc, #216]	@ (800bee0 <xTaskIncrementTick+0x150>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d104      	bne.n	800be1a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be10:	4b36      	ldr	r3, [pc, #216]	@ (800beec <xTaskIncrementTick+0x15c>)
 800be12:	f04f 32ff 	mov.w	r2, #4294967295
 800be16:	601a      	str	r2, [r3, #0]
					break;
 800be18:	e03f      	b.n	800be9a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be1a:	4b31      	ldr	r3, [pc, #196]	@ (800bee0 <xTaskIncrementTick+0x150>)
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	68db      	ldr	r3, [r3, #12]
 800be20:	68db      	ldr	r3, [r3, #12]
 800be22:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	685b      	ldr	r3, [r3, #4]
 800be28:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800be2a:	693a      	ldr	r2, [r7, #16]
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	429a      	cmp	r2, r3
 800be30:	d203      	bcs.n	800be3a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800be32:	4a2e      	ldr	r2, [pc, #184]	@ (800beec <xTaskIncrementTick+0x15c>)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800be38:	e02f      	b.n	800be9a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800be3a:	68bb      	ldr	r3, [r7, #8]
 800be3c:	3304      	adds	r3, #4
 800be3e:	4618      	mov	r0, r3
 800be40:	f7fe fd0e 	bl	800a860 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800be44:	68bb      	ldr	r3, [r7, #8]
 800be46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d004      	beq.n	800be56 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800be4c:	68bb      	ldr	r3, [r7, #8]
 800be4e:	3318      	adds	r3, #24
 800be50:	4618      	mov	r0, r3
 800be52:	f7fe fd05 	bl	800a860 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800be56:	68bb      	ldr	r3, [r7, #8]
 800be58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be5a:	4b25      	ldr	r3, [pc, #148]	@ (800bef0 <xTaskIncrementTick+0x160>)
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	429a      	cmp	r2, r3
 800be60:	d903      	bls.n	800be6a <xTaskIncrementTick+0xda>
 800be62:	68bb      	ldr	r3, [r7, #8]
 800be64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be66:	4a22      	ldr	r2, [pc, #136]	@ (800bef0 <xTaskIncrementTick+0x160>)
 800be68:	6013      	str	r3, [r2, #0]
 800be6a:	68bb      	ldr	r3, [r7, #8]
 800be6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be6e:	4613      	mov	r3, r2
 800be70:	009b      	lsls	r3, r3, #2
 800be72:	4413      	add	r3, r2
 800be74:	009b      	lsls	r3, r3, #2
 800be76:	4a1f      	ldr	r2, [pc, #124]	@ (800bef4 <xTaskIncrementTick+0x164>)
 800be78:	441a      	add	r2, r3
 800be7a:	68bb      	ldr	r3, [r7, #8]
 800be7c:	3304      	adds	r3, #4
 800be7e:	4619      	mov	r1, r3
 800be80:	4610      	mov	r0, r2
 800be82:	f7fe fc90 	bl	800a7a6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800be86:	68bb      	ldr	r3, [r7, #8]
 800be88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be8a:	4b1b      	ldr	r3, [pc, #108]	@ (800bef8 <xTaskIncrementTick+0x168>)
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be90:	429a      	cmp	r2, r3
 800be92:	d3b8      	bcc.n	800be06 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800be94:	2301      	movs	r3, #1
 800be96:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be98:	e7b5      	b.n	800be06 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800be9a:	4b17      	ldr	r3, [pc, #92]	@ (800bef8 <xTaskIncrementTick+0x168>)
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bea0:	4914      	ldr	r1, [pc, #80]	@ (800bef4 <xTaskIncrementTick+0x164>)
 800bea2:	4613      	mov	r3, r2
 800bea4:	009b      	lsls	r3, r3, #2
 800bea6:	4413      	add	r3, r2
 800bea8:	009b      	lsls	r3, r3, #2
 800beaa:	440b      	add	r3, r1
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	2b01      	cmp	r3, #1
 800beb0:	d901      	bls.n	800beb6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800beb2:	2301      	movs	r3, #1
 800beb4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800beb6:	4b11      	ldr	r3, [pc, #68]	@ (800befc <xTaskIncrementTick+0x16c>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d007      	beq.n	800bece <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800bebe:	2301      	movs	r3, #1
 800bec0:	617b      	str	r3, [r7, #20]
 800bec2:	e004      	b.n	800bece <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bec4:	4b0e      	ldr	r3, [pc, #56]	@ (800bf00 <xTaskIncrementTick+0x170>)
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	3301      	adds	r3, #1
 800beca:	4a0d      	ldr	r2, [pc, #52]	@ (800bf00 <xTaskIncrementTick+0x170>)
 800becc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bece:	697b      	ldr	r3, [r7, #20]
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	3718      	adds	r7, #24
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}
 800bed8:	24004cc4 	.word	0x24004cc4
 800bedc:	24004ca0 	.word	0x24004ca0
 800bee0:	24004c54 	.word	0x24004c54
 800bee4:	24004c58 	.word	0x24004c58
 800bee8:	24004cb4 	.word	0x24004cb4
 800beec:	24004cbc 	.word	0x24004cbc
 800bef0:	24004ca4 	.word	0x24004ca4
 800bef4:	240047cc 	.word	0x240047cc
 800bef8:	240047c8 	.word	0x240047c8
 800befc:	24004cb0 	.word	0x24004cb0
 800bf00:	24004cac 	.word	0x24004cac

0800bf04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bf04:	b480      	push	{r7}
 800bf06:	b085      	sub	sp, #20
 800bf08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bf0a:	4b2b      	ldr	r3, [pc, #172]	@ (800bfb8 <vTaskSwitchContext+0xb4>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d003      	beq.n	800bf1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bf12:	4b2a      	ldr	r3, [pc, #168]	@ (800bfbc <vTaskSwitchContext+0xb8>)
 800bf14:	2201      	movs	r2, #1
 800bf16:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bf18:	e047      	b.n	800bfaa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800bf1a:	4b28      	ldr	r3, [pc, #160]	@ (800bfbc <vTaskSwitchContext+0xb8>)
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf20:	4b27      	ldr	r3, [pc, #156]	@ (800bfc0 <vTaskSwitchContext+0xbc>)
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	60fb      	str	r3, [r7, #12]
 800bf26:	e011      	b.n	800bf4c <vTaskSwitchContext+0x48>
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d10b      	bne.n	800bf46 <vTaskSwitchContext+0x42>
	__asm volatile
 800bf2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf32:	f383 8811 	msr	BASEPRI, r3
 800bf36:	f3bf 8f6f 	isb	sy
 800bf3a:	f3bf 8f4f 	dsb	sy
 800bf3e:	607b      	str	r3, [r7, #4]
}
 800bf40:	bf00      	nop
 800bf42:	bf00      	nop
 800bf44:	e7fd      	b.n	800bf42 <vTaskSwitchContext+0x3e>
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	3b01      	subs	r3, #1
 800bf4a:	60fb      	str	r3, [r7, #12]
 800bf4c:	491d      	ldr	r1, [pc, #116]	@ (800bfc4 <vTaskSwitchContext+0xc0>)
 800bf4e:	68fa      	ldr	r2, [r7, #12]
 800bf50:	4613      	mov	r3, r2
 800bf52:	009b      	lsls	r3, r3, #2
 800bf54:	4413      	add	r3, r2
 800bf56:	009b      	lsls	r3, r3, #2
 800bf58:	440b      	add	r3, r1
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d0e3      	beq.n	800bf28 <vTaskSwitchContext+0x24>
 800bf60:	68fa      	ldr	r2, [r7, #12]
 800bf62:	4613      	mov	r3, r2
 800bf64:	009b      	lsls	r3, r3, #2
 800bf66:	4413      	add	r3, r2
 800bf68:	009b      	lsls	r3, r3, #2
 800bf6a:	4a16      	ldr	r2, [pc, #88]	@ (800bfc4 <vTaskSwitchContext+0xc0>)
 800bf6c:	4413      	add	r3, r2
 800bf6e:	60bb      	str	r3, [r7, #8]
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	685b      	ldr	r3, [r3, #4]
 800bf74:	685a      	ldr	r2, [r3, #4]
 800bf76:	68bb      	ldr	r3, [r7, #8]
 800bf78:	605a      	str	r2, [r3, #4]
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	685a      	ldr	r2, [r3, #4]
 800bf7e:	68bb      	ldr	r3, [r7, #8]
 800bf80:	3308      	adds	r3, #8
 800bf82:	429a      	cmp	r2, r3
 800bf84:	d104      	bne.n	800bf90 <vTaskSwitchContext+0x8c>
 800bf86:	68bb      	ldr	r3, [r7, #8]
 800bf88:	685b      	ldr	r3, [r3, #4]
 800bf8a:	685a      	ldr	r2, [r3, #4]
 800bf8c:	68bb      	ldr	r3, [r7, #8]
 800bf8e:	605a      	str	r2, [r3, #4]
 800bf90:	68bb      	ldr	r3, [r7, #8]
 800bf92:	685b      	ldr	r3, [r3, #4]
 800bf94:	68db      	ldr	r3, [r3, #12]
 800bf96:	4a0c      	ldr	r2, [pc, #48]	@ (800bfc8 <vTaskSwitchContext+0xc4>)
 800bf98:	6013      	str	r3, [r2, #0]
 800bf9a:	4a09      	ldr	r2, [pc, #36]	@ (800bfc0 <vTaskSwitchContext+0xbc>)
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bfa0:	4b09      	ldr	r3, [pc, #36]	@ (800bfc8 <vTaskSwitchContext+0xc4>)
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	3354      	adds	r3, #84	@ 0x54
 800bfa6:	4a09      	ldr	r2, [pc, #36]	@ (800bfcc <vTaskSwitchContext+0xc8>)
 800bfa8:	6013      	str	r3, [r2, #0]
}
 800bfaa:	bf00      	nop
 800bfac:	3714      	adds	r7, #20
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb4:	4770      	bx	lr
 800bfb6:	bf00      	nop
 800bfb8:	24004cc4 	.word	0x24004cc4
 800bfbc:	24004cb0 	.word	0x24004cb0
 800bfc0:	24004ca4 	.word	0x24004ca4
 800bfc4:	240047cc 	.word	0x240047cc
 800bfc8:	240047c8 	.word	0x240047c8
 800bfcc:	2400001c 	.word	0x2400001c

0800bfd0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b084      	sub	sp, #16
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	6078      	str	r0, [r7, #4]
 800bfd8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d10b      	bne.n	800bff8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800bfe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfe4:	f383 8811 	msr	BASEPRI, r3
 800bfe8:	f3bf 8f6f 	isb	sy
 800bfec:	f3bf 8f4f 	dsb	sy
 800bff0:	60fb      	str	r3, [r7, #12]
}
 800bff2:	bf00      	nop
 800bff4:	bf00      	nop
 800bff6:	e7fd      	b.n	800bff4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bff8:	4b07      	ldr	r3, [pc, #28]	@ (800c018 <vTaskPlaceOnEventList+0x48>)
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	3318      	adds	r3, #24
 800bffe:	4619      	mov	r1, r3
 800c000:	6878      	ldr	r0, [r7, #4]
 800c002:	f7fe fbf4 	bl	800a7ee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c006:	2101      	movs	r1, #1
 800c008:	6838      	ldr	r0, [r7, #0]
 800c00a:	f000 fa87 	bl	800c51c <prvAddCurrentTaskToDelayedList>
}
 800c00e:	bf00      	nop
 800c010:	3710      	adds	r7, #16
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}
 800c016:	bf00      	nop
 800c018:	240047c8 	.word	0x240047c8

0800c01c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b086      	sub	sp, #24
 800c020:	af00      	add	r7, sp, #0
 800c022:	60f8      	str	r0, [r7, #12]
 800c024:	60b9      	str	r1, [r7, #8]
 800c026:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d10b      	bne.n	800c046 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c02e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c032:	f383 8811 	msr	BASEPRI, r3
 800c036:	f3bf 8f6f 	isb	sy
 800c03a:	f3bf 8f4f 	dsb	sy
 800c03e:	617b      	str	r3, [r7, #20]
}
 800c040:	bf00      	nop
 800c042:	bf00      	nop
 800c044:	e7fd      	b.n	800c042 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c046:	4b0a      	ldr	r3, [pc, #40]	@ (800c070 <vTaskPlaceOnEventListRestricted+0x54>)
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	3318      	adds	r3, #24
 800c04c:	4619      	mov	r1, r3
 800c04e:	68f8      	ldr	r0, [r7, #12]
 800c050:	f7fe fba9 	bl	800a7a6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d002      	beq.n	800c060 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c05a:	f04f 33ff 	mov.w	r3, #4294967295
 800c05e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c060:	6879      	ldr	r1, [r7, #4]
 800c062:	68b8      	ldr	r0, [r7, #8]
 800c064:	f000 fa5a 	bl	800c51c <prvAddCurrentTaskToDelayedList>
	}
 800c068:	bf00      	nop
 800c06a:	3718      	adds	r7, #24
 800c06c:	46bd      	mov	sp, r7
 800c06e:	bd80      	pop	{r7, pc}
 800c070:	240047c8 	.word	0x240047c8

0800c074 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b086      	sub	sp, #24
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	68db      	ldr	r3, [r3, #12]
 800c080:	68db      	ldr	r3, [r3, #12]
 800c082:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c084:	693b      	ldr	r3, [r7, #16]
 800c086:	2b00      	cmp	r3, #0
 800c088:	d10b      	bne.n	800c0a2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c08a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c08e:	f383 8811 	msr	BASEPRI, r3
 800c092:	f3bf 8f6f 	isb	sy
 800c096:	f3bf 8f4f 	dsb	sy
 800c09a:	60fb      	str	r3, [r7, #12]
}
 800c09c:	bf00      	nop
 800c09e:	bf00      	nop
 800c0a0:	e7fd      	b.n	800c09e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c0a2:	693b      	ldr	r3, [r7, #16]
 800c0a4:	3318      	adds	r3, #24
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	f7fe fbda 	bl	800a860 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c0ac:	4b1d      	ldr	r3, [pc, #116]	@ (800c124 <xTaskRemoveFromEventList+0xb0>)
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d11d      	bne.n	800c0f0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c0b4:	693b      	ldr	r3, [r7, #16]
 800c0b6:	3304      	adds	r3, #4
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	f7fe fbd1 	bl	800a860 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c0be:	693b      	ldr	r3, [r7, #16]
 800c0c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0c2:	4b19      	ldr	r3, [pc, #100]	@ (800c128 <xTaskRemoveFromEventList+0xb4>)
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	429a      	cmp	r2, r3
 800c0c8:	d903      	bls.n	800c0d2 <xTaskRemoveFromEventList+0x5e>
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0ce:	4a16      	ldr	r2, [pc, #88]	@ (800c128 <xTaskRemoveFromEventList+0xb4>)
 800c0d0:	6013      	str	r3, [r2, #0]
 800c0d2:	693b      	ldr	r3, [r7, #16]
 800c0d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0d6:	4613      	mov	r3, r2
 800c0d8:	009b      	lsls	r3, r3, #2
 800c0da:	4413      	add	r3, r2
 800c0dc:	009b      	lsls	r3, r3, #2
 800c0de:	4a13      	ldr	r2, [pc, #76]	@ (800c12c <xTaskRemoveFromEventList+0xb8>)
 800c0e0:	441a      	add	r2, r3
 800c0e2:	693b      	ldr	r3, [r7, #16]
 800c0e4:	3304      	adds	r3, #4
 800c0e6:	4619      	mov	r1, r3
 800c0e8:	4610      	mov	r0, r2
 800c0ea:	f7fe fb5c 	bl	800a7a6 <vListInsertEnd>
 800c0ee:	e005      	b.n	800c0fc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c0f0:	693b      	ldr	r3, [r7, #16]
 800c0f2:	3318      	adds	r3, #24
 800c0f4:	4619      	mov	r1, r3
 800c0f6:	480e      	ldr	r0, [pc, #56]	@ (800c130 <xTaskRemoveFromEventList+0xbc>)
 800c0f8:	f7fe fb55 	bl	800a7a6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c100:	4b0c      	ldr	r3, [pc, #48]	@ (800c134 <xTaskRemoveFromEventList+0xc0>)
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c106:	429a      	cmp	r2, r3
 800c108:	d905      	bls.n	800c116 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c10a:	2301      	movs	r3, #1
 800c10c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c10e:	4b0a      	ldr	r3, [pc, #40]	@ (800c138 <xTaskRemoveFromEventList+0xc4>)
 800c110:	2201      	movs	r2, #1
 800c112:	601a      	str	r2, [r3, #0]
 800c114:	e001      	b.n	800c11a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c116:	2300      	movs	r3, #0
 800c118:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c11a:	697b      	ldr	r3, [r7, #20]
}
 800c11c:	4618      	mov	r0, r3
 800c11e:	3718      	adds	r7, #24
 800c120:	46bd      	mov	sp, r7
 800c122:	bd80      	pop	{r7, pc}
 800c124:	24004cc4 	.word	0x24004cc4
 800c128:	24004ca4 	.word	0x24004ca4
 800c12c:	240047cc 	.word	0x240047cc
 800c130:	24004c5c 	.word	0x24004c5c
 800c134:	240047c8 	.word	0x240047c8
 800c138:	24004cb0 	.word	0x24004cb0

0800c13c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c13c:	b480      	push	{r7}
 800c13e:	b083      	sub	sp, #12
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c144:	4b06      	ldr	r3, [pc, #24]	@ (800c160 <vTaskInternalSetTimeOutState+0x24>)
 800c146:	681a      	ldr	r2, [r3, #0]
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c14c:	4b05      	ldr	r3, [pc, #20]	@ (800c164 <vTaskInternalSetTimeOutState+0x28>)
 800c14e:	681a      	ldr	r2, [r3, #0]
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	605a      	str	r2, [r3, #4]
}
 800c154:	bf00      	nop
 800c156:	370c      	adds	r7, #12
 800c158:	46bd      	mov	sp, r7
 800c15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15e:	4770      	bx	lr
 800c160:	24004cb4 	.word	0x24004cb4
 800c164:	24004ca0 	.word	0x24004ca0

0800c168 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b088      	sub	sp, #32
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
 800c170:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	2b00      	cmp	r3, #0
 800c176:	d10b      	bne.n	800c190 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c17c:	f383 8811 	msr	BASEPRI, r3
 800c180:	f3bf 8f6f 	isb	sy
 800c184:	f3bf 8f4f 	dsb	sy
 800c188:	613b      	str	r3, [r7, #16]
}
 800c18a:	bf00      	nop
 800c18c:	bf00      	nop
 800c18e:	e7fd      	b.n	800c18c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	2b00      	cmp	r3, #0
 800c194:	d10b      	bne.n	800c1ae <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c19a:	f383 8811 	msr	BASEPRI, r3
 800c19e:	f3bf 8f6f 	isb	sy
 800c1a2:	f3bf 8f4f 	dsb	sy
 800c1a6:	60fb      	str	r3, [r7, #12]
}
 800c1a8:	bf00      	nop
 800c1aa:	bf00      	nop
 800c1ac:	e7fd      	b.n	800c1aa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c1ae:	f7fe fcb3 	bl	800ab18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c1b2:	4b1d      	ldr	r3, [pc, #116]	@ (800c228 <xTaskCheckForTimeOut+0xc0>)
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	685b      	ldr	r3, [r3, #4]
 800c1bc:	69ba      	ldr	r2, [r7, #24]
 800c1be:	1ad3      	subs	r3, r2, r3
 800c1c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1ca:	d102      	bne.n	800c1d2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	61fb      	str	r3, [r7, #28]
 800c1d0:	e023      	b.n	800c21a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681a      	ldr	r2, [r3, #0]
 800c1d6:	4b15      	ldr	r3, [pc, #84]	@ (800c22c <xTaskCheckForTimeOut+0xc4>)
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	429a      	cmp	r2, r3
 800c1dc:	d007      	beq.n	800c1ee <xTaskCheckForTimeOut+0x86>
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	685b      	ldr	r3, [r3, #4]
 800c1e2:	69ba      	ldr	r2, [r7, #24]
 800c1e4:	429a      	cmp	r2, r3
 800c1e6:	d302      	bcc.n	800c1ee <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	61fb      	str	r3, [r7, #28]
 800c1ec:	e015      	b.n	800c21a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	697a      	ldr	r2, [r7, #20]
 800c1f4:	429a      	cmp	r2, r3
 800c1f6:	d20b      	bcs.n	800c210 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	681a      	ldr	r2, [r3, #0]
 800c1fc:	697b      	ldr	r3, [r7, #20]
 800c1fe:	1ad2      	subs	r2, r2, r3
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c204:	6878      	ldr	r0, [r7, #4]
 800c206:	f7ff ff99 	bl	800c13c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c20a:	2300      	movs	r3, #0
 800c20c:	61fb      	str	r3, [r7, #28]
 800c20e:	e004      	b.n	800c21a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c210:	683b      	ldr	r3, [r7, #0]
 800c212:	2200      	movs	r2, #0
 800c214:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c216:	2301      	movs	r3, #1
 800c218:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c21a:	f7fe fcaf 	bl	800ab7c <vPortExitCritical>

	return xReturn;
 800c21e:	69fb      	ldr	r3, [r7, #28]
}
 800c220:	4618      	mov	r0, r3
 800c222:	3720      	adds	r7, #32
 800c224:	46bd      	mov	sp, r7
 800c226:	bd80      	pop	{r7, pc}
 800c228:	24004ca0 	.word	0x24004ca0
 800c22c:	24004cb4 	.word	0x24004cb4

0800c230 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c230:	b480      	push	{r7}
 800c232:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c234:	4b03      	ldr	r3, [pc, #12]	@ (800c244 <vTaskMissedYield+0x14>)
 800c236:	2201      	movs	r2, #1
 800c238:	601a      	str	r2, [r3, #0]
}
 800c23a:	bf00      	nop
 800c23c:	46bd      	mov	sp, r7
 800c23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c242:	4770      	bx	lr
 800c244:	24004cb0 	.word	0x24004cb0

0800c248 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b082      	sub	sp, #8
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c250:	f000 f852 	bl	800c2f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c254:	4b06      	ldr	r3, [pc, #24]	@ (800c270 <prvIdleTask+0x28>)
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	2b01      	cmp	r3, #1
 800c25a:	d9f9      	bls.n	800c250 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c25c:	4b05      	ldr	r3, [pc, #20]	@ (800c274 <prvIdleTask+0x2c>)
 800c25e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c262:	601a      	str	r2, [r3, #0]
 800c264:	f3bf 8f4f 	dsb	sy
 800c268:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c26c:	e7f0      	b.n	800c250 <prvIdleTask+0x8>
 800c26e:	bf00      	nop
 800c270:	240047cc 	.word	0x240047cc
 800c274:	e000ed04 	.word	0xe000ed04

0800c278 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b082      	sub	sp, #8
 800c27c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c27e:	2300      	movs	r3, #0
 800c280:	607b      	str	r3, [r7, #4]
 800c282:	e00c      	b.n	800c29e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c284:	687a      	ldr	r2, [r7, #4]
 800c286:	4613      	mov	r3, r2
 800c288:	009b      	lsls	r3, r3, #2
 800c28a:	4413      	add	r3, r2
 800c28c:	009b      	lsls	r3, r3, #2
 800c28e:	4a12      	ldr	r2, [pc, #72]	@ (800c2d8 <prvInitialiseTaskLists+0x60>)
 800c290:	4413      	add	r3, r2
 800c292:	4618      	mov	r0, r3
 800c294:	f7fe fa5a 	bl	800a74c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	3301      	adds	r3, #1
 800c29c:	607b      	str	r3, [r7, #4]
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	2b37      	cmp	r3, #55	@ 0x37
 800c2a2:	d9ef      	bls.n	800c284 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c2a4:	480d      	ldr	r0, [pc, #52]	@ (800c2dc <prvInitialiseTaskLists+0x64>)
 800c2a6:	f7fe fa51 	bl	800a74c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c2aa:	480d      	ldr	r0, [pc, #52]	@ (800c2e0 <prvInitialiseTaskLists+0x68>)
 800c2ac:	f7fe fa4e 	bl	800a74c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c2b0:	480c      	ldr	r0, [pc, #48]	@ (800c2e4 <prvInitialiseTaskLists+0x6c>)
 800c2b2:	f7fe fa4b 	bl	800a74c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c2b6:	480c      	ldr	r0, [pc, #48]	@ (800c2e8 <prvInitialiseTaskLists+0x70>)
 800c2b8:	f7fe fa48 	bl	800a74c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c2bc:	480b      	ldr	r0, [pc, #44]	@ (800c2ec <prvInitialiseTaskLists+0x74>)
 800c2be:	f7fe fa45 	bl	800a74c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c2c2:	4b0b      	ldr	r3, [pc, #44]	@ (800c2f0 <prvInitialiseTaskLists+0x78>)
 800c2c4:	4a05      	ldr	r2, [pc, #20]	@ (800c2dc <prvInitialiseTaskLists+0x64>)
 800c2c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c2c8:	4b0a      	ldr	r3, [pc, #40]	@ (800c2f4 <prvInitialiseTaskLists+0x7c>)
 800c2ca:	4a05      	ldr	r2, [pc, #20]	@ (800c2e0 <prvInitialiseTaskLists+0x68>)
 800c2cc:	601a      	str	r2, [r3, #0]
}
 800c2ce:	bf00      	nop
 800c2d0:	3708      	adds	r7, #8
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	bd80      	pop	{r7, pc}
 800c2d6:	bf00      	nop
 800c2d8:	240047cc 	.word	0x240047cc
 800c2dc:	24004c2c 	.word	0x24004c2c
 800c2e0:	24004c40 	.word	0x24004c40
 800c2e4:	24004c5c 	.word	0x24004c5c
 800c2e8:	24004c70 	.word	0x24004c70
 800c2ec:	24004c88 	.word	0x24004c88
 800c2f0:	24004c54 	.word	0x24004c54
 800c2f4:	24004c58 	.word	0x24004c58

0800c2f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c2f8:	b580      	push	{r7, lr}
 800c2fa:	b082      	sub	sp, #8
 800c2fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c2fe:	e019      	b.n	800c334 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c300:	f7fe fc0a 	bl	800ab18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c304:	4b10      	ldr	r3, [pc, #64]	@ (800c348 <prvCheckTasksWaitingTermination+0x50>)
 800c306:	68db      	ldr	r3, [r3, #12]
 800c308:	68db      	ldr	r3, [r3, #12]
 800c30a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	3304      	adds	r3, #4
 800c310:	4618      	mov	r0, r3
 800c312:	f7fe faa5 	bl	800a860 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c316:	4b0d      	ldr	r3, [pc, #52]	@ (800c34c <prvCheckTasksWaitingTermination+0x54>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	3b01      	subs	r3, #1
 800c31c:	4a0b      	ldr	r2, [pc, #44]	@ (800c34c <prvCheckTasksWaitingTermination+0x54>)
 800c31e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c320:	4b0b      	ldr	r3, [pc, #44]	@ (800c350 <prvCheckTasksWaitingTermination+0x58>)
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	3b01      	subs	r3, #1
 800c326:	4a0a      	ldr	r2, [pc, #40]	@ (800c350 <prvCheckTasksWaitingTermination+0x58>)
 800c328:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c32a:	f7fe fc27 	bl	800ab7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	f000 f810 	bl	800c354 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c334:	4b06      	ldr	r3, [pc, #24]	@ (800c350 <prvCheckTasksWaitingTermination+0x58>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d1e1      	bne.n	800c300 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c33c:	bf00      	nop
 800c33e:	bf00      	nop
 800c340:	3708      	adds	r7, #8
 800c342:	46bd      	mov	sp, r7
 800c344:	bd80      	pop	{r7, pc}
 800c346:	bf00      	nop
 800c348:	24004c70 	.word	0x24004c70
 800c34c:	24004c9c 	.word	0x24004c9c
 800c350:	24004c84 	.word	0x24004c84

0800c354 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c354:	b580      	push	{r7, lr}
 800c356:	b084      	sub	sp, #16
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	3354      	adds	r3, #84	@ 0x54
 800c360:	4618      	mov	r0, r3
 800c362:	f000 fc9d 	bl	800cca0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d108      	bne.n	800c382 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c374:	4618      	mov	r0, r3
 800c376:	f7fe f8c9 	bl	800a50c <vPortFree>
				vPortFree( pxTCB );
 800c37a:	6878      	ldr	r0, [r7, #4]
 800c37c:	f7fe f8c6 	bl	800a50c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c380:	e019      	b.n	800c3b6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c388:	2b01      	cmp	r3, #1
 800c38a:	d103      	bne.n	800c394 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	f7fe f8bd 	bl	800a50c <vPortFree>
	}
 800c392:	e010      	b.n	800c3b6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c39a:	2b02      	cmp	r3, #2
 800c39c:	d00b      	beq.n	800c3b6 <prvDeleteTCB+0x62>
	__asm volatile
 800c39e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3a2:	f383 8811 	msr	BASEPRI, r3
 800c3a6:	f3bf 8f6f 	isb	sy
 800c3aa:	f3bf 8f4f 	dsb	sy
 800c3ae:	60fb      	str	r3, [r7, #12]
}
 800c3b0:	bf00      	nop
 800c3b2:	bf00      	nop
 800c3b4:	e7fd      	b.n	800c3b2 <prvDeleteTCB+0x5e>
	}
 800c3b6:	bf00      	nop
 800c3b8:	3710      	adds	r7, #16
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	bd80      	pop	{r7, pc}
	...

0800c3c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c3c0:	b480      	push	{r7}
 800c3c2:	b083      	sub	sp, #12
 800c3c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c3c6:	4b0c      	ldr	r3, [pc, #48]	@ (800c3f8 <prvResetNextTaskUnblockTime+0x38>)
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d104      	bne.n	800c3da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c3d0:	4b0a      	ldr	r3, [pc, #40]	@ (800c3fc <prvResetNextTaskUnblockTime+0x3c>)
 800c3d2:	f04f 32ff 	mov.w	r2, #4294967295
 800c3d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c3d8:	e008      	b.n	800c3ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3da:	4b07      	ldr	r3, [pc, #28]	@ (800c3f8 <prvResetNextTaskUnblockTime+0x38>)
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	68db      	ldr	r3, [r3, #12]
 800c3e0:	68db      	ldr	r3, [r3, #12]
 800c3e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	685b      	ldr	r3, [r3, #4]
 800c3e8:	4a04      	ldr	r2, [pc, #16]	@ (800c3fc <prvResetNextTaskUnblockTime+0x3c>)
 800c3ea:	6013      	str	r3, [r2, #0]
}
 800c3ec:	bf00      	nop
 800c3ee:	370c      	adds	r7, #12
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f6:	4770      	bx	lr
 800c3f8:	24004c54 	.word	0x24004c54
 800c3fc:	24004cbc 	.word	0x24004cbc

0800c400 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c400:	b480      	push	{r7}
 800c402:	b083      	sub	sp, #12
 800c404:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c406:	4b0b      	ldr	r3, [pc, #44]	@ (800c434 <xTaskGetSchedulerState+0x34>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d102      	bne.n	800c414 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c40e:	2301      	movs	r3, #1
 800c410:	607b      	str	r3, [r7, #4]
 800c412:	e008      	b.n	800c426 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c414:	4b08      	ldr	r3, [pc, #32]	@ (800c438 <xTaskGetSchedulerState+0x38>)
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d102      	bne.n	800c422 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c41c:	2302      	movs	r3, #2
 800c41e:	607b      	str	r3, [r7, #4]
 800c420:	e001      	b.n	800c426 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c422:	2300      	movs	r3, #0
 800c424:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c426:	687b      	ldr	r3, [r7, #4]
	}
 800c428:	4618      	mov	r0, r3
 800c42a:	370c      	adds	r7, #12
 800c42c:	46bd      	mov	sp, r7
 800c42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c432:	4770      	bx	lr
 800c434:	24004ca8 	.word	0x24004ca8
 800c438:	24004cc4 	.word	0x24004cc4

0800c43c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c43c:	b580      	push	{r7, lr}
 800c43e:	b086      	sub	sp, #24
 800c440:	af00      	add	r7, sp, #0
 800c442:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c448:	2300      	movs	r3, #0
 800c44a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d058      	beq.n	800c504 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c452:	4b2f      	ldr	r3, [pc, #188]	@ (800c510 <xTaskPriorityDisinherit+0xd4>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	693a      	ldr	r2, [r7, #16]
 800c458:	429a      	cmp	r2, r3
 800c45a:	d00b      	beq.n	800c474 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c45c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c460:	f383 8811 	msr	BASEPRI, r3
 800c464:	f3bf 8f6f 	isb	sy
 800c468:	f3bf 8f4f 	dsb	sy
 800c46c:	60fb      	str	r3, [r7, #12]
}
 800c46e:	bf00      	nop
 800c470:	bf00      	nop
 800c472:	e7fd      	b.n	800c470 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c474:	693b      	ldr	r3, [r7, #16]
 800c476:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d10b      	bne.n	800c494 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c47c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c480:	f383 8811 	msr	BASEPRI, r3
 800c484:	f3bf 8f6f 	isb	sy
 800c488:	f3bf 8f4f 	dsb	sy
 800c48c:	60bb      	str	r3, [r7, #8]
}
 800c48e:	bf00      	nop
 800c490:	bf00      	nop
 800c492:	e7fd      	b.n	800c490 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c494:	693b      	ldr	r3, [r7, #16]
 800c496:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c498:	1e5a      	subs	r2, r3, #1
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c49e:	693b      	ldr	r3, [r7, #16]
 800c4a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4a2:	693b      	ldr	r3, [r7, #16]
 800c4a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c4a6:	429a      	cmp	r2, r3
 800c4a8:	d02c      	beq.n	800c504 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c4aa:	693b      	ldr	r3, [r7, #16]
 800c4ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d128      	bne.n	800c504 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c4b2:	693b      	ldr	r3, [r7, #16]
 800c4b4:	3304      	adds	r3, #4
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	f7fe f9d2 	bl	800a860 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c4bc:	693b      	ldr	r3, [r7, #16]
 800c4be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c4c0:	693b      	ldr	r3, [r7, #16]
 800c4c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c4c4:	693b      	ldr	r3, [r7, #16]
 800c4c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4c8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c4cc:	693b      	ldr	r3, [r7, #16]
 800c4ce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c4d0:	693b      	ldr	r3, [r7, #16]
 800c4d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4d4:	4b0f      	ldr	r3, [pc, #60]	@ (800c514 <xTaskPriorityDisinherit+0xd8>)
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	429a      	cmp	r2, r3
 800c4da:	d903      	bls.n	800c4e4 <xTaskPriorityDisinherit+0xa8>
 800c4dc:	693b      	ldr	r3, [r7, #16]
 800c4de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4e0:	4a0c      	ldr	r2, [pc, #48]	@ (800c514 <xTaskPriorityDisinherit+0xd8>)
 800c4e2:	6013      	str	r3, [r2, #0]
 800c4e4:	693b      	ldr	r3, [r7, #16]
 800c4e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4e8:	4613      	mov	r3, r2
 800c4ea:	009b      	lsls	r3, r3, #2
 800c4ec:	4413      	add	r3, r2
 800c4ee:	009b      	lsls	r3, r3, #2
 800c4f0:	4a09      	ldr	r2, [pc, #36]	@ (800c518 <xTaskPriorityDisinherit+0xdc>)
 800c4f2:	441a      	add	r2, r3
 800c4f4:	693b      	ldr	r3, [r7, #16]
 800c4f6:	3304      	adds	r3, #4
 800c4f8:	4619      	mov	r1, r3
 800c4fa:	4610      	mov	r0, r2
 800c4fc:	f7fe f953 	bl	800a7a6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c500:	2301      	movs	r3, #1
 800c502:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c504:	697b      	ldr	r3, [r7, #20]
	}
 800c506:	4618      	mov	r0, r3
 800c508:	3718      	adds	r7, #24
 800c50a:	46bd      	mov	sp, r7
 800c50c:	bd80      	pop	{r7, pc}
 800c50e:	bf00      	nop
 800c510:	240047c8 	.word	0x240047c8
 800c514:	24004ca4 	.word	0x24004ca4
 800c518:	240047cc 	.word	0x240047cc

0800c51c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b084      	sub	sp, #16
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
 800c524:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c526:	4b21      	ldr	r3, [pc, #132]	@ (800c5ac <prvAddCurrentTaskToDelayedList+0x90>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c52c:	4b20      	ldr	r3, [pc, #128]	@ (800c5b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	3304      	adds	r3, #4
 800c532:	4618      	mov	r0, r3
 800c534:	f7fe f994 	bl	800a860 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c53e:	d10a      	bne.n	800c556 <prvAddCurrentTaskToDelayedList+0x3a>
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d007      	beq.n	800c556 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c546:	4b1a      	ldr	r3, [pc, #104]	@ (800c5b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	3304      	adds	r3, #4
 800c54c:	4619      	mov	r1, r3
 800c54e:	4819      	ldr	r0, [pc, #100]	@ (800c5b4 <prvAddCurrentTaskToDelayedList+0x98>)
 800c550:	f7fe f929 	bl	800a7a6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c554:	e026      	b.n	800c5a4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c556:	68fa      	ldr	r2, [r7, #12]
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	4413      	add	r3, r2
 800c55c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c55e:	4b14      	ldr	r3, [pc, #80]	@ (800c5b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	68ba      	ldr	r2, [r7, #8]
 800c564:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c566:	68ba      	ldr	r2, [r7, #8]
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	429a      	cmp	r2, r3
 800c56c:	d209      	bcs.n	800c582 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c56e:	4b12      	ldr	r3, [pc, #72]	@ (800c5b8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c570:	681a      	ldr	r2, [r3, #0]
 800c572:	4b0f      	ldr	r3, [pc, #60]	@ (800c5b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	3304      	adds	r3, #4
 800c578:	4619      	mov	r1, r3
 800c57a:	4610      	mov	r0, r2
 800c57c:	f7fe f937 	bl	800a7ee <vListInsert>
}
 800c580:	e010      	b.n	800c5a4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c582:	4b0e      	ldr	r3, [pc, #56]	@ (800c5bc <prvAddCurrentTaskToDelayedList+0xa0>)
 800c584:	681a      	ldr	r2, [r3, #0]
 800c586:	4b0a      	ldr	r3, [pc, #40]	@ (800c5b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	3304      	adds	r3, #4
 800c58c:	4619      	mov	r1, r3
 800c58e:	4610      	mov	r0, r2
 800c590:	f7fe f92d 	bl	800a7ee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c594:	4b0a      	ldr	r3, [pc, #40]	@ (800c5c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	68ba      	ldr	r2, [r7, #8]
 800c59a:	429a      	cmp	r2, r3
 800c59c:	d202      	bcs.n	800c5a4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c59e:	4a08      	ldr	r2, [pc, #32]	@ (800c5c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	6013      	str	r3, [r2, #0]
}
 800c5a4:	bf00      	nop
 800c5a6:	3710      	adds	r7, #16
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd80      	pop	{r7, pc}
 800c5ac:	24004ca0 	.word	0x24004ca0
 800c5b0:	240047c8 	.word	0x240047c8
 800c5b4:	24004c88 	.word	0x24004c88
 800c5b8:	24004c58 	.word	0x24004c58
 800c5bc:	24004c54 	.word	0x24004c54
 800c5c0:	24004cbc 	.word	0x24004cbc

0800c5c4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b08a      	sub	sp, #40	@ 0x28
 800c5c8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c5ce:	f000 fb13 	bl	800cbf8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c5d2:	4b1d      	ldr	r3, [pc, #116]	@ (800c648 <xTimerCreateTimerTask+0x84>)
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d021      	beq.n	800c61e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c5da:	2300      	movs	r3, #0
 800c5dc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c5de:	2300      	movs	r3, #0
 800c5e0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c5e2:	1d3a      	adds	r2, r7, #4
 800c5e4:	f107 0108 	add.w	r1, r7, #8
 800c5e8:	f107 030c 	add.w	r3, r7, #12
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	f7fd fea5 	bl	800a33c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c5f2:	6879      	ldr	r1, [r7, #4]
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	68fa      	ldr	r2, [r7, #12]
 800c5f8:	9202      	str	r2, [sp, #8]
 800c5fa:	9301      	str	r3, [sp, #4]
 800c5fc:	2302      	movs	r3, #2
 800c5fe:	9300      	str	r3, [sp, #0]
 800c600:	2300      	movs	r3, #0
 800c602:	460a      	mov	r2, r1
 800c604:	4911      	ldr	r1, [pc, #68]	@ (800c64c <xTimerCreateTimerTask+0x88>)
 800c606:	4812      	ldr	r0, [pc, #72]	@ (800c650 <xTimerCreateTimerTask+0x8c>)
 800c608:	f7ff f8a2 	bl	800b750 <xTaskCreateStatic>
 800c60c:	4603      	mov	r3, r0
 800c60e:	4a11      	ldr	r2, [pc, #68]	@ (800c654 <xTimerCreateTimerTask+0x90>)
 800c610:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c612:	4b10      	ldr	r3, [pc, #64]	@ (800c654 <xTimerCreateTimerTask+0x90>)
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d001      	beq.n	800c61e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c61a:	2301      	movs	r3, #1
 800c61c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c61e:	697b      	ldr	r3, [r7, #20]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d10b      	bne.n	800c63c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800c624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c628:	f383 8811 	msr	BASEPRI, r3
 800c62c:	f3bf 8f6f 	isb	sy
 800c630:	f3bf 8f4f 	dsb	sy
 800c634:	613b      	str	r3, [r7, #16]
}
 800c636:	bf00      	nop
 800c638:	bf00      	nop
 800c63a:	e7fd      	b.n	800c638 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c63c:	697b      	ldr	r3, [r7, #20]
}
 800c63e:	4618      	mov	r0, r3
 800c640:	3718      	adds	r7, #24
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}
 800c646:	bf00      	nop
 800c648:	24004cf8 	.word	0x24004cf8
 800c64c:	0800cf5c 	.word	0x0800cf5c
 800c650:	0800c791 	.word	0x0800c791
 800c654:	24004cfc 	.word	0x24004cfc

0800c658 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b08a      	sub	sp, #40	@ 0x28
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	60f8      	str	r0, [r7, #12]
 800c660:	60b9      	str	r1, [r7, #8]
 800c662:	607a      	str	r2, [r7, #4]
 800c664:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c666:	2300      	movs	r3, #0
 800c668:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d10b      	bne.n	800c688 <xTimerGenericCommand+0x30>
	__asm volatile
 800c670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c674:	f383 8811 	msr	BASEPRI, r3
 800c678:	f3bf 8f6f 	isb	sy
 800c67c:	f3bf 8f4f 	dsb	sy
 800c680:	623b      	str	r3, [r7, #32]
}
 800c682:	bf00      	nop
 800c684:	bf00      	nop
 800c686:	e7fd      	b.n	800c684 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c688:	4b19      	ldr	r3, [pc, #100]	@ (800c6f0 <xTimerGenericCommand+0x98>)
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d02a      	beq.n	800c6e6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c690:	68bb      	ldr	r3, [r7, #8]
 800c692:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c69c:	68bb      	ldr	r3, [r7, #8]
 800c69e:	2b05      	cmp	r3, #5
 800c6a0:	dc18      	bgt.n	800c6d4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c6a2:	f7ff fead 	bl	800c400 <xTaskGetSchedulerState>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	2b02      	cmp	r3, #2
 800c6aa:	d109      	bne.n	800c6c0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c6ac:	4b10      	ldr	r3, [pc, #64]	@ (800c6f0 <xTimerGenericCommand+0x98>)
 800c6ae:	6818      	ldr	r0, [r3, #0]
 800c6b0:	f107 0110 	add.w	r1, r7, #16
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c6b8:	f7fe fc5a 	bl	800af70 <xQueueGenericSend>
 800c6bc:	6278      	str	r0, [r7, #36]	@ 0x24
 800c6be:	e012      	b.n	800c6e6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c6c0:	4b0b      	ldr	r3, [pc, #44]	@ (800c6f0 <xTimerGenericCommand+0x98>)
 800c6c2:	6818      	ldr	r0, [r3, #0]
 800c6c4:	f107 0110 	add.w	r1, r7, #16
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	f7fe fc50 	bl	800af70 <xQueueGenericSend>
 800c6d0:	6278      	str	r0, [r7, #36]	@ 0x24
 800c6d2:	e008      	b.n	800c6e6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c6d4:	4b06      	ldr	r3, [pc, #24]	@ (800c6f0 <xTimerGenericCommand+0x98>)
 800c6d6:	6818      	ldr	r0, [r3, #0]
 800c6d8:	f107 0110 	add.w	r1, r7, #16
 800c6dc:	2300      	movs	r3, #0
 800c6de:	683a      	ldr	r2, [r7, #0]
 800c6e0:	f7fe fd48 	bl	800b174 <xQueueGenericSendFromISR>
 800c6e4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	3728      	adds	r7, #40	@ 0x28
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	bd80      	pop	{r7, pc}
 800c6f0:	24004cf8 	.word	0x24004cf8

0800c6f4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b088      	sub	sp, #32
 800c6f8:	af02      	add	r7, sp, #8
 800c6fa:	6078      	str	r0, [r7, #4]
 800c6fc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c6fe:	4b23      	ldr	r3, [pc, #140]	@ (800c78c <prvProcessExpiredTimer+0x98>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	68db      	ldr	r3, [r3, #12]
 800c704:	68db      	ldr	r3, [r3, #12]
 800c706:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c708:	697b      	ldr	r3, [r7, #20]
 800c70a:	3304      	adds	r3, #4
 800c70c:	4618      	mov	r0, r3
 800c70e:	f7fe f8a7 	bl	800a860 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c712:	697b      	ldr	r3, [r7, #20]
 800c714:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c718:	f003 0304 	and.w	r3, r3, #4
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d023      	beq.n	800c768 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c720:	697b      	ldr	r3, [r7, #20]
 800c722:	699a      	ldr	r2, [r3, #24]
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	18d1      	adds	r1, r2, r3
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	683a      	ldr	r2, [r7, #0]
 800c72c:	6978      	ldr	r0, [r7, #20]
 800c72e:	f000 f8d5 	bl	800c8dc <prvInsertTimerInActiveList>
 800c732:	4603      	mov	r3, r0
 800c734:	2b00      	cmp	r3, #0
 800c736:	d020      	beq.n	800c77a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c738:	2300      	movs	r3, #0
 800c73a:	9300      	str	r3, [sp, #0]
 800c73c:	2300      	movs	r3, #0
 800c73e:	687a      	ldr	r2, [r7, #4]
 800c740:	2100      	movs	r1, #0
 800c742:	6978      	ldr	r0, [r7, #20]
 800c744:	f7ff ff88 	bl	800c658 <xTimerGenericCommand>
 800c748:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c74a:	693b      	ldr	r3, [r7, #16]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d114      	bne.n	800c77a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c754:	f383 8811 	msr	BASEPRI, r3
 800c758:	f3bf 8f6f 	isb	sy
 800c75c:	f3bf 8f4f 	dsb	sy
 800c760:	60fb      	str	r3, [r7, #12]
}
 800c762:	bf00      	nop
 800c764:	bf00      	nop
 800c766:	e7fd      	b.n	800c764 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c768:	697b      	ldr	r3, [r7, #20]
 800c76a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c76e:	f023 0301 	bic.w	r3, r3, #1
 800c772:	b2da      	uxtb	r2, r3
 800c774:	697b      	ldr	r3, [r7, #20]
 800c776:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c77a:	697b      	ldr	r3, [r7, #20]
 800c77c:	6a1b      	ldr	r3, [r3, #32]
 800c77e:	6978      	ldr	r0, [r7, #20]
 800c780:	4798      	blx	r3
}
 800c782:	bf00      	nop
 800c784:	3718      	adds	r7, #24
 800c786:	46bd      	mov	sp, r7
 800c788:	bd80      	pop	{r7, pc}
 800c78a:	bf00      	nop
 800c78c:	24004cf0 	.word	0x24004cf0

0800c790 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b084      	sub	sp, #16
 800c794:	af00      	add	r7, sp, #0
 800c796:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c798:	f107 0308 	add.w	r3, r7, #8
 800c79c:	4618      	mov	r0, r3
 800c79e:	f000 f859 	bl	800c854 <prvGetNextExpireTime>
 800c7a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c7a4:	68bb      	ldr	r3, [r7, #8]
 800c7a6:	4619      	mov	r1, r3
 800c7a8:	68f8      	ldr	r0, [r7, #12]
 800c7aa:	f000 f805 	bl	800c7b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c7ae:	f000 f8d7 	bl	800c960 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c7b2:	bf00      	nop
 800c7b4:	e7f0      	b.n	800c798 <prvTimerTask+0x8>
	...

0800c7b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b084      	sub	sp, #16
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
 800c7c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c7c2:	f7ff fa29 	bl	800bc18 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c7c6:	f107 0308 	add.w	r3, r7, #8
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	f000 f866 	bl	800c89c <prvSampleTimeNow>
 800c7d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c7d2:	68bb      	ldr	r3, [r7, #8]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d130      	bne.n	800c83a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c7d8:	683b      	ldr	r3, [r7, #0]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d10a      	bne.n	800c7f4 <prvProcessTimerOrBlockTask+0x3c>
 800c7de:	687a      	ldr	r2, [r7, #4]
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	429a      	cmp	r2, r3
 800c7e4:	d806      	bhi.n	800c7f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c7e6:	f7ff fa25 	bl	800bc34 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c7ea:	68f9      	ldr	r1, [r7, #12]
 800c7ec:	6878      	ldr	r0, [r7, #4]
 800c7ee:	f7ff ff81 	bl	800c6f4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c7f2:	e024      	b.n	800c83e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d008      	beq.n	800c80c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c7fa:	4b13      	ldr	r3, [pc, #76]	@ (800c848 <prvProcessTimerOrBlockTask+0x90>)
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d101      	bne.n	800c808 <prvProcessTimerOrBlockTask+0x50>
 800c804:	2301      	movs	r3, #1
 800c806:	e000      	b.n	800c80a <prvProcessTimerOrBlockTask+0x52>
 800c808:	2300      	movs	r3, #0
 800c80a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c80c:	4b0f      	ldr	r3, [pc, #60]	@ (800c84c <prvProcessTimerOrBlockTask+0x94>)
 800c80e:	6818      	ldr	r0, [r3, #0]
 800c810:	687a      	ldr	r2, [r7, #4]
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	1ad3      	subs	r3, r2, r3
 800c816:	683a      	ldr	r2, [r7, #0]
 800c818:	4619      	mov	r1, r3
 800c81a:	f7fe ff65 	bl	800b6e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c81e:	f7ff fa09 	bl	800bc34 <xTaskResumeAll>
 800c822:	4603      	mov	r3, r0
 800c824:	2b00      	cmp	r3, #0
 800c826:	d10a      	bne.n	800c83e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c828:	4b09      	ldr	r3, [pc, #36]	@ (800c850 <prvProcessTimerOrBlockTask+0x98>)
 800c82a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c82e:	601a      	str	r2, [r3, #0]
 800c830:	f3bf 8f4f 	dsb	sy
 800c834:	f3bf 8f6f 	isb	sy
}
 800c838:	e001      	b.n	800c83e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c83a:	f7ff f9fb 	bl	800bc34 <xTaskResumeAll>
}
 800c83e:	bf00      	nop
 800c840:	3710      	adds	r7, #16
 800c842:	46bd      	mov	sp, r7
 800c844:	bd80      	pop	{r7, pc}
 800c846:	bf00      	nop
 800c848:	24004cf4 	.word	0x24004cf4
 800c84c:	24004cf8 	.word	0x24004cf8
 800c850:	e000ed04 	.word	0xe000ed04

0800c854 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c854:	b480      	push	{r7}
 800c856:	b085      	sub	sp, #20
 800c858:	af00      	add	r7, sp, #0
 800c85a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c85c:	4b0e      	ldr	r3, [pc, #56]	@ (800c898 <prvGetNextExpireTime+0x44>)
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d101      	bne.n	800c86a <prvGetNextExpireTime+0x16>
 800c866:	2201      	movs	r2, #1
 800c868:	e000      	b.n	800c86c <prvGetNextExpireTime+0x18>
 800c86a:	2200      	movs	r2, #0
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	2b00      	cmp	r3, #0
 800c876:	d105      	bne.n	800c884 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c878:	4b07      	ldr	r3, [pc, #28]	@ (800c898 <prvGetNextExpireTime+0x44>)
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	68db      	ldr	r3, [r3, #12]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	60fb      	str	r3, [r7, #12]
 800c882:	e001      	b.n	800c888 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c884:	2300      	movs	r3, #0
 800c886:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c888:	68fb      	ldr	r3, [r7, #12]
}
 800c88a:	4618      	mov	r0, r3
 800c88c:	3714      	adds	r7, #20
 800c88e:	46bd      	mov	sp, r7
 800c890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c894:	4770      	bx	lr
 800c896:	bf00      	nop
 800c898:	24004cf0 	.word	0x24004cf0

0800c89c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b084      	sub	sp, #16
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c8a4:	f7ff fa64 	bl	800bd70 <xTaskGetTickCount>
 800c8a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c8aa:	4b0b      	ldr	r3, [pc, #44]	@ (800c8d8 <prvSampleTimeNow+0x3c>)
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	68fa      	ldr	r2, [r7, #12]
 800c8b0:	429a      	cmp	r2, r3
 800c8b2:	d205      	bcs.n	800c8c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c8b4:	f000 f93a 	bl	800cb2c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	2201      	movs	r2, #1
 800c8bc:	601a      	str	r2, [r3, #0]
 800c8be:	e002      	b.n	800c8c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c8c6:	4a04      	ldr	r2, [pc, #16]	@ (800c8d8 <prvSampleTimeNow+0x3c>)
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c8cc:	68fb      	ldr	r3, [r7, #12]
}
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	3710      	adds	r7, #16
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	bd80      	pop	{r7, pc}
 800c8d6:	bf00      	nop
 800c8d8:	24004d00 	.word	0x24004d00

0800c8dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b086      	sub	sp, #24
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	60f8      	str	r0, [r7, #12]
 800c8e4:	60b9      	str	r1, [r7, #8]
 800c8e6:	607a      	str	r2, [r7, #4]
 800c8e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	68ba      	ldr	r2, [r7, #8]
 800c8f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	68fa      	ldr	r2, [r7, #12]
 800c8f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c8fa:	68ba      	ldr	r2, [r7, #8]
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	429a      	cmp	r2, r3
 800c900:	d812      	bhi.n	800c928 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c902:	687a      	ldr	r2, [r7, #4]
 800c904:	683b      	ldr	r3, [r7, #0]
 800c906:	1ad2      	subs	r2, r2, r3
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	699b      	ldr	r3, [r3, #24]
 800c90c:	429a      	cmp	r2, r3
 800c90e:	d302      	bcc.n	800c916 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c910:	2301      	movs	r3, #1
 800c912:	617b      	str	r3, [r7, #20]
 800c914:	e01b      	b.n	800c94e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c916:	4b10      	ldr	r3, [pc, #64]	@ (800c958 <prvInsertTimerInActiveList+0x7c>)
 800c918:	681a      	ldr	r2, [r3, #0]
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	3304      	adds	r3, #4
 800c91e:	4619      	mov	r1, r3
 800c920:	4610      	mov	r0, r2
 800c922:	f7fd ff64 	bl	800a7ee <vListInsert>
 800c926:	e012      	b.n	800c94e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c928:	687a      	ldr	r2, [r7, #4]
 800c92a:	683b      	ldr	r3, [r7, #0]
 800c92c:	429a      	cmp	r2, r3
 800c92e:	d206      	bcs.n	800c93e <prvInsertTimerInActiveList+0x62>
 800c930:	68ba      	ldr	r2, [r7, #8]
 800c932:	683b      	ldr	r3, [r7, #0]
 800c934:	429a      	cmp	r2, r3
 800c936:	d302      	bcc.n	800c93e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c938:	2301      	movs	r3, #1
 800c93a:	617b      	str	r3, [r7, #20]
 800c93c:	e007      	b.n	800c94e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c93e:	4b07      	ldr	r3, [pc, #28]	@ (800c95c <prvInsertTimerInActiveList+0x80>)
 800c940:	681a      	ldr	r2, [r3, #0]
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	3304      	adds	r3, #4
 800c946:	4619      	mov	r1, r3
 800c948:	4610      	mov	r0, r2
 800c94a:	f7fd ff50 	bl	800a7ee <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c94e:	697b      	ldr	r3, [r7, #20]
}
 800c950:	4618      	mov	r0, r3
 800c952:	3718      	adds	r7, #24
 800c954:	46bd      	mov	sp, r7
 800c956:	bd80      	pop	{r7, pc}
 800c958:	24004cf4 	.word	0x24004cf4
 800c95c:	24004cf0 	.word	0x24004cf0

0800c960 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b08e      	sub	sp, #56	@ 0x38
 800c964:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c966:	e0ce      	b.n	800cb06 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	da19      	bge.n	800c9a2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c96e:	1d3b      	adds	r3, r7, #4
 800c970:	3304      	adds	r3, #4
 800c972:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c976:	2b00      	cmp	r3, #0
 800c978:	d10b      	bne.n	800c992 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800c97a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c97e:	f383 8811 	msr	BASEPRI, r3
 800c982:	f3bf 8f6f 	isb	sy
 800c986:	f3bf 8f4f 	dsb	sy
 800c98a:	61fb      	str	r3, [r7, #28]
}
 800c98c:	bf00      	nop
 800c98e:	bf00      	nop
 800c990:	e7fd      	b.n	800c98e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c998:	6850      	ldr	r0, [r2, #4]
 800c99a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c99c:	6892      	ldr	r2, [r2, #8]
 800c99e:	4611      	mov	r1, r2
 800c9a0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	f2c0 80ae 	blt.w	800cb06 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c9ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9b0:	695b      	ldr	r3, [r3, #20]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d004      	beq.n	800c9c0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c9b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9b8:	3304      	adds	r3, #4
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	f7fd ff50 	bl	800a860 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c9c0:	463b      	mov	r3, r7
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	f7ff ff6a 	bl	800c89c <prvSampleTimeNow>
 800c9c8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	2b09      	cmp	r3, #9
 800c9ce:	f200 8097 	bhi.w	800cb00 <prvProcessReceivedCommands+0x1a0>
 800c9d2:	a201      	add	r2, pc, #4	@ (adr r2, 800c9d8 <prvProcessReceivedCommands+0x78>)
 800c9d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9d8:	0800ca01 	.word	0x0800ca01
 800c9dc:	0800ca01 	.word	0x0800ca01
 800c9e0:	0800ca01 	.word	0x0800ca01
 800c9e4:	0800ca77 	.word	0x0800ca77
 800c9e8:	0800ca8b 	.word	0x0800ca8b
 800c9ec:	0800cad7 	.word	0x0800cad7
 800c9f0:	0800ca01 	.word	0x0800ca01
 800c9f4:	0800ca01 	.word	0x0800ca01
 800c9f8:	0800ca77 	.word	0x0800ca77
 800c9fc:	0800ca8b 	.word	0x0800ca8b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ca00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca02:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca06:	f043 0301 	orr.w	r3, r3, #1
 800ca0a:	b2da      	uxtb	r2, r3
 800ca0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca0e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ca12:	68ba      	ldr	r2, [r7, #8]
 800ca14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca16:	699b      	ldr	r3, [r3, #24]
 800ca18:	18d1      	adds	r1, r2, r3
 800ca1a:	68bb      	ldr	r3, [r7, #8]
 800ca1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ca20:	f7ff ff5c 	bl	800c8dc <prvInsertTimerInActiveList>
 800ca24:	4603      	mov	r3, r0
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d06c      	beq.n	800cb04 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca2c:	6a1b      	ldr	r3, [r3, #32]
 800ca2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ca30:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ca32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca38:	f003 0304 	and.w	r3, r3, #4
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d061      	beq.n	800cb04 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ca40:	68ba      	ldr	r2, [r7, #8]
 800ca42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca44:	699b      	ldr	r3, [r3, #24]
 800ca46:	441a      	add	r2, r3
 800ca48:	2300      	movs	r3, #0
 800ca4a:	9300      	str	r3, [sp, #0]
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	2100      	movs	r1, #0
 800ca50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ca52:	f7ff fe01 	bl	800c658 <xTimerGenericCommand>
 800ca56:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ca58:	6a3b      	ldr	r3, [r7, #32]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d152      	bne.n	800cb04 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ca5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca62:	f383 8811 	msr	BASEPRI, r3
 800ca66:	f3bf 8f6f 	isb	sy
 800ca6a:	f3bf 8f4f 	dsb	sy
 800ca6e:	61bb      	str	r3, [r7, #24]
}
 800ca70:	bf00      	nop
 800ca72:	bf00      	nop
 800ca74:	e7fd      	b.n	800ca72 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca7c:	f023 0301 	bic.w	r3, r3, #1
 800ca80:	b2da      	uxtb	r2, r3
 800ca82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ca88:	e03d      	b.n	800cb06 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ca8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca90:	f043 0301 	orr.w	r3, r3, #1
 800ca94:	b2da      	uxtb	r2, r3
 800ca96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca98:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ca9c:	68ba      	ldr	r2, [r7, #8]
 800ca9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caa0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800caa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caa4:	699b      	ldr	r3, [r3, #24]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d10b      	bne.n	800cac2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800caaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caae:	f383 8811 	msr	BASEPRI, r3
 800cab2:	f3bf 8f6f 	isb	sy
 800cab6:	f3bf 8f4f 	dsb	sy
 800caba:	617b      	str	r3, [r7, #20]
}
 800cabc:	bf00      	nop
 800cabe:	bf00      	nop
 800cac0:	e7fd      	b.n	800cabe <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cac4:	699a      	ldr	r2, [r3, #24]
 800cac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cac8:	18d1      	adds	r1, r2, r3
 800caca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cacc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cace:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cad0:	f7ff ff04 	bl	800c8dc <prvInsertTimerInActiveList>
					break;
 800cad4:	e017      	b.n	800cb06 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cad8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cadc:	f003 0302 	and.w	r3, r3, #2
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d103      	bne.n	800caec <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800cae4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cae6:	f7fd fd11 	bl	800a50c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800caea:	e00c      	b.n	800cb06 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800caec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800caf2:	f023 0301 	bic.w	r3, r3, #1
 800caf6:	b2da      	uxtb	r2, r3
 800caf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cafa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cafe:	e002      	b.n	800cb06 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800cb00:	bf00      	nop
 800cb02:	e000      	b.n	800cb06 <prvProcessReceivedCommands+0x1a6>
					break;
 800cb04:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cb06:	4b08      	ldr	r3, [pc, #32]	@ (800cb28 <prvProcessReceivedCommands+0x1c8>)
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	1d39      	adds	r1, r7, #4
 800cb0c:	2200      	movs	r2, #0
 800cb0e:	4618      	mov	r0, r3
 800cb10:	f7fe fbce 	bl	800b2b0 <xQueueReceive>
 800cb14:	4603      	mov	r3, r0
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	f47f af26 	bne.w	800c968 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800cb1c:	bf00      	nop
 800cb1e:	bf00      	nop
 800cb20:	3730      	adds	r7, #48	@ 0x30
 800cb22:	46bd      	mov	sp, r7
 800cb24:	bd80      	pop	{r7, pc}
 800cb26:	bf00      	nop
 800cb28:	24004cf8 	.word	0x24004cf8

0800cb2c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b088      	sub	sp, #32
 800cb30:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cb32:	e049      	b.n	800cbc8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cb34:	4b2e      	ldr	r3, [pc, #184]	@ (800cbf0 <prvSwitchTimerLists+0xc4>)
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	68db      	ldr	r3, [r3, #12]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb3e:	4b2c      	ldr	r3, [pc, #176]	@ (800cbf0 <prvSwitchTimerLists+0xc4>)
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	68db      	ldr	r3, [r3, #12]
 800cb44:	68db      	ldr	r3, [r3, #12]
 800cb46:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	3304      	adds	r3, #4
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	f7fd fe87 	bl	800a860 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	6a1b      	ldr	r3, [r3, #32]
 800cb56:	68f8      	ldr	r0, [r7, #12]
 800cb58:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cb60:	f003 0304 	and.w	r3, r3, #4
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d02f      	beq.n	800cbc8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	699b      	ldr	r3, [r3, #24]
 800cb6c:	693a      	ldr	r2, [r7, #16]
 800cb6e:	4413      	add	r3, r2
 800cb70:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cb72:	68ba      	ldr	r2, [r7, #8]
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	429a      	cmp	r2, r3
 800cb78:	d90e      	bls.n	800cb98 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	68ba      	ldr	r2, [r7, #8]
 800cb7e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	68fa      	ldr	r2, [r7, #12]
 800cb84:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cb86:	4b1a      	ldr	r3, [pc, #104]	@ (800cbf0 <prvSwitchTimerLists+0xc4>)
 800cb88:	681a      	ldr	r2, [r3, #0]
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	3304      	adds	r3, #4
 800cb8e:	4619      	mov	r1, r3
 800cb90:	4610      	mov	r0, r2
 800cb92:	f7fd fe2c 	bl	800a7ee <vListInsert>
 800cb96:	e017      	b.n	800cbc8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cb98:	2300      	movs	r3, #0
 800cb9a:	9300      	str	r3, [sp, #0]
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	693a      	ldr	r2, [r7, #16]
 800cba0:	2100      	movs	r1, #0
 800cba2:	68f8      	ldr	r0, [r7, #12]
 800cba4:	f7ff fd58 	bl	800c658 <xTimerGenericCommand>
 800cba8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d10b      	bne.n	800cbc8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800cbb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbb4:	f383 8811 	msr	BASEPRI, r3
 800cbb8:	f3bf 8f6f 	isb	sy
 800cbbc:	f3bf 8f4f 	dsb	sy
 800cbc0:	603b      	str	r3, [r7, #0]
}
 800cbc2:	bf00      	nop
 800cbc4:	bf00      	nop
 800cbc6:	e7fd      	b.n	800cbc4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cbc8:	4b09      	ldr	r3, [pc, #36]	@ (800cbf0 <prvSwitchTimerLists+0xc4>)
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d1b0      	bne.n	800cb34 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cbd2:	4b07      	ldr	r3, [pc, #28]	@ (800cbf0 <prvSwitchTimerLists+0xc4>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cbd8:	4b06      	ldr	r3, [pc, #24]	@ (800cbf4 <prvSwitchTimerLists+0xc8>)
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	4a04      	ldr	r2, [pc, #16]	@ (800cbf0 <prvSwitchTimerLists+0xc4>)
 800cbde:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cbe0:	4a04      	ldr	r2, [pc, #16]	@ (800cbf4 <prvSwitchTimerLists+0xc8>)
 800cbe2:	697b      	ldr	r3, [r7, #20]
 800cbe4:	6013      	str	r3, [r2, #0]
}
 800cbe6:	bf00      	nop
 800cbe8:	3718      	adds	r7, #24
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}
 800cbee:	bf00      	nop
 800cbf0:	24004cf0 	.word	0x24004cf0
 800cbf4:	24004cf4 	.word	0x24004cf4

0800cbf8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b082      	sub	sp, #8
 800cbfc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cbfe:	f7fd ff8b 	bl	800ab18 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cc02:	4b15      	ldr	r3, [pc, #84]	@ (800cc58 <prvCheckForValidListAndQueue+0x60>)
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d120      	bne.n	800cc4c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cc0a:	4814      	ldr	r0, [pc, #80]	@ (800cc5c <prvCheckForValidListAndQueue+0x64>)
 800cc0c:	f7fd fd9e 	bl	800a74c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cc10:	4813      	ldr	r0, [pc, #76]	@ (800cc60 <prvCheckForValidListAndQueue+0x68>)
 800cc12:	f7fd fd9b 	bl	800a74c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cc16:	4b13      	ldr	r3, [pc, #76]	@ (800cc64 <prvCheckForValidListAndQueue+0x6c>)
 800cc18:	4a10      	ldr	r2, [pc, #64]	@ (800cc5c <prvCheckForValidListAndQueue+0x64>)
 800cc1a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cc1c:	4b12      	ldr	r3, [pc, #72]	@ (800cc68 <prvCheckForValidListAndQueue+0x70>)
 800cc1e:	4a10      	ldr	r2, [pc, #64]	@ (800cc60 <prvCheckForValidListAndQueue+0x68>)
 800cc20:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cc22:	2300      	movs	r3, #0
 800cc24:	9300      	str	r3, [sp, #0]
 800cc26:	4b11      	ldr	r3, [pc, #68]	@ (800cc6c <prvCheckForValidListAndQueue+0x74>)
 800cc28:	4a11      	ldr	r2, [pc, #68]	@ (800cc70 <prvCheckForValidListAndQueue+0x78>)
 800cc2a:	2110      	movs	r1, #16
 800cc2c:	200a      	movs	r0, #10
 800cc2e:	f7fe f8ff 	bl	800ae30 <xQueueGenericCreateStatic>
 800cc32:	4603      	mov	r3, r0
 800cc34:	4a08      	ldr	r2, [pc, #32]	@ (800cc58 <prvCheckForValidListAndQueue+0x60>)
 800cc36:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cc38:	4b07      	ldr	r3, [pc, #28]	@ (800cc58 <prvCheckForValidListAndQueue+0x60>)
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d005      	beq.n	800cc4c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cc40:	4b05      	ldr	r3, [pc, #20]	@ (800cc58 <prvCheckForValidListAndQueue+0x60>)
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	490b      	ldr	r1, [pc, #44]	@ (800cc74 <prvCheckForValidListAndQueue+0x7c>)
 800cc46:	4618      	mov	r0, r3
 800cc48:	f7fe fd24 	bl	800b694 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cc4c:	f7fd ff96 	bl	800ab7c <vPortExitCritical>
}
 800cc50:	bf00      	nop
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd80      	pop	{r7, pc}
 800cc56:	bf00      	nop
 800cc58:	24004cf8 	.word	0x24004cf8
 800cc5c:	24004cc8 	.word	0x24004cc8
 800cc60:	24004cdc 	.word	0x24004cdc
 800cc64:	24004cf0 	.word	0x24004cf0
 800cc68:	24004cf4 	.word	0x24004cf4
 800cc6c:	24004da4 	.word	0x24004da4
 800cc70:	24004d04 	.word	0x24004d04
 800cc74:	0800cf64 	.word	0x0800cf64

0800cc78 <__malloc_lock>:
 800cc78:	4801      	ldr	r0, [pc, #4]	@ (800cc80 <__malloc_lock+0x8>)
 800cc7a:	f000 b893 	b.w	800cda4 <__retarget_lock_acquire_recursive>
 800cc7e:	bf00      	nop
 800cc80:	24004f30 	.word	0x24004f30

0800cc84 <__malloc_unlock>:
 800cc84:	4801      	ldr	r0, [pc, #4]	@ (800cc8c <__malloc_unlock+0x8>)
 800cc86:	f000 b88e 	b.w	800cda6 <__retarget_lock_release_recursive>
 800cc8a:	bf00      	nop
 800cc8c:	24004f30 	.word	0x24004f30

0800cc90 <memset>:
 800cc90:	4402      	add	r2, r0
 800cc92:	4603      	mov	r3, r0
 800cc94:	4293      	cmp	r3, r2
 800cc96:	d100      	bne.n	800cc9a <memset+0xa>
 800cc98:	4770      	bx	lr
 800cc9a:	f803 1b01 	strb.w	r1, [r3], #1
 800cc9e:	e7f9      	b.n	800cc94 <memset+0x4>

0800cca0 <_reclaim_reent>:
 800cca0:	4b2d      	ldr	r3, [pc, #180]	@ (800cd58 <_reclaim_reent+0xb8>)
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	4283      	cmp	r3, r0
 800cca6:	b570      	push	{r4, r5, r6, lr}
 800cca8:	4604      	mov	r4, r0
 800ccaa:	d053      	beq.n	800cd54 <_reclaim_reent+0xb4>
 800ccac:	69c3      	ldr	r3, [r0, #28]
 800ccae:	b31b      	cbz	r3, 800ccf8 <_reclaim_reent+0x58>
 800ccb0:	68db      	ldr	r3, [r3, #12]
 800ccb2:	b163      	cbz	r3, 800ccce <_reclaim_reent+0x2e>
 800ccb4:	2500      	movs	r5, #0
 800ccb6:	69e3      	ldr	r3, [r4, #28]
 800ccb8:	68db      	ldr	r3, [r3, #12]
 800ccba:	5959      	ldr	r1, [r3, r5]
 800ccbc:	b9b1      	cbnz	r1, 800ccec <_reclaim_reent+0x4c>
 800ccbe:	3504      	adds	r5, #4
 800ccc0:	2d80      	cmp	r5, #128	@ 0x80
 800ccc2:	d1f8      	bne.n	800ccb6 <_reclaim_reent+0x16>
 800ccc4:	69e3      	ldr	r3, [r4, #28]
 800ccc6:	4620      	mov	r0, r4
 800ccc8:	68d9      	ldr	r1, [r3, #12]
 800ccca:	f000 f87b 	bl	800cdc4 <_free_r>
 800ccce:	69e3      	ldr	r3, [r4, #28]
 800ccd0:	6819      	ldr	r1, [r3, #0]
 800ccd2:	b111      	cbz	r1, 800ccda <_reclaim_reent+0x3a>
 800ccd4:	4620      	mov	r0, r4
 800ccd6:	f000 f875 	bl	800cdc4 <_free_r>
 800ccda:	69e3      	ldr	r3, [r4, #28]
 800ccdc:	689d      	ldr	r5, [r3, #8]
 800ccde:	b15d      	cbz	r5, 800ccf8 <_reclaim_reent+0x58>
 800cce0:	4629      	mov	r1, r5
 800cce2:	4620      	mov	r0, r4
 800cce4:	682d      	ldr	r5, [r5, #0]
 800cce6:	f000 f86d 	bl	800cdc4 <_free_r>
 800ccea:	e7f8      	b.n	800ccde <_reclaim_reent+0x3e>
 800ccec:	680e      	ldr	r6, [r1, #0]
 800ccee:	4620      	mov	r0, r4
 800ccf0:	f000 f868 	bl	800cdc4 <_free_r>
 800ccf4:	4631      	mov	r1, r6
 800ccf6:	e7e1      	b.n	800ccbc <_reclaim_reent+0x1c>
 800ccf8:	6961      	ldr	r1, [r4, #20]
 800ccfa:	b111      	cbz	r1, 800cd02 <_reclaim_reent+0x62>
 800ccfc:	4620      	mov	r0, r4
 800ccfe:	f000 f861 	bl	800cdc4 <_free_r>
 800cd02:	69e1      	ldr	r1, [r4, #28]
 800cd04:	b111      	cbz	r1, 800cd0c <_reclaim_reent+0x6c>
 800cd06:	4620      	mov	r0, r4
 800cd08:	f000 f85c 	bl	800cdc4 <_free_r>
 800cd0c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800cd0e:	b111      	cbz	r1, 800cd16 <_reclaim_reent+0x76>
 800cd10:	4620      	mov	r0, r4
 800cd12:	f000 f857 	bl	800cdc4 <_free_r>
 800cd16:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cd18:	b111      	cbz	r1, 800cd20 <_reclaim_reent+0x80>
 800cd1a:	4620      	mov	r0, r4
 800cd1c:	f000 f852 	bl	800cdc4 <_free_r>
 800cd20:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800cd22:	b111      	cbz	r1, 800cd2a <_reclaim_reent+0x8a>
 800cd24:	4620      	mov	r0, r4
 800cd26:	f000 f84d 	bl	800cdc4 <_free_r>
 800cd2a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800cd2c:	b111      	cbz	r1, 800cd34 <_reclaim_reent+0x94>
 800cd2e:	4620      	mov	r0, r4
 800cd30:	f000 f848 	bl	800cdc4 <_free_r>
 800cd34:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800cd36:	b111      	cbz	r1, 800cd3e <_reclaim_reent+0x9e>
 800cd38:	4620      	mov	r0, r4
 800cd3a:	f000 f843 	bl	800cdc4 <_free_r>
 800cd3e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800cd40:	b111      	cbz	r1, 800cd48 <_reclaim_reent+0xa8>
 800cd42:	4620      	mov	r0, r4
 800cd44:	f000 f83e 	bl	800cdc4 <_free_r>
 800cd48:	6a23      	ldr	r3, [r4, #32]
 800cd4a:	b11b      	cbz	r3, 800cd54 <_reclaim_reent+0xb4>
 800cd4c:	4620      	mov	r0, r4
 800cd4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cd52:	4718      	bx	r3
 800cd54:	bd70      	pop	{r4, r5, r6, pc}
 800cd56:	bf00      	nop
 800cd58:	2400001c 	.word	0x2400001c

0800cd5c <__libc_init_array>:
 800cd5c:	b570      	push	{r4, r5, r6, lr}
 800cd5e:	4d0d      	ldr	r5, [pc, #52]	@ (800cd94 <__libc_init_array+0x38>)
 800cd60:	4c0d      	ldr	r4, [pc, #52]	@ (800cd98 <__libc_init_array+0x3c>)
 800cd62:	1b64      	subs	r4, r4, r5
 800cd64:	10a4      	asrs	r4, r4, #2
 800cd66:	2600      	movs	r6, #0
 800cd68:	42a6      	cmp	r6, r4
 800cd6a:	d109      	bne.n	800cd80 <__libc_init_array+0x24>
 800cd6c:	4d0b      	ldr	r5, [pc, #44]	@ (800cd9c <__libc_init_array+0x40>)
 800cd6e:	4c0c      	ldr	r4, [pc, #48]	@ (800cda0 <__libc_init_array+0x44>)
 800cd70:	f000 f872 	bl	800ce58 <_init>
 800cd74:	1b64      	subs	r4, r4, r5
 800cd76:	10a4      	asrs	r4, r4, #2
 800cd78:	2600      	movs	r6, #0
 800cd7a:	42a6      	cmp	r6, r4
 800cd7c:	d105      	bne.n	800cd8a <__libc_init_array+0x2e>
 800cd7e:	bd70      	pop	{r4, r5, r6, pc}
 800cd80:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd84:	4798      	blx	r3
 800cd86:	3601      	adds	r6, #1
 800cd88:	e7ee      	b.n	800cd68 <__libc_init_array+0xc>
 800cd8a:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd8e:	4798      	blx	r3
 800cd90:	3601      	adds	r6, #1
 800cd92:	e7f2      	b.n	800cd7a <__libc_init_array+0x1e>
 800cd94:	0800d028 	.word	0x0800d028
 800cd98:	0800d028 	.word	0x0800d028
 800cd9c:	0800d028 	.word	0x0800d028
 800cda0:	0800d02c 	.word	0x0800d02c

0800cda4 <__retarget_lock_acquire_recursive>:
 800cda4:	4770      	bx	lr

0800cda6 <__retarget_lock_release_recursive>:
 800cda6:	4770      	bx	lr

0800cda8 <memcpy>:
 800cda8:	440a      	add	r2, r1
 800cdaa:	4291      	cmp	r1, r2
 800cdac:	f100 33ff 	add.w	r3, r0, #4294967295
 800cdb0:	d100      	bne.n	800cdb4 <memcpy+0xc>
 800cdb2:	4770      	bx	lr
 800cdb4:	b510      	push	{r4, lr}
 800cdb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cdba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cdbe:	4291      	cmp	r1, r2
 800cdc0:	d1f9      	bne.n	800cdb6 <memcpy+0xe>
 800cdc2:	bd10      	pop	{r4, pc}

0800cdc4 <_free_r>:
 800cdc4:	b538      	push	{r3, r4, r5, lr}
 800cdc6:	4605      	mov	r5, r0
 800cdc8:	2900      	cmp	r1, #0
 800cdca:	d041      	beq.n	800ce50 <_free_r+0x8c>
 800cdcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cdd0:	1f0c      	subs	r4, r1, #4
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	bfb8      	it	lt
 800cdd6:	18e4      	addlt	r4, r4, r3
 800cdd8:	f7ff ff4e 	bl	800cc78 <__malloc_lock>
 800cddc:	4a1d      	ldr	r2, [pc, #116]	@ (800ce54 <_free_r+0x90>)
 800cdde:	6813      	ldr	r3, [r2, #0]
 800cde0:	b933      	cbnz	r3, 800cdf0 <_free_r+0x2c>
 800cde2:	6063      	str	r3, [r4, #4]
 800cde4:	6014      	str	r4, [r2, #0]
 800cde6:	4628      	mov	r0, r5
 800cde8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cdec:	f7ff bf4a 	b.w	800cc84 <__malloc_unlock>
 800cdf0:	42a3      	cmp	r3, r4
 800cdf2:	d908      	bls.n	800ce06 <_free_r+0x42>
 800cdf4:	6820      	ldr	r0, [r4, #0]
 800cdf6:	1821      	adds	r1, r4, r0
 800cdf8:	428b      	cmp	r3, r1
 800cdfa:	bf01      	itttt	eq
 800cdfc:	6819      	ldreq	r1, [r3, #0]
 800cdfe:	685b      	ldreq	r3, [r3, #4]
 800ce00:	1809      	addeq	r1, r1, r0
 800ce02:	6021      	streq	r1, [r4, #0]
 800ce04:	e7ed      	b.n	800cde2 <_free_r+0x1e>
 800ce06:	461a      	mov	r2, r3
 800ce08:	685b      	ldr	r3, [r3, #4]
 800ce0a:	b10b      	cbz	r3, 800ce10 <_free_r+0x4c>
 800ce0c:	42a3      	cmp	r3, r4
 800ce0e:	d9fa      	bls.n	800ce06 <_free_r+0x42>
 800ce10:	6811      	ldr	r1, [r2, #0]
 800ce12:	1850      	adds	r0, r2, r1
 800ce14:	42a0      	cmp	r0, r4
 800ce16:	d10b      	bne.n	800ce30 <_free_r+0x6c>
 800ce18:	6820      	ldr	r0, [r4, #0]
 800ce1a:	4401      	add	r1, r0
 800ce1c:	1850      	adds	r0, r2, r1
 800ce1e:	4283      	cmp	r3, r0
 800ce20:	6011      	str	r1, [r2, #0]
 800ce22:	d1e0      	bne.n	800cde6 <_free_r+0x22>
 800ce24:	6818      	ldr	r0, [r3, #0]
 800ce26:	685b      	ldr	r3, [r3, #4]
 800ce28:	6053      	str	r3, [r2, #4]
 800ce2a:	4408      	add	r0, r1
 800ce2c:	6010      	str	r0, [r2, #0]
 800ce2e:	e7da      	b.n	800cde6 <_free_r+0x22>
 800ce30:	d902      	bls.n	800ce38 <_free_r+0x74>
 800ce32:	230c      	movs	r3, #12
 800ce34:	602b      	str	r3, [r5, #0]
 800ce36:	e7d6      	b.n	800cde6 <_free_r+0x22>
 800ce38:	6820      	ldr	r0, [r4, #0]
 800ce3a:	1821      	adds	r1, r4, r0
 800ce3c:	428b      	cmp	r3, r1
 800ce3e:	bf04      	itt	eq
 800ce40:	6819      	ldreq	r1, [r3, #0]
 800ce42:	685b      	ldreq	r3, [r3, #4]
 800ce44:	6063      	str	r3, [r4, #4]
 800ce46:	bf04      	itt	eq
 800ce48:	1809      	addeq	r1, r1, r0
 800ce4a:	6021      	streq	r1, [r4, #0]
 800ce4c:	6054      	str	r4, [r2, #4]
 800ce4e:	e7ca      	b.n	800cde6 <_free_r+0x22>
 800ce50:	bd38      	pop	{r3, r4, r5, pc}
 800ce52:	bf00      	nop
 800ce54:	24004df4 	.word	0x24004df4

0800ce58 <_init>:
 800ce58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce5a:	bf00      	nop
 800ce5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce5e:	bc08      	pop	{r3}
 800ce60:	469e      	mov	lr, r3
 800ce62:	4770      	bx	lr

0800ce64 <_fini>:
 800ce64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce66:	bf00      	nop
 800ce68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce6a:	bc08      	pop	{r3}
 800ce6c:	469e      	mov	lr, r3
 800ce6e:	4770      	bx	lr
