\doxysection{DBGMCU\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_b_g_m_c_u___type_def}\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}


Debug MCU.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IDCODE}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ APB1\+FZR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ APB1\+FZR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ APB2\+FZ}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Debug MCU. 

Definition at line \textbf{ 377} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_d_b_g_m_c_u___type_def_a28c36c82c92159d332e737b3eb3e91f8}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB1FZR1@{APB1FZR1}}
\index{APB1FZR1@{APB1FZR1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{APB1FZR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t APB1\+FZR1}

Debug MCU APB1 freeze register 1, Address offset\+: 0x08 

Definition at line \textbf{ 381} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_b_g_m_c_u___type_def_acd2e6232df2a59e1404b361408dcd3af}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB1FZR2@{APB1FZR2}}
\index{APB1FZR2@{APB1FZR2}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{APB1FZR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t APB1\+FZR2}

Debug MCU APB1 freeze register 2, Address offset\+: 0x0C 

Definition at line \textbf{ 382} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB2FZ@{APB2FZ}}
\index{APB2FZ@{APB2FZ}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{APB2FZ}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t APB2\+FZ}

Debug MCU APB2 freeze register, Address offset\+: 0x10 

Definition at line \textbf{ 383} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

Debug MCU configuration register, Address offset\+: 0x04 

Definition at line \textbf{ 380} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!IDCODE@{IDCODE}}
\index{IDCODE@{IDCODE}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{IDCODE}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IDCODE}

MCU device ID code, Address offset\+: 0x00 

Definition at line \textbf{ 379} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
