{
  "module_name": "nau8822.h",
  "hash_id": "c9e5988291e80a8ce38bcf80cd3ff4c22b69c9399aae9825c3749e97abc0f995",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/nau8822.h",
  "human_readable_source": " \n \n\n#ifndef __NAU8822_H__\n#define __NAU8822_H__\n\n#define NAU8822_REG_RESET\t\t\t0x00\n#define NAU8822_REG_POWER_MANAGEMENT_1\t\t0x01\n#define NAU8822_REG_POWER_MANAGEMENT_2\t\t0x02\n#define NAU8822_REG_POWER_MANAGEMENT_3\t\t0x03\n#define NAU8822_REG_AUDIO_INTERFACE\t\t0x04\n#define NAU8822_REG_COMPANDING_CONTROL\t\t0x05\n#define NAU8822_REG_CLOCKING\t\t\t0x06\n#define NAU8822_REG_ADDITIONAL_CONTROL\t\t0x07\n#define NAU8822_REG_GPIO_CONTROL\t\t0x08\n#define NAU8822_REG_JACK_DETECT_CONTROL_1\t0x09\n#define NAU8822_REG_DAC_CONTROL\t\t\t0x0A\n#define NAU8822_REG_LEFT_DAC_DIGITAL_VOLUME\t0x0B\n#define NAU8822_REG_RIGHT_DAC_DIGITAL_VOLUME\t0x0C\n#define NAU8822_REG_JACK_DETECT_CONTROL_2\t0x0D\n#define NAU8822_REG_ADC_CONTROL\t\t\t0x0E\n#define NAU8822_REG_LEFT_ADC_DIGITAL_VOLUME\t0x0F\n#define NAU8822_REG_RIGHT_ADC_DIGITAL_VOLUME\t0x10\n#define NAU8822_REG_EQ1\t\t\t\t0x12\n#define NAU8822_REG_EQ2\t\t\t\t0x13\n#define NAU8822_REG_EQ3\t\t\t\t0x14\n#define NAU8822_REG_EQ4\t\t\t\t0x15\n#define NAU8822_REG_EQ5\t\t\t\t0x16\n#define NAU8822_REG_DAC_LIMITER_1\t\t0x18\n#define NAU8822_REG_DAC_LIMITER_2\t\t0x19\n#define NAU8822_REG_NOTCH_FILTER_1\t\t0x1B\n#define NAU8822_REG_NOTCH_FILTER_2\t\t0x1C\n#define NAU8822_REG_NOTCH_FILTER_3\t\t0x1D\n#define NAU8822_REG_NOTCH_FILTER_4\t\t0x1E\n#define NAU8822_REG_ALC_CONTROL_1\t\t0x20\n#define NAU8822_REG_ALC_CONTROL_2\t\t0x21\n#define NAU8822_REG_ALC_CONTROL_3\t\t0x22\n#define NAU8822_REG_NOISE_GATE\t\t\t0x23\n#define NAU8822_REG_PLL_N\t\t\t0x24\n#define NAU8822_REG_PLL_K1\t\t\t0x25\n#define NAU8822_REG_PLL_K2\t\t\t0x26\n#define NAU8822_REG_PLL_K3\t\t\t0x27\n#define NAU8822_REG_3D_CONTROL\t\t\t0x29\n#define NAU8822_REG_RIGHT_SPEAKER_CONTROL\t0x2B\n#define NAU8822_REG_INPUT_CONTROL\t\t0x2C\n#define NAU8822_REG_LEFT_INP_PGA_CONTROL\t0x2D\n#define NAU8822_REG_RIGHT_INP_PGA_CONTROL\t0x2E\n#define NAU8822_REG_LEFT_ADC_BOOST_CONTROL\t0x2F\n#define NAU8822_REG_RIGHT_ADC_BOOST_CONTROL\t0x30\n#define NAU8822_REG_OUTPUT_CONTROL\t\t0x31\n#define NAU8822_REG_LEFT_MIXER_CONTROL\t\t0x32\n#define NAU8822_REG_RIGHT_MIXER_CONTROL\t\t0x33\n#define NAU8822_REG_LHP_VOLUME\t\t\t0x34\n#define NAU8822_REG_RHP_VOLUME\t\t\t0x35\n#define NAU8822_REG_LSPKOUT_VOLUME\t\t0x36\n#define NAU8822_REG_RSPKOUT_VOLUME\t\t0x37\n#define NAU8822_REG_AUX2_MIXER\t\t\t0x38\n#define NAU8822_REG_AUX1_MIXER\t\t\t0x39\n#define NAU8822_REG_POWER_MANAGEMENT_4\t\t0x3A\n#define NAU8822_REG_LEFT_TIME_SLOT\t\t0x3B\n#define NAU8822_REG_MISC\t\t\t0x3C\n#define NAU8822_REG_RIGHT_TIME_SLOT\t\t0x3D\n#define NAU8822_REG_DEVICE_REVISION\t\t0x3E\n#define NAU8822_REG_DEVICE_ID\t\t\t0x3F\n#define NAU8822_REG_DAC_DITHER\t\t\t0x41\n#define NAU8822_REG_ALC_ENHANCE_1\t\t0x46\n#define NAU8822_REG_ALC_ENHANCE_2\t\t0x47\n#define NAU8822_REG_192KHZ_SAMPLING\t\t0x48\n#define NAU8822_REG_MISC_CONTROL\t\t0x49\n#define NAU8822_REG_INPUT_TIEOFF\t\t0x4A\n#define NAU8822_REG_POWER_REDUCTION\t\t0x4B\n#define NAU8822_REG_AGC_PEAK2PEAK\t\t0x4C\n#define NAU8822_REG_AGC_PEAK_DETECT\t\t0x4D\n#define NAU8822_REG_AUTOMUTE_CONTROL\t\t0x4E\n#define NAU8822_REG_OUTPUT_TIEOFF\t\t0x4F\n#define NAU8822_REG_MAX_REGISTER\t\tNAU8822_REG_OUTPUT_TIEOFF\n\n \n#define NAU8822_REFIMP_MASK\t\t\t0x3\n#define NAU8822_REFIMP_80K\t\t\t0x1\n#define NAU8822_REFIMP_300K\t\t\t0x2\n#define NAU8822_REFIMP_3K\t\t\t0x3\n#define NAU8822_IOBUF_EN\t\t\t(0x1 << 2)\n#define NAU8822_ABIAS_EN\t\t\t(0x1 << 3)\n#define NAU8822_PLL_EN_MASK\t\t\t(0x1 << 5)\n#define NAU8822_PLL_ON\t\t\t\t(0x1 << 5)\n#define NAU8822_PLL_OFF\t\t\t\t(0x0 << 5)\n\n \n#define NAU8822_AIFMT_MASK\t\t\t(0x3 << 3)\n#define NAU8822_WLEN_MASK\t\t\t(0x3 << 5)\n#define NAU8822_WLEN_20\t\t\t\t(0x1 << 5)\n#define NAU8822_WLEN_24\t\t\t\t(0x2 << 5)\n#define NAU8822_WLEN_32\t\t\t\t(0x3 << 5)\n#define NAU8822_LRP_MASK\t\t\t(0x1 << 7)\n#define NAU8822_BCLKP_MASK\t\t\t(0x1 << 8)\n\n \n#define NAU8822_ADDAP_SFT\t\t\t0\n#define NAU8822_ADCCM_SFT\t\t\t1\n#define NAU8822_DACCM_SFT\t\t\t3\n\n \n#define NAU8822_CLKIOEN_MASK\t\t\t0x1\n#define NAU8822_CLK_MASTER\t\t\t0x1\n#define NAU8822_CLK_SLAVE\t\t\t0x0\n#define NAU8822_MCLKSEL_SFT\t\t\t5\n#define NAU8822_MCLKSEL_MASK\t\t\t(0x7 << 5)\n#define NAU8822_BCLKSEL_SFT\t\t\t2\n#define NAU8822_BCLKSEL_MASK\t\t\t(0x7 << 2)\n#define NAU8822_BCLKDIV_1\t\t\t(0x0 << 2)\n#define NAU8822_BCLKDIV_2\t\t\t(0x1 << 2)\n#define NAU8822_BCLKDIV_4\t\t\t(0x2 << 2)\n#define NAU8822_BCLKDIV_8\t\t\t(0x3 << 2)\n#define NAU8822_BCLKDIV_16\t\t\t(0x4 << 2)\n#define NAU8822_CLKM_MASK\t\t\t(0x1 << 8)\n#define NAU8822_CLKM_MCLK\t\t\t(0x0 << 8)\n#define NAU8822_CLKM_PLL\t\t\t(0x1 << 8)\n\n \n#define NAU8822_SMPLR_SFT\t\t\t1\n#define NAU8822_SMPLR_MASK\t\t\t(0x7 << 1)\n#define NAU8822_SMPLR_48K\t\t\t(0x0 << 1)\n#define NAU8822_SMPLR_32K\t\t\t(0x1 << 1)\n#define NAU8822_SMPLR_24K\t\t\t(0x2 << 1)\n#define NAU8822_SMPLR_16K\t\t\t(0x3 << 1)\n#define NAU8822_SMPLR_12K\t\t\t(0x4 << 1)\n#define NAU8822_SMPLR_8K\t\t\t(0x5 << 1)\n\n \n#define NAU8822_EQ1GC_SFT\t\t\t0\n#define NAU8822_EQ1CF_SFT\t\t\t5\n#define NAU8822_EQM_SFT\t\t\t\t8\n\n \n#define NAU8822_EQ2GC_SFT\t\t\t0\n#define NAU8822_EQ2CF_SFT\t\t\t5\n#define NAU8822_EQ2BW_SFT\t\t\t8\n\n \n#define NAU8822_EQ3GC_SFT\t\t\t0\n#define NAU8822_EQ3CF_SFT\t\t\t5\n#define NAU8822_EQ3BW_SFT\t\t\t8\n\n \n#define NAU8822_EQ4GC_SFT\t\t\t0\n#define NAU8822_EQ4CF_SFT\t\t\t5\n#define NAU8822_EQ4BW_SFT\t\t\t8\n\n \n#define NAU8822_EQ5GC_SFT\t\t\t0\n#define NAU8822_EQ5CF_SFT\t\t\t5\n\n \n#define NAU8822_ALCMINGAIN_SFT\t\t\t0\n#define NAU8822_ALCMXGAIN_SFT\t\t\t3\n#define NAU8822_ALCEN_SFT\t\t\t7\n\n \n#define NAU8822_ALCSL_SFT\t\t\t0\n#define NAU8822_ALCHT_SFT\t\t\t4\n\n \n#define NAU8822_ALCATK_SFT\t\t\t0\n#define NAU8822_ALCDCY_SFT\t\t\t4\n#define NAU8822_ALCM_SFT\t\t\t8\n\n \n#define NAU8822_PLLMCLK_DIV2\t\t\t(0x1 << 4)\n#define NAU8822_PLLN_MASK\t\t\t0xF\n\n#define NAU8822_PLLK1_SFT\t\t\t18\n#define NAU8822_PLLK1_MASK\t\t\t0x3F\n\n \n#define NAU8822_PLLK2_SFT\t\t\t9\n#define NAU8822_PLLK2_MASK\t\t\t0x1FF\n\n \n#define NAU8822_PLLK3_MASK\t\t\t0x1FF\n\n \n#define NAU8822_RMIXMUT\t\t\t\t0x20\n#define NAU8822_RSUBBYP\t\t\t\t0x10\n\n#define NAU8822_RAUXRSUBG_SFT\t\t\t1\n#define NAU8822_RAUXRSUBG_MASK\t\t\t0x0E\n\n#define NAU8822_RAUXSMUT\t\t\t0x01\n\n \nenum {\n\tNAU8822_CLK_MCLK,\n\tNAU8822_CLK_PLL,\n};\n\nstruct nau8822_pll {\n\tint pre_factor;\n\tint mclk_scaler;\n\tint pll_frac;\n\tint pll_int;\n\tint freq_in;\n\tint freq_out;\n};\n\n \nstruct nau8822 {\n\tstruct device *dev;\n\tstruct regmap *regmap;\n\tint mclk_idx;\n\tstruct nau8822_pll pll;\n\tint sysclk;\n\tint div_id;\n};\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}