$date
	Tue Jun 03 14:47:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_button_on_a_FSM $end
$var wire 1 ! y $end
$var reg 1 " button $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " button $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 % state $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
0"
0!
$end
#5000
1#
#10000
0#
#12000
0$
#15000
1#
#20000
0#
#22000
1"
#25000
1!
1%
1#
#30000
0#
#35000
1#
#40000
0#
#42000
0"
#45000
0!
0%
1#
#50000
0#
#55000
1#
#60000
0#
#62000
1"
#65000
1!
1%
1#
#70000
0#
#72000
0"
#75000
0!
0%
1#
#80000
0#
#85000
1#
#87000
1"
#90000
0#
#95000
1!
1%
1#
#97000
0"
#100000
0#
#105000
0!
0%
1#
#107000
1"
#110000
0#
#112000
1$
#115000
1#
#120000
0#
#122000
0$
#125000
1!
1%
1#
#130000
0#
#132000
0"
#135000
0!
0%
1#
#140000
0#
#145000
1#
#150000
0#
#152000
