[   11.013613] RTW: mac_id : 0
[   11.013618] RTW: wireless_mode : 0x0b
[   11.013624] RTW: mimo_type : 0
[   11.013629] RTW: static smps : N
[   11.013636] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   11.013641] RTW: rate_id : 3
[   11.013647] RTW: rssi : -1 (%), rssi_level : 0
[   11.013653] RTW: is_support_sgi : Y, is_vht_enable : N
[   11.013659] RTW: disable_ra : N, disable_pt : N
[   11.013664] RTW: is_noisy : N
[   11.013670] RTW: txrx_state : 0
[   11.013676] RTW: curr_tx_rate : CCK_1M (L)
[   11.013682] RTW: curr_tx_bw : 20MHz
[   11.013687] RTW: curr_retry_ratio : 0
[   11.013693] RTW: ra_mask : 0x00000000000fffff
[   11.013693] 
[   11.015652] RTW: recv eapol packet 1/4
[   11.016808] RTW: send eapol packet 2/4
[   11.022259] RTW: recv eapol packet 3/4
[   11.022628] RTW: send eapol packet 4/4
[   11.023824] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   11.024121] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.821432] codec_codec_ctl: set repaly channel...
[   13.821470] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.821477] codec_codec_ctl: set sample rate...
[   13.821563] codec_codec_ctl: set device...
[   14.059184] codec_set_device: set device: speaker...
[   45.278584] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   45.285715] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   45.285732] *** PROBE: ISP device allocated successfully: 80514000 ***
[   45.285748] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   45.285754] *** PROBE: ISP device mutex and spinlock initialized ***
[   45.285760] *** PROBE: Event callback structure initialized at 0x80565680 (offset 0xc from isp_dev) ***
[   45.285770] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   45.285778] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   45.285784] *** PROBE: Platform data: c06b7400 ***
[   45.285789] *** PROBE: Platform data validation passed ***
[   45.285794] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   45.285800] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   45.285806] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   45.285812] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   45.285818] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   45.304464] All ISP subdev platform drivers registered successfully
[   45.307246] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   45.307260] *** Registering platform device 0 from platform data ***
[   45.316034] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   45.316049] *** tx_isp_subdev_init: pdev=c06b70e0, sd=85217c00, ops=c06b7700 ***
[   45.316056] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   45.316062] *** tx_isp_subdev_init: ops=c06b7700, ops->core=c06b7734 ***
[   45.316068] *** tx_isp_subdev_init: ops->core->init=c066d0e8 ***
[   45.316075] *** tx_isp_subdev_init: Set sd->dev=c06b70f0, sd->pdev=c06b70e0 ***
[   45.316082] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   45.316088] tx_isp_module_init: Module initialized for isp-w00
[   45.316094] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   45.316100] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   45.316106] tx_isp_subdev_init: platform_get_resource returned c06b71d8 for device isp-w00
[   45.316114] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   45.316123] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   45.316129] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   45.316137] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b70e0, sd=85217c00, ourISPdev=80514000 ***
[   45.316144] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[   45.316150] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   45.316155] *** DEBUG: About to check device name matches ***
[   45.316162] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   45.316168] *** LINKED CSI device: 85217c00, regs: b0022000 ***
[   45.316174] *** CSI PROBE: Set dev_priv to csi_dev 85217c00 AFTER subdev_init ***
[   45.316181] *** CSI PROBE: Set host_priv to csi_dev 85217c00 AFTER subdev_init ***
[   45.316187] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   45.316193] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   45.316212] *** Platform device 0 (isp-w00) registered successfully ***
[   45.316219] *** Registering platform device 1 from platform data ***
[   45.319473] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   45.319488] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   45.319494] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   45.319500] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   45.319507] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   45.319513] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   45.319519] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   45.319524] *** VIC will operate in FULL mode with complete buffer operations ***
[   45.319530] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   45.319537] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   45.319543] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   45.319549] *** VIC PROBE: Stored vic_dev pointer 80566000 in subdev dev_priv ***
[   45.319556] *** VIC PROBE: Set host_priv to vic_dev 80566000 for Binary Ninja compatibility ***
[   45.319561] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   45.319568] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   45.319576] *** tx_isp_subdev_init: pdev=c06b71f8, sd=80566000, ops=c06b7680 ***
[   45.319582] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   45.319589] *** tx_isp_subdev_init: ops=c06b7680, ops->core=c06b769c ***
[   45.319595] *** tx_isp_subdev_init: ops->core->init=c06828a4 ***
[   45.319602] *** tx_isp_subdev_init: Set sd->dev=c06b7208, sd->pdev=c06b71f8 ***
[   45.319609] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   45.319615] tx_isp_module_init: Module initialized for isp-w02
[   45.319620] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   45.319629] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   45.319636] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   45.319646] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675760, thread=c0668584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[   45.319654] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675760, thread=c0668584 ***
[   45.321940] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   45.321951] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   45.321958] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   45.321966] tx_isp_subdev_init: platform_get_resource returned c06b72f0 for device isp-w02
[   45.321974] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   45.321984] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   45.321990] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   45.321998] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b71f8, sd=80566000, ourISPdev=80514000 ***
[   45.322005] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[   45.322010] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   45.322016] *** DEBUG: About to check device name matches ***
[   45.322022] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   45.322028] *** DEBUG: Retrieved vic_dev from subdev data: 80566000 ***
[   45.322034] *** DEBUG: About to set ourISPdev->vic_dev = 80566000 ***
[   45.322040] *** DEBUG: ourISPdev before linking: 80514000 ***
[   45.322046] *** DEBUG: ourISPdev->vic_dev set to: 80566000 ***
[   45.322052] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   45.322057] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   45.322063] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   45.322070] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   45.322076] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   45.322082] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   45.322088] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   45.322110] *** Platform device 1 (isp-w02) registered successfully ***
[   45.322116] *** Registering platform device 2 from platform data ***
[   45.322444] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   45.322460] *** tx_isp_subdev_init: pdev=c06b7008, sd=8520ee00, ops=c06b8564 ***
[   45.322466] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   45.322474] *** tx_isp_subdev_init: ops=c06b8564, ops->core=c06b8584 ***
[   45.322480] *** tx_isp_subdev_init: ops->core->init=c068efe4 ***
[   45.322486] *** tx_isp_subdev_init: Set sd->dev=c06b7018, sd->pdev=c06b7008 ***
[   45.322493] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b8564 ***
[   45.322500] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7700 ***
[   45.322506] tx_isp_module_init: Module initialized for isp-w01
[   45.322512] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   45.322520] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7008, sd=8520ee00, ourISPdev=80514000 ***
[   45.322527] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[   45.322533] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   45.322538] *** DEBUG: About to check device name matches ***
[   45.322544] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   45.322550] *** LINKED VIN device: 8520ee00 ***
[   45.322557] *** VIN SUBDEV OPS CONFIGURED: core=c06b8584, video=c06b8578, s_stream=c068f1dc ***
[   45.322564] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   45.322571] *** VIN PROBE: Set dev_priv to vin_dev 8520ee00 AFTER subdev_init ***
[   45.322577] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   45.322596] *** Platform device 2 (isp-w01) registered successfully ***
[   45.322602] *** Registering platform device 3 from platform data ***
[   45.326137] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   45.326152] *** tx_isp_subdev_init: pdev=c06b6ec8, sd=8520ea00, ops=c06b77b4 ***
[   45.326158] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   45.326166] *** tx_isp_subdev_init: ops=c06b77b4, ops->core=c06be63c ***
[   45.326171] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   45.326178] *** tx_isp_subdev_init: Set sd->dev=c06b6ed8, sd->pdev=c06b6ec8 ***
[   45.326184] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b77b4 ***
[   45.326191] *** tx_isp_subdev_init: ops->sensor=c06be630, csi_subdev_ops=c06b7700 ***
[   45.326197] tx_isp_module_init: Module initialized for isp-fs
[   45.326202] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   45.326209] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   45.326216] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   45.326222] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   45.326229] *** FS PROBE: Set dev_priv to fs_dev 8520ea00 AFTER subdev_init ***
[   45.326236] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   45.326255] *** Platform device 3 (isp-fs) registered successfully ***
[   45.326262] *** Registering platform device 4 from platform data ***
[   45.336250] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   45.336264] *** tx_isp_create_core_device: Creating ISP core device ***
[   45.336273] *** tx_isp_create_core_device: Core device created successfully: 80566400 ***
[   45.336280] *** CORE PROBE: Set dev_priv to core_dev 80566400 ***
[   45.336286] *** CORE PROBE: Set host_priv to core_dev 80566400 - PREVENTS BadVA CRASH ***
[   45.336292] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   45.336300] *** tx_isp_subdev_init: pdev=c06b6d90, sd=80566400, ops=c06b74b8 ***
[   45.336306] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   45.336313] *** tx_isp_subdev_init: ops=c06b74b8, ops->core=c06b74e4 ***
[   45.336319] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   45.336326] *** tx_isp_subdev_init: Set sd->dev=c06b6da0, sd->pdev=c06b6d90 ***
[   45.336332] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   45.336338] tx_isp_module_init: Module initialized for isp-m0
[   45.336344] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   45.336352] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   45.336359] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   45.336369] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675760, thread=c0668584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[   45.336377] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675760, thread=c0668584 ***
[   45.338640] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   45.338651] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   45.338658] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   45.338667] tx_isp_subdev_init: platform_get_resource returned c06b6e90 for device isp-m0
[   45.338675] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   45.338685] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   45.338691] *** tx_isp_subdev_init: Clock count stored: 3 ***
[   45.338699] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6d90, sd=80566400, ourISPdev=80514000 ***
[   45.338706] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[   45.338712] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   45.338717] *** DEBUG: About to check device name matches ***
[   45.338724] *** DEBUG: CORE device name matched! Setting up Core device ***
[   45.338730] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   45.338738] *** tx_isp_link_core_device: Linking core device 80566400 to ISP device 80514000 ***
[   45.338743] *** tx_isp_link_core_device: Core device linked successfully ***
[   45.338750] *** Core subdev already registered at slot 3: 80566400 ***
[   45.338756] *** LINKED CORE device: 80566400 ***
[   45.338761] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   45.338766] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   45.338773] *** tx_isp_core_device_init: Initializing core device: 80566400 ***
[   45.338784] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   45.338790] *** tx_isp_core_device_init: Core device initialized successfully ***
[   45.338796] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   45.338803] *** tx_isp_link_core_device: Linking core device 80566400 to ISP device 80514000 ***
[   45.338808] *** tx_isp_link_core_device: Core device linked successfully ***
[   45.338815] *** Core subdev already registered at slot 3: 80566400 ***
[   45.338828] *** tx_isp_core_probe: Assigned frame_channels=80566800 to core_dev ***
[   45.338834] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   45.338840] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   45.338846] *** tx_isp_core_probe: Calling sensor_early_init ***
[   45.338851] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   45.338857] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   45.338862] *** tx_isp_core_probe: Core device setup complete ***
[   45.338868] ***   - Core device: 80566400 ***
[   45.338873] ***   - Channel count: 6 ***
[   45.338878] ***   - Linked to ISP device: 80514000 ***
[   45.338884] *** tx_isp_core_probe: Initializing core tuning system ***
[   45.338890] isp_core_tuning_init: Initializing tuning data structure
[   45.338902] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   45.338908] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   45.338914] *** SAFE: mode_flag properly initialized using struct member access ***
[   45.338919] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   45.338924] *** tx_isp_core_probe: Set platform driver data ***
[   45.338929] *** tx_isp_core_probe: Set global core device reference ***
[   45.338934] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   45.338940] ***   - Core device: 80566400 ***
[   45.338946] ***   - Tuning device: 84d56000 ***
[   45.338951] *** tx_isp_core_probe: Creating frame channel devices ***
[   45.338956] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   45.339427] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   45.341947] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   45.344481] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   45.349362] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   45.349372] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   45.349378] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   45.349384] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   45.349390] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   45.349398] tisp_code_create_tuning_node: Allocated dynamic major 251
[   45.358912] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   45.358923] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   45.358929] *** tx_isp_core_probe: Core probe completed successfully ***
[   45.358949] *** Platform device 4 (isp-m0) registered successfully ***
[   45.358955] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   45.358978] *** Created /proc/jz/isp directory ***
[   45.358987] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   45.358996] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   45.359002] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   45.359010] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684a70 ***
[   45.359017] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 80566000 for isp-w02 ***
[   45.359026] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   45.359032] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   45.359041] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   45.359050] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   45.359060] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   45.359065] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   45.359070] *** Misc device registration handled via main tx-isp device ***
[   45.359076] *** Misc device registration handled via main tx-isp device ***
[   45.359081] *** Misc device registration handled via main tx-isp device ***
[   45.359086] *** Misc device registration handled via main tx-isp device ***
[   45.359092] *** Misc device registration handled via main tx-isp device ***
[   45.359097] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   45.359106] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   45.359114] *** Frame channel 1 initialized: 640x360, state=2 ***
[   45.359195] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   45.359205] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 80566000 ***
[   45.359211] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   45.359216] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   45.359223] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   45.359230] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   45.359236] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   45.359241] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   45.359246] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   45.359252] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   45.359258] *** PROBE: Binary Ninja reference implementation complete ***
[   45.361742] *** tx_isp_init: Platform device and driver registered successfully ***
[   46.846644] === gc2053 SENSOR MODULE INIT ===
[   46.849115] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[    8.207896] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.207928] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.207961] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.207994] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208026] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208059] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208092] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208124] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208157] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208190] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    8.208222] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    8.208254] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    8.208286] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    8.208318] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    8.208350] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    8.208382] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    8.208414] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208446] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208479] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208512] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208544] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208577] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208610] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208642] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208675] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208708] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208740] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208773] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208806] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208838] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208880] RTW: hal_com_config_channel_plan chplan:0x20
[    8.292811] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.292825] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.292832] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.292839] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.292846] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.292852] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.292859] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.292866] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.292872] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.294086] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.314081] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.327330] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.342876] RTW: module init ret=0
[    8.971811] RTW: txpath=0x1, rxpath=0x1
[    8.971823] RTW: txpath_1ss:0x1, num:1
[    9.057658] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.743101] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.999841] RTW: start auth
[   11.004427] RTW: auth success, start assoc
[   11.012038] RTW: assoc success
[   11.012129] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   11.013602] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   11.013613] RTW: mac_id : 0
[   11.013618] RTW: wireless_mode : 0x0b
[   11.013624] RTW: mimo_type : 0
[   11.013629] RTW: static smps : N
[   11.013636] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   11.013641] RTW: rate_id : 3
[   11.013647] RTW: rssi : -1 (%), rssi_level : 0
[   11.013653] RTW: is_support_sgi : Y, is_vht_enable : N
[   11.013659] RTW: disable_ra : N, disable_pt : N
[   11.013664] RTW: is_noisy : N
[   11.013670] RTW: txrx_state : 0
[   11.013676] RTW: curr_tx_rate : CCK_1M (L)
[   11.013682] RTW: curr_tx_bw : 20MHz
[   11.013687] RTW: curr_retry_ratio : 0
[   11.013693] RTW: ra_mask : 0x00000000000fffff
[   11.013693] 
[   11.015652] RTW: recv eapol packet 1/4
[   11.016808] RTW: send eapol packet 2/4
[   11.022259] RTW: recv eapol packet 3/4
[   11.022628] RTW: send eapol packet 4/4
[   11.023824] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   11.024121] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.821432] codec_codec_ctl: set repaly channel...
[   13.821470] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.821477] codec_codec_ctl: set sample rate...
[   13.821563] codec_codec_ctl: set device...
[   14.059184] codec_set_device: set device: speaker...
[   45.278584] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   45.285715] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   45.285732] *** PROBE: ISP device allocated successfully: 80514000 ***
[   45.285748] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   45.285754] *** PROBE: ISP device mutex and spinlock initialized ***
[   45.285760] *** PROBE: Event callback structure initialized at 0x80565680 (offset 0xc from isp_dev) ***
[   45.285770] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   45.285778] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   45.285784] *** PROBE: Platform data: c06b7400 ***
[   45.285789] *** PROBE: Platform data validation passed ***
[   45.285794] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   45.285800] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   45.285806] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   45.285812] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   45.285818] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   45.304464] All ISP subdev platform drivers registered successfully
[   45.307246] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   45.307260] *** Registering platform device 0 from platform data ***
[   45.316034] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   45.316049] *** tx_isp_subdev_init: pdev=c06b70e0, sd=85217c00, ops=c06b7700 ***
[   45.316056] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   45.316062] *** tx_isp_subdev_init: ops=c06b7700, ops->core=c06b7734 ***
[   45.316068] *** tx_isp_subdev_init: ops->core->init=c066d0e8 ***
[   45.316075] *** tx_isp_subdev_init: Set sd->dev=c06b70f0, sd->pdev=c06b70e0 ***
[   45.316082] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   45.316088] tx_isp_module_init: Module initialized for isp-w00
[   45.316094] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   45.316100] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   45.316106] tx_isp_subdev_init: platform_get_resource returned c06b71d8 for device isp-w00
[   45.316114] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   45.316123] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   45.316129] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   45.316137] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b70e0, sd=85217c00, ourISPdev=80514000 ***
[   45.316144] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[   45.316150] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   45.316155] *** DEBUG: About to check device name matches ***
[   45.316162] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   45.316168] *** LINKED CSI device: 85217c00, regs: b0022000 ***
[   45.316174] *** CSI PROBE: Set dev_priv to csi_dev 85217c00 AFTER subdev_init ***
[   45.316181] *** CSI PROBE: Set host_priv to csi_dev 85217c00 AFTER subdev_init ***
[   45.316187] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   45.316193] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   45.316212] *** Platform device 0 (isp-w00) registered successfully ***
[   45.316219] *** Registering platform device 1 from platform data ***
[   45.319473] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   45.319488] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   45.319494] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   45.319500] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   45.319507] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   45.319513] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   45.319519] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   45.319524] *** VIC will operate in FULL mode with complete buffer operations ***
[   45.319530] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   45.319537] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   45.319543] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   45.319549] *** VIC PROBE: Stored vic_dev pointer 80566000 in subdev dev_priv ***
[   45.319556] *** VIC PROBE: Set host_priv to vic_dev 80566000 for Binary Ninja compatibility ***
[   45.319561] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   45.319568] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   45.319576] *** tx_isp_subdev_init: pdev=c06b71f8, sd=80566000, ops=c06b7680 ***
[   45.319582] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   45.319589] *** tx_isp_subdev_init: ops=c06b7680, ops->core=c06b769c ***
[   45.319595] *** tx_isp_subdev_init: ops->core->init=c06828a4 ***
[   45.319602] *** tx_isp_subdev_init: Set sd->dev=c06b7208, sd->pdev=c06b71f8 ***
[   45.319609] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   45.319615] tx_isp_module_init: Module initialized for isp-w02
[   45.319620] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   45.319629] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   45.319636] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   45.319646] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675760, thread=c0668584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[   45.319654] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675760, thread=c0668584 ***
[   45.321940] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   45.321951] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   45.321958] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   45.321966] tx_isp_subdev_init: platform_get_resource returned c06b72f0 for device isp-w02
[   45.321974] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   45.321984] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   45.321990] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   45.321998] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b71f8, sd=80566000, ourISPdev=80514000 ***
[   45.322005] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[   45.322010] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   45.322016] *** DEBUG: About to check device name matches ***
[   45.322022] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   45.322028] *** DEBUG: Retrieved vic_dev from subdev data: 80566000 ***
[   45.322034] *** DEBUG: About to set ourISPdev->vic_dev = 80566000 ***
[   45.322040] *** DEBUG: ourISPdev before linking: 80514000 ***
[   45.322046] *** DEBUG: ourISPdev->vic_dev set to: 80566000 ***
[   45.322052] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   45.322057] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   45.322063] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   45.322070] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   45.322076] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   45.322082] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   45.322088] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   45.322110] *** Platform device 1 (isp-w02) registered successfully ***
[   45.322116] *** Registering platform device 2 from platform data ***
[   45.322444] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   45.322460] *** tx_isp_subdev_init: pdev=c06b7008, sd=8520ee00, ops=c06b8564 ***
[   45.322466] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   45.322474] *** tx_isp_subdev_init: ops=c06b8564, ops->core=c06b8584 ***
[   45.322480] *** tx_isp_subdev_init: ops->core->init=c068efe4 ***
[   45.322486] *** tx_isp_subdev_init: Set sd->dev=c06b7018, sd->pdev=c06b7008 ***
[   45.322493] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b8564 ***
[   45.322500] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7700 ***
[   45.322506] tx_isp_module_init: Module initialized for isp-w01
[   45.322512] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   45.322520] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7008, sd=8520ee00, ourISPdev=80514000 ***
[   45.322527] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[   45.322533] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   45.322538] *** DEBUG: About to check device name matches ***
[   45.322544] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   45.322550] *** LINKED VIN device: 8520ee00 ***
[   45.322557] *** VIN SUBDEV OPS CONFIGURED: core=c06b8584, video=c06b8578, s_stream=c068f1dc ***
[   45.322564] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   45.322571] *** VIN PROBE: Set dev_priv to vin_dev 8520ee00 AFTER subdev_init ***
[   45.322577] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   45.322596] *** Platform device 2 (isp-w01) registered successfully ***
[   45.322602] *** Registering platform device 3 from platform data ***
[   45.326137] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   45.326152] *** tx_isp_subdev_init: pdev=c06b6ec8, sd=8520ea00, ops=c06b77b4 ***
[   45.326158] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   45.326166] *** tx_isp_subdev_init: ops=c06b77b4, ops->core=c06be63c ***
[   45.326171] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   45.326178] *** tx_isp_subdev_init: Set sd->dev=c06b6ed8, sd->pdev=c06b6ec8 ***
[   45.326184] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b77b4 ***
[   45.326191] *** tx_isp_subdev_init: ops->sensor=c06be630, csi_subdev_ops=c06b7700 ***
[   45.326197] tx_isp_module_init: Module initialized for isp-fs
[   45.326202] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   45.326209] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   45.326216] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   45.326222] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   45.326229] *** FS PROBE: Set dev_priv to fs_dev 8520ea00 AFTER subdev_init ***
[   45.326236] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   45.326255] *** Platform device 3 (isp-fs) registered successfully ***
[   45.326262] *** Registering platform device 4 from platform data ***
[   45.336250] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   45.336264] *** tx_isp_create_core_device: Creating ISP core device ***
[   45.336273] *** tx_isp_create_core_device: Core device created successfully: 80566400 ***
[   45.336280] *** CORE PROBE: Set dev_priv to core_dev 80566400 ***
[   45.336286] *** CORE PROBE: Set host_priv to core_dev 80566400 - PREVENTS BadVA CRASH ***
[   45.336292] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   45.336300] *** tx_isp_subdev_init: pdev=c06b6d90, sd=80566400, ops=c06b74b8 ***
[   45.336306] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   45.336313] *** tx_isp_subdev_init: ops=c06b74b8, ops->core=c06b74e4 ***
[   45.336319] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   45.336326] *** tx_isp_subdev_init: Set sd->dev=c06b6da0, sd->pdev=c06b6d90 ***
[   45.336332] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   45.336338] tx_isp_module_init: Module initialized for isp-m0
[   45.336344] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   45.336352] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   45.336359] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   45.336369] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675760, thread=c0668584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[   45.336377] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675760, thread=c0668584 ***
[   45.338640] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   45.338651] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   45.338658] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   45.338667] tx_isp_subdev_init: platform_get_resource returned c06b6e90 for device isp-m0
[   45.338675] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   45.338685] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   45.338691] *** tx_isp_subdev_init: Clock count stored: 3 ***
[   45.338699] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6d90, sd=80566400, ourISPdev=80514000 ***
[   45.338706] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[   45.338712] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   45.338717] *** DEBUG: About to check device name matches ***
[   45.338724] *** DEBUG: CORE device name matched! Setting up Core device ***
[   45.338730] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   45.338738] *** tx_isp_link_core_device: Linking core device 80566400 to ISP device 80514000 ***
[   45.338743] *** tx_isp_link_core_device: Core device linked successfully ***
[   45.338750] *** Core subdev already registered at slot 3: 80566400 ***
[   45.338756] *** LINKED CORE device: 80566400 ***
[   45.338761] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   45.338766] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   45.338773] *** tx_isp_core_device_init: Initializing core device: 80566400 ***
[   45.338784] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   45.338790] *** tx_isp_core_device_init: Core device initialized successfully ***
[   45.338796] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   45.338803] *** tx_isp_link_core_device: Linking core device 80566400 to ISP device 80514000 ***
[   45.338808] *** tx_isp_link_core_device: Core device linked successfully ***
[   45.338815] *** Core subdev already registered at slot 3: 80566400 ***
[   45.338828] *** tx_isp_core_probe: Assigned frame_channels=80566800 to core_dev ***
[   45.338834] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   45.338840] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   45.338846] *** tx_isp_core_probe: Calling sensor_early_init ***
[   45.338851] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   45.338857] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   45.338862] *** tx_isp_core_probe: Core device setup complete ***
[   45.338868] ***   - Core device: 80566400 ***
[   45.338873] ***   - Channel count: 6 ***
[   45.338878] ***   - Linked to ISP device: 80514000 ***
[   45.338884] *** tx_isp_core_probe: Initializing core tuning system ***
[   45.338890] isp_core_tuning_init: Initializing tuning data structure
[   45.338902] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   45.338908] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   45.338914] *** SAFE: mode_flag properly initialized using struct member access ***
[   45.338919] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   45.338924] *** tx_isp_core_probe: Set platform driver data ***
[   45.338929] *** tx_isp_core_probe: Set global core device reference ***
[   45.338934] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   45.338940] ***   - Core device: 80566400 ***
[   45.338946] ***   - Tuning device: 84d56000 ***
[   45.338951] *** tx_isp_core_probe: Creating frame channel devices ***
[   45.338956] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   45.339427] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   45.341947] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   45.344481] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   45.349362] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   45.349372] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   45.349378] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   45.349384] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   45.349390] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   45.349398] tisp_code_create_tuning_node: Allocated dynamic major 251
[   45.358912] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   45.358923] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   45.358929] *** tx_isp_core_probe: Core probe completed successfully ***
[   45.358949] *** Platform device 4 (isp-m0) registered successfully ***
[   45.358955] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   45.358978] *** Created /proc/jz/isp directory ***
[   45.358987] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   45.358996] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   45.359002] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   45.359010] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684a70 ***
[   45.359017] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 80566000 for isp-w02 ***
[   45.359026] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   45.359032] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   45.359041] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   45.359050] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   45.359060] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   45.359065] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   45.359070] *** Misc device registration handled via main tx-isp device ***
[   45.359076] *** Misc device registration handled via main tx-isp device ***
[   45.359081] *** Misc device registration handled via main tx-isp device ***
[   45.359086] *** Misc device registration handled via main tx-isp device ***
[   45.359092] *** Misc device registration handled via main tx-isp device ***
[   45.359097] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   45.359106] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   45.359114] *** Frame channel 1 initialized: 640x360, state=2 ***
[   45.359195] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   45.359205] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 80566000 ***
[   45.359211] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   45.359216] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   45.359223] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   45.359230] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   45.359236] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   45.359241] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   45.359246] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   45.359252] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   45.359258] *** PROBE: Binary Ninja reference implementation complete ***
[   45.361742] *** tx_isp_init: Platform device and driver registered successfully ***
[   46.846644] === gc2053 SENSOR MODULE INIT ===
[   46.849115] gc2053 I2C driver registered, waiting for device creation by ISP
[   50.271327] RTW: recv eapol packet - WPA Group Key 1/2
[   50.271935] RTW: send eapol packet - WPA Group Key 2/2
[   50.272096] RTW: set group key camid:2, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   52.529694] ISP opened successfully
[   52.530032] ISP IOCTL: cmd=0x805056c1 arg=0x779fad60
[   52.530047] subdev_sensor_ops_ioctl: cmd=0x2000000
[   52.530053] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   52.530059] *** Creating I2C sensor device on adapter 0 ***
[   52.530068] *** Creating I2C device: gc2053 at 0x37 ***
[   52.530073] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   52.530081] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   52.530086] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   52.533120] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   52.540105] === GC2053 SENSOR PROBE START ===
[   52.540122] sensor_probe: client=855b6d00, addr=0x37, adapter=84074c10 (i2c0)
[   52.540128] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   52.540134] Requesting reset GPIO 18
[   52.540142] GPIO reset sequence: HIGH -> LOW -> HIGH
[   52.760353] GPIO reset sequence completed successfully
[   52.760366] === GPIO INITIALIZATION COMPLETE ===
[   52.760377] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   52.760391] sensor_probe: data_interface=1, sensor_max_fps=30
[   52.760397] sensor_probe: MIPI 30fps
[   52.760404] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   52.760411] *** tx_isp_subdev_init: pdev=c06e1168, sd=85f5b400, ops=c06e1248 ***
[   52.760417] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   52.760425] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   52.760431] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   52.760437] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   52.760444] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   52.760450] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   52.760457] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85f5b400 ***
[   52.760464] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   52.760469] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   52.760475] tx_isp_module_init: Module initialized for (null)
[   52.760481] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   52.760489] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=85f5b400, ourISPdev=80514000 ***
[   52.760497] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80514000 ***
[   52.760502] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   52.760507] *** DEBUG: About to check device name matches ***
[   52.760514] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   52.760521] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   52.760527] *** SENSOR subdev: 85f5b400, ops: c06e1248 ***
[   52.760533] *** SENSOR ops->sensor: c06e125c ***
[   52.760539] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   52.760545] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   52.760617] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   52.760625] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   52.760632] sensor_probe: I2C client association complete
[   52.760640]   sd=85f5b400, client=855b6d00, addr=0x37, adapter=i2c0
[   52.760646] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   52.760654] sensor_read: reg=0xf0, client=855b6d00, adapter=i2c0, addr=0x37
[   52.761151] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   52.761158] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   52.761164] *** SUCCESS: I2C communication working after GPIO reset! ***
[   52.761172] sensor_read: reg=0xf1, client=855b6d00, adapter=i2c0, addr=0x37
[   52.761658] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   52.761665] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   52.761670] === I2C COMMUNICATION TEST COMPLETE ===
[   52.761678] Registering gc2053 with ISP framework (sd=85f5b400, sensor=85f5b400)
[   52.761683] gc2053 registered with ISP framework successfully
[   52.761705] *** MIPS-SAFE: I2C device created successfully at 0x855b6d00 ***
[   52.761713] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   52.761719] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   52.761726] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   52.761733] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   52.761768] ISP IOCTL: cmd=0xc050561a arg=0x7fdd6e58
[   52.761775] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   52.761782] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   52.761790] ISP IOCTL: cmd=0xc050561a arg=0x7fdd6e58
[   52.761795] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   52.761801] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   52.761809] ISP IOCTL: cmd=0xc0045627 arg=0x7fdd6eb0
[   52.761819] ISP IOCTL: cmd=0x800856d5 arg=0x7fdd6ea8
[   52.761825] TX_ISP_GET_BUF: IOCTL handler called
[   52.761831] TX_ISP_GET_BUF: core_dev=80566400, isp_dev=80514000
[   52.761838] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   52.761845] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   52.833013] ISP IOCTL: cmd=0x800856d4 arg=0x7fdd6ea8
[   52.833027] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   52.833259] ISP IOCTL: cmd=0x40045626 arg=0x7fdd6ec0
[   52.833272] subdev_sensor_ops_ioctl: cmd=0x2000003
[   52.833278] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   52.833285] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   52.833290] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   52.833299] ISP IOCTL: cmd=0x80045612 arg=0x0
[   52.833306] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   52.833312] === ISP Subdevice Array Status ===
[   52.833320]   [0]: isp-w00 (sd=85217c00)
[   52.833327]   [1]: isp-w02 (sd=80566000)
[   52.833333]   [2]: isp-w01 (sd=8520ee00)
[   52.833340]   [3]: isp-m0 (sd=80566400)
[   52.833347]   [4]: gc2053 (sd=85f5b400)
[   52.833353]   [5]: gc2053 (sd=85f5b400)
[   52.833358]   [6]: (empty)
[   52.833363]   [7]: (empty)
[   52.833368]   [8]: (empty)
[   52.833373]   [9]: (empty)
[   52.833378]   [10]: (empty)
[   52.833383]   [11]: (empty)
[   52.833388]   [12]: (empty)
[   52.833393]   [13]: (empty)
[   52.833398]   [14]: (empty)
[   52.833403]   [15]: (empty)
[   52.833407] === End Subdevice Array ===
[   52.833413] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   52.833419] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   52.833424] *** ispcore_activate_module: Fixed for our struct layouts ***
[   52.833429] *** VIC device in state 1, proceeding with activation ***
[   52.833436] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   52.833441] *** SUBDEVICE VALIDATION SECTION ***
[   52.833446] VIC device state set to 2 (activated)
[   52.833451] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   52.833457] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   52.833462] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   52.833467] *** SUBDEVICE INITIALIZATION LOOP ***
[   52.833472] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   52.833478] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   52.833486] *** SENSOR_INIT: gc2053 enable=1 ***
[   52.833494] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   52.833501] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[   52.833511] sensor_write: reg=0xfe val=0x80, client=855b6d00, adapter=i2c0, addr=0x37
[   52.833835] sensor_write: reg=0xfe val=0x80 SUCCESS
[   52.833843] sensor_write_array: reg[1] 0xfe=0x80 OK
[   52.833851] sensor_write: reg=0xfe val=0x80, client=855b6d00, adapter=i2c0, addr=0x37
[   52.834157] sensor_write: reg=0xfe val=0x80 SUCCESS
[   52.834166] sensor_write_array: reg[2] 0xfe=0x80 OK
[   52.834175] sensor_write: reg=0xfe val=0x80, client=855b6d00, adapter=i2c0, addr=0x37
[   52.834489] sensor_write: reg=0xfe val=0x80 SUCCESS
[   52.834496] sensor_write_array: reg[3] 0xfe=0x80 OK
[   52.834505] sensor_write: reg=0xfe val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.834818] sensor_write: reg=0xfe val=0x00 SUCCESS
[   52.834825] sensor_write_array: reg[4] 0xfe=0x00 OK
[   52.834833] sensor_write: reg=0xf2 val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.835146] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   52.835153] sensor_write_array: reg[5] 0xf2=0x00 OK
[   52.835161] sensor_write: reg=0xf3 val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.835474] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   52.835481] sensor_write_array: reg[6] 0xf3=0x00 OK
[   52.835489] sensor_write: reg=0xf4 val=0x36, client=855b6d00, adapter=i2c0, addr=0x37
[   52.835802] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   52.835809] sensor_write_array: reg[7] 0xf4=0x36 OK
[   52.835817] sensor_write: reg=0xf5 val=0xc0, client=855b6d00, adapter=i2c0, addr=0x37
[   52.836131] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   52.836137] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   52.836145] sensor_write: reg=0xf6 val=0x44, client=855b6d00, adapter=i2c0, addr=0x37
[   52.836459] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   52.836465] sensor_write_array: reg[9] 0xf6=0x44 OK
[   52.836474] sensor_write: reg=0xf7 val=0x01, client=855b6d00, adapter=i2c0, addr=0x37
[   52.836787] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   52.836793] sensor_write_array: reg[10] 0xf7=0x01 OK
[   52.836802] sensor_write: reg=0xf8 val=0x68, client=855b6d00, adapter=i2c0, addr=0x37
[   52.840374] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   52.840389] sensor_write: reg=0xf9 val=0x40, client=855b6d00, adapter=i2c0, addr=0x37
[   52.840708] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   52.840717] sensor_write: reg=0xfc val=0x8e, client=855b6d00, adapter=i2c0, addr=0x37
[   52.841035] sensor_write: reg=0xfc val=0x8e SUCCESS
[   52.841044] sensor_write: reg=0xfe val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.841356] sensor_write: reg=0xfe val=0x00 SUCCESS
[   52.841365] sensor_write: reg=0x87 val=0x18, client=855b6d00, adapter=i2c0, addr=0x37
[   52.841678] sensor_write: reg=0x87 val=0x18 SUCCESS
[   52.841687] sensor_write: reg=0xee val=0x30, client=855b6d00, adapter=i2c0, addr=0x37
[   52.842000] sensor_write: reg=0xee val=0x30 SUCCESS
[   52.842009] sensor_write: reg=0xd0 val=0xb7, client=855b6d00, adapter=i2c0, addr=0x37
[   52.842322] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   52.842330] sensor_write: reg=0x03 val=0x04, client=855b6d00, adapter=i2c0, addr=0x37
[   52.842643] sensor_write: reg=0x03 val=0x04 SUCCESS
[   52.842651] sensor_write: reg=0x04 val=0x60, client=855b6d00, adapter=i2c0, addr=0x37
[   52.842964] sensor_write: reg=0x04 val=0x60 SUCCESS
[   52.842972] sensor_write: reg=0x05 val=0x04, client=855b6d00, adapter=i2c0, addr=0x37
[   52.843285] sensor_write: reg=0x05 val=0x04 SUCCESS
[   52.843293] sensor_write: reg=0x06 val=0x4c, client=855b6d00, adapter=i2c0, addr=0x37
[   52.844069] sensor_write: reg=0x06 val=0x4c SUCCESS
[   52.844079] sensor_write: reg=0x07 val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.844391] sensor_write: reg=0x07 val=0x00 SUCCESS
[   52.844400] sensor_write: reg=0x08 val=0x11, client=855b6d00, adapter=i2c0, addr=0x37
[   52.844711] sensor_write: reg=0x08 val=0x11 SUCCESS
[   52.844720] sensor_write: reg=0x09 val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.850380] sensor_write: reg=0x09 val=0x00 SUCCESS
[   52.850396] sensor_write: reg=0x0a val=0x02, client=855b6d00, adapter=i2c0, addr=0x37
[   52.850713] sensor_write: reg=0x0a val=0x02 SUCCESS
[   52.850722] sensor_write: reg=0x0b val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.851039] sensor_write: reg=0x0b val=0x00 SUCCESS
[   52.851048] sensor_write: reg=0x0c val=0x02, client=855b6d00, adapter=i2c0, addr=0x37
[   52.851361] sensor_write: reg=0x0c val=0x02 SUCCESS
[   52.851370] sensor_write: reg=0x0d val=0x04, client=855b6d00, adapter=i2c0, addr=0x37
[   52.851681] sensor_write: reg=0x0d val=0x04 SUCCESS
[   52.851689] sensor_write: reg=0x0e val=0x40, client=855b6d00, adapter=i2c0, addr=0x37
[   52.852002] sensor_write: reg=0x0e val=0x40 SUCCESS
[   52.852011] sensor_write: reg=0x12 val=0xe2, client=855b6d00, adapter=i2c0, addr=0x37
[   52.852323] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   52.852332] sensor_write: reg=0x13 val=0x16, client=855b6d00, adapter=i2c0, addr=0x37
[   52.852645] sensor_write: reg=0x13 val=0x16 SUCCESS
[   52.852653] sensor_write: reg=0x19 val=0x0a, client=855b6d00, adapter=i2c0, addr=0x37
[   52.852966] sensor_write: reg=0x19 val=0x0a SUCCESS
[   52.852975] sensor_write: reg=0x21 val=0x1c, client=855b6d00, adapter=i2c0, addr=0x37
[   52.853287] sensor_write: reg=0x21 val=0x1c SUCCESS
[   52.853295] sensor_write: reg=0x28 val=0x0a, client=855b6d00, adapter=i2c0, addr=0x37
[   52.853609] sensor_write: reg=0x28 val=0x0a SUCCESS
[   52.853617] sensor_write: reg=0x29 val=0x24, client=855b6d00, adapter=i2c0, addr=0x37
[   52.853929] sensor_write: reg=0x29 val=0x24 SUCCESS
[   52.853938] sensor_write: reg=0x2b val=0x04, client=855b6d00, adapter=i2c0, addr=0x37
[   52.854304] sensor_write: reg=0x2b val=0x04 SUCCESS
[   52.854313] sensor_write: reg=0x32 val=0xf8, client=855b6d00, adapter=i2c0, addr=0x37
[   52.854626] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   52.854634] sensor_write: reg=0x37 val=0x03, client=855b6d00, adapter=i2c0, addr=0x37
[   52.854949] sensor_write: reg=0x37 val=0x03 SUCCESS
[   52.854957] sensor_write: reg=0x39 val=0x15, client=855b6d00, adapter=i2c0, addr=0x37
[   52.860391] sensor_write: reg=0x39 val=0x15 SUCCESS
[   52.860406] sensor_write: reg=0x43 val=0x07, client=855b6d00, adapter=i2c0, addr=0x37
[   52.860729] sensor_write: reg=0x43 val=0x07 SUCCESS
[   52.860738] sensor_write: reg=0x44 val=0x40, client=855b6d00, adapter=i2c0, addr=0x37
[   52.861056] sensor_write: reg=0x44 val=0x40 SUCCESS
[   52.861065] sensor_write: reg=0x46 val=0x0b, client=855b6d00, adapter=i2c0, addr=0x37
[   52.861379] sensor_write: reg=0x46 val=0x0b SUCCESS
[   52.861387] sensor_write: reg=0x4b val=0x20, client=855b6d00, adapter=i2c0, addr=0x37
[   52.861701] sensor_write: reg=0x4b val=0x20 SUCCESS
[   52.861709] sensor_write: reg=0x4e val=0x08, client=855b6d00, adapter=i2c0, addr=0x37
[   52.862022] sensor_write: reg=0x4e val=0x08 SUCCESS
[   52.862030] sensor_write: reg=0x55 val=0x20, client=855b6d00, adapter=i2c0, addr=0x37
[   52.862343] sensor_write: reg=0x55 val=0x20 SUCCESS
[   52.862352] sensor_write: reg=0x66 val=0x05, client=855b6d00, adapter=i2c0, addr=0x37
[   52.862665] sensor_write: reg=0x66 val=0x05 SUCCESS
[   52.862673] sensor_write: reg=0x67 val=0x05, client=855b6d00, adapter=i2c0, addr=0x37
[   52.862986] sensor_write: reg=0x67 val=0x05 SUCCESS
[   52.862994] sensor_write: reg=0x77 val=0x01, client=855b6d00, adapter=i2c0, addr=0x37
[   52.863307] sensor_write: reg=0x77 val=0x01 SUCCESS
[   52.863315] sensor_write: reg=0x78 val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.863628] sensor_write: reg=0x78 val=0x00 SUCCESS
[   52.863637] sensor_write: reg=0x7c val=0x93, client=855b6d00, adapter=i2c0, addr=0x37
[   52.863949] sensor_write: reg=0x7c val=0x93 SUCCESS
[   52.863957] sensor_write_array: reg[50] 0x7c=0x93 OK
[   52.863965] sensor_write: reg=0x8c val=0x12, client=855b6d00, adapter=i2c0, addr=0x37
[   52.864331] sensor_write: reg=0x8c val=0x12 SUCCESS
[   52.864341] sensor_write: reg=0x8d val=0x92, client=855b6d00, adapter=i2c0, addr=0x37
[   52.864652] sensor_write: reg=0x8d val=0x92 SUCCESS
[   52.864661] sensor_write: reg=0x90 val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.864975] sensor_write: reg=0x90 val=0x00 SUCCESS
[   52.864983] sensor_write: reg=0x41 val=0x04, client=855b6d00, adapter=i2c0, addr=0x37
[   52.865297] sensor_write: reg=0x41 val=0x04 SUCCESS
[   52.865305] sensor_write: reg=0x42 val=0x9d, client=855b6d00, adapter=i2c0, addr=0x37
[   52.868627] sensor_write: reg=0x42 val=0x9d SUCCESS
[   52.868641] sensor_write: reg=0x9d val=0x10, client=855b6d00, adapter=i2c0, addr=0x37
[   52.868965] sensor_write: reg=0x9d val=0x10 SUCCESS
[   52.868975] sensor_write: reg=0xce val=0x7c, client=855b6d00, adapter=i2c0, addr=0x37
[   52.869313] sensor_write: reg=0xce val=0x7c SUCCESS
[   52.869324] sensor_write: reg=0xd2 val=0x41, client=855b6d00, adapter=i2c0, addr=0x37
[   52.869640] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   52.869649] sensor_write: reg=0xd3 val=0xdc, client=855b6d00, adapter=i2c0, addr=0x37
[   52.869962] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   52.869971] sensor_write: reg=0xe6 val=0x50, client=855b6d00, adapter=i2c0, addr=0x37
[   52.870284] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   52.870293] sensor_write: reg=0xb6 val=0xc0, client=855b6d00, adapter=i2c0, addr=0x37
[   52.870635] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   52.870645] sensor_write: reg=0xb0 val=0x70, client=855b6d00, adapter=i2c0, addr=0x37
[   52.870963] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   52.870971] sensor_write: reg=0xb1 val=0x01, client=855b6d00, adapter=i2c0, addr=0x37
[   52.871285] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   52.871294] sensor_write: reg=0xb2 val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.874391] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   52.874406] sensor_write: reg=0xb3 val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.874724] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   52.874733] sensor_write: reg=0xb4 val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.875051] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   52.875059] sensor_write: reg=0xb8 val=0x01, client=855b6d00, adapter=i2c0, addr=0x37
[   52.875373] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   52.875381] sensor_write: reg=0xb9 val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.875694] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   52.875703] sensor_write: reg=0x26 val=0x30, client=855b6d00, adapter=i2c0, addr=0x37
[   52.876016] sensor_write: reg=0x26 val=0x30 SUCCESS
[   52.876024] sensor_write: reg=0xfe val=0x01, client=855b6d00, adapter=i2c0, addr=0x37
[   52.876337] sensor_write: reg=0xfe val=0x01 SUCCESS
[   52.876345] sensor_write: reg=0x40 val=0x23, client=855b6d00, adapter=i2c0, addr=0x37
[   52.876659] sensor_write: reg=0x40 val=0x23 SUCCESS
[   52.876667] sensor_write: reg=0x55 val=0x07, client=855b6d00, adapter=i2c0, addr=0x37
[   52.880377] sensor_write: reg=0x55 val=0x07 SUCCESS
[   52.880392] sensor_write: reg=0x60 val=0x40, client=855b6d00, adapter=i2c0, addr=0x37
[   52.880710] sensor_write: reg=0x60 val=0x40 SUCCESS
[   52.880719] sensor_write: reg=0xfe val=0x04, client=855b6d00, adapter=i2c0, addr=0x37
[   52.881031] sensor_write: reg=0xfe val=0x04 SUCCESS
[   52.881039] sensor_write: reg=0x14 val=0x78, client=855b6d00, adapter=i2c0, addr=0x37
[   52.881357] sensor_write: reg=0x14 val=0x78 SUCCESS
[   52.881367] sensor_write: reg=0x15 val=0x78, client=855b6d00, adapter=i2c0, addr=0x37
[   52.881681] sensor_write: reg=0x15 val=0x78 SUCCESS
[   52.881689] sensor_write: reg=0x16 val=0x78, client=855b6d00, adapter=i2c0, addr=0x37
[   52.882089] sensor_write: reg=0x16 val=0x78 SUCCESS
[   52.882323] sensor_write: reg=0x17 val=0x78, client=855b6d00, adapter=i2c0, addr=0x37
[   52.882649] sensor_write: reg=0x17 val=0x78 SUCCESS
[   52.882657] sensor_write: reg=0xfe val=0x01, client=855b6d00, adapter=i2c0, addr=0x37
[   52.882975] sensor_write: reg=0xfe val=0x01 SUCCESS
[   52.882983] sensor_write: reg=0x92 val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.883297] sensor_write: reg=0x92 val=0x00 SUCCESS
[   52.883306] sensor_write: reg=0x94 val=0x03, client=855b6d00, adapter=i2c0, addr=0x37
[   52.883619] sensor_write: reg=0x94 val=0x03 SUCCESS
[   52.883627] sensor_write: reg=0x95 val=0x04, client=855b6d00, adapter=i2c0, addr=0x37
[   52.883941] sensor_write: reg=0x95 val=0x04 SUCCESS
[   52.883949] sensor_write: reg=0x96 val=0x38, client=855b6d00, adapter=i2c0, addr=0x37
[   52.890372] sensor_write: reg=0x96 val=0x38 SUCCESS
[   52.890388] sensor_write: reg=0x97 val=0x07, client=855b6d00, adapter=i2c0, addr=0x37
[   52.890706] sensor_write: reg=0x97 val=0x07 SUCCESS
[   52.890715] sensor_write: reg=0x98 val=0x80, client=855b6d00, adapter=i2c0, addr=0x37
[   52.891033] sensor_write: reg=0x98 val=0x80 SUCCESS
[   52.891043] sensor_write: reg=0xfe val=0x01, client=855b6d00, adapter=i2c0, addr=0x37
[   52.891356] sensor_write: reg=0xfe val=0x01 SUCCESS
[   52.891365] sensor_write: reg=0x01 val=0x05, client=855b6d00, adapter=i2c0, addr=0x37
[   52.891677] sensor_write: reg=0x01 val=0x05 SUCCESS
[   52.891686] sensor_write: reg=0x02 val=0x89, client=855b6d00, adapter=i2c0, addr=0x37
[   52.891999] sensor_write: reg=0x02 val=0x89 SUCCESS
[   52.892007] sensor_write: reg=0x04 val=0x01, client=855b6d00, adapter=i2c0, addr=0x37
[   52.892325] sensor_write: reg=0x04 val=0x01 SUCCESS
[   52.892333] sensor_write: reg=0x07 val=0xa6, client=855b6d00, adapter=i2c0, addr=0x37
[   52.892647] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   52.892655] sensor_write: reg=0x08 val=0xa9, client=855b6d00, adapter=i2c0, addr=0x37
[   52.892968] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   52.892976] sensor_write: reg=0x09 val=0xa8, client=855b6d00, adapter=i2c0, addr=0x37
[   52.893289] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   52.893297] sensor_write: reg=0x0a val=0xa7, client=855b6d00, adapter=i2c0, addr=0x37
[   52.893611] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   52.893619] sensor_write: reg=0x0b val=0xff, client=855b6d00, adapter=i2c0, addr=0x37
[   52.893931] sensor_write: reg=0x0b val=0xff SUCCESS
[   52.893940] sensor_write: reg=0x0c val=0xff, client=855b6d00, adapter=i2c0, addr=0x37
[   52.894253] sensor_write: reg=0x0c val=0xff SUCCESS
[   52.894261] sensor_write: reg=0x0f val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.894631] sensor_write: reg=0x0f val=0x00 SUCCESS
[   52.894640] sensor_write: reg=0x50 val=0x1c, client=855b6d00, adapter=i2c0, addr=0x37
[   52.894953] sensor_write: reg=0x50 val=0x1c SUCCESS
[   52.894961] sensor_write: reg=0x89 val=0x03, client=855b6d00, adapter=i2c0, addr=0x37
[   52.895275] sensor_write: reg=0x89 val=0x03 SUCCESS
[   52.895283] sensor_write: reg=0xfe val=0x04, client=855b6d00, adapter=i2c0, addr=0x37
[   52.895596] sensor_write: reg=0xfe val=0x04 SUCCESS
[   52.895605] sensor_write: reg=0x28 val=0x86, client=855b6d00, adapter=i2c0, addr=0x37
[   52.895918] sensor_write: reg=0x28 val=0x86 SUCCESS
[   52.895925] sensor_write_array: reg[100] 0x28=0x86 OK
[   52.895933] sensor_write: reg=0x29 val=0x86, client=855b6d00, adapter=i2c0, addr=0x37
[   52.900381] sensor_write: reg=0x29 val=0x86 SUCCESS
[   52.900397] sensor_write: reg=0x2a val=0x86, client=855b6d00, adapter=i2c0, addr=0x37
[   52.900713] sensor_write: reg=0x2a val=0x86 SUCCESS
[   52.900723] sensor_write: reg=0x2b val=0x68, client=855b6d00, adapter=i2c0, addr=0x37
[   52.901041] sensor_write: reg=0x2b val=0x68 SUCCESS
[   52.901049] sensor_write: reg=0x2c val=0x68, client=855b6d00, adapter=i2c0, addr=0x37
[   52.901364] sensor_write: reg=0x2c val=0x68 SUCCESS
[   52.901373] sensor_write: reg=0x2d val=0x68, client=855b6d00, adapter=i2c0, addr=0x37
[   52.901686] sensor_write: reg=0x2d val=0x68 SUCCESS
[   52.901695] sensor_write: reg=0x2e val=0x68, client=855b6d00, adapter=i2c0, addr=0x37
[   52.902007] sensor_write: reg=0x2e val=0x68 SUCCESS
[   52.902016] sensor_write: reg=0x2f val=0x68, client=855b6d00, adapter=i2c0, addr=0x37
[   52.902329] sensor_write: reg=0x2f val=0x68 SUCCESS
[   52.902337] sensor_write: reg=0x30 val=0x4f, client=855b6d00, adapter=i2c0, addr=0x37
[   52.902651] sensor_write: reg=0x30 val=0x4f SUCCESS
[   52.902659] sensor_write: reg=0x31 val=0x68, client=855b6d00, adapter=i2c0, addr=0x37
[   52.902972] sensor_write: reg=0x31 val=0x68 SUCCESS
[   52.902981] sensor_write: reg=0x32 val=0x67, client=855b6d00, adapter=i2c0, addr=0x37
[   52.903293] sensor_write: reg=0x32 val=0x67 SUCCESS
[   52.903302] sensor_write: reg=0x33 val=0x66, client=855b6d00, adapter=i2c0, addr=0x37
[   52.903615] sensor_write: reg=0x33 val=0x66 SUCCESS
[   52.903623] sensor_write: reg=0x34 val=0x66, client=855b6d00, adapter=i2c0, addr=0x37
[   52.903936] sensor_write: reg=0x34 val=0x66 SUCCESS
[   52.903945] sensor_write: reg=0x35 val=0x66, client=855b6d00, adapter=i2c0, addr=0x37
[   52.904257] sensor_write: reg=0x35 val=0x66 SUCCESS
[   52.904266] sensor_write: reg=0x36 val=0x66, client=855b6d00, adapter=i2c0, addr=0x37
[   52.910379] sensor_write: reg=0x36 val=0x66 SUCCESS
[   52.910395] sensor_write: reg=0x37 val=0x66, client=855b6d00, adapter=i2c0, addr=0x37
[   52.910712] sensor_write: reg=0x37 val=0x66 SUCCESS
[   52.910721] sensor_write: reg=0x38 val=0x62, client=855b6d00, adapter=i2c0, addr=0x37
[   52.911033] sensor_write: reg=0x38 val=0x62 SUCCESS
[   52.911041] sensor_write: reg=0x39 val=0x62, client=855b6d00, adapter=i2c0, addr=0x37
[   52.911359] sensor_write: reg=0x39 val=0x62 SUCCESS
[   52.911368] sensor_write: reg=0x3a val=0x62, client=855b6d00, adapter=i2c0, addr=0x37
[   52.911681] sensor_write: reg=0x3a val=0x62 SUCCESS
[   52.911690] sensor_write: reg=0x3b val=0x62, client=855b6d00, adapter=i2c0, addr=0x37
[   52.912003] sensor_write: reg=0x3b val=0x62 SUCCESS
[   52.912012] sensor_write: reg=0x3c val=0x62, client=855b6d00, adapter=i2c0, addr=0x37
[   52.912325] sensor_write: reg=0x3c val=0x62 SUCCESS
[   52.912333] sensor_write: reg=0x3d val=0x62, client=855b6d00, adapter=i2c0, addr=0x37
[   52.912647] sensor_write: reg=0x3d val=0x62 SUCCESS
[   52.912655] sensor_write: reg=0x3e val=0x62, client=855b6d00, adapter=i2c0, addr=0x37
[   52.912968] sensor_write: reg=0x3e val=0x62 SUCCESS
[   52.912977] sensor_write: reg=0x3f val=0x62, client=855b6d00, adapter=i2c0, addr=0x37
[   52.913290] sensor_write: reg=0x3f val=0x62 SUCCESS
[   52.913298] sensor_write: reg=0xfe val=0x01, client=855b6d00, adapter=i2c0, addr=0x37
[   52.913611] sensor_write: reg=0xfe val=0x01 SUCCESS
[   52.913619] sensor_write: reg=0x9a val=0x06, client=855b6d00, adapter=i2c0, addr=0x37
[   52.913933] sensor_write: reg=0x9a val=0x06 SUCCESS
[   52.913941] sensor_write: reg=0xfe val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.914254] sensor_write: reg=0xfe val=0x00 SUCCESS
[   52.914262] sensor_write: reg=0x7b val=0x2a, client=855b6d00, adapter=i2c0, addr=0x37
[   52.914575] sensor_write: reg=0x7b val=0x2a SUCCESS
[   52.914583] sensor_write: reg=0x23 val=0x2d, client=855b6d00, adapter=i2c0, addr=0x37
[   52.914884] sensor_write: reg=0x23 val=0x2d SUCCESS
[   52.914894] sensor_write: reg=0xfe val=0x03, client=855b6d00, adapter=i2c0, addr=0x37
[   52.915209] sensor_write: reg=0xfe val=0x03 SUCCESS
[   52.915217] sensor_write: reg=0x01 val=0x27, client=855b6d00, adapter=i2c0, addr=0x37
[   52.915531] sensor_write: reg=0x01 val=0x27 SUCCESS
[   52.915539] sensor_write: reg=0x02 val=0x56, client=855b6d00, adapter=i2c0, addr=0x37
[   52.915852] sensor_write: reg=0x02 val=0x56 SUCCESS
[   52.915861] sensor_write: reg=0x03 val=0x8e, client=855b6d00, adapter=i2c0, addr=0x37
[   52.917265] sensor_write: reg=0x03 val=0x8e SUCCESS
[   52.917276] sensor_write: reg=0x12 val=0x80, client=855b6d00, adapter=i2c0, addr=0x37
[   52.917597] sensor_write: reg=0x12 val=0x80 SUCCESS
[   52.917606] sensor_write: reg=0x13 val=0x07, client=855b6d00, adapter=i2c0, addr=0x37
[   52.917921] sensor_write: reg=0x13 val=0x07 SUCCESS
[   52.917929] sensor_write: reg=0x15 val=0x12, client=855b6d00, adapter=i2c0, addr=0x37
[   52.918243] sensor_write: reg=0x15 val=0x12 SUCCESS
[   52.918251] sensor_write: reg=0xfe val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   52.920543] sensor_write: reg=0xfe val=0x00 SUCCESS
[   52.920559] sensor_write: reg=0x3e val=0x91, client=855b6d00, adapter=i2c0, addr=0x37
[   52.920875] sensor_write: reg=0x3e val=0x91 SUCCESS
[   52.920882] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   52.920888] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   52.920895] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   52.920901] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   52.920908] *** SENSOR_INIT: gc2053 enable=1 ***
[   52.920915] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   52.920921] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   52.920927] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   52.920934] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   52.920940] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   52.920948] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5b400 (name=gc2053) ***
[   52.920955] *** tx_isp_get_sensor: Found real sensor: 85f5b400 ***
[   52.920961] VIN: tx_isp_vin_init: a0 (sensor) = 85f5b400
[   52.920967] VIN: tx_isp_vin_init: using VIN device from global ISP: 8520ee00
[   52.920973] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   52.920979] *** SENSOR_INIT: gc2053 enable=1 ***
[   52.920985] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   52.920991] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   52.920997] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   52.921003] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   52.921009] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   52.921015] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   52.921021] *** vic_core_ops_init: ENTRY - sd=80566000, enable=1 ***
[   52.921028] *** vic_core_ops_init: vic_dev=80566000, current state check ***
[   52.921034] *** vic_core_ops_init: current_state=2, enable=1 ***
[   52.921039] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   52.921045] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   52.921051] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   52.921057] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   52.921063] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   52.921070] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   52.921076] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   52.921081] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   52.921087] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   52.921093] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   52.921099] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   52.921105] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   52.921112] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   52.921117] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   52.921123] *** tx_vic_enable_irq: completed successfully ***
[   52.921129] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   52.921137] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[   52.921142] *** VIC device final state set to 2 (fully activated) ***
[   52.921148] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   52.921154] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   52.921159] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   52.921166] *** vic_core_ops_init: ENTRY - sd=80566000, enable=1 ***
[   52.921172] *** vic_core_ops_init: vic_dev=80566000, current state check ***
[   52.921178] *** vic_core_ops_init: current_state=2, enable=1 ***
[   52.921183] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   52.921189] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   52.921195] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   52.921201] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   52.921206] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   52.921213] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   52.921219] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   52.921225] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   52.921231] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   52.921236] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   52.921241] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   52.921247] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   52.921254] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   52.921259] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   52.921265] *** tx_vic_enable_irq: completed successfully ***
[   52.921270] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   52.921276] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   52.921282] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   52.921290] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   52.921297] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[   52.921303] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   52.921308] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   52.921315] *** vic_core_ops_init: ENTRY - sd=80566000, enable=1 ***
[   52.921321] *** vic_core_ops_init: vic_dev=80566000, current state check ***
[   52.921327] *** vic_core_ops_init: current_state=3, enable=1 ***
[   52.921332] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   52.921337] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   52.921343] *** SENSOR_INIT: gc2053 enable=1 ***
[   52.921349] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   52.921355] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   52.921361] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   52.921367] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   52.921373] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   52.921379] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   52.921385] csi_video_s_stream: sd=85217c00, enable=1
[   52.921391] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[   52.921397] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   52.921403] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   52.921411] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80566000, enable=1 ***
[   52.921417] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   52.921422] *** vic_core_s_stream: STREAM ON ***
[   52.921427] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   52.921433] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   52.921439] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   52.921447] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5b400 (name=gc2053) ***
[   52.921453] *** tx_isp_get_sensor: Found real sensor: 85f5b400 ***
[   52.921459] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   52.921464] *** STREAMING: Configuring CPM registers for VIC access ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   52.950819] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   52.950825] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   52.950831] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   52.950837] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   52.950843] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   52.950848] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   52.950855] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   52.950861] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   52.950869] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   52.950876] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   52.950882] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   52.950889] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   52.950895] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   52.950901] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   52.950907] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   52.950912] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   52.950919] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   52.950925] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   52.950933] ispvic_frame_channel_qbuf: arg1=80566000, arg2=  (null)
[   52.950939] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   52.950945] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   52.950951] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   52.950958] ispvic_frame_channel_s_stream: arg1=80566000, arg2=1
[   52.950964] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80566000
[   52.950971] ispvic_frame_channel_s_stream[2441]: streamon
[   52.950977] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   52.950983] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   52.950989] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   52.950995] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   52.951001] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   52.951008] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   52.951013] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   52.951021] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   52.951026] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   52.951032] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   52.951037] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   52.951043] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   52.951050] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   52.951057] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   52.951065] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   52.951073] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   52.951080] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   52.951087] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   52.951093] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   52.951099] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   52.951105] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   52.951112] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   52.951118] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   52.951124] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   52.951129] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   52.951136] ispvic_frame_channel_qbuf: arg1=80566000, arg2=  (null)
[   52.951141] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   52.951152] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   52.951160] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   52.951224] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   52.951234] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   52.951241] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   52.951249] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   52.951255] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   52.951261] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   52.951267] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   52.951274] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   52.952281] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   52.952286] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   52.952291] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   52.952399] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   52.952506] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   52.952513] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   52.952519] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   52.952524] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   52.952530] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   52.952536] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   52.952543] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   52.952549] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   52.952555] *** tx_vic_enable_irq: completed successfully ***
[   53.374822] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   53.374835] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   53.374840] *** VIC STATE 4: Initializing clocks for streaming ***
[   53.374848] *** Initializing CSI clocks (2 clocks) ***
[   53.374855] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   53.374862] isp_subdev_init_clks: Using platform data clock arrays: c06b71c8
[   53.374870] isp_subdev_init_clks: Using platform data clock configs
[   53.374878] Platform data clock[0]: name=cgu_isp, rate=100000000
[   53.374890] Clock cgu_isp: set rate 100000000 Hz, result=0
[   53.374897] Clock cgu_isp enabled successfully
[   53.374903] Platform data clock[1]: name=isp, rate=65535
[   53.374911] Clock isp enabled successfully
[   53.400453] CPM clock gates configured
[   53.400467] isp_subdev_init_clks: Successfully initialized 2 clocks
[   53.400474] *** Initializing VIC clocks (2 clocks) ***
[   53.400480] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   53.400487] isp_subdev_init_clks: Using platform data clock arrays: c06b72e0
[   53.400495] isp_subdev_init_clks: Using platform data clock configs
[   53.400503] Platform data clock[0]: name=cgu_isp, rate=100000000
[   53.400514] Clock cgu_isp: set rate 100000000 Hz, result=0
[   53.400520] Clock cgu_isp enabled successfully
[   53.400527] Platform data clock[1]: name=isp, rate=65535
[   53.400534] Clock isp enabled successfully
[   53.430464] CPM clock gates configured
[   53.430480] isp_subdev_init_clks: Successfully initialized 2 clocks
[   53.430486] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   53.430493] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   53.430500] ispcore_slake_module: VIC device=80566000, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   53.430509] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   53.430519] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5b400 (name=gc2053) ***
[   53.430526] *** tx_isp_get_sensor: Found real sensor: 85f5b400 ***
[   53.430531] ispcore_slake_module: Using sensor attributes from connected sensor
[   53.430538] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=80514000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   53.430546] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   53.430556] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   53.430562] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   53.430569] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   53.430576] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   53.430582] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   53.430588] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   53.430593] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   53.430599] tisp_event_init: Initializing ISP event system
[   53.430607] tisp_event_init: SAFE event system initialized with 20 nodes
[   53.430613] tisp_event_set_cb: Setting callback for event 4
[   53.430620] tisp_event_set_cb: Event 4 callback set to c0685698
[   53.430626] tisp_event_set_cb: Setting callback for event 5
[   53.430632] tisp_event_set_cb: Event 5 callback set to c0685b60
[   53.430638] tisp_event_set_cb: Setting callback for event 7
[   53.430654] tisp_event_set_cb: Event 7 callback set to c068572c
[   53.430660] tisp_event_set_cb: Setting callback for event 9
[   53.430666] tisp_event_set_cb: Event 9 callback set to c06857b4
[   53.430672] tisp_event_set_cb: Setting callback for event 8
[   53.430678] tisp_event_set_cb: Event 8 callback set to c0685878
[   53.430685] *** system_irq_func_set: Registered handler c067e63c at index 13 ***
[   53.438318] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   53.438326] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   53.438332] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   53.438340] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   53.438346] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   53.438353] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   53.438360] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   53.438368] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   53.438376] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   53.438383] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   53.438390] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   53.438397] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   53.438404] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   53.438410] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   53.438417] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   53.438424] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   53.438431] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   53.438436] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   53.438443] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   53.438450] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   53.438456] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   53.438463] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   53.438469] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   53.438474] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   53.438481] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   53.438488] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   53.438495] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   53.438502] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   53.438508] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   53.438516] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   53.438522] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   53.438529] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   53.438535] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   53.438542] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   53.438548] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   53.438556] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   53.438562] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   53.438569] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   53.438575] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   53.438582] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   53.438588] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   53.438595] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   53.438602] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   53.438608] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   53.438616] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   53.438623] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   53.438629] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   53.438636] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   53.438642] *** tisp_init: ISP control register set to enable processing pipeline ***
[   53.438648] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   53.438654] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   53.438661] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   53.438666] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   53.438673] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   53.438680] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   53.438685] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   53.438692] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   53.438698] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   53.438703] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   53.438710] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   53.438716] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   53.438724] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   53.438730] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   53.438737] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   53.438744] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   53.438749] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   53.438756] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   53.438762] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   53.438769] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   53.438775] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   53.438782] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   53.438789] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   53.438796] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   53.438804] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   53.438812] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   53.438819] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   53.438825] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   53.438832] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   53.438838] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   53.438844] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   53.438850] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   53.438856] *** This should eliminate green frames by enabling proper color processing ***
[   53.438862] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   53.438869] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   53.438876] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   53.438882] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   53.438888] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   53.438895] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   53.438902] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   53.438908] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   53.438915] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   53.438921] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   53.438926] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   53.438932] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   53.438937] *** tisp_init: Standard tuning parameters loaded successfully ***
[   53.438942] *** tisp_init: Custom tuning parameters loaded successfully ***
[   53.438948] tisp_set_csc_version: Setting CSC version 0
[   53.438955] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   53.438962] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   53.438968] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   53.438974] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   53.438981] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   53.438986] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   53.438992] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   53.438998] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   53.439005] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   53.439010] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   53.439017] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   53.439024] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   53.439029] *** tisp_init: ISP processing pipeline fully enabled ***
[   53.439036] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   53.439042] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   53.439048] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   53.439054] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   53.439061] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   53.439066] tisp_init: ISP memory buffers configured
[   53.439072] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   53.439079] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   53.439088] tiziano_ae_params_refresh: Refreshing AE parameters
[   53.439100] tiziano_ae_params_refresh: AE parameters refreshed
[   53.439106] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   53.439112] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   53.439117] tiziano_ae_para_addr: Setting up AE parameter addresses
[   53.439122] tiziano_ae_para_addr: AE parameter addresses configured
[   53.439129] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   53.439136] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   53.439143] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   53.439150] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   53.439157] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   53.439164] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   53.439170] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   53.439178] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b84c814 (Binary Ninja EXACT) ***
[   53.439184] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   53.439191] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   53.439198] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   53.439205] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   53.439211] tiziano_ae_set_hardware_param: Parameters written to AE0
[   53.439217] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   53.439224] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   53.439230] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   53.439236] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   53.439243] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   53.439250] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   53.439256] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   53.439263] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   53.439270] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   53.439276] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   53.439282] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   53.439289] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   53.439295] tiziano_ae_set_hardware_param: Parameters written to AE1
[   53.439300] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   53.439308] *** system_irq_func_set: Registered handler c0686870 at index 10 ***
[   53.448126] *** system_irq_func_set: Registered handler c0686964 at index 27 ***
[   53.456182] *** system_irq_func_set: Registered handler c0686870 at index 26 ***
[   53.464193] *** system_irq_func_set: Registered handler c0686a4c at index 29 ***
[   53.472162] *** system_irq_func_set: Registered handler c06869d8 at index 28 ***
[   53.479893] *** system_irq_func_set: Registered handler c0686ac0 at index 30 ***
[   53.487863] *** system_irq_func_set: Registered handler c0686b14 at index 20 ***
[   53.496126] *** system_irq_func_set: Registered handler c0686b68 at index 18 ***
[   53.506401] *** system_irq_func_set: Registered handler c0686bbc at index 31 ***
[   53.514742] *** system_irq_func_set: Registered handler c0686c10 at index 11 ***
[   53.522817] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   53.523032] tiziano_deflicker_expt: Generated 119 LUT entries
[   53.523107] tisp_event_set_cb: Setting callback for event 1
[   53.523146] tisp_event_set_cb: Event 1 callback set to c0686470
[   53.523218] tisp_event_set_cb: Setting callback for event 6
[   53.523256] tisp_event_set_cb: Event 6 callback set to c06859d0
[   53.523328] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   53.523365] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   53.523439] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   53.523478] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   53.523554] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   53.523590] tiziano_awb_init: AWB hardware blocks enabled
[   53.523673] tiziano_gamma_init: Initializing Gamma processing
[   53.523710] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   53.524759] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   53.524798] tiziano_gib_init: Initializing GIB processing
[   53.524870] tiziano_lsc_init: Initializing LSC processing
[   53.524906] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   53.524992] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   53.525030] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   53.525181] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   53.525189] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   53.526131] tiziano_ccm_init: Initializing Color Correction Matrix
[   53.526451] tiziano_ccm_init: Using linear CCM parameters
[   53.526465] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   53.526593] jz_isp_ccm: EV=64, CT=9984
[   53.526695] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   53.526701] cm_control: saturation=128
[   53.526706] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   53.526713] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   53.527076] tiziano_ccm_init: CCM initialized successfully
[   53.527089] tiziano_dmsc_init: Initializing DMSC processing
[   53.527216] tiziano_sharpen_init: Initializing Sharpening
[   53.527222] tiziano_sharpen_init: Using linear sharpening parameters
[   53.527228] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   53.527236] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   53.527242] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   53.527896] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   53.527911] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   53.527916] tiziano_sharpen_init: Sharpening initialized successfully
[   53.528286] tiziano_sdns_init: Initializing SDNS processing
[   53.528300] tiziano_sdns_init: Using linear SDNS parameters
[   53.528431] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   53.528440] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   53.528566] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   53.529083] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   53.529096] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   53.529102] tiziano_sdns_init: SDNS processing initialized successfully
[   53.532384] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   53.532609] tiziano_mdns_init: Using linear MDNS parameters
[   53.532711] tiziano_mdns_init: MDNS processing initialized successfully
[   53.532718] tiziano_clm_init: Initializing CLM processing
[   53.532722] tiziano_dpc_init: Initializing DPC processing
[   53.532728] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   53.534926] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   53.534942] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   53.534948] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   53.534963] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   53.534971] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   53.534977] tiziano_hldc_init: Initializing HLDC processing
[   53.534984] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   53.534990] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   53.534997] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   53.535004] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   53.535011] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   53.535018] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   53.535025] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   53.535032] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   53.535039] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   53.535046] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   53.535052] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   53.535060] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   53.535066] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   53.535072] tiziano_adr_params_refresh: Refreshing ADR parameters
[   53.535078] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   53.535084] tiziano_adr_params_init: Initializing ADR parameter arrays
[   53.535090] tisp_adr_set_params: Writing ADR parameters to registers
[   53.535123] tisp_adr_set_params: ADR parameters written to hardware
[   53.535129] tisp_event_set_cb: Setting callback for event 18
[   53.535136] tisp_event_set_cb: Event 18 callback set to c0686b68
[   53.535142] tisp_event_set_cb: Setting callback for event 2
[   53.535148] tisp_event_set_cb: Event 2 callback set to c068566c
[   53.535154] tiziano_adr_init: ADR processing initialized successfully
[   53.535160] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   53.535166] tiziano_bcsh_init: Initializing BCSH processing
[   53.535171] tiziano_ydns_init: Initializing YDNS processing
[   53.535176] tiziano_rdns_init: Initializing RDNS processing
[   53.535182] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   53.535196] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1180000 (Binary Ninja EXACT) ***
[   53.535203] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1181000 (Binary Ninja EXACT) ***
[   53.535210] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1182000 (Binary Ninja EXACT) ***
[   53.535217] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1183000 (Binary Ninja EXACT) ***
[   53.535224] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1184000 (Binary Ninja EXACT) ***
[   53.535230] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1184800 (Binary Ninja EXACT) ***
[   53.535238] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1185000 (Binary Ninja EXACT) ***
[   53.535244] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1185800 (Binary Ninja EXACT) ***
[   53.535251] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   53.535258] *** tisp_init: AE0 buffer allocated at 0x01180000 ***
[   53.535264] *** CRITICAL FIX: data_b2f3c initialized to 0x81180000 (prevents stack corruption) ***
[   53.535272] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1190000 (Binary Ninja EXACT) ***
[   53.535280] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1191000 (Binary Ninja EXACT) ***
[   53.535287] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1192000 (Binary Ninja EXACT) ***
[   53.535294] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1193000 (Binary Ninja EXACT) ***
[   53.535300] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1194000 (Binary Ninja EXACT) ***
[   53.535308] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1194800 (Binary Ninja EXACT) ***
[   53.535314] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1195000 (Binary Ninja EXACT) ***
[   53.535322] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1195800 (Binary Ninja EXACT) ***
[   53.535328] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   53.535334] *** tisp_init: AE1 buffer allocated at 0x01190000 ***
[   53.535340] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   53.535346] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   53.535352] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   53.535358] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   53.535364] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   53.535371] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   53.535381] tiziano_ae_params_refresh: Refreshing AE parameters
[   53.535394] tiziano_ae_params_refresh: AE parameters refreshed
[   53.535400] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   53.535406] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   53.535411] tiziano_ae_para_addr: Setting up AE parameter addresses
[   53.535416] tiziano_ae_para_addr: AE parameter addresses configured
[   53.535423] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   53.535430] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   53.535437] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   53.535444] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   53.535451] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   53.535458] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   53.535465] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   53.535472] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b84c814 (Binary Ninja EXACT) ***
[   53.535479] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   53.535486] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   53.535492] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   53.535499] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   53.535505] tiziano_ae_set_hardware_param: Parameters written to AE0
[   53.535512] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   53.535518] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   53.535524] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   53.535531] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   53.535538] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   53.535544] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   53.535551] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   53.535558] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   53.535564] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   53.535570] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   53.535577] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   53.535584] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   53.535590] tiziano_ae_set_hardware_param: Parameters written to AE1
[   53.535596] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   53.535603] *** system_irq_func_set: Registered handler c0686870 at index 10 ***
[   53.547192] *** system_irq_func_set: Registered handler c0686964 at index 27 ***
[   53.558868] *** system_irq_func_set: Registered handler c0686870 at index 26 ***
[   53.570178] *** system_irq_func_set: Registered handler c0686a4c at index 29 ***
[   53.582014] *** system_irq_func_set: Registered handler c06869d8 at index 28 ***
[   53.595499] *** system_irq_func_set: Registered handler c0686ac0 at index 30 ***
[   53.607191] *** system_irq_func_set: Registered handler c0686b14 at index 20 ***
[   53.618490] *** system_irq_func_set: Registered handler c0686b68 at index 18 ***
[   53.629978] *** system_irq_func_set: Registered handler c0686bbc at index 31 ***
[   53.641540] *** system_irq_func_set: Registered handler c0686c10 at index 11 ***
[   53.654964] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   53.655094] tiziano_deflicker_expt: Generated 119 LUT entries
[   53.655476] tisp_event_set_cb: Setting callback for event 1
[   53.655615] tisp_event_set_cb: Event 1 callback set to c0686470
[   53.655621] tisp_event_set_cb: Setting callback for event 6
[   53.655628] tisp_event_set_cb: Event 6 callback set to c06859d0
[   53.655634] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   53.655639] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   53.656036] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   53.656168] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   53.656281] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   53.656287] tiziano_awb_init: AWB hardware blocks enabled
[   53.656292] tiziano_gamma_init: Initializing Gamma processing
[   53.656298] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   53.657320] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   53.657474] tiziano_gib_init: Initializing GIB processing
[   53.657480] tiziano_lsc_init: Initializing LSC processing
[   53.657486] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   53.657493] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   53.657501] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   53.658038] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   53.658134] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   53.658562] tiziano_ccm_init: Initializing Color Correction Matrix
[   53.658575] tiziano_ccm_init: Using linear CCM parameters
[   53.658582] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   53.658588] jz_isp_ccm: EV=64, CT=9984
[   53.658595] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   53.658601] cm_control: saturation=128
[   53.658606] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   53.658613] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   53.658618] tiziano_ccm_init: CCM initialized successfully
[   53.658623] tiziano_dmsc_init: Initializing DMSC processing
[   53.658628] tiziano_sharpen_init: Initializing Sharpening
[   53.658634] tiziano_sharpen_init: Using linear sharpening parameters
[   53.658640] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   53.658646] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   53.658652] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   53.658680] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   53.658688] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   53.658693] tiziano_sharpen_init: Sharpening initialized successfully
[   53.658699] tiziano_sdns_init: Initializing SDNS processing
[   53.658707] tiziano_sdns_init: Using linear SDNS parameters
[   53.658712] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   53.658720] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   53.658725] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   53.658758] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   53.658766] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   53.658771] tiziano_sdns_init: SDNS processing initialized successfully
[   53.658778] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   53.658783] tiziano_mdns_init: Using linear MDNS parameters
[   53.658793] tiziano_mdns_init: MDNS processing initialized successfully
[   53.658799] tiziano_clm_init: Initializing CLM processing
[   53.658804] tiziano_dpc_init: Initializing DPC processing
[   53.658809] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   53.658816] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   53.658822] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   53.658828] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   53.658843] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   53.658850] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   53.658855] tiziano_hldc_init: Initializing HLDC processing
[   53.658862] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   53.658868] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   53.658875] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   53.658882] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   53.658889] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   53.658896] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   53.658902] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   53.658910] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   53.658916] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   53.658924] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   53.658930] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   53.658937] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   53.658944] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   53.658950] tiziano_adr_params_refresh: Refreshing ADR parameters
[   53.658956] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   53.658961] tiziano_adr_params_init: Initializing ADR parameter arrays
[   53.658968] tisp_adr_set_params: Writing ADR parameters to registers
[   53.659000] tisp_adr_set_params: ADR parameters written to hardware
[   53.659006] tisp_event_set_cb: Setting callback for event 18
[   53.659014] tisp_event_set_cb: Event 18 callback set to c0686b68
[   53.659020] tisp_event_set_cb: Setting callback for event 2
[   53.659026] tisp_event_set_cb: Event 2 callback set to c068566c
[   53.659032] tiziano_adr_init: ADR processing initialized successfully
[   53.659038] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   53.659043] tiziano_bcsh_init: Initializing BCSH processing
[   53.659048] tiziano_ydns_init: Initializing YDNS processing
[   53.659054] tiziano_rdns_init: Initializing RDNS processing
[   53.659059] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   53.659064] tisp_event_init: Initializing ISP event system
[   53.659072] tisp_event_init: SAFE event system initialized with 20 nodes
[   53.659078] tisp_event_set_cb: Setting callback for event 4
[   53.659084] tisp_event_set_cb: Event 4 callback set to c0685698
[   53.659090] tisp_event_set_cb: Setting callback for event 5
[   53.659096] tisp_event_set_cb: Event 5 callback set to c0685b60
[   53.659102] tisp_event_set_cb: Setting callback for event 7
[   53.659108] tisp_event_set_cb: Event 7 callback set to c068572c
[   53.659114] tisp_event_set_cb: Setting callback for event 9
[   53.659120] tisp_event_set_cb: Event 9 callback set to c06857b4
[   53.659126] tisp_event_set_cb: Setting callback for event 8
[   53.659132] tisp_event_set_cb: Event 8 callback set to c0685878
[   53.659138] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   53.659144] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   53.659150] tisp_param_operate_init: Initializing parameter operations
[   53.659157] tisp_netlink_init: Initializing netlink communication
[   53.659162] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   53.659195] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   53.659206] tisp_netlink_init: Netlink socket created successfully
[   53.659212] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   53.659218] tisp_code_create_tuning_node: Device already created, skipping
[   53.659224] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   53.659230] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   53.659237] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   53.659244] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   53.659252] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   53.659261] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   53.659269] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   53.659276] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   53.659373] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   53.659384] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***
[   53.659525] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   53.659532] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   53.659539] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   53.659926] ispcore_slake_module: CSI slake success
[   53.660046] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   53.660056] *** tx_isp_vic_slake_subdev: ENTRY - sd=80566000 ***
[   53.660177] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=80566000, current state=1 ***
[   53.660185] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   53.660190] ispcore_slake_module: VIC slake success
[   53.660196] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   53.663825] ispcore_slake_module: Managing ISP clocks
[   53.663839] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   53.663850] ispcore_slake_module: Complete, result=0<6>[   53.663856] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   53.663862] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   53.663869] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   53.663876] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   53.663884] *** vin_s_stream: SAFE implementation - sd=8520ee00, enable=1 ***
[   53.663892] vin_s_stream: VIN state = 3, enable = 1
[   53.663897] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   53.663907] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5b400 (name=gc2053) ***
[   53.663913] *** tx_isp_get_sensor: Found real sensor: 85f5b400 ***
[   53.663919] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   53.663925] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   53.663931] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   53.663938] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   53.663946] gc2053: s_stream called with enable=1
[   53.663953] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.663959] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   53.663965] gc2053: About to write streaming registers for interface 1
[   53.663972] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   53.663982] sensor_write: reg=0xfe val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   53.664302] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.664310] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.664318] sensor_write: reg=0x3e val=0x91, client=855b6d00, adapter=i2c0, addr=0x37
[   53.664908] sensor_write: reg=0x3e val=0x91 SUCCESS
[   53.665052] sensor_write_array: reg[2] 0x3e=0x91 OK
[   53.665059] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.665067] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   53.665074] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   53.665471] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   53.665614] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   53.665717] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   53.665725] gc2053: s_stream called with enable=1
[   53.665732] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.665738] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   53.666106] gc2053: About to write streaming registers for interface 1
[   53.666127] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   53.666137] sensor_write: reg=0xfe val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   53.666455] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.666463] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.666472] sensor_write: reg=0x3e val=0x91, client=855b6d00, adapter=i2c0, addr=0x37
[   53.666828] sensor_write: reg=0x3e val=0x91 SUCCESS
[   53.666836] sensor_write_array: reg[2] 0x3e=0x91 OK
[   53.666842] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.666850] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   53.667239] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   53.667349] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   53.667356] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   53.667484] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   53.710894] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   53.710940] ISP IOCTL: cmd=0x800456d0 arg=0x7fdd6ec0
[   53.710948] TX_ISP_VIDEO_LINK_SETUP: config=0
[   53.710954] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   53.710962] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   53.710968] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   53.710974] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   53.710981] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   53.710988] VIC activated: state 1 -> 2 (READY)
[   53.710994] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   53.710999] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   53.711005] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   53.711010] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   53.711017] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   53.711024] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   53.711030] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   53.711037] csi_video_s_stream: sd=85217c00, enable=1
[   53.711043] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[   53.711050] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80566000, enable=1 ***
[   53.711056] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   53.711062] *** vic_core_s_stream: STREAM ON ***
[   53.711067] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   53.711072] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   53.711079] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   53.711088] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5b400 (name=gc2053) ***
[   53.711094] *** tx_isp_get_sensor: Found real sensor: 85f5b400 ***
[   53.711101] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   53.711106] *** STREAMING: Configuring CPM registers for VIC access ***
[   53.740532] STREAMING: CPM clocks configured for VIC access
[   53.740546] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   53.740552] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   53.740560] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   53.740565] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   53.740571] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   53.740577] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   53.740586] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   53.740592] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   53.740600] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   53.740605] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   53.740611] *** VIC unlock: Commands written, checking VIC status register ***
[   53.740618] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   53.740623] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   53.740629] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   53.740634] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   53.740640] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   53.740646] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   53.740721] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   53.740728] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   53.740735] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   53.740743] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   53.740748] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   53.740756] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   53.740762] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   53.740768] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   53.740774] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   53.740780] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   53.740786] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   53.740792] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   53.740798] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   53.740804] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   53.740810] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   53.740816] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   53.740822] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   53.740828] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   53.740834] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   53.740840] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   53.740847] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   53.740852] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   53.740862] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   53.740869] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   53.740875] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   53.740882] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   53.740888] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   53.740894] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   53.740900] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   53.740905] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   53.740912] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   53.740918] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   53.740926] ispvic_frame_channel_qbuf: arg1=80566000, arg2=  (null)
[   53.740932] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   53.740938] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   53.740944] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   53.740951] ispvic_frame_channel_s_stream: arg1=80566000, arg2=1
[   53.740957] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80566000
[   53.740964] ispvic_frame_channel_s_stream[2441]: streamon
[   53.740970] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   53.740976] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   53.740982] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   53.740988] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   53.740993] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   53.741000] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   53.741006] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   53.741013] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
d[   53.741019] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   53.741025] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   53.741030] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   53.741036] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   53.741042] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   53.741050] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   53.741058] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   53.741065] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   53.741073] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   53.741080] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   53.741086] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   53.741092] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   53.741098] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   53.741105] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   53.741111] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   53.741117] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   53.741122] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   53.741129] ispvic_frame_channel_qbuf: arg1=80566000, arg2=  (null)
[   53.741134] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   53.741147] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   53.741156] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   53.741220] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   53.741231] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   53.741238] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   53.741246] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   53.741253] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   53.741258] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   53.741264] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   53.741272] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   53.742280] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   53.742286] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   53.742291] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   53.742399] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   53.742506] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   53.742514] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   53.742519] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   53.742525] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   53.742530] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   53.742537] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   53.742544] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   53.742550] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
m---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   53.742555] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   53.479893] *** system_irq_func_set: Registered handler c0686ac0 at index 30 ***
[   53.487863] *** system_irq_func_set: Registered handler c0686b14 at index 20 ***
[   53.496126] *** system_irq_func_set: Registered handler c0686b68 at index 18 ***
[   53.506401] *** system_irq_func_set: Registered handler c0686bbc at index 31 ***
[   53.514742] *** system_irq_func_set: Registered handler c0686c10 at index 11 ***
[   53.522817] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   53.523032] tiziano_deflicker_expt: Generated 119 LUT entries
[   53.523107] tisp_event_set_cb: Setting callback for event 1
[   53.523146] tisp_event_set_cb: Event 1 callback set to c0686470
[   53.523218] tisp_event_set_cb: Setting callback for event 6
[   53.523256] tisp_event_set_cb: Event 6 callback set to c06859d0
[   53.523328] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   53.523365] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   53.523439] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   53.523478] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   53.523554] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   53.523590] tiziano_awb_init: AWB hardware blocks enabled
[   53.523673] tiziano_gamma_init: Initializing Gamma processing
[   53.523710] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   53.524759] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   53.524798] tiziano_gib_init: Initializing GIB processing
[   53.524870] tiziano_lsc_init: Initializing LSC processing
[   53.524906] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   53.524992] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   53.525030] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   53.525181] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   53.525189] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   53.526131] tiziano_ccm_init: Initializing Color Correction Matrix
[   53.526451] tiziano_ccm_init: Using linear CCM parameters
[   53.526465] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   53.526593] jz_isp_ccm: EV=64, CT=9984
[   53.526695] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   53.526701] cm_control: saturation=128
[   53.526706] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   53.526713] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   53.527076] tiziano_ccm_init: CCM initialized successfully
[   53.527089] tiziano_dmsc_init: Initializing DMSC processing
[   53.527216] tiziano_sharpen_init: Initializing Sharpening
[   53.527222] tiziano_sharpen_init: Using linear sharpening parameters
[   53.527228] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   53.527236] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   53.527242] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   53.527896] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   53.527911] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   53.527916] tiziano_sharpen_init: Sharpening initialized successfully
[   53.528286] tiziano_sdns_init: Initializing SDNS processing
[   53.528300] tiziano_sdns_init: Using linear SDNS parameters
[   53.528431] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   53.528440] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   53.528566] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   53.529083] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   53.529096] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   53.529102] tiziano_sdns_init: SDNS processing initialized successfully
[   53.532384] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   53.532609] tiziano_mdns_init: Using linear MDNS parameters
[   53.532711] tiziano_mdns_init: MDNS processing initialized successfully
[   53.532718] tiziano_clm_init: Initializing CLM processing
[   53.532722] tiziano_dpc_init: Initializing DPC processing
[   53.532728] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   53.534926] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   53.534942] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   53.534948] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   53.534963] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   53.534971] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   53.534977] tiziano_hldc_init: Initializing HLDC processing
[   53.534984] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   53.534990] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   53.534997] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   53.535004] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   53.535011] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   53.535018] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   53.535025] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   53.535032] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   53.535039] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   53.535046] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   53.535052] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   53.535060] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   53.535066] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   53.535072] tiziano_adr_params_refresh: Refreshing ADR parameters
[   53.535078] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   53.535084] tiziano_adr_params_init: Initializing ADR parameter arrays
[   53.535090] tisp_adr_set_params: Writing ADR parameters to registers
[   53.535123] tisp_adr_set_params: ADR parameters written to hardware
[   53.535129] tisp_event_set_cb: Setting callback for event 18
[   53.535136] tisp_event_set_cb: Event 18 callback set to c0686b68
[   53.535142] tisp_event_set_cb: Setting callback for event 2
[   53.535148] tisp_event_set_cb: Event 2 callback set to c068566c
[   53.535154] tiziano_adr_init: ADR processing initialized successfully
[   53.535160] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   53.535166] tiziano_bcsh_init: Initializing BCSH processing
[   53.535171] tiziano_ydns_init: Initializing YDNS processing
[   53.535176] tiziano_rdns_init: Initializing RDNS processing
[   53.535182] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   53.535196] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1180000 (Binary Ninja EXACT) ***
[   53.535203] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1181000 (Binary Ninja EXACT) ***
[   53.535210] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1182000 (Binary Ninja EXACT) ***
[   53.535217] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1183000 (Binary Ninja EXACT) ***
[   53.535224] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1184000 (Binary Ninja EXACT) ***
[   53.535230] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1184800 (Binary Ninja EXACT) ***
[   53.535238] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1185000 (Binary Ninja EXACT) ***
[   53.535244] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1185800 (Binary Ninja EXACT) ***
[   53.535251] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   53.535258] *** tisp_init: AE0 buffer allocated at 0x01180000 ***
[   53.535264] *** CRITICAL FIX: data_b2f3c initialized to 0x81180000 (prevents stack corruption) ***
[   53.535272] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1190000 (Binary Ninja EXACT) ***
[   53.535280] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1191000 (Binary Ninja EXACT) ***
[   53.535287] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1192000 (Binary Ninja EXACT) ***
[   53.535294] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1193000 (Binary Ninja EXACT) ***
[   53.535300] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1194000 (Binary Ninja EXACT) ***
[   53.535308] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1194800 (Binary Ninja EXACT) ***
[   53.535314] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1195000 (Binary Ninja EXACT) ***
[   53.535322] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1195800 (Binary Ninja EXACT) ***
[   53.535328] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   53.535334] *** tisp_init: AE1 buffer allocated at 0x01190000 ***
[   53.535340] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   53.535346] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   53.535352] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   53.535358] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   53.535364] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   53.535371] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   53.535381] tiziano_ae_params_refresh: Refreshing AE parameters
[   53.535394] tiziano_ae_params_refresh: AE parameters refreshed
[   53.535400] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   53.535406] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   53.535411] tiziano_ae_para_addr: Setting up AE parameter addresses
[   53.535416] tiziano_ae_para_addr: AE parameter addresses configured
[   53.535423] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   53.535430] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   53.535437] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   53.535444] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   53.535451] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   53.535458] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   53.535465] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   53.535472] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b84c814 (Binary Ninja EXACT) ***
[   53.535479] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   53.535486] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   53.535492] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   53.535499] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   53.535505] tiziano_ae_set_hardware_param: Parameters written to AE0
[   53.535512] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   53.535518] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   53.535524] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   53.535531] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   53.535538] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   53.535544] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   53.535551] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   53.535558] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   53.535564] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   53.535570] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   53.535577] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   53.535584] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   53.535590] tiziano_ae_set_hardware_param: Parameters written to AE1
[   53.535596] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   53.535603] *** system_irq_func_set: Registered handler c0686870 at index 10 ***
[   53.547192] *** system_irq_func_set: Registered handler c0686964 at index 27 ***
[   53.558868] *** system_irq_func_set: Registered handler c0686870 at index 26 ***
[   53.570178] *** system_irq_func_set: Registered handler c0686a4c at index 29 ***
[   53.582014] *** system_irq_func_set: Registered handler c06869d8 at index 28 ***
[   53.595499] *** system_irq_func_set: Registered handler c0686ac0 at index 30 ***
[   53.607191] *** system_irq_func_set: Registered handler c0686b14 at index 20 ***
[   53.618490] *** system_irq_func_set: Registered handler c0686b68 at index 18 ***
[   53.629978] *** system_irq_func_set: Registered handler c0686bbc at index 31 ***
[   53.641540] *** system_irq_func_set: Registered handler c0686c10 at index 11 ***
[   53.654964] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   53.655094] tiziano_deflicker_expt: Generated 119 LUT entries
[   53.655476] tisp_event_set_cb: Setting callback for event 1
[   53.655615] tisp_event_set_cb: Event 1 callback set to c0686470
[   53.655621] tisp_event_set_cb: Setting callback for event 6
[   53.655628] tisp_event_set_cb: Event 6 callback set to c06859d0
[   53.655634] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   53.655639] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   53.656036] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   53.656168] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   53.656281] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   53.656287] tiziano_awb_init: AWB hardware blocks enabled
[   53.656292] tiziano_gamma_init: Initializing Gamma processing
[   53.656298] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   53.657320] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   53.657474] tiziano_gib_init: Initializing GIB processing
[   53.657480] tiziano_lsc_init: Initializing LSC processing
[   53.657486] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   53.657493] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   53.657501] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   53.658038] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   53.658134] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   53.658562] tiziano_ccm_init: Initializing Color Correction Matrix
[   53.658575] tiziano_ccm_init: Using linear CCM parameters
[   53.658582] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   53.658588] jz_isp_ccm: EV=64, CT=9984
[   53.658595] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   53.658601] cm_control: saturation=128
[   53.658606] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   53.658613] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   53.658618] tiziano_ccm_init: CCM initialized successfully
[   53.658623] tiziano_dmsc_init: Initializing DMSC processing
[   53.658628] tiziano_sharpen_init: Initializing Sharpening
[   53.658634] tiziano_sharpen_init: Using linear sharpening parameters
[   53.658640] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   53.658646] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   53.658652] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   53.658680] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   53.658688] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   53.658693] tiziano_sharpen_init: Sharpening initialized successfully
[   53.658699] tiziano_sdns_init: Initializing SDNS processing
[   53.658707] tiziano_sdns_init: Using linear SDNS parameters
[   53.658712] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   53.658720] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   53.658725] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   53.658758] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   53.658766] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   53.658771] tiziano_sdns_init: SDNS processing initialized successfully
[   53.658778] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   53.658783] tiziano_mdns_init: Using linear MDNS parameters
[   53.658793] tiziano_mdns_init: MDNS processing initialized successfully
[   53.658799] tiziano_clm_init: Initializing CLM processing
[   53.658804] tiziano_dpc_init: Initializing DPC processing
[   53.658809] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   53.658816] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   53.658822] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   53.658828] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   53.658843] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   53.658850] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   53.658855] tiziano_hldc_init: Initializing HLDC processing
[   53.658862] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   53.658868] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   53.658875] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   53.658882] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   53.658889] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   53.658896] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   53.658902] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   53.658910] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   53.658916] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   53.658924] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   53.658930] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   53.658937] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   53.658944] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   53.658950] tiziano_adr_params_refresh: Refreshing ADR parameters
[   53.658956] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   53.658961] tiziano_adr_params_init: Initializing ADR parameter arrays
[   53.658968] tisp_adr_set_params: Writing ADR parameters to registers
[   53.659000] tisp_adr_set_params: ADR parameters written to hardware
[   53.659006] tisp_event_set_cb: Setting callback for event 18
[   53.659014] tisp_event_set_cb: Event 18 callback set to c0686b68
[   53.659020] tisp_event_set_cb: Setting callback for event 2
[   53.659026] tisp_event_set_cb: Event 2 callback set to c068566c
[   53.659032] tiziano_adr_init: ADR processing initialized successfully
[   53.659038] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   53.659043] tiziano_bcsh_init: Initializing BCSH processing
[   53.659048] tiziano_ydns_init: Initializing YDNS processing
[   53.659054] tiziano_rdns_init: Initializing RDNS processing
[   53.659059] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   53.659064] tisp_event_init: Initializing ISP event system
[   53.659072] tisp_event_init: SAFE event system initialized with 20 nodes
[   53.659078] tisp_event_set_cb: Setting callback for event 4
[   53.659084] tisp_event_set_cb: Event 4 callback set to c0685698
[   53.659090] tisp_event_set_cb: Setting callback for event 5
[   53.659096] tisp_event_set_cb: Event 5 callback set to c0685b60
[   53.659102] tisp_event_set_cb: Setting callback for event 7
[   53.659108] tisp_event_set_cb: Event 7 callback set to c068572c
[   53.659114] tisp_event_set_cb: Setting callback for event 9
[   53.659120] tisp_event_set_cb: Event 9 callback set to c06857b4
[   53.659126] tisp_event_set_cb: Setting callback for event 8
[   53.659132] tisp_event_set_cb: Event 8 callback set to c0685878
[   53.659138] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   53.659144] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   53.659150] tisp_param_operate_init: Initializing parameter operations
[   53.659157] tisp_netlink_init: Initializing netlink communication
[   53.659162] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   53.659195] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   53.659206] tisp_netlink_init: Netlink socket created successfully
[   53.659212] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   53.659218] tisp_code_create_tuning_node: Device already created, skipping
[   53.659224] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   53.659230] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   53.659237] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   53.659244] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   53.659252] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   53.659261] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   53.659269] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   53.659276] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   53.659373] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   53.659384] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***
[   53.659525] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   53.659532] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   53.659539] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   53.659926] ispcore_slake_module: CSI slake success
[   53.660046] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   53.660056] *** tx_isp_vic_slake_subdev: ENTRY - sd=80566000 ***
[   53.660177] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=80566000, current state=1 ***
[   53.660185] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   53.660190] ispcore_slake_module: VIC slake success
[   53.660196] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   53.663825] ispcore_slake_module: Managing ISP clocks
[   53.663839] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   53.663850] ispcore_slake_module: Complete, result=0<6>[   53.663856] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   53.663862] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   53.663869] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   53.663876] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   53.663884] *** vin_s_stream: SAFE implementation - sd=8520ee00, enable=1 ***
[   53.663892] vin_s_stream: VIN state = 3, enable = 1
[   53.663897] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   53.663907] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5b400 (name=gc2053) ***
[   53.663913] *** tx_isp_get_sensor: Found real sensor: 85f5b400 ***
[   53.663919] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   53.663925] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   53.663931] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   53.663938] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   53.663946] gc2053: s_stream called with enable=1
[   53.663953] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.663959] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   53.663965] gc2053: About to write streaming registers for interface 1
[   53.663972] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   53.663982] sensor_write: reg=0xfe val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   53.664302] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.664310] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.664318] sensor_write: reg=0x3e val=0x91, client=855b6d00, adapter=i2c0, addr=0x37
[   53.664908] sensor_write: reg=0x3e val=0x91 SUCCESS
[   53.665052] sensor_write_array: reg[2] 0x3e=0x91 OK
[   53.665059] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.665067] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   53.665074] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   53.665471] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   53.665614] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   53.665717] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   53.665725] gc2053: s_stream called with enable=1
[   53.665732] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   53.665738] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   53.666106] gc2053: About to write streaming registers for interface 1
[   53.666127] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   53.666137] sensor_write: reg=0xfe val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   53.666455] sensor_write: reg=0xfe val=0x00 SUCCESS
[   53.666463] sensor_write_array: reg[1] 0xfe=0x00 OK
[   53.666472] sensor_write: reg=0x3e val=0x91, client=855b6d00, adapter=i2c0, addr=0x37
[   53.666828] sensor_write: reg=0x3e val=0x91 SUCCESS
[   53.666836] sensor_write_array: reg[2] 0x3e=0x91 OK
[   53.666842] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   53.666850] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   53.667239] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   53.667349] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   53.667356] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   53.667484] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   53.710894] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   53.710940] ISP IOCTL: cmd=0x800456d0 arg=0x7fdd6ec0
[   53.710948] TX_ISP_VIDEO_LINK_SETUP: config=0
[   53.710954] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   53.710962] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   53.710968] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   53.710974] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   53.710981] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   53.710988] VIC activated: state 1 -> 2 (READY)
[   53.710994] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   53.710999] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   53.711005] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   53.711010] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   53.711017] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   53.711024] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   53.711030] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   53.711037] csi_video_s_stream: sd=85217c00, enable=1
[   53.711043] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[   53.711050] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80566000, enable=1 ***
[   53.711056] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   53.711062] *** vic_core_s_stream: STREAM ON ***
[   53.711067] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   53.711072] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   53.711079] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   53.711088] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5b400 (name=gc2053) ***
[   53.711094] *** tx_isp_get_sensor: Found real sensor: 85f5b400 ***
[   53.711101] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   53.711106] *** STREAMING: Configuring CPM registers for VIC access ***
[   53.740532] STREAMING: CPM clocks configured for VIC access
[   53.740546] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   53.740552] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   53.740560] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   53.740565] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   53.740571] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   53.740577] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   53.740586] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   53.740592] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   53.740600] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   53.740605] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   53.740611] *** VIC unlock: Commands written, checking VIC status register ***
[   53.740618] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   53.740623] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   53.740629] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   53.740634] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   53.740640] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   53.740646] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   53.740721] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   53.740728] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   53.740735] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   53.740743] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   53.740748] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   53.740756] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   53.740762] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   53.740768] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   53.740774] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   53.740780] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   53.740786] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   53.740792] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   53.740798] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   53.740804] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   53.740810] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   53.740816] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   53.740822] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   53.740828] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   53.740834] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   53.740840] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   53.740847] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   53.740852] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   53.740862] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   53.740869] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   53.740875] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   53.740882] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   53.740888] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   53.740894] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   53.740900] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   53.740905] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   53.740912] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   53.740918] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   53.740926] ispvic_frame_channel_qbuf: arg1=80566000, arg2=  (null)
[   53.740932] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   53.740938] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   53.740944] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   53.740951] ispvic_frame_channel_s_stream: arg1=80566000, arg2=1
[   53.740957] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80566000
[   53.740964] ispvic_frame_channel_s_stream[2441]: streamon
[   53.740970] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   53.740976] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   53.740982] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   53.740988] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   53.740993] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   53.741000] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   53.741006] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   53.741013] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   53.741019] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   53.741025] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   53.741030] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   53.741036] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   53.741042] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   53.741050] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   53.741058] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   53.741065] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   53.741073] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   53.741080] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   53.741086] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   53.741092] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   53.741098] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   53.741105] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   53.741111] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   53.741117] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   53.741122] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   53.741129] ispvic_frame_channel_qbuf: arg1=80566000, arg2=  (null)
[   53.741134] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   53.741147] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   53.741156] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   53.741220] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   53.741231] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   53.741238] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   53.741246] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   53.741253] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   53.741258] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   53.741264] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   53.741272] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   53.742280] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   53.742286] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   53.742291] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   53.742399] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   53.742506] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   53.742514] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   53.742519] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   53.742525] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   53.742530] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   53.742537] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   53.742544] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   53.742550] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   53.742555] *** tx_vic_enable_irq: completed successfully ***
[   54.168933] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   54.168947] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[   54.168954] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   54.168963] *** vin_s_stream: SAFE implementation - sd=8520ee00, enable=1 ***
[   54.168970] vin_s_stream: VIN state = 4, enable = 1
[   54.168976] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   54.168985] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5b400 (name=gc2053) ***
[   54.168992] *** tx_isp_get_sensor: Found real sensor: 85f5b400 ***
[   54.168999] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   54.169005] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   54.169013] gc2053: s_stream called with enable=1
[   54.169019] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   54.169025] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   54.169032] gc2053: About to write streaming registers for interface 1
[   54.169038] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   54.169047] sensor_write: reg=0xfe val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   54.169368] sensor_write: reg=0xfe val=0x00 SUCCESS
[   54.169375] sensor_write_array: reg[1] 0xfe=0x00 OK
[   54.169384] sensor_write: reg=0x3e val=0x91, client=855b6d00, adapter=i2c0, addr=0x37
[   54.174217] sensor_write: reg=0x3e val=0x91 SUCCESS
[   54.174229] sensor_write_array: reg[2] 0x3e=0x91 OK
[   54.174236] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   54.174243] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   54.174250] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   54.174256] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   54.174263] gc2053: s_stream called with enable=1
[   54.174271] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   54.174276] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   54.174283] gc2053: About to write streaming registers for interface 1
[   54.174289] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   54.174298] sensor_write: reg=0xfe val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   54.174617] sensor_write: reg=0xfe val=0x00 SUCCESS
[   54.174623] sensor_write_array: reg[1] 0xfe=0x00 OK
[   54.174632] sensor_write: reg=0x3e val=0x91, client=855b6d00, adapter=i2c0, addr=0x37
[   54.174943] sensor_write: reg=0x3e val=0x91 SUCCESS
[   54.174951] sensor_write_array: reg[2] 0x3e=0x91 OK
[   54.174957] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   54.174963] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   54.174969] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   54.174975] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   54.391163] ISP M0 device open called from pid 2385
[   54.391197] *** REFERENCE DRIVER IMPLEMENTATION ***
[   54.391205] ISP M0 tuning buffer allocated: 805a0000 (size=0x500c, aligned)
[   54.391211] tisp_par_ioctl global variable set: 805a0000
[   54.391265] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   54.391272] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   54.391277] isp_core_tuning_init: Initializing tuning data structure
[   54.391296] isp_core_tuning_init: Tuning data structure initialized at 805a8000
[   54.391303] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   54.391308] *** SAFE: mode_flag properly initialized using struct member access ***
[   54.391315] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a8000
[   54.391321] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   54.391327] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   54.391333] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   54.391340] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   54.391346] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   54.391352] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   54.391357] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   54.391381] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   54.391389] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   54.391395] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   54.391403] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   54.391409] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   54.391415] CRITICAL: Cannot access saturation field at 805a8024 - PREVENTING BadVA CRASH
[   54.392109] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   54.392121] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   54.392129] Set control: cmd=0x980901 value=128
[   54.392203] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   54.392211] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   54.392217] Set control: cmd=0x98091b value=128
[   54.392280] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   54.392288] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   54.392295] Set control: cmd=0x980902 value=128
[   54.392301] tisp_bcsh_saturation: saturation=128
[   54.392306] tiziano_bcsh_update: Updating BCSH parameters
[   54.392313]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   54.392319] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   54.392381] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   54.392389] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   54.392395] Set control: cmd=0x980900 value=128
[   54.392474] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   54.392483] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   54.392489] Set control: cmd=0x980901 value=128
[   54.392549] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   54.392557] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   54.392563] Set control: cmd=0x98091b value=128
[   54.392622] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   54.392630] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   54.392636] Set control: cmd=0x980902 value=128
[   54.392642] tisp_bcsh_saturation: saturation=128
[   54.392647] tiziano_bcsh_update: Updating BCSH parameters
[   54.392655]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   54.392660] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   54.392721] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   54.392729] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   54.392735] Set control: cmd=0x980900 value=128
[   54.392801] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   54.392810] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   54.392816] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   54.392888] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   54.392896] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   54.392902] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   54.392963] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   54.392971] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   54.392978] Set control: cmd=0x980914 value=0
[   54.394386] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   54.394399] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   54.394406] Set control: cmd=0x980915 value=0
[   54.394586] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   54.394597] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   54.394603] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   54.394757] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   54.394768] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   54.394775] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   54.394782] csi_video_s_stream: sd=85217c00, enable=0
[   54.394789] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[   54.394796] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80566000, enable=0 ***
[   54.394803] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   54.394808] *** vic_core_s_stream: STREAM OFF ***
[   54.394815] *** vin_s_stream: SAFE implementation - sd=8520ee00, enable=0 ***
[   54.394821] vin_s_stream: VIN state = 4, enable = 0
[   54.394827] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   54.394836] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5b400 (name=gc2053) ***
[   54.394843] *** tx_isp_get_sensor: Found real sensor: 85f5b400 ***
[   54.394849] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   54.394855] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   54.394863] gc2053: s_stream called with enable=0
[   54.394870] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   54.394876] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   54.394882] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   54.394891] sensor_write: reg=0xfe val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   54.395215] sensor_write: reg=0xfe val=0x00 SUCCESS
[   54.395222] sensor_write_array: reg[1] 0xfe=0x00 OK
[   54.395231] sensor_write: reg=0x3e val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   54.395583] sensor_write: reg=0x3e val=0x00 SUCCESS
[   54.395594] sensor_write_array: reg[2] 0x3e=0x00 OK
[   54.395601] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   54.395608] gc2053: Sensor hardware streaming stopped
[   54.395615] gc2053: s_stream called with enable=0
[   54.395621] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   54.395627] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   54.395633] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   54.395641] sensor_write: reg=0xfe val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   54.397719] sensor_write: reg=0xfe val=0x00 SUCCESS
[   54.397731] sensor_write_array: reg[1] 0xfe=0x00 OK
[   54.397742] sensor_write: reg=0x3e val=0x00, client=855b6d00, adapter=i2c0, addr=0x37
[   54.398078] sensor_write: reg=0x3e val=0x00 SUCCESS
[   54.398085] sensor_write_array: reg[2] 0x3e=0x00 OK
[   54.398092] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   54.398099] gc2053: Sensor hardware streaming stopped
[   54.398114] ISP IOCTL: cmd=0x800456d1 arg=0x7fdd6ec0
[   54.398121] tx_isp_video_link_destroy: Destroying links for config 0
[   54.398129] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   54.398138] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   54.398145] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   54.398153] Set control: cmd=0x8000164 value=1
[   54.398161] ISP IOCTL: cmd=0x800456d0 arg=0x7fdd6ec0
[   54.398166] TX_ISP_VIDEO_LINK_SETUP: config=0
[   54.398172] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   54.398178] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   54.398185] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   54.398191] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   54.398197] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   54.398204] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   54.398211] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   54.398217] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   54.398223] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   54.398230] csi_video_s_stream: sd=85217c00, enable=1
[   54.398236] csi_video_s_stream: Interface type 0 != 1 (MIPI), returning 0
[   54.398243] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80566000, enable=1 ***
[   54.398249] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   54.398254] *** vic_core_s_stream: STREAM ON ***
[   54.398260] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   54.398265] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   54.398272] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   54.398280] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5b400 (name=gc2053) ***
[   54.398287] *** tx_isp_get_sensor: Found real sensor: 85f5b400 ***
[   54.398293] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   54.398299] *** STREAMING: Configuring CPM registers for VIC access ***
[   54.398416] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   54.398426] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   54.398432] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   54.398438] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   54.398443] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   54.420679] STREAMING: CPM clocks configured for VIC access
[   54.420693] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   54.420699] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   54.420707] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   54.420712] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   54.420718] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   54.420724] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   54.420733] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   54.420739] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   54.420747] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   54.420752] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   54.420758] *** VIC unlock: Commands written, checking VIC status register ***
[   54.420765] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   54.420770] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   54.420776] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   54.420781] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   54.420787] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   54.420793] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   54.420869] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   54.420877] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   54.420883] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   54.420891] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   54.420897] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   54.420904] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   54.420911] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   54.420916] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   54.420922] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   54.420928] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   54.420935] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   54.420940] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   54.420945] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   54.420952] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   54.420958] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   54.420964] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   54.420970] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   54.420976] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   54.420982] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   54.420988] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   54.420995] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   54.421001] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   54.421011] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   54.421017] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   54.421023] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   54.421030] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   54.421036] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   54.421042] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   54.421047] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   54.421053] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   54.421060] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   54.421066] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   54.421074] ispvic_frame_channel_qbuf: arg1=80566000, arg2=  (null)
[   54.421081] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   54.421086] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   54.421092] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   54.421099] ispvic_frame_channel_s_stream: arg1=80566000, arg2=1
[   54.421105] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80566000
[   54.421111] ispvic_frame_channel_s_stream[2441]: streamon
[   54.421118] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   54.421124] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   54.421130] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   54.421135] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   54.421141] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   54.421148] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   54.421154] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   54.421161] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   54.421167] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   54.421173] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   54.421178] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   54.421184] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   54.421191] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   54.421198] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   54.421206] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   54.421213] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   54.421221] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   54.421229] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   54.421235] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   54.421241] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   54.421246] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   54.421253] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   54.421259] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   54.421265] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   54.421271] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   54.421277] ispvic_frame_channel_qbuf: arg1=80566000, arg2=  (null)
[   54.421283] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   54.421295] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   54.421304] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   54.421368] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   54.421379] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   54.421386] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   54.421395] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   54.421401] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   54.421407] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   54.421413] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   54.421420] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   54.422429] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   54.422434] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   54.422439] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   54.422547] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   54.422655] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   54.422663] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   54.422668] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   54.422673] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   54.422679] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   54.422685] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   54.422693] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   54.422699] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   54.422704] *** tx_vic_enable_irq: completed successfully ***
[INFO:WS.cpp]: Server started on port 8089
root@ing-wyze-cam3-a000 ~# set jpeg streamMngCtx suceess
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007001 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0x7 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdeff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 350.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x1 (delta: 350.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 350.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 350.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# 
