// Seed: 1900573034
module module_0 #(
    parameter id_23 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  defparam id_23 = 1;
endmodule
module module_1 (
    output logic id_0,
    output tri1  id_1,
    input  logic id_2
);
  logic id_4, id_5;
  xor (id_0, id_7, id_2, id_9, id_5);
  `define pp_6 0
  always begin
    begin
      id_0 = id_4;
    end
    id_4 <= id_2;
    $display(1);
    id_0 <= id_2;
    id_5 = 1 - 1;
  end
  wire id_7;
  wor  id_8 = 1, id_9;
  module_0(
      id_9,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8,
      id_7,
      id_8,
      id_8,
      id_7,
      id_8,
      id_9,
      id_7,
      id_9,
      id_8,
      id_7,
      id_7,
      id_9,
      id_9,
      id_8,
      id_8,
      id_8
  );
endmodule
