Reading OpenROAD database at '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/41-odb-heuristicdiodeinsertion/1-odb-fuzzydiodeplacement/ALU.odb'…
Reading library file at '/home/diddy/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ifgrnqkf6pcsk2qzdn5bai2rvd4skbbc-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 3.0
[INFO] Setting input delay to: 3.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Placement Analysis
---------------------------------
total displacement       6370.0 u
average displacement        0.6 u
max displacement           12.0 u
original HPWL          157839.7 u
legalized HPWL         162632.2 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 3097 instances
[INFO DPL-0021] HPWL before          162632.2 u
[INFO DPL-0022] HPWL after           158697.2 u
[INFO DPL-0023] HPWL delta               -2.4 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               280    1051.01
  Tap cell                               2059    2576.22
  Antenna cell                           3321    8310.47
  Clock buffer                             37     559.29
  Timing Repair Buffer                    829    6218.46
  Inverter                                415    1574.01
  Clock inverter                           27     330.32
  Timing Repair inverter                    1      11.26
  Sequential cell                         314    8035.21
  Multi-Input combinational cell         4221   33772.39
  Total                                 11504   62438.63
Writing OpenROAD database to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/ALU.odb'…
Writing netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/ALU.nl.v'…
Writing powered netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/ALU.pnl.v'…
Writing layout to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/ALU.def'…
Writing timing constraints to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/ALU.sdc'…
