
                   Synplify (R) Premier with Design Planner 

                Version N-2017.09-SP1 for win64 - Nov 22, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    C:\Synopsys\fpga_N-2017.09-SP1\bin64\mbin\synbatch.exe
Install:     C:\Synopsys\fpga_N-2017.09-SP1
Hostname:    PHY-WIN7X64VM
Date:        Mon Dec 17 14:53:02 2018
Version:     N-2017.09-SP1

Arguments:   -product synplify_premier_dp dcfeb3a.prj -tcl dcfeb3a_map.tcl -batch
ProductType: synplify_premier_dp

License checkout: synplifypremierdp
License: synplifypremierdp from server cadence1.mps.ohio-state.edu 
Licensed Vendor: All FPGA
License Option: ident

Running in Vendor Mode
External Tools:         Supported Version       Install Environment Variable
vivado                  2017.2                  XILINX_VIVADO=""
formality               2017.09-SP2             FORMALITY=""
confpro                 2017.12                 HAPS_INSTALL_DIR=C:\Synopsys\fpga_N-2017.09-SP1
design_compiler         2016.12-SP2             DC_ROOT=""
vcs                     2016.06-SP1-1           VCS_HOME=""
Setting PAR_BELDLYRPT environment variable to 1.
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\sem_core.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\sem_core.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_comp_daq_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\CSP_comp_daq_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_comp_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\CSP_comp_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_daq_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\CSP_daq_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_deser_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\CSP_deser_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_pipe_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\CSP_pipe_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_sem_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\CSP_sem_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\bpi_vio.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\bpi_vio.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\bpi_la.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\bpi_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\deser_la.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\deser_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\deser_vio.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\deser_vio.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\pipe_vio_in.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\pipe_vio_in.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\pipe_vio_out.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\pipe_vio_out.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\pipe_la.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\pipe_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\daq_tx_la.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\daq_tx_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\daq_tx_vio.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\daq_tx_vio.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\cmp_tx_vio.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\cmp_tx_vio.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\cmp_tx_la.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\cmp_tx_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\sem_la.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\sem_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\sem_vio.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\sem_vio.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\adc_mem_vio.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\adc_mem_vio.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\adc_cnfg_mem_la.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\adc_cnfg_mem_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\TRG_TX_BUF_BYPASS\implement\ila.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\ila.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\TRG_TX_BUF_BYPASS\implement\icon.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\icon.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\TRG_TX_BUF_BYPASS\implement\data_vio.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\data_vio.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\ch_fifo_ecc.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\ch_fifo_ecc.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\l1a_smp_fifo.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\l1a_smp_fifo.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\l1a_buf.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\l1a_buf.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\ring_buf.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\ring_buf.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\ring_l1a_buf.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\ring_l1a_buf.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\evt_buf.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\evt_buf.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\fifo1_la.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\fifo1_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_rngbuf_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\CSP_rngbuf_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\ring_buf_la.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\ring_buf_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\eth_fifo_la.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\eth_fifo_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\chnlnk_fifo_la.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\chnlnk_fifo_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\xfer2ring_la.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\xfer2ring_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\pipeline_ecc.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\pipeline_ecc.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_chan_link_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\CSP_chan_link_cntrl.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\al_Buckeye_load_FIFO.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\al_Buckeye_load_FIFO.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\BPI_FIFO.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\BPI_FIFO.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_rngbuf_daq.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\CSP_rngbuf_daq.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\auto_load_vio.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\auto_load_vio.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\auto_load_la.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\auto_load_la.ngc
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\ipcore_dir\CSP_auto_load_cntrl.ngc to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\coreip\CSP_auto_load_cntrl.ngc
log file: "F:\DCFEB\firmware\ISE_14.7\dcfeb3a\dcfeb3a.srr"
Running: dcfeb3a in foreground

Running dcfeb3a|dcfeb3a

Running: compile (Compile) on dcfeb3a|dcfeb3a
# Mon Dec 17 14:53:09 2018

Running: compile_flow (Compile Process) on dcfeb3a|dcfeb3a
# Mon Dec 17 14:53:09 2018
License granted for 4 parallel jobs

Running: compiler (Compile Input) on dcfeb3a|dcfeb3a
# Mon Dec 17 14:53:09 2018
Copied F:\DCFEB\firmware\ISE_14.7\dcfeb3a\synwork\dcfeb3a_comp.srs to F:\DCFEB\firmware\ISE_14.7\dcfeb3a\dcfeb3a.srs
compiler exited with errors
Job failed on: dcfeb3a|dcfeb3a

Job: "compiler" terminated with error status: 2
See log file: "F:\DCFEB\firmware\ISE_14.7\dcfeb3a\synlog\dcfeb3a_compiler.srr"
# Mon Dec 17 14:57:23 2018

Return Code: 2
Run Time:00h:04m:14s
Complete: Compile Process on dcfeb3a|dcfeb3a
Complete: Compile on dcfeb3a|dcfeb3a
Complete: Logic Synthesis on dcfeb3a|dcfeb3a
Error: At line 1 while processing "dcfeb3a_map.tcl"
0
TCL script complete: "dcfeb3a_map.tcl"
TCL script had errors: "dcfeb3a_map.tcl"
exit status=9
exit status=9
License checkin: synplifypremierdp
