# Makefile for 'school' executable

# Variables
CC = gcc
SRC = main.c school.c
OBJ = $(SRC:.c=.o)
NAME = school

# Default rule to build the executable
all: $(NAME)

# Rule to create the executable from object files
$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

# Rule to compile individual source files to object files
%.o: %.c
	$(CC) -c $< -o $@

# Clean rule to remove object files and the executable
clean:
	rm -f $(OBJ) $(NAME)
