// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_READ_TRAINING_DATA_p_HH_
#define _a0_READ_TRAINING_DATA_p_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct a0_READ_TRAINING_DATA_p : public sc_module {
    // Port declarations 138
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > data_V_dout;
    sc_in< sc_logic > data_V_empty_n;
    sc_out< sc_logic > data_V_read;
    sc_out< sc_lv<5> > training_instance_V_0_address0;
    sc_out< sc_logic > training_instance_V_0_ce0;
    sc_out< sc_logic > training_instance_V_0_we0;
    sc_out< sc_lv<16> > training_instance_V_0_d0;
    sc_out< sc_lv<5> > training_instance_V_1_address0;
    sc_out< sc_logic > training_instance_V_1_ce0;
    sc_out< sc_logic > training_instance_V_1_we0;
    sc_out< sc_lv<16> > training_instance_V_1_d0;
    sc_out< sc_lv<5> > training_instance_V_10_address0;
    sc_out< sc_logic > training_instance_V_10_ce0;
    sc_out< sc_logic > training_instance_V_10_we0;
    sc_out< sc_lv<16> > training_instance_V_10_d0;
    sc_out< sc_lv<5> > training_instance_V_11_address0;
    sc_out< sc_logic > training_instance_V_11_ce0;
    sc_out< sc_logic > training_instance_V_11_we0;
    sc_out< sc_lv<16> > training_instance_V_11_d0;
    sc_out< sc_lv<5> > training_instance_V_12_address0;
    sc_out< sc_logic > training_instance_V_12_ce0;
    sc_out< sc_logic > training_instance_V_12_we0;
    sc_out< sc_lv<16> > training_instance_V_12_d0;
    sc_out< sc_lv<5> > training_instance_V_13_address0;
    sc_out< sc_logic > training_instance_V_13_ce0;
    sc_out< sc_logic > training_instance_V_13_we0;
    sc_out< sc_lv<16> > training_instance_V_13_d0;
    sc_out< sc_lv<5> > training_instance_V_14_address0;
    sc_out< sc_logic > training_instance_V_14_ce0;
    sc_out< sc_logic > training_instance_V_14_we0;
    sc_out< sc_lv<16> > training_instance_V_14_d0;
    sc_out< sc_lv<5> > training_instance_V_15_address0;
    sc_out< sc_logic > training_instance_V_15_ce0;
    sc_out< sc_logic > training_instance_V_15_we0;
    sc_out< sc_lv<16> > training_instance_V_15_d0;
    sc_out< sc_lv<5> > training_instance_V_16_address0;
    sc_out< sc_logic > training_instance_V_16_ce0;
    sc_out< sc_logic > training_instance_V_16_we0;
    sc_out< sc_lv<16> > training_instance_V_16_d0;
    sc_out< sc_lv<5> > training_instance_V_17_address0;
    sc_out< sc_logic > training_instance_V_17_ce0;
    sc_out< sc_logic > training_instance_V_17_we0;
    sc_out< sc_lv<16> > training_instance_V_17_d0;
    sc_out< sc_lv<5> > training_instance_V_18_address0;
    sc_out< sc_logic > training_instance_V_18_ce0;
    sc_out< sc_logic > training_instance_V_18_we0;
    sc_out< sc_lv<16> > training_instance_V_18_d0;
    sc_out< sc_lv<5> > training_instance_V_19_address0;
    sc_out< sc_logic > training_instance_V_19_ce0;
    sc_out< sc_logic > training_instance_V_19_we0;
    sc_out< sc_lv<16> > training_instance_V_19_d0;
    sc_out< sc_lv<5> > training_instance_V_2_address0;
    sc_out< sc_logic > training_instance_V_2_ce0;
    sc_out< sc_logic > training_instance_V_2_we0;
    sc_out< sc_lv<16> > training_instance_V_2_d0;
    sc_out< sc_lv<5> > training_instance_V_20_address0;
    sc_out< sc_logic > training_instance_V_20_ce0;
    sc_out< sc_logic > training_instance_V_20_we0;
    sc_out< sc_lv<16> > training_instance_V_20_d0;
    sc_out< sc_lv<5> > training_instance_V_21_address0;
    sc_out< sc_logic > training_instance_V_21_ce0;
    sc_out< sc_logic > training_instance_V_21_we0;
    sc_out< sc_lv<16> > training_instance_V_21_d0;
    sc_out< sc_lv<5> > training_instance_V_22_address0;
    sc_out< sc_logic > training_instance_V_22_ce0;
    sc_out< sc_logic > training_instance_V_22_we0;
    sc_out< sc_lv<16> > training_instance_V_22_d0;
    sc_out< sc_lv<5> > training_instance_V_23_address0;
    sc_out< sc_logic > training_instance_V_23_ce0;
    sc_out< sc_logic > training_instance_V_23_we0;
    sc_out< sc_lv<16> > training_instance_V_23_d0;
    sc_out< sc_lv<5> > training_instance_V_24_address0;
    sc_out< sc_logic > training_instance_V_24_ce0;
    sc_out< sc_logic > training_instance_V_24_we0;
    sc_out< sc_lv<16> > training_instance_V_24_d0;
    sc_out< sc_lv<5> > training_instance_V_25_address0;
    sc_out< sc_logic > training_instance_V_25_ce0;
    sc_out< sc_logic > training_instance_V_25_we0;
    sc_out< sc_lv<16> > training_instance_V_25_d0;
    sc_out< sc_lv<5> > training_instance_V_26_address0;
    sc_out< sc_logic > training_instance_V_26_ce0;
    sc_out< sc_logic > training_instance_V_26_we0;
    sc_out< sc_lv<16> > training_instance_V_26_d0;
    sc_out< sc_lv<5> > training_instance_V_27_address0;
    sc_out< sc_logic > training_instance_V_27_ce0;
    sc_out< sc_logic > training_instance_V_27_we0;
    sc_out< sc_lv<16> > training_instance_V_27_d0;
    sc_out< sc_lv<5> > training_instance_V_28_address0;
    sc_out< sc_logic > training_instance_V_28_ce0;
    sc_out< sc_logic > training_instance_V_28_we0;
    sc_out< sc_lv<16> > training_instance_V_28_d0;
    sc_out< sc_lv<5> > training_instance_V_29_address0;
    sc_out< sc_logic > training_instance_V_29_ce0;
    sc_out< sc_logic > training_instance_V_29_we0;
    sc_out< sc_lv<16> > training_instance_V_29_d0;
    sc_out< sc_lv<5> > training_instance_V_3_address0;
    sc_out< sc_logic > training_instance_V_3_ce0;
    sc_out< sc_logic > training_instance_V_3_we0;
    sc_out< sc_lv<16> > training_instance_V_3_d0;
    sc_out< sc_lv<5> > training_instance_V_30_address0;
    sc_out< sc_logic > training_instance_V_30_ce0;
    sc_out< sc_logic > training_instance_V_30_we0;
    sc_out< sc_lv<16> > training_instance_V_30_d0;
    sc_out< sc_lv<5> > training_instance_V_31_address0;
    sc_out< sc_logic > training_instance_V_31_ce0;
    sc_out< sc_logic > training_instance_V_31_we0;
    sc_out< sc_lv<16> > training_instance_V_31_d0;
    sc_out< sc_lv<5> > training_instance_V_4_address0;
    sc_out< sc_logic > training_instance_V_4_ce0;
    sc_out< sc_logic > training_instance_V_4_we0;
    sc_out< sc_lv<16> > training_instance_V_4_d0;
    sc_out< sc_lv<5> > training_instance_V_5_address0;
    sc_out< sc_logic > training_instance_V_5_ce0;
    sc_out< sc_logic > training_instance_V_5_we0;
    sc_out< sc_lv<16> > training_instance_V_5_d0;
    sc_out< sc_lv<5> > training_instance_V_6_address0;
    sc_out< sc_logic > training_instance_V_6_ce0;
    sc_out< sc_logic > training_instance_V_6_we0;
    sc_out< sc_lv<16> > training_instance_V_6_d0;
    sc_out< sc_lv<5> > training_instance_V_7_address0;
    sc_out< sc_logic > training_instance_V_7_ce0;
    sc_out< sc_logic > training_instance_V_7_we0;
    sc_out< sc_lv<16> > training_instance_V_7_d0;
    sc_out< sc_lv<5> > training_instance_V_8_address0;
    sc_out< sc_logic > training_instance_V_8_ce0;
    sc_out< sc_logic > training_instance_V_8_we0;
    sc_out< sc_lv<16> > training_instance_V_8_d0;
    sc_out< sc_lv<5> > training_instance_V_9_address0;
    sc_out< sc_logic > training_instance_V_9_ce0;
    sc_out< sc_logic > training_instance_V_9_we0;
    sc_out< sc_lv<16> > training_instance_V_9_d0;


    // Module declarations
    a0_READ_TRAINING_DATA_p(sc_module_name name);
    SC_HAS_PROCESS(a0_READ_TRAINING_DATA_p);

    ~a0_READ_TRAINING_DATA_p();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > data_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<9> > i_0_i_i_i_i_reg_556;
    sc_signal< sc_lv<1> > tmp_18_i_i_i_fu_567_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > i_fu_573_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > newIndex3_i_i_i_reg_703;
    sc_signal< sc_lv<3> > tmp_33_fu_589_p1;
    sc_signal< sc_lv<3> > tmp_33_reg_708;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<64> > newIndex3_cast_i_i_i_fu_605_p1;
    sc_signal< sc_lv<16> > tmp_fu_593_p1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data_V_blk_n();
    void thread_data_V_read();
    void thread_i_fu_573_p2();
    void thread_newIndex3_cast_i_i_i_fu_605_p1();
    void thread_tmp_18_i_i_i_fu_567_p2();
    void thread_tmp_33_fu_589_p1();
    void thread_tmp_fu_593_p1();
    void thread_training_instance_V_0_address0();
    void thread_training_instance_V_0_ce0();
    void thread_training_instance_V_0_d0();
    void thread_training_instance_V_0_we0();
    void thread_training_instance_V_10_address0();
    void thread_training_instance_V_10_ce0();
    void thread_training_instance_V_10_d0();
    void thread_training_instance_V_10_we0();
    void thread_training_instance_V_11_address0();
    void thread_training_instance_V_11_ce0();
    void thread_training_instance_V_11_d0();
    void thread_training_instance_V_11_we0();
    void thread_training_instance_V_12_address0();
    void thread_training_instance_V_12_ce0();
    void thread_training_instance_V_12_d0();
    void thread_training_instance_V_12_we0();
    void thread_training_instance_V_13_address0();
    void thread_training_instance_V_13_ce0();
    void thread_training_instance_V_13_d0();
    void thread_training_instance_V_13_we0();
    void thread_training_instance_V_14_address0();
    void thread_training_instance_V_14_ce0();
    void thread_training_instance_V_14_d0();
    void thread_training_instance_V_14_we0();
    void thread_training_instance_V_15_address0();
    void thread_training_instance_V_15_ce0();
    void thread_training_instance_V_15_d0();
    void thread_training_instance_V_15_we0();
    void thread_training_instance_V_16_address0();
    void thread_training_instance_V_16_ce0();
    void thread_training_instance_V_16_d0();
    void thread_training_instance_V_16_we0();
    void thread_training_instance_V_17_address0();
    void thread_training_instance_V_17_ce0();
    void thread_training_instance_V_17_d0();
    void thread_training_instance_V_17_we0();
    void thread_training_instance_V_18_address0();
    void thread_training_instance_V_18_ce0();
    void thread_training_instance_V_18_d0();
    void thread_training_instance_V_18_we0();
    void thread_training_instance_V_19_address0();
    void thread_training_instance_V_19_ce0();
    void thread_training_instance_V_19_d0();
    void thread_training_instance_V_19_we0();
    void thread_training_instance_V_1_address0();
    void thread_training_instance_V_1_ce0();
    void thread_training_instance_V_1_d0();
    void thread_training_instance_V_1_we0();
    void thread_training_instance_V_20_address0();
    void thread_training_instance_V_20_ce0();
    void thread_training_instance_V_20_d0();
    void thread_training_instance_V_20_we0();
    void thread_training_instance_V_21_address0();
    void thread_training_instance_V_21_ce0();
    void thread_training_instance_V_21_d0();
    void thread_training_instance_V_21_we0();
    void thread_training_instance_V_22_address0();
    void thread_training_instance_V_22_ce0();
    void thread_training_instance_V_22_d0();
    void thread_training_instance_V_22_we0();
    void thread_training_instance_V_23_address0();
    void thread_training_instance_V_23_ce0();
    void thread_training_instance_V_23_d0();
    void thread_training_instance_V_23_we0();
    void thread_training_instance_V_24_address0();
    void thread_training_instance_V_24_ce0();
    void thread_training_instance_V_24_d0();
    void thread_training_instance_V_24_we0();
    void thread_training_instance_V_25_address0();
    void thread_training_instance_V_25_ce0();
    void thread_training_instance_V_25_d0();
    void thread_training_instance_V_25_we0();
    void thread_training_instance_V_26_address0();
    void thread_training_instance_V_26_ce0();
    void thread_training_instance_V_26_d0();
    void thread_training_instance_V_26_we0();
    void thread_training_instance_V_27_address0();
    void thread_training_instance_V_27_ce0();
    void thread_training_instance_V_27_d0();
    void thread_training_instance_V_27_we0();
    void thread_training_instance_V_28_address0();
    void thread_training_instance_V_28_ce0();
    void thread_training_instance_V_28_d0();
    void thread_training_instance_V_28_we0();
    void thread_training_instance_V_29_address0();
    void thread_training_instance_V_29_ce0();
    void thread_training_instance_V_29_d0();
    void thread_training_instance_V_29_we0();
    void thread_training_instance_V_2_address0();
    void thread_training_instance_V_2_ce0();
    void thread_training_instance_V_2_d0();
    void thread_training_instance_V_2_we0();
    void thread_training_instance_V_30_address0();
    void thread_training_instance_V_30_ce0();
    void thread_training_instance_V_30_d0();
    void thread_training_instance_V_30_we0();
    void thread_training_instance_V_31_address0();
    void thread_training_instance_V_31_ce0();
    void thread_training_instance_V_31_d0();
    void thread_training_instance_V_31_we0();
    void thread_training_instance_V_3_address0();
    void thread_training_instance_V_3_ce0();
    void thread_training_instance_V_3_d0();
    void thread_training_instance_V_3_we0();
    void thread_training_instance_V_4_address0();
    void thread_training_instance_V_4_ce0();
    void thread_training_instance_V_4_d0();
    void thread_training_instance_V_4_we0();
    void thread_training_instance_V_5_address0();
    void thread_training_instance_V_5_ce0();
    void thread_training_instance_V_5_d0();
    void thread_training_instance_V_5_we0();
    void thread_training_instance_V_6_address0();
    void thread_training_instance_V_6_ce0();
    void thread_training_instance_V_6_d0();
    void thread_training_instance_V_6_we0();
    void thread_training_instance_V_7_address0();
    void thread_training_instance_V_7_ce0();
    void thread_training_instance_V_7_d0();
    void thread_training_instance_V_7_we0();
    void thread_training_instance_V_8_address0();
    void thread_training_instance_V_8_ce0();
    void thread_training_instance_V_8_d0();
    void thread_training_instance_V_8_we0();
    void thread_training_instance_V_9_address0();
    void thread_training_instance_V_9_ce0();
    void thread_training_instance_V_9_d0();
    void thread_training_instance_V_9_we0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
