\hypertarget{struct_f_l_a_s_h___type_def}{\section{F\-L\-A\-S\-H\-\_\-\-Type\-Def Struct Reference}
\label{struct_f_l_a_s_h___type_def}\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
}


F\-L\-A\-S\-H Registers.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}{A\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}{K\-E\-Y\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}{O\-P\-T\-K\-E\-Y\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}{S\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}{C\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_a9cd77bc29038841798b4b63c5cecdb9d}{A\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_a32e5cc660e711dc5424f827e2d4efd88}{R\-E\-S\-E\-R\-V\-E\-D}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_a24dece1e3b3185456afe34c3dc6add2e}{O\-B\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_ac1889c0e17d868ab991f267ceb9dbb4b}{W\-R\-P\-R}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_a6b72761900a107781af2d902f60f34b3}{R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}8\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_a4c26c83fce5b3ede2109127756559371}{K\-E\-Y\-R2}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_a23ed73264a5196d6bfb9f8769797f29c}{R\-E\-S\-E\-R\-V\-E\-D2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_ad697c10f0b4c43b943d09bc2b324592f}{S\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_a47c104621ec5af2bca07089c527ada3d}{C\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_af7502255ac67c0c60dae12cf24b525cd}{A\-R2}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_a0fcd52ab6fff5b2e6843ad029509913a}{R\-E\-S\-E\-R\-V\-E\-D}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_l_a_s_h___type_def_a54026c3b5bc2059f1b187acb6c4817ac}{O\-P\-T\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\-L\-A\-S\-H Registers. 

Definition at line 888 of file stm32f10x.\-h.



\subsection{Field Documentation}
\hypertarget{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!A\-C\-R@{A\-C\-R}}
\index{A\-C\-R@{A\-C\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{A\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-A\-C\-R}}\label{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}
F\-L\-A\-S\-H access control register, Address offset\-: 0x00 

Definition at line 890 of file stm32f10x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_a9cd77bc29038841798b4b63c5cecdb9d}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!A\-R@{A\-R}}
\index{A\-R@{A\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-A\-R}}\label{struct_f_l_a_s_h___type_def_a9cd77bc29038841798b4b63c5cecdb9d}
F\-L\-A\-S\-H address register, Address offset\-: 0x14 

Definition at line 895 of file stm32f10x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_af7502255ac67c0c60dae12cf24b525cd}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!A\-R2@{A\-R2}}
\index{A\-R2@{A\-R2}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{A\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-A\-R2}}\label{struct_f_l_a_s_h___type_def_af7502255ac67c0c60dae12cf24b525cd}


Definition at line 905 of file stm32f10x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}
F\-L\-A\-S\-H control register, Address offset\-: 0x10 

Definition at line 894 of file stm32f10x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_a47c104621ec5af2bca07089c527ada3d}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!C\-R2@{C\-R2}}
\index{C\-R2@{C\-R2}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-C\-R2}}\label{struct_f_l_a_s_h___type_def_a47c104621ec5af2bca07089c527ada3d}


Definition at line 904 of file stm32f10x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!K\-E\-Y\-R@{K\-E\-Y\-R}}
\index{K\-E\-Y\-R@{K\-E\-Y\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{K\-E\-Y\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-K\-E\-Y\-R}}\label{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}
F\-L\-A\-S\-H key register, Address offset\-: 0x04 

Definition at line 891 of file stm32f10x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_a4c26c83fce5b3ede2109127756559371}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!K\-E\-Y\-R2@{K\-E\-Y\-R2}}
\index{K\-E\-Y\-R2@{K\-E\-Y\-R2}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{K\-E\-Y\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-K\-E\-Y\-R2}}\label{struct_f_l_a_s_h___type_def_a4c26c83fce5b3ede2109127756559371}


Definition at line 901 of file stm32f10x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_a24dece1e3b3185456afe34c3dc6add2e}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!O\-B\-R@{O\-B\-R}}
\index{O\-B\-R@{O\-B\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{O\-B\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-O\-B\-R}}\label{struct_f_l_a_s_h___type_def_a24dece1e3b3185456afe34c3dc6add2e}
F\-L\-A\-S\-H Option byte register, Address offset\-: 0x1\-C 

Definition at line 897 of file stm32f10x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_a54026c3b5bc2059f1b187acb6c4817ac}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!O\-P\-T\-C\-R@{O\-P\-T\-C\-R}}
\index{O\-P\-T\-C\-R@{O\-P\-T\-C\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{O\-P\-T\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-O\-P\-T\-C\-R}}\label{struct_f_l_a_s_h___type_def_a54026c3b5bc2059f1b187acb6c4817ac}
F\-L\-A\-S\-H option control register, Address offset\-: 0x14 

Definition at line 583 of file stm32f4xx.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!O\-P\-T\-K\-E\-Y\-R@{O\-P\-T\-K\-E\-Y\-R}}
\index{O\-P\-T\-K\-E\-Y\-R@{O\-P\-T\-K\-E\-Y\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{O\-P\-T\-K\-E\-Y\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-O\-P\-T\-K\-E\-Y\-R}}\label{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}
F\-L\-A\-S\-H option key register, Address offset\-: 0x08 

Definition at line 892 of file stm32f10x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_a0fcd52ab6fff5b2e6843ad029509913a}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}}
\index{R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D}}\label{struct_f_l_a_s_h___type_def_a0fcd52ab6fff5b2e6843ad029509913a}
Reserved, 0x18 

Definition at line 536 of file stm32f30x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_a32e5cc660e711dc5424f827e2d4efd88}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}}
\index{R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D}}\label{struct_f_l_a_s_h___type_def_a32e5cc660e711dc5424f827e2d4efd88}


Definition at line 896 of file stm32f10x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_a6b72761900a107781af2d902f60f34b3}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D1\mbox{[}8\mbox{]}}}\label{struct_f_l_a_s_h___type_def_a6b72761900a107781af2d902f60f34b3}


Definition at line 900 of file stm32f10x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_a23ed73264a5196d6bfb9f8769797f29c}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D2}}\label{struct_f_l_a_s_h___type_def_a23ed73264a5196d6bfb9f8769797f29c}


Definition at line 902 of file stm32f10x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}
F\-L\-A\-S\-H status register, Address offset\-: 0x0\-C 

Definition at line 893 of file stm32f10x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_ad697c10f0b4c43b943d09bc2b324592f}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!S\-R2@{S\-R2}}
\index{S\-R2@{S\-R2}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{S\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-S\-R2}}\label{struct_f_l_a_s_h___type_def_ad697c10f0b4c43b943d09bc2b324592f}


Definition at line 903 of file stm32f10x.\-h.

\hypertarget{struct_f_l_a_s_h___type_def_ac1889c0e17d868ab991f267ceb9dbb4b}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!W\-R\-P\-R@{W\-R\-P\-R}}
\index{W\-R\-P\-R@{W\-R\-P\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{W\-R\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-W\-R\-P\-R}}\label{struct_f_l_a_s_h___type_def_ac1889c0e17d868ab991f267ceb9dbb4b}
F\-L\-A\-S\-H Write register, Address offset\-: 0x20 

Definition at line 898 of file stm32f10x.\-h.



The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F10x/\-Libraries/\-C\-M\-S\-I\-S/\-Core/\-C\-M3/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F30x/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F30x/\-Include/\hyperlink{stm32f30x_8h}{stm32f30x.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F4xx/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F4xx/\-Include/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
