-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "06/08/2022 13:44:57"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
LIBRARY WORK;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE WORK.DEFINITIONS_PKG.ALL;

ENTITY 	ClockTop IS
    PORT (
	clk : IN std_logic;
	rst_n : IN std_logic;
	key_n : IN std_logic_vector(2 DOWNTO 0);
	switch : IN std_logic;
	hex : OUT WORK.DEFINITIONS_PKG.hex_t
	);
END ClockTop;

-- Design Ports Information
-- hex[5][0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[5][1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[5][2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[5][3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[5][4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[5][5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[5][6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[4][0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[4][1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[4][2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[4][3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[4][4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[4][5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[4][6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[3][0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[3][1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[3][2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[3][3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[3][4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[3][5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[3][6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[2][0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[2][1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[2][2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[2][3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[2][4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[2][5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[2][6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[1][0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[1][1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[1][2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[1][3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[1][4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[1][5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[1][6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[0][0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[0][1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[0][2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[0][3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[0][4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[0][5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[0][6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst_n	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key_n[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key_n[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key_n[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ClockTop IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst_n : std_logic;
SIGNAL ww_key_n : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_switch : std_logic;
SIGNAL ww_hex : WORK.DEFINITIONS_PKG.hex_t;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \key_n[0]~input_o\ : std_logic;
SIGNAL \bigclock|rst_n_s[0]~feeder_combout\ : std_logic;
SIGNAL \rst_n~input_o\ : std_logic;
SIGNAL \bigclock|key_n0_s[1]~feeder_combout\ : std_logic;
SIGNAL \bigclock|clk_state_s.counting~q\ : std_logic;
SIGNAL \bigclock|q1[0]~2_combout\ : std_logic;
SIGNAL \bigclock|clk_state_s.counting~0_combout\ : std_logic;
SIGNAL \bigclock|clk_state_s.counting~DUPLICATE_q\ : std_logic;
SIGNAL \switch~input_o\ : std_logic;
SIGNAL \bigclock|Add1~1_sumout\ : std_logic;
SIGNAL \bigclock|Add0~1_sumout\ : std_logic;
SIGNAL \bigclock|second_s[0]~feeder_combout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~101_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~102\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~97_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~98\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~93_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~94\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~89_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~90\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~85_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~86\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~81_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~82\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~77_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~78\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~25_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~26\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~21_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~22\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~29_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~30\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~33_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~34\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~17_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~18\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~41_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~42\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~45_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~46\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~49_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~50\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~37_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~38\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~13_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~14\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~9_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~10\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~5_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~6\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~53_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~54\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~57_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~58\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~61_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~62\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~65_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~66\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~69_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~70\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~1_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~2\ : std_logic;
SIGNAL \bigclock|Sec_Clock|Add0~73_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|counter_s[7]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Sec_Clock|LessThan0~3_combout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|LessThan0~0_combout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|counter_s[22]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Sec_Clock|counter_s[21]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Sec_Clock|LessThan0~1_combout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|LessThan0~2_combout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|slow_clk~feeder_combout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|slow_clk~q\ : std_logic;
SIGNAL \bigclock|second_s[6]~0_combout\ : std_logic;
SIGNAL \bigclock|second_s[0]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add0~2\ : std_logic;
SIGNAL \bigclock|Add0~5_sumout\ : std_logic;
SIGNAL \bigclock|second_s[1]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add0~6\ : std_logic;
SIGNAL \bigclock|Add0~9_sumout\ : std_logic;
SIGNAL \bigclock|second_s[2]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add0~10\ : std_logic;
SIGNAL \bigclock|Add0~13_sumout\ : std_logic;
SIGNAL \bigclock|second_s[3]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add0~14\ : std_logic;
SIGNAL \bigclock|Add0~45_sumout\ : std_logic;
SIGNAL \bigclock|Add0~46\ : std_logic;
SIGNAL \bigclock|Add0~57_sumout\ : std_logic;
SIGNAL \bigclock|second_s[5]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add0~58\ : std_logic;
SIGNAL \bigclock|Add0~101_sumout\ : std_logic;
SIGNAL \bigclock|Add0~102\ : std_logic;
SIGNAL \bigclock|Add0~41_sumout\ : std_logic;
SIGNAL \bigclock|second_s[7]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add0~42\ : std_logic;
SIGNAL \bigclock|Add0~77_sumout\ : std_logic;
SIGNAL \bigclock|Add0~78\ : std_logic;
SIGNAL \bigclock|Add0~81_sumout\ : std_logic;
SIGNAL \bigclock|Add0~82\ : std_logic;
SIGNAL \bigclock|Add0~85_sumout\ : std_logic;
SIGNAL \bigclock|Add0~86\ : std_logic;
SIGNAL \bigclock|Add0~89_sumout\ : std_logic;
SIGNAL \bigclock|second_s[11]~feeder_combout\ : std_logic;
SIGNAL \bigclock|Add0~90\ : std_logic;
SIGNAL \bigclock|Add0~93_sumout\ : std_logic;
SIGNAL \bigclock|Add0~94\ : std_logic;
SIGNAL \bigclock|Add0~97_sumout\ : std_logic;
SIGNAL \bigclock|Add0~98\ : std_logic;
SIGNAL \bigclock|Add0~105_sumout\ : std_logic;
SIGNAL \bigclock|Add0~106\ : std_logic;
SIGNAL \bigclock|Add0~109_sumout\ : std_logic;
SIGNAL \bigclock|Add0~110\ : std_logic;
SIGNAL \bigclock|Add0~113_sumout\ : std_logic;
SIGNAL \bigclock|Add0~114\ : std_logic;
SIGNAL \bigclock|Add0~117_sumout\ : std_logic;
SIGNAL \bigclock|Add0~118\ : std_logic;
SIGNAL \bigclock|Add0~73_sumout\ : std_logic;
SIGNAL \bigclock|Add0~74\ : std_logic;
SIGNAL \bigclock|Add0~121_sumout\ : std_logic;
SIGNAL \bigclock|Add0~122\ : std_logic;
SIGNAL \bigclock|Add0~61_sumout\ : std_logic;
SIGNAL \bigclock|second_s[20]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add0~62\ : std_logic;
SIGNAL \bigclock|Add0~65_sumout\ : std_logic;
SIGNAL \bigclock|second_s[21]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add0~66\ : std_logic;
SIGNAL \bigclock|Add0~69_sumout\ : std_logic;
SIGNAL \bigclock|second_s[22]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add0~70\ : std_logic;
SIGNAL \bigclock|Add0~49_sumout\ : std_logic;
SIGNAL \bigclock|second_s[23]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add0~50\ : std_logic;
SIGNAL \bigclock|Add0~53_sumout\ : std_logic;
SIGNAL \bigclock|Add0~54\ : std_logic;
SIGNAL \bigclock|Add0~17_sumout\ : std_logic;
SIGNAL \bigclock|second_s[25]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add0~18\ : std_logic;
SIGNAL \bigclock|Add0~21_sumout\ : std_logic;
SIGNAL \bigclock|Add0~22\ : std_logic;
SIGNAL \bigclock|Add0~25_sumout\ : std_logic;
SIGNAL \bigclock|second_s[28]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add0~26\ : std_logic;
SIGNAL \bigclock|Add0~29_sumout\ : std_logic;
SIGNAL \bigclock|Add0~30\ : std_logic;
SIGNAL \bigclock|Add0~33_sumout\ : std_logic;
SIGNAL \bigclock|Add0~34\ : std_logic;
SIGNAL \bigclock|Add0~37_sumout\ : std_logic;
SIGNAL \bigclock|Equal2~0_combout\ : std_logic;
SIGNAL \bigclock|Equal2~3_combout\ : std_logic;
SIGNAL \bigclock|Equal2~2_combout\ : std_logic;
SIGNAL \bigclock|Equal2~1_combout\ : std_logic;
SIGNAL \bigclock|second_s[15]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|second_s[16]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Equal2~4_combout\ : std_logic;
SIGNAL \bigclock|Equal2~5_combout\ : std_logic;
SIGNAL \bigclock|Selector1~0_combout\ : std_logic;
SIGNAL \bigclock|clk_state_s.paused~q\ : std_logic;
SIGNAL \key_n[1]~input_o\ : std_logic;
SIGNAL \bigclock|minute_s[19]~7_combout\ : std_logic;
SIGNAL \bigclock|q1[1]~0_combout\ : std_logic;
SIGNAL \key_n[2]~input_o\ : std_logic;
SIGNAL \bigclock|q1[2]~1_combout\ : std_logic;
SIGNAL \bigclock|minute_s[19]~8_combout\ : std_logic;
SIGNAL \bigclock|minute_s[19]~9_combout\ : std_logic;
SIGNAL \bigclock|minute_s[9]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|minute_s[8]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|minute_s[6]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add2~1_sumout\ : std_logic;
SIGNAL \bigclock|minute_s[0]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add4~1_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~6_combout\ : std_logic;
SIGNAL \bigclock|Add2~2\ : std_logic;
SIGNAL \bigclock|Add2~5_sumout\ : std_logic;
SIGNAL \bigclock|minute_s[1]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add4~2\ : std_logic;
SIGNAL \bigclock|Add4~5_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~10_combout\ : std_logic;
SIGNAL \bigclock|Add2~6\ : std_logic;
SIGNAL \bigclock|Add2~9_sumout\ : std_logic;
SIGNAL \bigclock|Add4~6\ : std_logic;
SIGNAL \bigclock|Add4~9_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~11_combout\ : std_logic;
SIGNAL \bigclock|minute_s[2]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add2~10\ : std_logic;
SIGNAL \bigclock|Add2~13_sumout\ : std_logic;
SIGNAL \bigclock|minute_s[3]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add4~10\ : std_logic;
SIGNAL \bigclock|Add4~13_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~12_combout\ : std_logic;
SIGNAL \bigclock|Add2~14\ : std_logic;
SIGNAL \bigclock|Add2~105_sumout\ : std_logic;
SIGNAL \bigclock|Add4~14\ : std_logic;
SIGNAL \bigclock|Add4~105_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~37_combout\ : std_logic;
SIGNAL \bigclock|minute_s[4]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add2~106\ : std_logic;
SIGNAL \bigclock|Add2~101_sumout\ : std_logic;
SIGNAL \bigclock|Add4~106\ : std_logic;
SIGNAL \bigclock|Add4~101_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~36_combout\ : std_logic;
SIGNAL \bigclock|minute_s[5]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add2~102\ : std_logic;
SIGNAL \bigclock|Add2~89_sumout\ : std_logic;
SIGNAL \bigclock|Add4~102\ : std_logic;
SIGNAL \bigclock|Add4~89_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~31_combout\ : std_logic;
SIGNAL \bigclock|Add4~90\ : std_logic;
SIGNAL \bigclock|Add4~57_sumout\ : std_logic;
SIGNAL \bigclock|Add2~90\ : std_logic;
SIGNAL \bigclock|Add2~57_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~23_combout\ : std_logic;
SIGNAL \bigclock|minute_s[7]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add2~58\ : std_logic;
SIGNAL \bigclock|Add2~53_sumout\ : std_logic;
SIGNAL \bigclock|Add4~58\ : std_logic;
SIGNAL \bigclock|Add4~53_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~22_combout\ : std_logic;
SIGNAL \bigclock|Add4~54\ : std_logic;
SIGNAL \bigclock|Add4~49_sumout\ : std_logic;
SIGNAL \bigclock|Add2~54\ : std_logic;
SIGNAL \bigclock|Add2~49_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~21_combout\ : std_logic;
SIGNAL \bigclock|Add2~50\ : std_logic;
SIGNAL \bigclock|Add2~121_sumout\ : std_logic;
SIGNAL \bigclock|Add4~50\ : std_logic;
SIGNAL \bigclock|Add4~121_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~41_combout\ : std_logic;
SIGNAL \bigclock|Add2~122\ : std_logic;
SIGNAL \bigclock|Add2~45_sumout\ : std_logic;
SIGNAL \bigclock|minute_s[11]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add4~122\ : std_logic;
SIGNAL \bigclock|Add4~45_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~20_combout\ : std_logic;
SIGNAL \bigclock|Add2~46\ : std_logic;
SIGNAL \bigclock|Add2~85_sumout\ : std_logic;
SIGNAL \bigclock|Add4~46\ : std_logic;
SIGNAL \bigclock|Add4~85_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~30_combout\ : std_logic;
SIGNAL \bigclock|minute_s[12]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add2~86\ : std_logic;
SIGNAL \bigclock|Add2~81_sumout\ : std_logic;
SIGNAL \bigclock|Add4~86\ : std_logic;
SIGNAL \bigclock|Add4~81_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~29_combout\ : std_logic;
SIGNAL \bigclock|minute_s[13]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add2~82\ : std_logic;
SIGNAL \bigclock|Add2~77_sumout\ : std_logic;
SIGNAL \bigclock|Add4~82\ : std_logic;
SIGNAL \bigclock|Add4~77_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~28_combout\ : std_logic;
SIGNAL \bigclock|Add2~78\ : std_logic;
SIGNAL \bigclock|Add2~73_sumout\ : std_logic;
SIGNAL \bigclock|Add4~78\ : std_logic;
SIGNAL \bigclock|Add4~73_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~27_combout\ : std_logic;
SIGNAL \bigclock|Add2~74\ : std_logic;
SIGNAL \bigclock|Add2~69_sumout\ : std_logic;
SIGNAL \bigclock|Add4~74\ : std_logic;
SIGNAL \bigclock|Add4~69_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~26_combout\ : std_logic;
SIGNAL \bigclock|Add2~70\ : std_logic;
SIGNAL \bigclock|Add2~65_sumout\ : std_logic;
SIGNAL \bigclock|Add4~70\ : std_logic;
SIGNAL \bigclock|Add4~65_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~25_combout\ : std_logic;
SIGNAL \bigclock|Add2~66\ : std_logic;
SIGNAL \bigclock|Add2~109_sumout\ : std_logic;
SIGNAL \bigclock|Add4~66\ : std_logic;
SIGNAL \bigclock|Add4~109_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~38_combout\ : std_logic;
SIGNAL \bigclock|Add2~110\ : std_logic;
SIGNAL \bigclock|Add2~97_sumout\ : std_logic;
SIGNAL \bigclock|Add4~110\ : std_logic;
SIGNAL \bigclock|Add4~97_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~35_combout\ : std_logic;
SIGNAL \bigclock|minute_s[19]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add2~98\ : std_logic;
SIGNAL \bigclock|Add2~117_sumout\ : std_logic;
SIGNAL \bigclock|Add4~98\ : std_logic;
SIGNAL \bigclock|Add4~117_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~40_combout\ : std_logic;
SIGNAL \bigclock|minute_s[20]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add2~118\ : std_logic;
SIGNAL \bigclock|Add2~113_sumout\ : std_logic;
SIGNAL \bigclock|Add4~118\ : std_logic;
SIGNAL \bigclock|Add4~113_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~39_combout\ : std_logic;
SIGNAL \bigclock|minute_s[21]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add2~114\ : std_logic;
SIGNAL \bigclock|Add2~33_sumout\ : std_logic;
SIGNAL \bigclock|minute_s[22]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add4~114\ : std_logic;
SIGNAL \bigclock|Add4~33_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~17_combout\ : std_logic;
SIGNAL \bigclock|Add2~34\ : std_logic;
SIGNAL \bigclock|Add2~37_sumout\ : std_logic;
SIGNAL \bigclock|Add4~34\ : std_logic;
SIGNAL \bigclock|Add4~37_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~18_combout\ : std_logic;
SIGNAL \bigclock|Add2~38\ : std_logic;
SIGNAL \bigclock|Add2~29_sumout\ : std_logic;
SIGNAL \bigclock|minute_s[24]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add4~38\ : std_logic;
SIGNAL \bigclock|Add4~29_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~16_combout\ : std_logic;
SIGNAL \bigclock|Add2~30\ : std_logic;
SIGNAL \bigclock|Add2~25_sumout\ : std_logic;
SIGNAL \bigclock|minute_s[25]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add4~30\ : std_logic;
SIGNAL \bigclock|Add4~25_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~15_combout\ : std_logic;
SIGNAL \bigclock|Add2~26\ : std_logic;
SIGNAL \bigclock|Add2~21_sumout\ : std_logic;
SIGNAL \bigclock|minute_s[26]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add4~26\ : std_logic;
SIGNAL \bigclock|Add4~21_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~14_combout\ : std_logic;
SIGNAL \bigclock|Add2~22\ : std_logic;
SIGNAL \bigclock|Add2~61_sumout\ : std_logic;
SIGNAL \bigclock|Add4~22\ : std_logic;
SIGNAL \bigclock|Add4~61_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~24_combout\ : std_logic;
SIGNAL \bigclock|minute_s[27]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add2~62\ : std_logic;
SIGNAL \bigclock|Add2~41_sumout\ : std_logic;
SIGNAL \bigclock|Add4~62\ : std_logic;
SIGNAL \bigclock|Add4~41_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~19_combout\ : std_logic;
SIGNAL \bigclock|Add2~42\ : std_logic;
SIGNAL \bigclock|Add2~17_sumout\ : std_logic;
SIGNAL \bigclock|Add4~42\ : std_logic;
SIGNAL \bigclock|Add4~17_sumout\ : std_logic;
SIGNAL \bigclock|minute_s~13_combout\ : std_logic;
SIGNAL \bigclock|minute_s[29]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|minute_s[19]~1_combout\ : std_logic;
SIGNAL \bigclock|Add4~18\ : std_logic;
SIGNAL \bigclock|Add4~93_sumout\ : std_logic;
SIGNAL \bigclock|minute_s[30]~34_combout\ : std_logic;
SIGNAL \bigclock|minute_s[30]~32_combout\ : std_logic;
SIGNAL \bigclock|q1[1]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Sec_Clock|slow_clk~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|minute_s[30]~33_combout\ : std_logic;
SIGNAL \bigclock|Add2~18\ : std_logic;
SIGNAL \bigclock|Add2~93_sumout\ : std_logic;
SIGNAL \bigclock|minute_s[30]~42_combout\ : std_logic;
SIGNAL \bigclock|minute_s[19]~3_combout\ : std_logic;
SIGNAL \bigclock|minute_s[19]~4_combout\ : std_logic;
SIGNAL \bigclock|minute_s[19]~0_combout\ : std_logic;
SIGNAL \bigclock|minute_s[19]~2_combout\ : std_logic;
SIGNAL \bigclock|minute_s[19]~5_combout\ : std_logic;
SIGNAL \bigclock|hour_s[4]~1_combout\ : std_logic;
SIGNAL \bigclock|Add1~2\ : std_logic;
SIGNAL \bigclock|Add1~5_sumout\ : std_logic;
SIGNAL \bigclock|Add1~6\ : std_logic;
SIGNAL \bigclock|Add1~9_sumout\ : std_logic;
SIGNAL \bigclock|Add1~10\ : std_logic;
SIGNAL \bigclock|Add1~13_sumout\ : std_logic;
SIGNAL \bigclock|Add1~14\ : std_logic;
SIGNAL \bigclock|Add1~93_sumout\ : std_logic;
SIGNAL \bigclock|Add1~94\ : std_logic;
SIGNAL \bigclock|Add1~17_sumout\ : std_logic;
SIGNAL \bigclock|Add1~18\ : std_logic;
SIGNAL \bigclock|Add1~22\ : std_logic;
SIGNAL \bigclock|Add1~97_sumout\ : std_logic;
SIGNAL \bigclock|Add1~98\ : std_logic;
SIGNAL \bigclock|Add1~101_sumout\ : std_logic;
SIGNAL \bigclock|Add1~102\ : std_logic;
SIGNAL \bigclock|Add1~105_sumout\ : std_logic;
SIGNAL \bigclock|Add1~106\ : std_logic;
SIGNAL \bigclock|Add1~109_sumout\ : std_logic;
SIGNAL \bigclock|Add1~110\ : std_logic;
SIGNAL \bigclock|Add1~113_sumout\ : std_logic;
SIGNAL \bigclock|Add1~114\ : std_logic;
SIGNAL \bigclock|Add1~117_sumout\ : std_logic;
SIGNAL \bigclock|hour_s[12]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add1~118\ : std_logic;
SIGNAL \bigclock|Add1~121_sumout\ : std_logic;
SIGNAL \bigclock|Add1~122\ : std_logic;
SIGNAL \bigclock|Add1~69_sumout\ : std_logic;
SIGNAL \bigclock|Add1~70\ : std_logic;
SIGNAL \bigclock|Add1~73_sumout\ : std_logic;
SIGNAL \bigclock|Add1~74\ : std_logic;
SIGNAL \bigclock|Add1~77_sumout\ : std_logic;
SIGNAL \bigclock|Add1~78\ : std_logic;
SIGNAL \bigclock|Add1~81_sumout\ : std_logic;
SIGNAL \bigclock|Add1~82\ : std_logic;
SIGNAL \bigclock|Add1~85_sumout\ : std_logic;
SIGNAL \bigclock|Add1~86\ : std_logic;
SIGNAL \bigclock|Add1~89_sumout\ : std_logic;
SIGNAL \bigclock|counter24h~2_combout\ : std_logic;
SIGNAL \bigclock|counter24h~3_combout\ : std_logic;
SIGNAL \bigclock|Add1~90\ : std_logic;
SIGNAL \bigclock|Add1~45_sumout\ : std_logic;
SIGNAL \bigclock|Add1~46\ : std_logic;
SIGNAL \bigclock|Add1~49_sumout\ : std_logic;
SIGNAL \bigclock|Add1~50\ : std_logic;
SIGNAL \bigclock|Add1~53_sumout\ : std_logic;
SIGNAL \bigclock|hour_s[22]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add1~54\ : std_logic;
SIGNAL \bigclock|Add1~57_sumout\ : std_logic;
SIGNAL \bigclock|Add1~58\ : std_logic;
SIGNAL \bigclock|Add1~61_sumout\ : std_logic;
SIGNAL \bigclock|Add1~62\ : std_logic;
SIGNAL \bigclock|Add1~65_sumout\ : std_logic;
SIGNAL \bigclock|Add1~66\ : std_logic;
SIGNAL \bigclock|Add1~25_sumout\ : std_logic;
SIGNAL \bigclock|Add1~26\ : std_logic;
SIGNAL \bigclock|Add1~29_sumout\ : std_logic;
SIGNAL \bigclock|Add1~30\ : std_logic;
SIGNAL \bigclock|Add1~33_sumout\ : std_logic;
SIGNAL \bigclock|hour_s[28]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Add1~34\ : std_logic;
SIGNAL \bigclock|Add1~37_sumout\ : std_logic;
SIGNAL \bigclock|Add1~38\ : std_logic;
SIGNAL \bigclock|Add1~41_sumout\ : std_logic;
SIGNAL \bigclock|counter24h~0_combout\ : std_logic;
SIGNAL \bigclock|hour_s[9]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|counter24h~4_combout\ : std_logic;
SIGNAL \bigclock|counter24h~1_combout\ : std_logic;
SIGNAL \bigclock|counter24h~5_combout\ : std_logic;
SIGNAL \bigclock|hour_s[4]~0_combout\ : std_logic;
SIGNAL \bigclock|Add1~21_sumout\ : std_logic;
SIGNAL \bigclock|hour_s[6]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~18_cout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~26_cout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Add0~30\ : std_logic;
SIGNAL \bigclock|display01|Add0~31\ : std_logic;
SIGNAL \bigclock|display01|Add0~26\ : std_logic;
SIGNAL \bigclock|display01|Add0~27\ : std_logic;
SIGNAL \bigclock|display01|Add0~22\ : std_logic;
SIGNAL \bigclock|display01|Add0~23\ : std_logic;
SIGNAL \bigclock|display01|Add0~18\ : std_logic;
SIGNAL \bigclock|display01|Add0~19\ : std_logic;
SIGNAL \bigclock|display01|Add0~14\ : std_logic;
SIGNAL \bigclock|display01|Add0~15\ : std_logic;
SIGNAL \bigclock|display01|Add0~10\ : std_logic;
SIGNAL \bigclock|display01|Add0~11\ : std_logic;
SIGNAL \bigclock|display01|Add0~6\ : std_logic;
SIGNAL \bigclock|display01|Add0~7\ : std_logic;
SIGNAL \bigclock|display01|Add0~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Add0~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Add0~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Add0~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Add0~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Add0~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|Add0~25_sumout\ : std_logic;
SIGNAL \bigclock|display01|Add0~29_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~18\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~2\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_7~30_cout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_8~30_cout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_9~30_cout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_9~26_cout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_9~22_cout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_9~18_cout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_9~14_cout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_9~10_cout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|op_1~2\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|quotient[2]~2_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|quotient[3]~3_combout\ : std_logic;
SIGNAL \bigclock|display01|display1|Mux6~0_combout\ : std_logic;
SIGNAL \bigclock|display01|display1|Mux5~0_combout\ : std_logic;
SIGNAL \bigclock|display01|display1|Mux4~0_combout\ : std_logic;
SIGNAL \bigclock|display01|display1|Mux3~0_combout\ : std_logic;
SIGNAL \bigclock|display01|display1|Mux2~0_combout\ : std_logic;
SIGNAL \bigclock|display01|display1|Mux1~0_combout\ : std_logic;
SIGNAL \bigclock|display01|display1|Mux0~0_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ : std_logic;
SIGNAL \bigclock|display01|display2|Mux6~0_combout\ : std_logic;
SIGNAL \bigclock|display01|display2|Mux5~0_combout\ : std_logic;
SIGNAL \bigclock|display01|display2|Mux4~0_combout\ : std_logic;
SIGNAL \bigclock|display01|display2|Mux3~0_combout\ : std_logic;
SIGNAL \bigclock|display01|display2|Mux2~0_combout\ : std_logic;
SIGNAL \bigclock|display01|display2|Mux1~0_combout\ : std_logic;
SIGNAL \bigclock|display01|display2|Mux0~0_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~18_cout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~26_cout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Add0~30\ : std_logic;
SIGNAL \bigclock|display02|Add0~31\ : std_logic;
SIGNAL \bigclock|display02|Add0~26\ : std_logic;
SIGNAL \bigclock|display02|Add0~27\ : std_logic;
SIGNAL \bigclock|display02|Add0~22\ : std_logic;
SIGNAL \bigclock|display02|Add0~23\ : std_logic;
SIGNAL \bigclock|display02|Add0~18\ : std_logic;
SIGNAL \bigclock|display02|Add0~19\ : std_logic;
SIGNAL \bigclock|display02|Add0~14\ : std_logic;
SIGNAL \bigclock|display02|Add0~15\ : std_logic;
SIGNAL \bigclock|display02|Add0~10\ : std_logic;
SIGNAL \bigclock|display02|Add0~11\ : std_logic;
SIGNAL \bigclock|display02|Add0~6\ : std_logic;
SIGNAL \bigclock|display02|Add0~7\ : std_logic;
SIGNAL \bigclock|display02|Add0~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Add0~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Add0~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Add0~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Add0~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Add0~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|Add0~25_sumout\ : std_logic;
SIGNAL \bigclock|display02|Add0~29_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~18\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~2\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_7~30_cout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_8~30_cout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_9~30_cout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_9~26_cout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_9~22_cout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_9~18_cout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_9~14_cout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_9~10_cout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|op_1~2\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|quotient[2]~2_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|quotient[3]~3_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display1|Mux6~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display1|Mux5~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display1|Mux4~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display1|Mux3~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display1|Mux2~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display1|Mux1~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display1|Mux0~0_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ : std_logic;
SIGNAL \bigclock|display02|display2|Mux6~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display2|Mux5~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display2|Mux4~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display2|Mux3~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display2|Mux2~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display2|Mux1~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display2|Mux0~0_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~18_cout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~26_cout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Add0~30\ : std_logic;
SIGNAL \bigclock|display03|Add0~31\ : std_logic;
SIGNAL \bigclock|display03|Add0~26\ : std_logic;
SIGNAL \bigclock|display03|Add0~27\ : std_logic;
SIGNAL \bigclock|display03|Add0~22\ : std_logic;
SIGNAL \bigclock|display03|Add0~23\ : std_logic;
SIGNAL \bigclock|display03|Add0~18\ : std_logic;
SIGNAL \bigclock|display03|Add0~19\ : std_logic;
SIGNAL \bigclock|display03|Add0~14\ : std_logic;
SIGNAL \bigclock|display03|Add0~15\ : std_logic;
SIGNAL \bigclock|display03|Add0~10\ : std_logic;
SIGNAL \bigclock|display03|Add0~11\ : std_logic;
SIGNAL \bigclock|display03|Add0~6\ : std_logic;
SIGNAL \bigclock|display03|Add0~7\ : std_logic;
SIGNAL \bigclock|display03|Add0~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Add0~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Add0~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Add0~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Add0~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Add0~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|Add0~25_sumout\ : std_logic;
SIGNAL \bigclock|display03|Add0~29_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~18\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~2\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_7~30_cout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_8~30_cout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_9~30_cout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_9~26_cout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_9~22_cout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_9~18_cout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_9~14_cout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_9~10_cout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|op_1~2\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|quotient[2]~2_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|quotient[3]~3_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \bigclock|display03|display1|Mux6~0_combout\ : std_logic;
SIGNAL \bigclock|display03|display1|Mux5~0_combout\ : std_logic;
SIGNAL \bigclock|display03|display1|Mux4~0_combout\ : std_logic;
SIGNAL \bigclock|display03|display1|Mux3~0_combout\ : std_logic;
SIGNAL \bigclock|display03|display1|Mux2~0_combout\ : std_logic;
SIGNAL \bigclock|display03|display1|Mux1~0_combout\ : std_logic;
SIGNAL \bigclock|display03|display1|Mux0~0_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ : std_logic;
SIGNAL \bigclock|display03|display2|Mux6~0_combout\ : std_logic;
SIGNAL \bigclock|display03|display2|Mux5~0_combout\ : std_logic;
SIGNAL \bigclock|display03|display2|Mux4~0_combout\ : std_logic;
SIGNAL \bigclock|display03|display2|Mux3~0_combout\ : std_logic;
SIGNAL \bigclock|display03|display2|Mux2~0_combout\ : std_logic;
SIGNAL \bigclock|display03|display2|Mux1~0_combout\ : std_logic;
SIGNAL \bigclock|display03|display2|Mux0~0_combout\ : std_logic;
SIGNAL \bigclock|switch_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \bigclock|hour_s\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \bigclock|minute_s\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \bigclock|second_s\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \bigclock|key_n1_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \bigclock|Sec_Clock|counter_s\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \bigclock|rst_n_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \bigclock|q1\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \bigclock|key_n2_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \bigclock|key_n0_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\ : std_logic;
SIGNAL \bigclock|display01|display2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[29]~7_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~1_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\ : std_logic;
SIGNAL \bigclock|display01|display1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_hour_s[4]~1_combout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|ALT_INV_counter_s\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \bigclock|display03|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \bigclock|display02|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \bigclock|display01|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \bigclock|display03|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \bigclock|display02|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \bigclock|display01|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \bigclock|display03|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \bigclock|display02|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \bigclock|display01|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~121_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~117_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~113_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~109_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~109_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~105_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~105_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~101_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~101_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~97_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~97_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~93_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~89_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~85_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~85_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~81_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~77_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~77_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~73_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~69_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~65_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~61_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~57_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~53_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~49_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~45_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~41_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~37_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~33_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~29_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~9_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \bigclock|ALT_INV_hour_s\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \bigclock|ALT_INV_minute_s\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \bigclock|ALT_INV_second_s\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \bigclock|display01|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \bigclock|display03|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \bigclock|display02|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \bigclock|display01|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|ALT_INV_slow_clk~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_q1[1]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Sec_Clock|ALT_INV_counter_s[22]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Sec_Clock|ALT_INV_counter_s[21]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|Sec_Clock|ALT_INV_counter_s[7]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_hour_s[12]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_hour_s[9]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_hour_s[22]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_hour_s[28]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_hour_s[6]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[20]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[21]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[4]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[5]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[19]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[6]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[12]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[13]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[27]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[7]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[8]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[9]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[11]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[22]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[24]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[25]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[26]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[29]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_second_s[16]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_second_s[15]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_second_s[22]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_second_s[21]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_second_s[20]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_second_s[5]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_second_s[23]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_second_s[7]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_second_s[28]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_second_s[25]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_second_s[3]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_second_s[2]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_second_s[1]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_second_s[0]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[3]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[2]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[1]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[0]~DUPLICATE_q\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~27_combout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~26_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~27_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~26_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~27_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~26_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~23_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~22_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~25_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~23_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~21_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~18_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~23_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~22_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~25_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~23_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~21_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~18_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~23_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~22_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~25_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~23_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~21_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~18_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~22_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~21_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~20_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~19_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~18_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~17_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~17_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~15_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~14_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~22_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~21_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~20_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~19_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~18_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~17_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~17_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~15_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~14_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~22_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~21_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~20_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~19_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~18_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~17_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~17_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~15_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~14_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~14_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~13_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~12_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~11_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~10_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_key_n0_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~9_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~8_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~7_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~6_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~5_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~4_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~3_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~2_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~1_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~12_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~0_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~9_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~14_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~13_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~12_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~11_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~10_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~9_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~8_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~7_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~6_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~5_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~4_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~3_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~2_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~1_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~12_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\ : std_logic;
SIGNAL \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~0_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~9_combout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \bigclock|Sec_Clock|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[30]~34_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[30]~33_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[30]~32_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_q1\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~14_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~13_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~12_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~11_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~10_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~9_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~8_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~7_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~6_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~5_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~4_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~3_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~2_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~1_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~12_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\ : std_logic;
SIGNAL \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~0_combout\ : std_logic;
SIGNAL \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~9_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[19]~8_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_key_n2_s\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \bigclock|ALT_INV_switch_s\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \bigclock|Sec_Clock|ALT_INV_slow_clk~q\ : std_logic;
SIGNAL \bigclock|ALT_INV_key_n1_s\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \bigclock|ALT_INV_clk_state_s.paused~q\ : std_logic;
SIGNAL \bigclock|ALT_INV_counter24h~5_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_counter24h~4_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_counter24h~3_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_counter24h~2_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_counter24h~1_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_counter24h~0_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[19]~5_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[19]~4_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[19]~3_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[19]~2_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[19]~1_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_minute_s[19]~0_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Equal2~5_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Equal2~4_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \bigclock|ALT_INV_clk_state_s.counting~q\ : std_logic;
SIGNAL \bigclock|display03|display2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[29]~7_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~1_combout\ : std_logic;
SIGNAL \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\ : std_logic;
SIGNAL \bigclock|display03|display1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\ : std_logic;
SIGNAL \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\ : std_logic;
SIGNAL \bigclock|display02|display2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[29]~7_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\ : std_logic;
SIGNAL \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~1_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_rst_n <= rst_n;
ww_key_n <= key_n;
ww_switch <= switch;
hex <= ww_hex;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\;
\bigclock|display02|display1|ALT_INV_Mux0~0_combout\ <= NOT \bigclock|display02|display1|Mux0~0_combout\;
\bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|quotient[3]~3_combout\;
\bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|quotient[2]~2_combout\;
\bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|quotient[1]~1_combout\;
\bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\;
\bigclock|display01|display2|ALT_INV_Mux0~0_combout\ <= NOT \bigclock|display01|display2|Mux0~0_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[29]~7_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~1_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\;
\bigclock|display01|display1|ALT_INV_Mux0~0_combout\ <= NOT \bigclock|display01|display1|Mux0~0_combout\;
\bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|quotient[3]~3_combout\;
\bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|quotient[2]~2_combout\;
\bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|quotient[1]~1_combout\;
\bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\;
\bigclock|ALT_INV_hour_s[4]~1_combout\ <= NOT \bigclock|hour_s[4]~1_combout\;
\bigclock|Sec_Clock|ALT_INV_counter_s\(0) <= NOT \bigclock|Sec_Clock|counter_s\(0);
\bigclock|Sec_Clock|ALT_INV_counter_s\(1) <= NOT \bigclock|Sec_Clock|counter_s\(1);
\bigclock|Sec_Clock|ALT_INV_counter_s\(2) <= NOT \bigclock|Sec_Clock|counter_s\(2);
\bigclock|Sec_Clock|ALT_INV_counter_s\(3) <= NOT \bigclock|Sec_Clock|counter_s\(3);
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\bigclock|display03|ALT_INV_Add0~29_sumout\ <= NOT \bigclock|display03|Add0~29_sumout\;
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\bigclock|display02|ALT_INV_Add0~29_sumout\ <= NOT \bigclock|display02|Add0~29_sumout\;
\bigclock|Sec_Clock|ALT_INV_counter_s\(4) <= NOT \bigclock|Sec_Clock|counter_s\(4);
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\bigclock|display01|ALT_INV_Add0~29_sumout\ <= NOT \bigclock|display01|Add0~29_sumout\;
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_8~25_sumout\;
\bigclock|display03|ALT_INV_Add0~25_sumout\ <= NOT \bigclock|display03|Add0~25_sumout\;
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_8~25_sumout\;
\bigclock|display02|ALT_INV_Add0~25_sumout\ <= NOT \bigclock|display02|Add0~25_sumout\;
\bigclock|Sec_Clock|ALT_INV_counter_s\(5) <= NOT \bigclock|Sec_Clock|counter_s\(5);
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_8~25_sumout\;
\bigclock|display01|ALT_INV_Add0~25_sumout\ <= NOT \bigclock|display01|Add0~25_sumout\;
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_8~21_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_7~25_sumout\;
\bigclock|display03|ALT_INV_Add0~21_sumout\ <= NOT \bigclock|display03|Add0~21_sumout\;
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_8~21_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_7~25_sumout\;
\bigclock|display02|ALT_INV_Add0~21_sumout\ <= NOT \bigclock|display02|Add0~21_sumout\;
\bigclock|Sec_Clock|ALT_INV_counter_s\(6) <= NOT \bigclock|Sec_Clock|counter_s\(6);
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_8~21_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_7~25_sumout\;
\bigclock|display01|ALT_INV_Add0~21_sumout\ <= NOT \bigclock|display01|Add0~21_sumout\;
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_6~25_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_8~17_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_7~21_sumout\;
\bigclock|display03|ALT_INV_Add0~17_sumout\ <= NOT \bigclock|display03|Add0~17_sumout\;
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_6~25_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_8~17_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_7~21_sumout\;
\bigclock|display02|ALT_INV_Add0~17_sumout\ <= NOT \bigclock|display02|Add0~17_sumout\;
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_6~25_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_8~17_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_7~21_sumout\;
\bigclock|display01|ALT_INV_Add0~17_sumout\ <= NOT \bigclock|display01|Add0~17_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~17_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~25_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~29_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~33_sumout\;
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_5~21_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_6~21_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_8~13_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_7~17_sumout\;
\bigclock|display03|ALT_INV_Add0~13_sumout\ <= NOT \bigclock|display03|Add0~13_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~17_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~25_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~29_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~33_sumout\;
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_5~21_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_6~21_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_8~13_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_7~17_sumout\;
\bigclock|display02|ALT_INV_Add0~13_sumout\ <= NOT \bigclock|display02|Add0~13_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~17_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~25_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~29_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~33_sumout\;
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_5~21_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_6~21_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_8~13_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_7~17_sumout\;
\bigclock|display01|ALT_INV_Add0~13_sumout\ <= NOT \bigclock|display01|Add0~13_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~21_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~25_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~29_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_5~17_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\;
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_6~17_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\;
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_7~13_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_6~13_sumout\;
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_5~5_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_6~9_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_8~9_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_7~9_sumout\;
\bigclock|display03|ALT_INV_Add0~9_sumout\ <= NOT \bigclock|display03|Add0~9_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~21_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~25_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~29_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_5~17_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\;
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_6~17_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\;
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_7~13_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_6~13_sumout\;
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_5~5_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_6~9_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_8~9_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_7~9_sumout\;
\bigclock|display02|ALT_INV_Add0~9_sumout\ <= NOT \bigclock|display02|Add0~9_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~21_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~25_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~29_sumout\;
\bigclock|Sec_Clock|ALT_INV_counter_s\(25) <= NOT \bigclock|Sec_Clock|counter_s\(25);
\bigclock|Sec_Clock|ALT_INV_counter_s\(23) <= NOT \bigclock|Sec_Clock|counter_s\(23);
\bigclock|Sec_Clock|ALT_INV_counter_s\(22) <= NOT \bigclock|Sec_Clock|counter_s\(22);
\bigclock|Sec_Clock|ALT_INV_counter_s\(21) <= NOT \bigclock|Sec_Clock|counter_s\(21);
\bigclock|Sec_Clock|ALT_INV_counter_s\(20) <= NOT \bigclock|Sec_Clock|counter_s\(20);
\bigclock|Sec_Clock|ALT_INV_counter_s\(19) <= NOT \bigclock|Sec_Clock|counter_s\(19);
\bigclock|Sec_Clock|ALT_INV_counter_s\(14) <= NOT \bigclock|Sec_Clock|counter_s\(14);
\bigclock|Sec_Clock|ALT_INV_counter_s\(13) <= NOT \bigclock|Sec_Clock|counter_s\(13);
\bigclock|Sec_Clock|ALT_INV_counter_s\(12) <= NOT \bigclock|Sec_Clock|counter_s\(12);
\bigclock|Sec_Clock|ALT_INV_counter_s\(15) <= NOT \bigclock|Sec_Clock|counter_s\(15);
\bigclock|Sec_Clock|ALT_INV_counter_s\(10) <= NOT \bigclock|Sec_Clock|counter_s\(10);
\bigclock|Sec_Clock|ALT_INV_counter_s\(9) <= NOT \bigclock|Sec_Clock|counter_s\(9);
\bigclock|Sec_Clock|ALT_INV_counter_s\(7) <= NOT \bigclock|Sec_Clock|counter_s\(7);
\bigclock|Sec_Clock|ALT_INV_counter_s\(8) <= NOT \bigclock|Sec_Clock|counter_s\(8);
\bigclock|Sec_Clock|ALT_INV_counter_s\(11) <= NOT \bigclock|Sec_Clock|counter_s\(11);
\bigclock|Sec_Clock|ALT_INV_counter_s\(16) <= NOT \bigclock|Sec_Clock|counter_s\(16);
\bigclock|Sec_Clock|ALT_INV_counter_s\(17) <= NOT \bigclock|Sec_Clock|counter_s\(17);
\bigclock|Sec_Clock|ALT_INV_counter_s\(18) <= NOT \bigclock|Sec_Clock|counter_s\(18);
\bigclock|Sec_Clock|ALT_INV_counter_s\(24) <= NOT \bigclock|Sec_Clock|counter_s\(24);
\bigclock|ALT_INV_Add4~121_sumout\ <= NOT \bigclock|Add4~121_sumout\;
\bigclock|ALT_INV_Add2~121_sumout\ <= NOT \bigclock|Add2~121_sumout\;
\bigclock|ALT_INV_Add4~117_sumout\ <= NOT \bigclock|Add4~117_sumout\;
\bigclock|ALT_INV_Add2~117_sumout\ <= NOT \bigclock|Add2~117_sumout\;
\bigclock|ALT_INV_Add4~113_sumout\ <= NOT \bigclock|Add4~113_sumout\;
\bigclock|ALT_INV_Add2~113_sumout\ <= NOT \bigclock|Add2~113_sumout\;
\bigclock|ALT_INV_Add4~109_sumout\ <= NOT \bigclock|Add4~109_sumout\;
\bigclock|ALT_INV_Add2~109_sumout\ <= NOT \bigclock|Add2~109_sumout\;
\bigclock|ALT_INV_Add4~105_sumout\ <= NOT \bigclock|Add4~105_sumout\;
\bigclock|ALT_INV_Add2~105_sumout\ <= NOT \bigclock|Add2~105_sumout\;
\bigclock|ALT_INV_Add4~101_sumout\ <= NOT \bigclock|Add4~101_sumout\;
\bigclock|ALT_INV_Add2~101_sumout\ <= NOT \bigclock|Add2~101_sumout\;
\bigclock|ALT_INV_Add4~97_sumout\ <= NOT \bigclock|Add4~97_sumout\;
\bigclock|ALT_INV_Add2~97_sumout\ <= NOT \bigclock|Add2~97_sumout\;
\bigclock|ALT_INV_Add2~93_sumout\ <= NOT \bigclock|Add2~93_sumout\;
\bigclock|ALT_INV_Add4~93_sumout\ <= NOT \bigclock|Add4~93_sumout\;
\bigclock|ALT_INV_Add4~89_sumout\ <= NOT \bigclock|Add4~89_sumout\;
\bigclock|ALT_INV_Add2~89_sumout\ <= NOT \bigclock|Add2~89_sumout\;
\bigclock|ALT_INV_Add4~85_sumout\ <= NOT \bigclock|Add4~85_sumout\;
\bigclock|ALT_INV_Add2~85_sumout\ <= NOT \bigclock|Add2~85_sumout\;
\bigclock|ALT_INV_Add4~81_sumout\ <= NOT \bigclock|Add4~81_sumout\;
\bigclock|ALT_INV_Add2~81_sumout\ <= NOT \bigclock|Add2~81_sumout\;
\bigclock|ALT_INV_Add4~77_sumout\ <= NOT \bigclock|Add4~77_sumout\;
\bigclock|ALT_INV_Add2~77_sumout\ <= NOT \bigclock|Add2~77_sumout\;
\bigclock|ALT_INV_Add4~73_sumout\ <= NOT \bigclock|Add4~73_sumout\;
\bigclock|ALT_INV_Add2~73_sumout\ <= NOT \bigclock|Add2~73_sumout\;
\bigclock|ALT_INV_Add4~69_sumout\ <= NOT \bigclock|Add4~69_sumout\;
\bigclock|ALT_INV_Add2~69_sumout\ <= NOT \bigclock|Add2~69_sumout\;
\bigclock|ALT_INV_Add4~65_sumout\ <= NOT \bigclock|Add4~65_sumout\;
\bigclock|ALT_INV_Add2~65_sumout\ <= NOT \bigclock|Add2~65_sumout\;
\bigclock|ALT_INV_Add4~61_sumout\ <= NOT \bigclock|Add4~61_sumout\;
\bigclock|ALT_INV_Add2~61_sumout\ <= NOT \bigclock|Add2~61_sumout\;
\bigclock|ALT_INV_Add4~57_sumout\ <= NOT \bigclock|Add4~57_sumout\;
\bigclock|ALT_INV_Add2~57_sumout\ <= NOT \bigclock|Add2~57_sumout\;
\bigclock|ALT_INV_Add4~53_sumout\ <= NOT \bigclock|Add4~53_sumout\;
\bigclock|ALT_INV_Add2~53_sumout\ <= NOT \bigclock|Add2~53_sumout\;
\bigclock|ALT_INV_Add4~49_sumout\ <= NOT \bigclock|Add4~49_sumout\;
\bigclock|ALT_INV_Add2~49_sumout\ <= NOT \bigclock|Add2~49_sumout\;
\bigclock|ALT_INV_Add4~45_sumout\ <= NOT \bigclock|Add4~45_sumout\;
\bigclock|ALT_INV_Add2~45_sumout\ <= NOT \bigclock|Add2~45_sumout\;
\bigclock|ALT_INV_Add4~41_sumout\ <= NOT \bigclock|Add4~41_sumout\;
\bigclock|ALT_INV_Add2~41_sumout\ <= NOT \bigclock|Add2~41_sumout\;
\bigclock|ALT_INV_Add4~37_sumout\ <= NOT \bigclock|Add4~37_sumout\;
\bigclock|ALT_INV_Add2~37_sumout\ <= NOT \bigclock|Add2~37_sumout\;
\bigclock|ALT_INV_Add4~33_sumout\ <= NOT \bigclock|Add4~33_sumout\;
\bigclock|ALT_INV_Add2~33_sumout\ <= NOT \bigclock|Add2~33_sumout\;
\bigclock|ALT_INV_Add4~29_sumout\ <= NOT \bigclock|Add4~29_sumout\;
\bigclock|ALT_INV_Add2~29_sumout\ <= NOT \bigclock|Add2~29_sumout\;
\bigclock|ALT_INV_Add4~25_sumout\ <= NOT \bigclock|Add4~25_sumout\;
\bigclock|ALT_INV_Add2~25_sumout\ <= NOT \bigclock|Add2~25_sumout\;
\bigclock|ALT_INV_Add4~21_sumout\ <= NOT \bigclock|Add4~21_sumout\;
\bigclock|ALT_INV_Add2~21_sumout\ <= NOT \bigclock|Add2~21_sumout\;
\bigclock|ALT_INV_Add4~17_sumout\ <= NOT \bigclock|Add4~17_sumout\;
\bigclock|ALT_INV_Add2~17_sumout\ <= NOT \bigclock|Add2~17_sumout\;
\bigclock|ALT_INV_Add0~89_sumout\ <= NOT \bigclock|Add0~89_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_5~17_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\;
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_6~17_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\;
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_7~13_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_6~13_sumout\;
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_5~5_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_6~9_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_8~9_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_7~9_sumout\;
\bigclock|display01|ALT_INV_Add0~9_sumout\ <= NOT \bigclock|display01|Add0~9_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~9_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~13_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~17_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~21_sumout\;
\bigclock|ALT_INV_Add0~1_sumout\ <= NOT \bigclock|Add0~1_sumout\;
\bigclock|display03|ALT_INV_Add0~5_sumout\ <= NOT \bigclock|display03|Add0~5_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~9_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\;
\bigclock|ALT_INV_Add4~13_sumout\ <= NOT \bigclock|Add4~13_sumout\;
\bigclock|ALT_INV_Add2~13_sumout\ <= NOT \bigclock|Add2~13_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~13_sumout\;
\bigclock|ALT_INV_Add4~9_sumout\ <= NOT \bigclock|Add4~9_sumout\;
\bigclock|ALT_INV_Add2~9_sumout\ <= NOT \bigclock|Add2~9_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~17_sumout\;
\bigclock|ALT_INV_Add4~5_sumout\ <= NOT \bigclock|Add4~5_sumout\;
\bigclock|ALT_INV_Add2~5_sumout\ <= NOT \bigclock|Add2~5_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~21_sumout\;
\bigclock|ALT_INV_Add4~1_sumout\ <= NOT \bigclock|Add4~1_sumout\;
\bigclock|ALT_INV_Add2~1_sumout\ <= NOT \bigclock|Add2~1_sumout\;
\bigclock|display02|ALT_INV_Add0~5_sumout\ <= NOT \bigclock|display02|Add0~5_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~9_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~13_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~17_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~21_sumout\;
\bigclock|ALT_INV_hour_s\(13) <= NOT \bigclock|hour_s\(13);
\bigclock|ALT_INV_hour_s\(12) <= NOT \bigclock|hour_s\(12);
\bigclock|ALT_INV_hour_s\(11) <= NOT \bigclock|hour_s\(11);
\bigclock|ALT_INV_hour_s\(10) <= NOT \bigclock|hour_s\(10);
\bigclock|ALT_INV_hour_s\(9) <= NOT \bigclock|hour_s\(9);
\bigclock|ALT_INV_hour_s\(8) <= NOT \bigclock|hour_s\(8);
\bigclock|ALT_INV_hour_s\(7) <= NOT \bigclock|hour_s\(7);
\bigclock|ALT_INV_hour_s\(4) <= NOT \bigclock|hour_s\(4);
\bigclock|ALT_INV_hour_s\(19) <= NOT \bigclock|hour_s\(19);
\bigclock|ALT_INV_hour_s\(18) <= NOT \bigclock|hour_s\(18);
\bigclock|ALT_INV_hour_s\(17) <= NOT \bigclock|hour_s\(17);
\bigclock|ALT_INV_hour_s\(16) <= NOT \bigclock|hour_s\(16);
\bigclock|ALT_INV_hour_s\(15) <= NOT \bigclock|hour_s\(15);
\bigclock|ALT_INV_hour_s\(14) <= NOT \bigclock|hour_s\(14);
\bigclock|ALT_INV_hour_s\(25) <= NOT \bigclock|hour_s\(25);
\bigclock|ALT_INV_hour_s\(24) <= NOT \bigclock|hour_s\(24);
\bigclock|ALT_INV_hour_s\(23) <= NOT \bigclock|hour_s\(23);
\bigclock|ALT_INV_hour_s\(22) <= NOT \bigclock|hour_s\(22);
\bigclock|ALT_INV_hour_s\(21) <= NOT \bigclock|hour_s\(21);
\bigclock|ALT_INV_hour_s\(20) <= NOT \bigclock|hour_s\(20);
\bigclock|ALT_INV_hour_s\(30) <= NOT \bigclock|hour_s\(30);
\bigclock|ALT_INV_hour_s\(29) <= NOT \bigclock|hour_s\(29);
\bigclock|ALT_INV_hour_s\(28) <= NOT \bigclock|hour_s\(28);
\bigclock|ALT_INV_hour_s\(27) <= NOT \bigclock|hour_s\(27);
\bigclock|ALT_INV_hour_s\(26) <= NOT \bigclock|hour_s\(26);
\bigclock|ALT_INV_hour_s\(6) <= NOT \bigclock|hour_s\(6);
\bigclock|ALT_INV_hour_s\(5) <= NOT \bigclock|hour_s\(5);
\bigclock|ALT_INV_minute_s\(10) <= NOT \bigclock|minute_s\(10);
\bigclock|ALT_INV_minute_s\(20) <= NOT \bigclock|minute_s\(20);
\bigclock|ALT_INV_minute_s\(21) <= NOT \bigclock|minute_s\(21);
\bigclock|ALT_INV_minute_s\(18) <= NOT \bigclock|minute_s\(18);
\bigclock|ALT_INV_minute_s\(4) <= NOT \bigclock|minute_s\(4);
\bigclock|ALT_INV_minute_s\(5) <= NOT \bigclock|minute_s\(5);
\bigclock|ALT_INV_minute_s\(19) <= NOT \bigclock|minute_s\(19);
\bigclock|ALT_INV_minute_s\(6) <= NOT \bigclock|minute_s\(6);
\bigclock|ALT_INV_minute_s\(12) <= NOT \bigclock|minute_s\(12);
\bigclock|ALT_INV_minute_s\(13) <= NOT \bigclock|minute_s\(13);
\bigclock|ALT_INV_minute_s\(14) <= NOT \bigclock|minute_s\(14);
\bigclock|ALT_INV_minute_s\(15) <= NOT \bigclock|minute_s\(15);
\bigclock|ALT_INV_minute_s\(16) <= NOT \bigclock|minute_s\(16);
\bigclock|ALT_INV_minute_s\(17) <= NOT \bigclock|minute_s\(17);
\bigclock|ALT_INV_minute_s\(27) <= NOT \bigclock|minute_s\(27);
\bigclock|ALT_INV_minute_s\(7) <= NOT \bigclock|minute_s\(7);
\bigclock|ALT_INV_minute_s\(8) <= NOT \bigclock|minute_s\(8);
\bigclock|ALT_INV_minute_s\(9) <= NOT \bigclock|minute_s\(9);
\bigclock|ALT_INV_minute_s\(11) <= NOT \bigclock|minute_s\(11);
\bigclock|ALT_INV_minute_s\(28) <= NOT \bigclock|minute_s\(28);
\bigclock|ALT_INV_minute_s\(23) <= NOT \bigclock|minute_s\(23);
\bigclock|ALT_INV_minute_s\(22) <= NOT \bigclock|minute_s\(22);
\bigclock|ALT_INV_minute_s\(24) <= NOT \bigclock|minute_s\(24);
\bigclock|ALT_INV_minute_s\(25) <= NOT \bigclock|minute_s\(25);
\bigclock|ALT_INV_minute_s\(26) <= NOT \bigclock|minute_s\(26);
\bigclock|ALT_INV_minute_s\(29) <= NOT \bigclock|minute_s\(29);
\bigclock|ALT_INV_second_s\(19) <= NOT \bigclock|second_s\(19);
\bigclock|ALT_INV_second_s\(17) <= NOT \bigclock|second_s\(17);
\bigclock|ALT_INV_second_s\(16) <= NOT \bigclock|second_s\(16);
\bigclock|ALT_INV_second_s\(15) <= NOT \bigclock|second_s\(15);
\bigclock|ALT_INV_second_s\(14) <= NOT \bigclock|second_s\(14);
\bigclock|ALT_INV_second_s\(6) <= NOT \bigclock|second_s\(6);
\bigclock|ALT_INV_second_s\(13) <= NOT \bigclock|second_s\(13);
\bigclock|ALT_INV_second_s\(12) <= NOT \bigclock|second_s\(12);
\bigclock|ALT_INV_second_s\(11) <= NOT \bigclock|second_s\(11);
\bigclock|ALT_INV_second_s\(10) <= NOT \bigclock|second_s\(10);
\bigclock|ALT_INV_second_s\(9) <= NOT \bigclock|second_s\(9);
\bigclock|ALT_INV_second_s\(8) <= NOT \bigclock|second_s\(8);
\bigclock|ALT_INV_second_s\(18) <= NOT \bigclock|second_s\(18);
\bigclock|ALT_INV_second_s\(22) <= NOT \bigclock|second_s\(22);
\bigclock|ALT_INV_second_s\(21) <= NOT \bigclock|second_s\(21);
\bigclock|ALT_INV_second_s\(20) <= NOT \bigclock|second_s\(20);
\bigclock|ALT_INV_second_s\(5) <= NOT \bigclock|second_s\(5);
\bigclock|ALT_INV_second_s\(24) <= NOT \bigclock|second_s\(24);
\bigclock|ALT_INV_second_s\(23) <= NOT \bigclock|second_s\(23);
\bigclock|ALT_INV_second_s\(4) <= NOT \bigclock|second_s\(4);
\bigclock|ALT_INV_second_s\(7) <= NOT \bigclock|second_s\(7);
\bigclock|ALT_INV_second_s\(30) <= NOT \bigclock|second_s\(30);
\bigclock|ALT_INV_second_s\(29) <= NOT \bigclock|second_s\(29);
\bigclock|ALT_INV_second_s\(28) <= NOT \bigclock|second_s\(28);
\bigclock|ALT_INV_second_s\(27) <= NOT \bigclock|second_s\(27);
\bigclock|ALT_INV_second_s\(26) <= NOT \bigclock|second_s\(26);
\bigclock|ALT_INV_second_s\(25) <= NOT \bigclock|second_s\(25);
\bigclock|display01|ALT_INV_Add0~5_sumout\ <= NOT \bigclock|display01|Add0~5_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~17_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~13_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~9_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\;
\bigclock|ALT_INV_second_s\(3) <= NOT \bigclock|second_s\(3);
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~9_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~5_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\;
\bigclock|ALT_INV_second_s\(2) <= NOT \bigclock|second_s\(2);
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~13_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~5_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\;
\bigclock|ALT_INV_second_s\(1) <= NOT \bigclock|second_s\(1);
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~9_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~5_sumout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\;
\bigclock|ALT_INV_second_s\(0) <= NOT \bigclock|second_s\(0);
\bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|op_1~13_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|op_1~9_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\;
\bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|op_1~5_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\;
\bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|op_1~1_sumout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|op_9~1_sumout\;
\bigclock|display03|ALT_INV_Add0~1_sumout\ <= NOT \bigclock|display03|Add0~1_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~17_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~13_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~9_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\;
\bigclock|ALT_INV_minute_s\(3) <= NOT \bigclock|minute_s\(3);
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~9_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~5_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\;
\bigclock|ALT_INV_minute_s\(2) <= NOT \bigclock|minute_s\(2);
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~13_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~5_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\;
\bigclock|ALT_INV_minute_s\(1) <= NOT \bigclock|minute_s\(1);
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~9_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~5_sumout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\;
\bigclock|ALT_INV_minute_s\(0) <= NOT \bigclock|minute_s\(0);
\bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|op_1~13_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\;
\bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\;
\bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|op_1~1_sumout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|op_9~1_sumout\;
\bigclock|display02|ALT_INV_Add0~1_sumout\ <= NOT \bigclock|display02|Add0~1_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~17_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~13_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~9_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\;
\bigclock|ALT_INV_hour_s\(3) <= NOT \bigclock|hour_s\(3);
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~9_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~5_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\;
\bigclock|ALT_INV_hour_s\(2) <= NOT \bigclock|hour_s\(2);
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~13_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~5_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\;
\bigclock|ALT_INV_hour_s\(1) <= NOT \bigclock|hour_s\(1);
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~9_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~5_sumout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\;
\bigclock|ALT_INV_hour_s\(0) <= NOT \bigclock|hour_s\(0);
\bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|op_1~13_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\;
\bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|op_1~5_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\;
\bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|op_1~1_sumout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|op_9~1_sumout\;
\bigclock|display01|ALT_INV_Add0~1_sumout\ <= NOT \bigclock|display01|Add0~1_sumout\;
\bigclock|Sec_Clock|ALT_INV_slow_clk~DUPLICATE_q\ <= NOT \bigclock|Sec_Clock|slow_clk~DUPLICATE_q\;
\bigclock|ALT_INV_q1[1]~DUPLICATE_q\ <= NOT \bigclock|q1[1]~DUPLICATE_q\;
\bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\ <= NOT \bigclock|clk_state_s.counting~DUPLICATE_q\;
\bigclock|Sec_Clock|ALT_INV_counter_s[22]~DUPLICATE_q\ <= NOT \bigclock|Sec_Clock|counter_s[22]~DUPLICATE_q\;
\bigclock|Sec_Clock|ALT_INV_counter_s[21]~DUPLICATE_q\ <= NOT \bigclock|Sec_Clock|counter_s[21]~DUPLICATE_q\;
\bigclock|Sec_Clock|ALT_INV_counter_s[7]~DUPLICATE_q\ <= NOT \bigclock|Sec_Clock|counter_s[7]~DUPLICATE_q\;
\bigclock|ALT_INV_hour_s[12]~DUPLICATE_q\ <= NOT \bigclock|hour_s[12]~DUPLICATE_q\;
\bigclock|ALT_INV_hour_s[9]~DUPLICATE_q\ <= NOT \bigclock|hour_s[9]~DUPLICATE_q\;
\bigclock|ALT_INV_hour_s[22]~DUPLICATE_q\ <= NOT \bigclock|hour_s[22]~DUPLICATE_q\;
\bigclock|ALT_INV_hour_s[28]~DUPLICATE_q\ <= NOT \bigclock|hour_s[28]~DUPLICATE_q\;
\bigclock|ALT_INV_hour_s[6]~DUPLICATE_q\ <= NOT \bigclock|hour_s[6]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[20]~DUPLICATE_q\ <= NOT \bigclock|minute_s[20]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[21]~DUPLICATE_q\ <= NOT \bigclock|minute_s[21]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[4]~DUPLICATE_q\ <= NOT \bigclock|minute_s[4]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[5]~DUPLICATE_q\ <= NOT \bigclock|minute_s[5]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[19]~DUPLICATE_q\ <= NOT \bigclock|minute_s[19]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[6]~DUPLICATE_q\ <= NOT \bigclock|minute_s[6]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[12]~DUPLICATE_q\ <= NOT \bigclock|minute_s[12]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[13]~DUPLICATE_q\ <= NOT \bigclock|minute_s[13]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[27]~DUPLICATE_q\ <= NOT \bigclock|minute_s[27]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[7]~DUPLICATE_q\ <= NOT \bigclock|minute_s[7]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[8]~DUPLICATE_q\ <= NOT \bigclock|minute_s[8]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[9]~DUPLICATE_q\ <= NOT \bigclock|minute_s[9]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[11]~DUPLICATE_q\ <= NOT \bigclock|minute_s[11]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[22]~DUPLICATE_q\ <= NOT \bigclock|minute_s[22]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[24]~DUPLICATE_q\ <= NOT \bigclock|minute_s[24]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[25]~DUPLICATE_q\ <= NOT \bigclock|minute_s[25]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[26]~DUPLICATE_q\ <= NOT \bigclock|minute_s[26]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[29]~DUPLICATE_q\ <= NOT \bigclock|minute_s[29]~DUPLICATE_q\;
\bigclock|ALT_INV_second_s[16]~DUPLICATE_q\ <= NOT \bigclock|second_s[16]~DUPLICATE_q\;
\bigclock|ALT_INV_second_s[15]~DUPLICATE_q\ <= NOT \bigclock|second_s[15]~DUPLICATE_q\;
\bigclock|ALT_INV_second_s[22]~DUPLICATE_q\ <= NOT \bigclock|second_s[22]~DUPLICATE_q\;
\bigclock|ALT_INV_second_s[21]~DUPLICATE_q\ <= NOT \bigclock|second_s[21]~DUPLICATE_q\;
\bigclock|ALT_INV_second_s[20]~DUPLICATE_q\ <= NOT \bigclock|second_s[20]~DUPLICATE_q\;
\bigclock|ALT_INV_second_s[5]~DUPLICATE_q\ <= NOT \bigclock|second_s[5]~DUPLICATE_q\;
\bigclock|ALT_INV_second_s[23]~DUPLICATE_q\ <= NOT \bigclock|second_s[23]~DUPLICATE_q\;
\bigclock|ALT_INV_second_s[7]~DUPLICATE_q\ <= NOT \bigclock|second_s[7]~DUPLICATE_q\;
\bigclock|ALT_INV_second_s[28]~DUPLICATE_q\ <= NOT \bigclock|second_s[28]~DUPLICATE_q\;
\bigclock|ALT_INV_second_s[25]~DUPLICATE_q\ <= NOT \bigclock|second_s[25]~DUPLICATE_q\;
\bigclock|ALT_INV_second_s[3]~DUPLICATE_q\ <= NOT \bigclock|second_s[3]~DUPLICATE_q\;
\bigclock|ALT_INV_second_s[2]~DUPLICATE_q\ <= NOT \bigclock|second_s[2]~DUPLICATE_q\;
\bigclock|ALT_INV_second_s[1]~DUPLICATE_q\ <= NOT \bigclock|second_s[1]~DUPLICATE_q\;
\bigclock|ALT_INV_second_s[0]~DUPLICATE_q\ <= NOT \bigclock|second_s[0]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[3]~DUPLICATE_q\ <= NOT \bigclock|minute_s[3]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[2]~DUPLICATE_q\ <= NOT \bigclock|minute_s[2]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[1]~DUPLICATE_q\ <= NOT \bigclock|minute_s[1]~DUPLICATE_q\;
\bigclock|ALT_INV_minute_s[0]~DUPLICATE_q\ <= NOT \bigclock|minute_s[0]~DUPLICATE_q\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~27_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\;
\bigclock|Sec_Clock|ALT_INV_LessThan0~3_combout\ <= NOT \bigclock|Sec_Clock|LessThan0~3_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~26_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~27_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~26_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~27_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~26_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~23_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~22_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~25_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~23_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~21_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~18_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~23_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~22_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~25_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~23_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~21_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~18_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~23_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~22_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~25_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~23_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~21_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~18_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~22_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~21_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~20_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~19_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~18_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~17_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~17_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~15_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~14_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~22_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~21_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~20_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~19_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~18_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~17_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~17_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~15_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~14_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~22_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~21_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~20_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~19_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~18_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~17_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~17_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~15_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~14_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~14_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~13_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~12_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~11_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~10_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\;
\bigclock|ALT_INV_key_n0_s\(0) <= NOT \bigclock|key_n0_s\(0);
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~9_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~8_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~7_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~6_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~5_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~4_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~3_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~2_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~1_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~12_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\;
\bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~0_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~9_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~14_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~13_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~12_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~11_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~10_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~9_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~8_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~7_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~6_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~5_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~4_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~3_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~2_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~1_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~12_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\;
\bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~0_combout\ <= NOT \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~9_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\;
\bigclock|Sec_Clock|ALT_INV_LessThan0~2_combout\ <= NOT \bigclock|Sec_Clock|LessThan0~2_combout\;
\bigclock|Sec_Clock|ALT_INV_LessThan0~1_combout\ <= NOT \bigclock|Sec_Clock|LessThan0~1_combout\;
\bigclock|Sec_Clock|ALT_INV_LessThan0~0_combout\ <= NOT \bigclock|Sec_Clock|LessThan0~0_combout\;
\bigclock|ALT_INV_minute_s[30]~34_combout\ <= NOT \bigclock|minute_s[30]~34_combout\;
\bigclock|ALT_INV_minute_s[30]~33_combout\ <= NOT \bigclock|minute_s[30]~33_combout\;
\bigclock|ALT_INV_minute_s[30]~32_combout\ <= NOT \bigclock|minute_s[30]~32_combout\;
\bigclock|ALT_INV_q1\(0) <= NOT \bigclock|q1\(0);
\bigclock|ALT_INV_key_n0_s\(1) <= NOT \bigclock|key_n0_s\(1);
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~14_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~13_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~12_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~11_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~10_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~9_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~8_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~7_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~6_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~5_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~4_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~3_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~2_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~1_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~12_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\;
\bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~0_combout\ <= NOT \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\;
\bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~9_combout\ <= NOT \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\;
\bigclock|ALT_INV_minute_s[19]~8_combout\ <= NOT \bigclock|minute_s[19]~8_combout\;
\bigclock|ALT_INV_key_n2_s\(1) <= NOT \bigclock|key_n2_s\(1);
\bigclock|ALT_INV_q1\(2) <= NOT \bigclock|q1\(2);
\bigclock|ALT_INV_switch_s\(1) <= NOT \bigclock|switch_s\(1);
\bigclock|Sec_Clock|ALT_INV_slow_clk~q\ <= NOT \bigclock|Sec_Clock|slow_clk~q\;
\bigclock|ALT_INV_q1\(1) <= NOT \bigclock|q1\(1);
\bigclock|ALT_INV_key_n1_s\(1) <= NOT \bigclock|key_n1_s\(1);
\bigclock|ALT_INV_clk_state_s.paused~q\ <= NOT \bigclock|clk_state_s.paused~q\;
\bigclock|ALT_INV_counter24h~5_combout\ <= NOT \bigclock|counter24h~5_combout\;
\bigclock|ALT_INV_counter24h~4_combout\ <= NOT \bigclock|counter24h~4_combout\;
\bigclock|ALT_INV_counter24h~3_combout\ <= NOT \bigclock|counter24h~3_combout\;
\bigclock|ALT_INV_counter24h~2_combout\ <= NOT \bigclock|counter24h~2_combout\;
\bigclock|ALT_INV_counter24h~1_combout\ <= NOT \bigclock|counter24h~1_combout\;
\bigclock|ALT_INV_counter24h~0_combout\ <= NOT \bigclock|counter24h~0_combout\;
\bigclock|ALT_INV_minute_s[19]~5_combout\ <= NOT \bigclock|minute_s[19]~5_combout\;
\bigclock|ALT_INV_minute_s[19]~4_combout\ <= NOT \bigclock|minute_s[19]~4_combout\;
\bigclock|ALT_INV_minute_s[19]~3_combout\ <= NOT \bigclock|minute_s[19]~3_combout\;
\bigclock|ALT_INV_minute_s\(30) <= NOT \bigclock|minute_s\(30);
\bigclock|ALT_INV_minute_s[19]~2_combout\ <= NOT \bigclock|minute_s[19]~2_combout\;
\bigclock|ALT_INV_minute_s[19]~1_combout\ <= NOT \bigclock|minute_s[19]~1_combout\;
\bigclock|ALT_INV_minute_s[19]~0_combout\ <= NOT \bigclock|minute_s[19]~0_combout\;
\bigclock|ALT_INV_Equal2~5_combout\ <= NOT \bigclock|Equal2~5_combout\;
\bigclock|ALT_INV_Equal2~4_combout\ <= NOT \bigclock|Equal2~4_combout\;
\bigclock|ALT_INV_Equal2~3_combout\ <= NOT \bigclock|Equal2~3_combout\;
\bigclock|ALT_INV_Equal2~2_combout\ <= NOT \bigclock|Equal2~2_combout\;
\bigclock|ALT_INV_Equal2~1_combout\ <= NOT \bigclock|Equal2~1_combout\;
\bigclock|ALT_INV_Equal2~0_combout\ <= NOT \bigclock|Equal2~0_combout\;
\bigclock|ALT_INV_clk_state_s.counting~q\ <= NOT \bigclock|clk_state_s.counting~q\;
\bigclock|display03|display2|ALT_INV_Mux0~0_combout\ <= NOT \bigclock|display03|display2|Mux0~0_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[29]~7_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~1_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\;
\bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\ <= NOT \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\;
\bigclock|display03|display1|ALT_INV_Mux0~0_combout\ <= NOT \bigclock|display03|display1|Mux0~0_combout\;
\bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|quotient[3]~3_combout\;
\bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|quotient[2]~2_combout\;
\bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|quotient[1]~1_combout\;
\bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\ <= NOT \bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\;
\bigclock|display02|display2|ALT_INV_Mux0~0_combout\ <= NOT \bigclock|display02|display2|Mux0~0_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[29]~7_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\;
\bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~1_combout\ <= NOT \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\;

-- Location: IOOBUF_X29_Y0_N2
\hex[5][0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display01|display1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(5)(0));

-- Location: IOOBUF_X22_Y0_N19
\hex[5][1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display01|display1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(5)(1));

-- Location: IOOBUF_X43_Y0_N19
\hex[5][2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display01|display1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(5)(2));

-- Location: IOOBUF_X50_Y0_N19
\hex[5][3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display01|display1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(5)(3));

-- Location: IOOBUF_X0_Y21_N56
\hex[5][4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display01|display1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(5)(4));

-- Location: IOOBUF_X0_Y21_N39
\hex[5][5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display01|display1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(5)(5));

-- Location: IOOBUF_X44_Y0_N2
\hex[5][6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display01|display1|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(5)(6));

-- Location: IOOBUF_X52_Y0_N36
\hex[4][0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display01|display2|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(4)(0));

-- Location: IOOBUF_X48_Y0_N59
\hex[4][1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display01|display2|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(4)(1));

-- Location: IOOBUF_X44_Y0_N19
\hex[4][2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display01|display2|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(4)(2));

-- Location: IOOBUF_X52_Y0_N19
\hex[4][3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display01|display2|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(4)(3));

-- Location: IOOBUF_X43_Y0_N2
\hex[4][4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display01|display2|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(4)(4));

-- Location: IOOBUF_X36_Y0_N2
\hex[4][5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display01|display2|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(4)(5));

-- Location: IOOBUF_X29_Y0_N19
\hex[4][6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display01|display2|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(4)(6));

-- Location: IOOBUF_X40_Y0_N59
\hex[3][0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display02|display1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(3)(0));

-- Location: IOOBUF_X46_Y0_N2
\hex[3][1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display02|display1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(3)(1));

-- Location: IOOBUF_X40_Y0_N42
\hex[3][2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display02|display1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(3)(2));

-- Location: IOOBUF_X46_Y0_N19
\hex[3][3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display02|display1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(3)(3));

-- Location: IOOBUF_X52_Y0_N2
\hex[3][4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display02|display1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(3)(4));

-- Location: IOOBUF_X51_Y0_N2
\hex[3][5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display02|display1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(3)(5));

-- Location: IOOBUF_X51_Y0_N19
\hex[3][6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display02|display1|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(3)(6));

-- Location: IOOBUF_X48_Y0_N42
\hex[2][0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display02|display2|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(2)(0));

-- Location: IOOBUF_X38_Y0_N53
\hex[2][1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display02|display2|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(2)(1));

-- Location: IOOBUF_X22_Y0_N53
\hex[2][2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display02|display2|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(2)(2));

-- Location: IOOBUF_X36_Y0_N19
\hex[2][3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display02|display2|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(2)(3));

-- Location: IOOBUF_X38_Y0_N19
\hex[2][4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display02|display2|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(2)(4));

-- Location: IOOBUF_X46_Y0_N53
\hex[2][5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display02|display2|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(2)(5));

-- Location: IOOBUF_X40_Y0_N76
\hex[2][6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display02|display2|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(2)(6));

-- Location: IOOBUF_X44_Y0_N36
\hex[1][0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display03|display1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(1)(0));

-- Location: IOOBUF_X40_Y0_N93
\hex[1][1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display03|display1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(1)(1));

-- Location: IOOBUF_X44_Y0_N53
\hex[1][2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display03|display1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(1)(2));

-- Location: IOOBUF_X43_Y0_N36
\hex[1][3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display03|display1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(1)(3));

-- Location: IOOBUF_X38_Y0_N36
\hex[1][4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display03|display1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(1)(4));

-- Location: IOOBUF_X43_Y0_N53
\hex[1][5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display03|display1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(1)(5));

-- Location: IOOBUF_X51_Y0_N53
\hex[1][6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display03|display1|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(1)(6));

-- Location: IOOBUF_X52_Y0_N53
\hex[0][0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display03|display2|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(0)(0));

-- Location: IOOBUF_X51_Y0_N36
\hex[0][1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display03|display2|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(0)(1));

-- Location: IOOBUF_X48_Y0_N76
\hex[0][2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display03|display2|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(0)(2));

-- Location: IOOBUF_X50_Y0_N36
\hex[0][3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display03|display2|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(0)(3));

-- Location: IOOBUF_X48_Y0_N93
\hex[0][4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display03|display2|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(0)(4));

-- Location: IOOBUF_X50_Y0_N53
\hex[0][5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display03|display2|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(0)(5));

-- Location: IOOBUF_X46_Y0_N36
\hex[0][6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \bigclock|display03|display2|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_hex(0)(6));

-- Location: IOIBUF_X22_Y0_N1
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G6
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X10_Y0_N92
\key_n[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key_n(0),
	o => \key_n[0]~input_o\);

-- Location: LABCELL_X43_Y5_N42
\bigclock|rst_n_s[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|rst_n_s[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \bigclock|rst_n_s[0]~feeder_combout\);

-- Location: IOIBUF_X14_Y0_N18
\rst_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_n,
	o => \rst_n~input_o\);

-- Location: FF_X43_Y5_N44
\bigclock|rst_n_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|rst_n_s[0]~feeder_combout\,
	clrn => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|rst_n_s\(0));

-- Location: FF_X43_Y5_N23
\bigclock|rst_n_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \bigclock|rst_n_s\(0),
	clrn => \rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|rst_n_s\(1));

-- Location: FF_X43_Y5_N40
\bigclock|key_n0_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \key_n[0]~input_o\,
	clrn => \bigclock|rst_n_s\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|key_n0_s\(0));

-- Location: MLABCELL_X45_Y5_N48
\bigclock|key_n0_s[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|key_n0_s[1]~feeder_combout\ = ( \bigclock|key_n0_s\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \bigclock|ALT_INV_key_n0_s\(0),
	combout => \bigclock|key_n0_s[1]~feeder_combout\);

-- Location: FF_X45_Y5_N50
\bigclock|key_n0_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|key_n0_s[1]~feeder_combout\,
	clrn => \bigclock|rst_n_s\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|key_n0_s\(1));

-- Location: FF_X45_Y5_N13
\bigclock|clk_state_s.counting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|clk_state_s.counting~0_combout\,
	clrn => \bigclock|rst_n_s\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|clk_state_s.counting~q\);

-- Location: MLABCELL_X45_Y5_N21
\bigclock|q1[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|q1[0]~2_combout\ = ( !\bigclock|key_n0_s\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \bigclock|ALT_INV_key_n0_s\(1),
	combout => \bigclock|q1[0]~2_combout\);

-- Location: FF_X45_Y5_N22
\bigclock|q1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|q1[0]~2_combout\,
	clrn => \bigclock|rst_n_s\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|q1\(0));

-- Location: MLABCELL_X45_Y5_N12
\bigclock|clk_state_s.counting~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|clk_state_s.counting~0_combout\ = ( \bigclock|clk_state_s.counting~q\ & ( \bigclock|q1\(0) ) ) # ( \bigclock|clk_state_s.counting~q\ & ( !\bigclock|q1\(0) & ( \bigclock|key_n0_s\(1) ) ) ) # ( !\bigclock|clk_state_s.counting~q\ & ( 
-- !\bigclock|q1\(0) & ( !\bigclock|key_n0_s\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_key_n0_s\(1),
	datae => \bigclock|ALT_INV_clk_state_s.counting~q\,
	dataf => \bigclock|ALT_INV_q1\(0),
	combout => \bigclock|clk_state_s.counting~0_combout\);

-- Location: FF_X45_Y5_N14
\bigclock|clk_state_s.counting~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|clk_state_s.counting~0_combout\,
	clrn => \bigclock|rst_n_s\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|clk_state_s.counting~DUPLICATE_q\);

-- Location: IOIBUF_X33_Y0_N75
\switch~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch,
	o => \switch~input_o\);

-- Location: FF_X43_Y5_N16
\bigclock|switch_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \switch~input_o\,
	clrn => \bigclock|rst_n_s\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|switch_s\(0));

-- Location: FF_X43_Y5_N26
\bigclock|switch_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \bigclock|switch_s\(0),
	clrn => \bigclock|rst_n_s\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|switch_s\(1));

-- Location: LABCELL_X44_Y5_N0
\bigclock|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~1_sumout\ = SUM(( \bigclock|hour_s\(0) ) + ( VCC ) + ( !VCC ))
-- \bigclock|Add1~2\ = CARRY(( \bigclock|hour_s\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_hour_s\(0),
	cin => GND,
	sumout => \bigclock|Add1~1_sumout\,
	cout => \bigclock|Add1~2\);

-- Location: MLABCELL_X42_Y5_N0
\bigclock|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~1_sumout\ = SUM(( \bigclock|second_s[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \bigclock|Add0~2\ = CARRY(( \bigclock|second_s[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_second_s[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \bigclock|Add0~1_sumout\,
	cout => \bigclock|Add0~2\);

-- Location: MLABCELL_X42_Y4_N51
\bigclock|second_s[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|second_s[0]~feeder_combout\ = ( \bigclock|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \bigclock|ALT_INV_Add0~1_sumout\,
	combout => \bigclock|second_s[0]~feeder_combout\);

-- Location: LABCELL_X41_Y4_N30
\bigclock|Sec_Clock|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~101_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(0) ) + ( VCC ) + ( !VCC ))
-- \bigclock|Sec_Clock|Add0~102\ = CARRY(( \bigclock|Sec_Clock|counter_s\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(0),
	cin => GND,
	sumout => \bigclock|Sec_Clock|Add0~101_sumout\,
	cout => \bigclock|Sec_Clock|Add0~102\);

-- Location: FF_X41_Y4_N26
\bigclock|Sec_Clock|counter_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \bigclock|Sec_Clock|Add0~101_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(0));

-- Location: LABCELL_X41_Y4_N33
\bigclock|Sec_Clock|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~97_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(1) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~102\ ))
-- \bigclock|Sec_Clock|Add0~98\ = CARRY(( \bigclock|Sec_Clock|counter_s\(1) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|Sec_Clock|ALT_INV_counter_s\(1),
	cin => \bigclock|Sec_Clock|Add0~102\,
	sumout => \bigclock|Sec_Clock|Add0~97_sumout\,
	cout => \bigclock|Sec_Clock|Add0~98\);

-- Location: FF_X41_Y4_N29
\bigclock|Sec_Clock|counter_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \bigclock|Sec_Clock|Add0~97_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(1));

-- Location: LABCELL_X41_Y4_N36
\bigclock|Sec_Clock|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~93_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(2) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~98\ ))
-- \bigclock|Sec_Clock|Add0~94\ = CARRY(( \bigclock|Sec_Clock|counter_s\(2) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(2),
	cin => \bigclock|Sec_Clock|Add0~98\,
	sumout => \bigclock|Sec_Clock|Add0~93_sumout\,
	cout => \bigclock|Sec_Clock|Add0~94\);

-- Location: FF_X41_Y4_N53
\bigclock|Sec_Clock|counter_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \bigclock|Sec_Clock|Add0~93_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(2));

-- Location: LABCELL_X41_Y4_N39
\bigclock|Sec_Clock|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~89_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(3) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~94\ ))
-- \bigclock|Sec_Clock|Add0~90\ = CARRY(( \bigclock|Sec_Clock|counter_s\(3) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(3),
	cin => \bigclock|Sec_Clock|Add0~94\,
	sumout => \bigclock|Sec_Clock|Add0~89_sumout\,
	cout => \bigclock|Sec_Clock|Add0~90\);

-- Location: FF_X41_Y4_N41
\bigclock|Sec_Clock|counter_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~89_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(3));

-- Location: LABCELL_X41_Y4_N42
\bigclock|Sec_Clock|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~85_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(4) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~90\ ))
-- \bigclock|Sec_Clock|Add0~86\ = CARRY(( \bigclock|Sec_Clock|counter_s\(4) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|Sec_Clock|ALT_INV_counter_s\(4),
	cin => \bigclock|Sec_Clock|Add0~90\,
	sumout => \bigclock|Sec_Clock|Add0~85_sumout\,
	cout => \bigclock|Sec_Clock|Add0~86\);

-- Location: FF_X41_Y4_N43
\bigclock|Sec_Clock|counter_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~85_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(4));

-- Location: LABCELL_X41_Y4_N45
\bigclock|Sec_Clock|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~81_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(5) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~86\ ))
-- \bigclock|Sec_Clock|Add0~82\ = CARRY(( \bigclock|Sec_Clock|counter_s\(5) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(5),
	cin => \bigclock|Sec_Clock|Add0~86\,
	sumout => \bigclock|Sec_Clock|Add0~81_sumout\,
	cout => \bigclock|Sec_Clock|Add0~82\);

-- Location: FF_X41_Y4_N47
\bigclock|Sec_Clock|counter_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~81_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(5));

-- Location: LABCELL_X41_Y4_N48
\bigclock|Sec_Clock|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~77_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(6) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~82\ ))
-- \bigclock|Sec_Clock|Add0~78\ = CARRY(( \bigclock|Sec_Clock|counter_s\(6) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(6),
	cin => \bigclock|Sec_Clock|Add0~82\,
	sumout => \bigclock|Sec_Clock|Add0~77_sumout\,
	cout => \bigclock|Sec_Clock|Add0~78\);

-- Location: FF_X41_Y4_N50
\bigclock|Sec_Clock|counter_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~77_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(6));

-- Location: LABCELL_X41_Y4_N51
\bigclock|Sec_Clock|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~25_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(7) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~78\ ))
-- \bigclock|Sec_Clock|Add0~26\ = CARRY(( \bigclock|Sec_Clock|counter_s\(7) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(7),
	cin => \bigclock|Sec_Clock|Add0~78\,
	sumout => \bigclock|Sec_Clock|Add0~25_sumout\,
	cout => \bigclock|Sec_Clock|Add0~26\);

-- Location: FF_X41_Y4_N8
\bigclock|Sec_Clock|counter_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \bigclock|Sec_Clock|Add0~25_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(7));

-- Location: LABCELL_X41_Y4_N54
\bigclock|Sec_Clock|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~21_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(8) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~26\ ))
-- \bigclock|Sec_Clock|Add0~22\ = CARRY(( \bigclock|Sec_Clock|counter_s\(8) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(8),
	cin => \bigclock|Sec_Clock|Add0~26\,
	sumout => \bigclock|Sec_Clock|Add0~21_sumout\,
	cout => \bigclock|Sec_Clock|Add0~22\);

-- Location: FF_X41_Y4_N13
\bigclock|Sec_Clock|counter_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \bigclock|Sec_Clock|Add0~21_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(8));

-- Location: LABCELL_X41_Y4_N57
\bigclock|Sec_Clock|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~29_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(9) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~22\ ))
-- \bigclock|Sec_Clock|Add0~30\ = CARRY(( \bigclock|Sec_Clock|counter_s\(9) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(9),
	cin => \bigclock|Sec_Clock|Add0~22\,
	sumout => \bigclock|Sec_Clock|Add0~29_sumout\,
	cout => \bigclock|Sec_Clock|Add0~30\);

-- Location: FF_X41_Y4_N17
\bigclock|Sec_Clock|counter_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \bigclock|Sec_Clock|Add0~29_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(9));

-- Location: LABCELL_X41_Y3_N0
\bigclock|Sec_Clock|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~33_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(10) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~30\ ))
-- \bigclock|Sec_Clock|Add0~34\ = CARRY(( \bigclock|Sec_Clock|counter_s\(10) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(10),
	cin => \bigclock|Sec_Clock|Add0~30\,
	sumout => \bigclock|Sec_Clock|Add0~33_sumout\,
	cout => \bigclock|Sec_Clock|Add0~34\);

-- Location: FF_X41_Y3_N2
\bigclock|Sec_Clock|counter_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~33_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(10));

-- Location: LABCELL_X41_Y3_N3
\bigclock|Sec_Clock|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~17_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(11) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~34\ ))
-- \bigclock|Sec_Clock|Add0~18\ = CARRY(( \bigclock|Sec_Clock|counter_s\(11) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|Sec_Clock|ALT_INV_counter_s\(11),
	cin => \bigclock|Sec_Clock|Add0~34\,
	sumout => \bigclock|Sec_Clock|Add0~17_sumout\,
	cout => \bigclock|Sec_Clock|Add0~18\);

-- Location: FF_X41_Y3_N5
\bigclock|Sec_Clock|counter_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~17_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(11));

-- Location: LABCELL_X41_Y3_N6
\bigclock|Sec_Clock|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~41_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(12) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~18\ ))
-- \bigclock|Sec_Clock|Add0~42\ = CARRY(( \bigclock|Sec_Clock|counter_s\(12) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(12),
	cin => \bigclock|Sec_Clock|Add0~18\,
	sumout => \bigclock|Sec_Clock|Add0~41_sumout\,
	cout => \bigclock|Sec_Clock|Add0~42\);

-- Location: FF_X41_Y3_N7
\bigclock|Sec_Clock|counter_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~41_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(12));

-- Location: LABCELL_X41_Y3_N9
\bigclock|Sec_Clock|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~45_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(13) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~42\ ))
-- \bigclock|Sec_Clock|Add0~46\ = CARRY(( \bigclock|Sec_Clock|counter_s\(13) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(13),
	cin => \bigclock|Sec_Clock|Add0~42\,
	sumout => \bigclock|Sec_Clock|Add0~45_sumout\,
	cout => \bigclock|Sec_Clock|Add0~46\);

-- Location: FF_X41_Y3_N11
\bigclock|Sec_Clock|counter_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~45_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(13));

-- Location: LABCELL_X41_Y3_N12
\bigclock|Sec_Clock|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~49_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(14) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~46\ ))
-- \bigclock|Sec_Clock|Add0~50\ = CARRY(( \bigclock|Sec_Clock|counter_s\(14) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|Sec_Clock|ALT_INV_counter_s\(14),
	cin => \bigclock|Sec_Clock|Add0~46\,
	sumout => \bigclock|Sec_Clock|Add0~49_sumout\,
	cout => \bigclock|Sec_Clock|Add0~50\);

-- Location: FF_X41_Y3_N14
\bigclock|Sec_Clock|counter_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~49_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(14));

-- Location: LABCELL_X41_Y3_N15
\bigclock|Sec_Clock|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~37_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(15) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~50\ ))
-- \bigclock|Sec_Clock|Add0~38\ = CARRY(( \bigclock|Sec_Clock|counter_s\(15) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(15),
	cin => \bigclock|Sec_Clock|Add0~50\,
	sumout => \bigclock|Sec_Clock|Add0~37_sumout\,
	cout => \bigclock|Sec_Clock|Add0~38\);

-- Location: FF_X41_Y3_N17
\bigclock|Sec_Clock|counter_s[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~37_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(15));

-- Location: LABCELL_X41_Y3_N18
\bigclock|Sec_Clock|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~13_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(16) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~38\ ))
-- \bigclock|Sec_Clock|Add0~14\ = CARRY(( \bigclock|Sec_Clock|counter_s\(16) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(16),
	cin => \bigclock|Sec_Clock|Add0~38\,
	sumout => \bigclock|Sec_Clock|Add0~13_sumout\,
	cout => \bigclock|Sec_Clock|Add0~14\);

-- Location: FF_X41_Y3_N20
\bigclock|Sec_Clock|counter_s[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~13_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(16));

-- Location: LABCELL_X41_Y3_N21
\bigclock|Sec_Clock|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~9_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(17) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~14\ ))
-- \bigclock|Sec_Clock|Add0~10\ = CARRY(( \bigclock|Sec_Clock|counter_s\(17) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|Sec_Clock|ALT_INV_counter_s\(17),
	cin => \bigclock|Sec_Clock|Add0~14\,
	sumout => \bigclock|Sec_Clock|Add0~9_sumout\,
	cout => \bigclock|Sec_Clock|Add0~10\);

-- Location: FF_X41_Y3_N23
\bigclock|Sec_Clock|counter_s[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~9_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(17));

-- Location: LABCELL_X41_Y3_N24
\bigclock|Sec_Clock|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~5_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(18) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~10\ ))
-- \bigclock|Sec_Clock|Add0~6\ = CARRY(( \bigclock|Sec_Clock|counter_s\(18) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(18),
	cin => \bigclock|Sec_Clock|Add0~10\,
	sumout => \bigclock|Sec_Clock|Add0~5_sumout\,
	cout => \bigclock|Sec_Clock|Add0~6\);

-- Location: FF_X41_Y3_N26
\bigclock|Sec_Clock|counter_s[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~5_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(18));

-- Location: LABCELL_X41_Y3_N27
\bigclock|Sec_Clock|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~53_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(19) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~6\ ))
-- \bigclock|Sec_Clock|Add0~54\ = CARRY(( \bigclock|Sec_Clock|counter_s\(19) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(19),
	cin => \bigclock|Sec_Clock|Add0~6\,
	sumout => \bigclock|Sec_Clock|Add0~53_sumout\,
	cout => \bigclock|Sec_Clock|Add0~54\);

-- Location: FF_X41_Y3_N28
\bigclock|Sec_Clock|counter_s[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~53_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(19));

-- Location: LABCELL_X41_Y3_N30
\bigclock|Sec_Clock|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~57_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(20) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~54\ ))
-- \bigclock|Sec_Clock|Add0~58\ = CARRY(( \bigclock|Sec_Clock|counter_s\(20) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(20),
	cin => \bigclock|Sec_Clock|Add0~54\,
	sumout => \bigclock|Sec_Clock|Add0~57_sumout\,
	cout => \bigclock|Sec_Clock|Add0~58\);

-- Location: FF_X41_Y3_N31
\bigclock|Sec_Clock|counter_s[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~57_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(20));

-- Location: LABCELL_X41_Y3_N33
\bigclock|Sec_Clock|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~61_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(21) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~58\ ))
-- \bigclock|Sec_Clock|Add0~62\ = CARRY(( \bigclock|Sec_Clock|counter_s\(21) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|Sec_Clock|ALT_INV_counter_s\(21),
	cin => \bigclock|Sec_Clock|Add0~58\,
	sumout => \bigclock|Sec_Clock|Add0~61_sumout\,
	cout => \bigclock|Sec_Clock|Add0~62\);

-- Location: FF_X41_Y3_N35
\bigclock|Sec_Clock|counter_s[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~61_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(21));

-- Location: LABCELL_X41_Y3_N36
\bigclock|Sec_Clock|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~65_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(22) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~62\ ))
-- \bigclock|Sec_Clock|Add0~66\ = CARRY(( \bigclock|Sec_Clock|counter_s\(22) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(22),
	cin => \bigclock|Sec_Clock|Add0~62\,
	sumout => \bigclock|Sec_Clock|Add0~65_sumout\,
	cout => \bigclock|Sec_Clock|Add0~66\);

-- Location: FF_X41_Y3_N38
\bigclock|Sec_Clock|counter_s[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~65_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(22));

-- Location: LABCELL_X41_Y3_N39
\bigclock|Sec_Clock|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~69_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(23) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~66\ ))
-- \bigclock|Sec_Clock|Add0~70\ = CARRY(( \bigclock|Sec_Clock|counter_s\(23) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(23),
	cin => \bigclock|Sec_Clock|Add0~66\,
	sumout => \bigclock|Sec_Clock|Add0~69_sumout\,
	cout => \bigclock|Sec_Clock|Add0~70\);

-- Location: FF_X41_Y3_N40
\bigclock|Sec_Clock|counter_s[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~69_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(23));

-- Location: LABCELL_X41_Y3_N42
\bigclock|Sec_Clock|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~1_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(24) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~70\ ))
-- \bigclock|Sec_Clock|Add0~2\ = CARRY(( \bigclock|Sec_Clock|counter_s\(24) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|Sec_Clock|ALT_INV_counter_s\(24),
	cin => \bigclock|Sec_Clock|Add0~70\,
	sumout => \bigclock|Sec_Clock|Add0~1_sumout\,
	cout => \bigclock|Sec_Clock|Add0~2\);

-- Location: FF_X41_Y3_N44
\bigclock|Sec_Clock|counter_s[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~1_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(24));

-- Location: LABCELL_X41_Y3_N45
\bigclock|Sec_Clock|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|Add0~73_sumout\ = SUM(( \bigclock|Sec_Clock|counter_s\(25) ) + ( GND ) + ( \bigclock|Sec_Clock|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(25),
	cin => \bigclock|Sec_Clock|Add0~2\,
	sumout => \bigclock|Sec_Clock|Add0~73_sumout\);

-- Location: FF_X41_Y3_N46
\bigclock|Sec_Clock|counter_s[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~73_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s\(25));

-- Location: FF_X41_Y4_N7
\bigclock|Sec_Clock|counter_s[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \bigclock|Sec_Clock|Add0~25_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s[7]~DUPLICATE_q\);

-- Location: LABCELL_X41_Y3_N54
\bigclock|Sec_Clock|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|LessThan0~3_combout\ = ( \bigclock|Sec_Clock|counter_s\(8) & ( \bigclock|Sec_Clock|counter_s\(9) & ( \bigclock|Sec_Clock|counter_s\(14) ) ) ) # ( !\bigclock|Sec_Clock|counter_s\(8) & ( \bigclock|Sec_Clock|counter_s\(9) & ( 
-- \bigclock|Sec_Clock|counter_s\(14) ) ) ) # ( \bigclock|Sec_Clock|counter_s\(8) & ( !\bigclock|Sec_Clock|counter_s\(9) & ( \bigclock|Sec_Clock|counter_s\(14) ) ) ) # ( !\bigclock|Sec_Clock|counter_s\(8) & ( !\bigclock|Sec_Clock|counter_s\(9) & ( 
-- (\bigclock|Sec_Clock|counter_s\(14) & (((\bigclock|Sec_Clock|counter_s[7]~DUPLICATE_q\) # (\bigclock|Sec_Clock|counter_s\(10))) # (\bigclock|Sec_Clock|counter_s\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|Sec_Clock|ALT_INV_counter_s\(11),
	datab => \bigclock|Sec_Clock|ALT_INV_counter_s\(14),
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(10),
	datad => \bigclock|Sec_Clock|ALT_INV_counter_s[7]~DUPLICATE_q\,
	datae => \bigclock|Sec_Clock|ALT_INV_counter_s\(8),
	dataf => \bigclock|Sec_Clock|ALT_INV_counter_s\(9),
	combout => \bigclock|Sec_Clock|LessThan0~3_combout\);

-- Location: LABCELL_X41_Y3_N48
\bigclock|Sec_Clock|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|LessThan0~0_combout\ = ( \bigclock|Sec_Clock|LessThan0~3_combout\ & ( \bigclock|Sec_Clock|counter_s\(16) & ( \bigclock|Sec_Clock|counter_s\(17) ) ) ) # ( !\bigclock|Sec_Clock|LessThan0~3_combout\ & ( \bigclock|Sec_Clock|counter_s\(16) 
-- & ( \bigclock|Sec_Clock|counter_s\(17) ) ) ) # ( \bigclock|Sec_Clock|LessThan0~3_combout\ & ( !\bigclock|Sec_Clock|counter_s\(16) & ( (\bigclock|Sec_Clock|counter_s\(17) & (\bigclock|Sec_Clock|counter_s\(15) & (\bigclock|Sec_Clock|counter_s\(12) & 
-- \bigclock|Sec_Clock|counter_s\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|Sec_Clock|ALT_INV_counter_s\(17),
	datab => \bigclock|Sec_Clock|ALT_INV_counter_s\(15),
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(12),
	datad => \bigclock|Sec_Clock|ALT_INV_counter_s\(13),
	datae => \bigclock|Sec_Clock|ALT_INV_LessThan0~3_combout\,
	dataf => \bigclock|Sec_Clock|ALT_INV_counter_s\(16),
	combout => \bigclock|Sec_Clock|LessThan0~0_combout\);

-- Location: FF_X41_Y3_N37
\bigclock|Sec_Clock|counter_s[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~65_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s[22]~DUPLICATE_q\);

-- Location: FF_X41_Y3_N34
\bigclock|Sec_Clock|counter_s[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|Add0~61_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \bigclock|Sec_Clock|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|counter_s[21]~DUPLICATE_q\);

-- Location: LABCELL_X41_Y4_N24
\bigclock|Sec_Clock|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|LessThan0~1_combout\ = ( \bigclock|Sec_Clock|counter_s\(20) & ( (\bigclock|Sec_Clock|counter_s\(19) & (\bigclock|Sec_Clock|counter_s[22]~DUPLICATE_q\ & (\bigclock|Sec_Clock|counter_s[21]~DUPLICATE_q\ & 
-- \bigclock|Sec_Clock|counter_s\(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|Sec_Clock|ALT_INV_counter_s\(19),
	datab => \bigclock|Sec_Clock|ALT_INV_counter_s[22]~DUPLICATE_q\,
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s[21]~DUPLICATE_q\,
	datad => \bigclock|Sec_Clock|ALT_INV_counter_s\(23),
	datae => \bigclock|Sec_Clock|ALT_INV_counter_s\(20),
	combout => \bigclock|Sec_Clock|LessThan0~1_combout\);

-- Location: LABCELL_X41_Y4_N0
\bigclock|Sec_Clock|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|LessThan0~2_combout\ = ( \bigclock|Sec_Clock|LessThan0~0_combout\ & ( \bigclock|Sec_Clock|LessThan0~1_combout\ & ( \bigclock|Sec_Clock|counter_s\(25) ) ) ) # ( !\bigclock|Sec_Clock|LessThan0~0_combout\ & ( 
-- \bigclock|Sec_Clock|LessThan0~1_combout\ & ( (\bigclock|Sec_Clock|counter_s\(25) & ((\bigclock|Sec_Clock|counter_s\(18)) # (\bigclock|Sec_Clock|counter_s\(24)))) ) ) ) # ( \bigclock|Sec_Clock|LessThan0~0_combout\ & ( 
-- !\bigclock|Sec_Clock|LessThan0~1_combout\ & ( (\bigclock|Sec_Clock|counter_s\(24) & \bigclock|Sec_Clock|counter_s\(25)) ) ) ) # ( !\bigclock|Sec_Clock|LessThan0~0_combout\ & ( !\bigclock|Sec_Clock|LessThan0~1_combout\ & ( 
-- (\bigclock|Sec_Clock|counter_s\(24) & \bigclock|Sec_Clock|counter_s\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000111000001110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|Sec_Clock|ALT_INV_counter_s\(24),
	datab => \bigclock|Sec_Clock|ALT_INV_counter_s\(18),
	datac => \bigclock|Sec_Clock|ALT_INV_counter_s\(25),
	datae => \bigclock|Sec_Clock|ALT_INV_LessThan0~0_combout\,
	dataf => \bigclock|Sec_Clock|ALT_INV_LessThan0~1_combout\,
	combout => \bigclock|Sec_Clock|LessThan0~2_combout\);

-- Location: LABCELL_X41_Y4_N18
\bigclock|Sec_Clock|slow_clk~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Sec_Clock|slow_clk~feeder_combout\ = ( \bigclock|Sec_Clock|LessThan0~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \bigclock|Sec_Clock|ALT_INV_LessThan0~2_combout\,
	combout => \bigclock|Sec_Clock|slow_clk~feeder_combout\);

-- Location: FF_X41_Y4_N20
\bigclock|Sec_Clock|slow_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|slow_clk~feeder_combout\,
	clrn => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|slow_clk~q\);

-- Location: LABCELL_X43_Y4_N24
\bigclock|second_s[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|second_s[6]~0_combout\ = ( \bigclock|Sec_Clock|slow_clk~q\ & ( \bigclock|clk_state_s.counting~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_clk_state_s.counting~q\,
	datae => \bigclock|Sec_Clock|ALT_INV_slow_clk~q\,
	combout => \bigclock|second_s[6]~0_combout\);

-- Location: FF_X42_Y4_N52
\bigclock|second_s[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|second_s[0]~feeder_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s[0]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y5_N3
\bigclock|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~5_sumout\ = SUM(( \bigclock|second_s[1]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~2\ ))
-- \bigclock|Add0~6\ = CARRY(( \bigclock|second_s[1]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_second_s[1]~DUPLICATE_q\,
	cin => \bigclock|Add0~2\,
	sumout => \bigclock|Add0~5_sumout\,
	cout => \bigclock|Add0~6\);

-- Location: FF_X42_Y5_N5
\bigclock|second_s[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~5_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s[1]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y5_N6
\bigclock|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~9_sumout\ = SUM(( \bigclock|second_s[2]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~6\ ))
-- \bigclock|Add0~10\ = CARRY(( \bigclock|second_s[2]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_second_s[2]~DUPLICATE_q\,
	cin => \bigclock|Add0~6\,
	sumout => \bigclock|Add0~9_sumout\,
	cout => \bigclock|Add0~10\);

-- Location: FF_X42_Y5_N7
\bigclock|second_s[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~9_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s[2]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y5_N9
\bigclock|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~13_sumout\ = SUM(( \bigclock|second_s[3]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~10\ ))
-- \bigclock|Add0~14\ = CARRY(( \bigclock|second_s[3]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s[3]~DUPLICATE_q\,
	cin => \bigclock|Add0~10\,
	sumout => \bigclock|Add0~13_sumout\,
	cout => \bigclock|Add0~14\);

-- Location: FF_X42_Y5_N11
\bigclock|second_s[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~13_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s[3]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y5_N12
\bigclock|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~45_sumout\ = SUM(( \bigclock|second_s\(4) ) + ( GND ) + ( \bigclock|Add0~14\ ))
-- \bigclock|Add0~46\ = CARRY(( \bigclock|second_s\(4) ) + ( GND ) + ( \bigclock|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_second_s\(4),
	cin => \bigclock|Add0~14\,
	sumout => \bigclock|Add0~45_sumout\,
	cout => \bigclock|Add0~46\);

-- Location: FF_X42_Y5_N14
\bigclock|second_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~45_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(4));

-- Location: MLABCELL_X42_Y5_N15
\bigclock|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~57_sumout\ = SUM(( \bigclock|second_s[5]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~46\ ))
-- \bigclock|Add0~58\ = CARRY(( \bigclock|second_s[5]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s[5]~DUPLICATE_q\,
	cin => \bigclock|Add0~46\,
	sumout => \bigclock|Add0~57_sumout\,
	cout => \bigclock|Add0~58\);

-- Location: FF_X42_Y5_N17
\bigclock|second_s[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~57_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s[5]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y5_N18
\bigclock|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~101_sumout\ = SUM(( \bigclock|second_s\(6) ) + ( GND ) + ( \bigclock|Add0~58\ ))
-- \bigclock|Add0~102\ = CARRY(( \bigclock|second_s\(6) ) + ( GND ) + ( \bigclock|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s\(6),
	cin => \bigclock|Add0~58\,
	sumout => \bigclock|Add0~101_sumout\,
	cout => \bigclock|Add0~102\);

-- Location: FF_X42_Y5_N20
\bigclock|second_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~101_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(6));

-- Location: MLABCELL_X42_Y5_N21
\bigclock|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~41_sumout\ = SUM(( \bigclock|second_s[7]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~102\ ))
-- \bigclock|Add0~42\ = CARRY(( \bigclock|second_s[7]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_second_s[7]~DUPLICATE_q\,
	cin => \bigclock|Add0~102\,
	sumout => \bigclock|Add0~41_sumout\,
	cout => \bigclock|Add0~42\);

-- Location: FF_X42_Y5_N23
\bigclock|second_s[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~41_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s[7]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y5_N24
\bigclock|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~77_sumout\ = SUM(( \bigclock|second_s\(8) ) + ( GND ) + ( \bigclock|Add0~42\ ))
-- \bigclock|Add0~78\ = CARRY(( \bigclock|second_s\(8) ) + ( GND ) + ( \bigclock|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s\(8),
	cin => \bigclock|Add0~42\,
	sumout => \bigclock|Add0~77_sumout\,
	cout => \bigclock|Add0~78\);

-- Location: FF_X42_Y5_N26
\bigclock|second_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~77_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(8));

-- Location: MLABCELL_X42_Y5_N27
\bigclock|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~81_sumout\ = SUM(( \bigclock|second_s\(9) ) + ( GND ) + ( \bigclock|Add0~78\ ))
-- \bigclock|Add0~82\ = CARRY(( \bigclock|second_s\(9) ) + ( GND ) + ( \bigclock|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_second_s\(9),
	cin => \bigclock|Add0~78\,
	sumout => \bigclock|Add0~81_sumout\,
	cout => \bigclock|Add0~82\);

-- Location: FF_X42_Y5_N29
\bigclock|second_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~81_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(9));

-- Location: MLABCELL_X42_Y5_N30
\bigclock|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~85_sumout\ = SUM(( \bigclock|second_s\(10) ) + ( GND ) + ( \bigclock|Add0~82\ ))
-- \bigclock|Add0~86\ = CARRY(( \bigclock|second_s\(10) ) + ( GND ) + ( \bigclock|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s\(10),
	cin => \bigclock|Add0~82\,
	sumout => \bigclock|Add0~85_sumout\,
	cout => \bigclock|Add0~86\);

-- Location: FF_X42_Y5_N31
\bigclock|second_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~85_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(10));

-- Location: MLABCELL_X42_Y5_N33
\bigclock|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~89_sumout\ = SUM(( \bigclock|second_s\(11) ) + ( GND ) + ( \bigclock|Add0~86\ ))
-- \bigclock|Add0~90\ = CARRY(( \bigclock|second_s\(11) ) + ( GND ) + ( \bigclock|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_second_s\(11),
	cin => \bigclock|Add0~86\,
	sumout => \bigclock|Add0~89_sumout\,
	cout => \bigclock|Add0~90\);

-- Location: MLABCELL_X42_Y4_N57
\bigclock|second_s[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|second_s[11]~feeder_combout\ = ( \bigclock|Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \bigclock|ALT_INV_Add0~89_sumout\,
	combout => \bigclock|second_s[11]~feeder_combout\);

-- Location: FF_X42_Y4_N58
\bigclock|second_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|second_s[11]~feeder_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(11));

-- Location: MLABCELL_X42_Y5_N36
\bigclock|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~93_sumout\ = SUM(( \bigclock|second_s\(12) ) + ( GND ) + ( \bigclock|Add0~90\ ))
-- \bigclock|Add0~94\ = CARRY(( \bigclock|second_s\(12) ) + ( GND ) + ( \bigclock|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s\(12),
	cin => \bigclock|Add0~90\,
	sumout => \bigclock|Add0~93_sumout\,
	cout => \bigclock|Add0~94\);

-- Location: FF_X42_Y5_N38
\bigclock|second_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~93_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(12));

-- Location: MLABCELL_X42_Y5_N39
\bigclock|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~97_sumout\ = SUM(( \bigclock|second_s\(13) ) + ( GND ) + ( \bigclock|Add0~94\ ))
-- \bigclock|Add0~98\ = CARRY(( \bigclock|second_s\(13) ) + ( GND ) + ( \bigclock|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s\(13),
	cin => \bigclock|Add0~94\,
	sumout => \bigclock|Add0~97_sumout\,
	cout => \bigclock|Add0~98\);

-- Location: FF_X42_Y5_N41
\bigclock|second_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~97_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(13));

-- Location: MLABCELL_X42_Y5_N42
\bigclock|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~105_sumout\ = SUM(( \bigclock|second_s\(14) ) + ( GND ) + ( \bigclock|Add0~98\ ))
-- \bigclock|Add0~106\ = CARRY(( \bigclock|second_s\(14) ) + ( GND ) + ( \bigclock|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_second_s\(14),
	cin => \bigclock|Add0~98\,
	sumout => \bigclock|Add0~105_sumout\,
	cout => \bigclock|Add0~106\);

-- Location: FF_X42_Y5_N43
\bigclock|second_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~105_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(14));

-- Location: MLABCELL_X42_Y5_N45
\bigclock|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~109_sumout\ = SUM(( \bigclock|second_s\(15) ) + ( GND ) + ( \bigclock|Add0~106\ ))
-- \bigclock|Add0~110\ = CARRY(( \bigclock|second_s\(15) ) + ( GND ) + ( \bigclock|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s\(15),
	cin => \bigclock|Add0~106\,
	sumout => \bigclock|Add0~109_sumout\,
	cout => \bigclock|Add0~110\);

-- Location: FF_X42_Y5_N47
\bigclock|second_s[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~109_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(15));

-- Location: MLABCELL_X42_Y5_N48
\bigclock|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~113_sumout\ = SUM(( \bigclock|second_s\(16) ) + ( GND ) + ( \bigclock|Add0~110\ ))
-- \bigclock|Add0~114\ = CARRY(( \bigclock|second_s\(16) ) + ( GND ) + ( \bigclock|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s\(16),
	cin => \bigclock|Add0~110\,
	sumout => \bigclock|Add0~113_sumout\,
	cout => \bigclock|Add0~114\);

-- Location: FF_X42_Y5_N50
\bigclock|second_s[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~113_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(16));

-- Location: MLABCELL_X42_Y5_N51
\bigclock|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~117_sumout\ = SUM(( \bigclock|second_s\(17) ) + ( GND ) + ( \bigclock|Add0~114\ ))
-- \bigclock|Add0~118\ = CARRY(( \bigclock|second_s\(17) ) + ( GND ) + ( \bigclock|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s\(17),
	cin => \bigclock|Add0~114\,
	sumout => \bigclock|Add0~117_sumout\,
	cout => \bigclock|Add0~118\);

-- Location: FF_X42_Y5_N52
\bigclock|second_s[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~117_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(17));

-- Location: MLABCELL_X42_Y5_N54
\bigclock|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~73_sumout\ = SUM(( \bigclock|second_s\(18) ) + ( GND ) + ( \bigclock|Add0~118\ ))
-- \bigclock|Add0~74\ = CARRY(( \bigclock|second_s\(18) ) + ( GND ) + ( \bigclock|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s\(18),
	cin => \bigclock|Add0~118\,
	sumout => \bigclock|Add0~73_sumout\,
	cout => \bigclock|Add0~74\);

-- Location: FF_X42_Y5_N56
\bigclock|second_s[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~73_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(18));

-- Location: MLABCELL_X42_Y5_N57
\bigclock|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~121_sumout\ = SUM(( \bigclock|second_s\(19) ) + ( GND ) + ( \bigclock|Add0~74\ ))
-- \bigclock|Add0~122\ = CARRY(( \bigclock|second_s\(19) ) + ( GND ) + ( \bigclock|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s\(19),
	cin => \bigclock|Add0~74\,
	sumout => \bigclock|Add0~121_sumout\,
	cout => \bigclock|Add0~122\);

-- Location: FF_X42_Y5_N59
\bigclock|second_s[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~121_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(19));

-- Location: MLABCELL_X42_Y4_N0
\bigclock|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~61_sumout\ = SUM(( \bigclock|second_s[20]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~122\ ))
-- \bigclock|Add0~62\ = CARRY(( \bigclock|second_s[20]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s[20]~DUPLICATE_q\,
	cin => \bigclock|Add0~122\,
	sumout => \bigclock|Add0~61_sumout\,
	cout => \bigclock|Add0~62\);

-- Location: FF_X42_Y4_N2
\bigclock|second_s[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~61_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s[20]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y4_N3
\bigclock|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~65_sumout\ = SUM(( \bigclock|second_s[21]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~62\ ))
-- \bigclock|Add0~66\ = CARRY(( \bigclock|second_s[21]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_second_s[21]~DUPLICATE_q\,
	cin => \bigclock|Add0~62\,
	sumout => \bigclock|Add0~65_sumout\,
	cout => \bigclock|Add0~66\);

-- Location: FF_X42_Y4_N5
\bigclock|second_s[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~65_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s[21]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y4_N6
\bigclock|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~69_sumout\ = SUM(( \bigclock|second_s[22]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~66\ ))
-- \bigclock|Add0~70\ = CARRY(( \bigclock|second_s[22]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_second_s[22]~DUPLICATE_q\,
	cin => \bigclock|Add0~66\,
	sumout => \bigclock|Add0~69_sumout\,
	cout => \bigclock|Add0~70\);

-- Location: FF_X42_Y4_N8
\bigclock|second_s[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~69_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s[22]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y4_N9
\bigclock|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~49_sumout\ = SUM(( \bigclock|second_s[23]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~70\ ))
-- \bigclock|Add0~50\ = CARRY(( \bigclock|second_s[23]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s[23]~DUPLICATE_q\,
	cin => \bigclock|Add0~70\,
	sumout => \bigclock|Add0~49_sumout\,
	cout => \bigclock|Add0~50\);

-- Location: FF_X42_Y4_N11
\bigclock|second_s[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~49_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s[23]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y4_N12
\bigclock|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~53_sumout\ = SUM(( \bigclock|second_s\(24) ) + ( GND ) + ( \bigclock|Add0~50\ ))
-- \bigclock|Add0~54\ = CARRY(( \bigclock|second_s\(24) ) + ( GND ) + ( \bigclock|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_second_s\(24),
	cin => \bigclock|Add0~50\,
	sumout => \bigclock|Add0~53_sumout\,
	cout => \bigclock|Add0~54\);

-- Location: FF_X42_Y4_N14
\bigclock|second_s[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~53_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(24));

-- Location: MLABCELL_X42_Y4_N15
\bigclock|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~17_sumout\ = SUM(( \bigclock|second_s[25]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~54\ ))
-- \bigclock|Add0~18\ = CARRY(( \bigclock|second_s[25]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s[25]~DUPLICATE_q\,
	cin => \bigclock|Add0~54\,
	sumout => \bigclock|Add0~17_sumout\,
	cout => \bigclock|Add0~18\);

-- Location: FF_X42_Y4_N17
\bigclock|second_s[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~17_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s[25]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y4_N18
\bigclock|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~21_sumout\ = SUM(( \bigclock|second_s\(26) ) + ( GND ) + ( \bigclock|Add0~18\ ))
-- \bigclock|Add0~22\ = CARRY(( \bigclock|second_s\(26) ) + ( GND ) + ( \bigclock|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s\(26),
	cin => \bigclock|Add0~18\,
	sumout => \bigclock|Add0~21_sumout\,
	cout => \bigclock|Add0~22\);

-- Location: FF_X42_Y4_N20
\bigclock|second_s[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~21_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(26));

-- Location: MLABCELL_X42_Y4_N21
\bigclock|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~25_sumout\ = SUM(( \bigclock|second_s\(27) ) + ( GND ) + ( \bigclock|Add0~22\ ))
-- \bigclock|Add0~26\ = CARRY(( \bigclock|second_s\(27) ) + ( GND ) + ( \bigclock|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_second_s\(27),
	cin => \bigclock|Add0~22\,
	sumout => \bigclock|Add0~25_sumout\,
	cout => \bigclock|Add0~26\);

-- Location: FF_X42_Y4_N23
\bigclock|second_s[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~25_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(27));

-- Location: FF_X42_Y4_N26
\bigclock|second_s[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~29_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s[28]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y4_N24
\bigclock|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~29_sumout\ = SUM(( \bigclock|second_s[28]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~26\ ))
-- \bigclock|Add0~30\ = CARRY(( \bigclock|second_s[28]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s[28]~DUPLICATE_q\,
	cin => \bigclock|Add0~26\,
	sumout => \bigclock|Add0~29_sumout\,
	cout => \bigclock|Add0~30\);

-- Location: FF_X42_Y4_N25
\bigclock|second_s[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~29_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(28));

-- Location: MLABCELL_X42_Y4_N27
\bigclock|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~33_sumout\ = SUM(( \bigclock|second_s\(29) ) + ( GND ) + ( \bigclock|Add0~30\ ))
-- \bigclock|Add0~34\ = CARRY(( \bigclock|second_s\(29) ) + ( GND ) + ( \bigclock|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_second_s\(29),
	cin => \bigclock|Add0~30\,
	sumout => \bigclock|Add0~33_sumout\,
	cout => \bigclock|Add0~34\);

-- Location: FF_X42_Y4_N29
\bigclock|second_s[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~33_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(29));

-- Location: MLABCELL_X42_Y4_N30
\bigclock|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add0~37_sumout\ = SUM(( \bigclock|second_s\(30) ) + ( GND ) + ( \bigclock|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_second_s\(30),
	cin => \bigclock|Add0~34\,
	sumout => \bigclock|Add0~37_sumout\);

-- Location: FF_X42_Y4_N32
\bigclock|second_s[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~37_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(30));

-- Location: FF_X42_Y5_N22
\bigclock|second_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~41_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(7));

-- Location: MLABCELL_X42_Y4_N39
\bigclock|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Equal2~0_combout\ = ( !\bigclock|second_s\(29) & ( !\bigclock|second_s\(7) & ( (!\bigclock|second_s\(27) & (!\bigclock|second_s\(28) & (!\bigclock|second_s\(30) & !\bigclock|second_s\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_second_s\(27),
	datab => \bigclock|ALT_INV_second_s\(28),
	datac => \bigclock|ALT_INV_second_s\(30),
	datad => \bigclock|ALT_INV_second_s\(26),
	datae => \bigclock|ALT_INV_second_s\(29),
	dataf => \bigclock|ALT_INV_second_s\(7),
	combout => \bigclock|Equal2~0_combout\);

-- Location: FF_X42_Y4_N16
\bigclock|second_s[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~17_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(25));

-- Location: LABCELL_X43_Y4_N0
\bigclock|Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Equal2~3_combout\ = ( !\bigclock|second_s\(9) & ( !\bigclock|second_s\(8) & ( (!\bigclock|second_s\(11) & (!\bigclock|second_s\(10) & (!\bigclock|second_s\(12) & !\bigclock|second_s\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_second_s\(11),
	datab => \bigclock|ALT_INV_second_s\(10),
	datac => \bigclock|ALT_INV_second_s\(12),
	datad => \bigclock|ALT_INV_second_s\(13),
	datae => \bigclock|ALT_INV_second_s\(9),
	dataf => \bigclock|ALT_INV_second_s\(8),
	combout => \bigclock|Equal2~3_combout\);

-- Location: FF_X42_Y4_N7
\bigclock|second_s[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~69_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(22));

-- Location: FF_X42_Y4_N4
\bigclock|second_s[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~65_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(21));

-- Location: FF_X42_Y4_N1
\bigclock|second_s[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~61_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(20));

-- Location: FF_X42_Y5_N16
\bigclock|second_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~57_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(5));

-- Location: FF_X42_Y5_N10
\bigclock|second_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~13_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(3));

-- Location: LABCELL_X43_Y4_N30
\bigclock|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Equal2~2_combout\ = ( \bigclock|second_s\(5) & ( \bigclock|second_s\(3) & ( (!\bigclock|second_s\(22) & (!\bigclock|second_s\(21) & (!\bigclock|second_s\(18) & !\bigclock|second_s\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_second_s\(22),
	datab => \bigclock|ALT_INV_second_s\(21),
	datac => \bigclock|ALT_INV_second_s\(18),
	datad => \bigclock|ALT_INV_second_s\(20),
	datae => \bigclock|ALT_INV_second_s\(5),
	dataf => \bigclock|ALT_INV_second_s\(3),
	combout => \bigclock|Equal2~2_combout\);

-- Location: FF_X42_Y4_N10
\bigclock|second_s[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~49_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(23));

-- Location: FF_X42_Y4_N53
\bigclock|second_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|second_s[0]~feeder_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(0));

-- Location: FF_X42_Y5_N4
\bigclock|second_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~5_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(1));

-- Location: FF_X42_Y5_N8
\bigclock|second_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~9_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s\(2));

-- Location: MLABCELL_X42_Y4_N45
\bigclock|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Equal2~1_combout\ = ( \bigclock|second_s\(1) & ( !\bigclock|second_s\(2) & ( (!\bigclock|second_s\(23) & (!\bigclock|second_s\(24) & (\bigclock|second_s\(4) & \bigclock|second_s\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_second_s\(23),
	datab => \bigclock|ALT_INV_second_s\(24),
	datac => \bigclock|ALT_INV_second_s\(4),
	datad => \bigclock|ALT_INV_second_s\(0),
	datae => \bigclock|ALT_INV_second_s\(1),
	dataf => \bigclock|ALT_INV_second_s\(2),
	combout => \bigclock|Equal2~1_combout\);

-- Location: FF_X42_Y5_N46
\bigclock|second_s[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~109_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s[15]~DUPLICATE_q\);

-- Location: FF_X42_Y5_N49
\bigclock|second_s[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add0~113_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|ALT_INV_Equal2~5_combout\,
	ena => \bigclock|second_s[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|second_s[16]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y4_N51
\bigclock|Equal2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Equal2~4_combout\ = ( !\bigclock|second_s[16]~DUPLICATE_q\ & ( !\bigclock|second_s\(17) & ( (!\bigclock|second_s\(14) & (!\bigclock|second_s\(6) & (!\bigclock|second_s\(19) & !\bigclock|second_s[15]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_second_s\(14),
	datab => \bigclock|ALT_INV_second_s\(6),
	datac => \bigclock|ALT_INV_second_s\(19),
	datad => \bigclock|ALT_INV_second_s[15]~DUPLICATE_q\,
	datae => \bigclock|ALT_INV_second_s[16]~DUPLICATE_q\,
	dataf => \bigclock|ALT_INV_second_s\(17),
	combout => \bigclock|Equal2~4_combout\);

-- Location: LABCELL_X43_Y4_N36
\bigclock|Equal2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Equal2~5_combout\ = ( \bigclock|Equal2~1_combout\ & ( \bigclock|Equal2~4_combout\ & ( (!\bigclock|Equal2~0_combout\) # (((!\bigclock|Equal2~3_combout\) # (!\bigclock|Equal2~2_combout\)) # (\bigclock|second_s\(25))) ) ) ) # ( 
-- !\bigclock|Equal2~1_combout\ & ( \bigclock|Equal2~4_combout\ ) ) # ( \bigclock|Equal2~1_combout\ & ( !\bigclock|Equal2~4_combout\ ) ) # ( !\bigclock|Equal2~1_combout\ & ( !\bigclock|Equal2~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_Equal2~0_combout\,
	datab => \bigclock|ALT_INV_second_s\(25),
	datac => \bigclock|ALT_INV_Equal2~3_combout\,
	datad => \bigclock|ALT_INV_Equal2~2_combout\,
	datae => \bigclock|ALT_INV_Equal2~1_combout\,
	dataf => \bigclock|ALT_INV_Equal2~4_combout\,
	combout => \bigclock|Equal2~5_combout\);

-- Location: MLABCELL_X45_Y5_N18
\bigclock|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Selector1~0_combout\ = ( \bigclock|q1\(0) & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & \bigclock|clk_state_s.paused~q\) ) ) # ( !\bigclock|q1\(0) & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (\bigclock|key_n0_s\(1) & 
-- \bigclock|clk_state_s.paused~q\)) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|key_n0_s\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111100001100000011110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_key_n0_s\(1),
	datad => \bigclock|ALT_INV_clk_state_s.paused~q\,
	dataf => \bigclock|ALT_INV_q1\(0),
	combout => \bigclock|Selector1~0_combout\);

-- Location: FF_X45_Y5_N19
\bigclock|clk_state_s.paused\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Selector1~0_combout\,
	clrn => \bigclock|rst_n_s\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|clk_state_s.paused~q\);

-- Location: IOIBUF_X11_Y0_N35
\key_n[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key_n(1),
	o => \key_n[1]~input_o\);

-- Location: FF_X43_Y4_N31
\bigclock|key_n1_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \key_n[1]~input_o\,
	clrn => \bigclock|rst_n_s\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|key_n1_s\(0));

-- Location: FF_X43_Y4_N26
\bigclock|key_n1_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \bigclock|key_n1_s\(0),
	clrn => \bigclock|rst_n_s\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|key_n1_s\(1));

-- Location: LABCELL_X43_Y6_N9
\bigclock|minute_s[19]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s[19]~7_combout\ = ( !\bigclock|Equal2~5_combout\ & ( \bigclock|minute_s[19]~5_combout\ & ( \bigclock|clk_state_s.counting~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datae => \bigclock|ALT_INV_Equal2~5_combout\,
	dataf => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	combout => \bigclock|minute_s[19]~7_combout\);

-- Location: LABCELL_X43_Y5_N30
\bigclock|q1[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|q1[1]~0_combout\ = !\bigclock|key_n1_s\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_key_n1_s\(1),
	combout => \bigclock|q1[1]~0_combout\);

-- Location: FF_X43_Y5_N32
\bigclock|q1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|q1[1]~0_combout\,
	clrn => \bigclock|rst_n_s\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|q1\(1));

-- Location: IOIBUF_X14_Y0_N1
\key_n[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key_n(2),
	o => \key_n[2]~input_o\);

-- Location: FF_X42_Y4_N43
\bigclock|key_n2_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \key_n[2]~input_o\,
	clrn => \bigclock|rst_n_s\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|key_n2_s\(0));

-- Location: FF_X43_Y5_N50
\bigclock|key_n2_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \bigclock|key_n2_s\(0),
	clrn => \bigclock|rst_n_s\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|key_n2_s\(1));

-- Location: LABCELL_X43_Y5_N27
\bigclock|q1[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|q1[2]~1_combout\ = ( !\bigclock|key_n2_s\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \bigclock|ALT_INV_key_n2_s\(1),
	combout => \bigclock|q1[2]~1_combout\);

-- Location: FF_X43_Y5_N29
\bigclock|q1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|q1[2]~1_combout\,
	clrn => \bigclock|rst_n_s\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|q1\(2));

-- Location: LABCELL_X43_Y5_N33
\bigclock|minute_s[19]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s[19]~8_combout\ = ( \bigclock|key_n2_s\(1) & ( (!\bigclock|switch_s\(1) & (!\bigclock|q1\(2) & ((\bigclock|q1\(1)) # (\bigclock|key_n1_s\(1))))) ) ) # ( !\bigclock|key_n2_s\(1) & ( (\bigclock|switch_s\(1) & (!\bigclock|q1\(2) & 
-- ((\bigclock|q1\(1)) # (\bigclock|key_n1_s\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000000000001110000000001110000000000000111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_key_n1_s\(1),
	datab => \bigclock|ALT_INV_q1\(1),
	datac => \bigclock|ALT_INV_switch_s\(1),
	datad => \bigclock|ALT_INV_q1\(2),
	dataf => \bigclock|ALT_INV_key_n2_s\(1),
	combout => \bigclock|minute_s[19]~8_combout\);

-- Location: LABCELL_X43_Y6_N15
\bigclock|minute_s[19]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s[19]~9_combout\ = ( \bigclock|minute_s[19]~8_combout\ & ( \bigclock|Equal2~5_combout\ & ( (\bigclock|clk_state_s.paused~q\ & !\bigclock|clk_state_s.counting~DUPLICATE_q\) ) ) ) # ( \bigclock|minute_s[19]~8_combout\ & ( 
-- !\bigclock|Equal2~5_combout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (\bigclock|clk_state_s.paused~q\)) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((\bigclock|Sec_Clock|slow_clk~q\))) ) ) ) # ( !\bigclock|minute_s[19]~8_combout\ & ( 
-- !\bigclock|Equal2~5_combout\ & ( (\bigclock|Sec_Clock|slow_clk~q\ & \bigclock|clk_state_s.counting~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110000111100000000000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.paused~q\,
	datac => \bigclock|Sec_Clock|ALT_INV_slow_clk~q\,
	datad => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datae => \bigclock|ALT_INV_minute_s[19]~8_combout\,
	dataf => \bigclock|ALT_INV_Equal2~5_combout\,
	combout => \bigclock|minute_s[19]~9_combout\);

-- Location: FF_X43_Y7_N25
\bigclock|minute_s[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~21_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[9]~DUPLICATE_q\);

-- Location: FF_X43_Y7_N38
\bigclock|minute_s[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~22_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[8]~DUPLICATE_q\);

-- Location: FF_X43_Y7_N16
\bigclock|minute_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~23_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(7));

-- Location: FF_X43_Y6_N2
\bigclock|minute_s[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~31_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[6]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y7_N0
\bigclock|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~1_sumout\ = SUM(( \bigclock|minute_s\(0) ) + ( VCC ) + ( !VCC ))
-- \bigclock|Add2~2\ = CARRY(( \bigclock|minute_s\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(0),
	cin => GND,
	sumout => \bigclock|Add2~1_sumout\,
	cout => \bigclock|Add2~2\);

-- Location: FF_X43_Y7_N43
\bigclock|minute_s[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~6_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[0]~DUPLICATE_q\);

-- Location: LABCELL_X44_Y7_N0
\bigclock|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~1_sumout\ = SUM(( \bigclock|minute_s[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \bigclock|Add4~2\ = CARRY(( \bigclock|minute_s[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \bigclock|Add4~1_sumout\,
	cout => \bigclock|Add4~2\);

-- Location: LABCELL_X43_Y7_N42
\bigclock|minute_s~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~6_combout\ = ( \bigclock|Add4~1_sumout\ & ( \bigclock|minute_s[19]~5_combout\ & ( ((!\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((!\bigclock|switch_s\(1)))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (!\bigclock|Equal2~5_combout\))) # (\bigclock|Add2~1_sumout\) ) ) ) # ( !\bigclock|Add4~1_sumout\ & ( \bigclock|minute_s[19]~5_combout\ & ( (\bigclock|Add2~1_sumout\ & ((!\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((\bigclock|switch_s\(1)))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (\bigclock|Equal2~5_combout\)))) ) ) ) # ( \bigclock|Add4~1_sumout\ & ( !\bigclock|minute_s[19]~5_combout\ & ( ((!\bigclock|switch_s\(1) & !\bigclock|clk_state_s.counting~DUPLICATE_q\)) # 
-- (\bigclock|Add2~1_sumout\) ) ) ) # ( !\bigclock|Add4~1_sumout\ & ( !\bigclock|minute_s[19]~5_combout\ & ( (\bigclock|Add2~1_sumout\ & ((\bigclock|clk_state_s.counting~DUPLICATE_q\) # (\bigclock|switch_s\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111110000001111111100000000001101011100101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_Equal2~5_combout\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datad => \bigclock|ALT_INV_Add2~1_sumout\,
	datae => \bigclock|ALT_INV_Add4~1_sumout\,
	dataf => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	combout => \bigclock|minute_s~6_combout\);

-- Location: FF_X43_Y7_N44
\bigclock|minute_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~6_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(0));

-- Location: MLABCELL_X42_Y7_N3
\bigclock|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~5_sumout\ = SUM(( \bigclock|minute_s\(1) ) + ( GND ) + ( \bigclock|Add2~2\ ))
-- \bigclock|Add2~6\ = CARRY(( \bigclock|minute_s\(1) ) + ( GND ) + ( \bigclock|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s\(1),
	cin => \bigclock|Add2~2\,
	sumout => \bigclock|Add2~5_sumout\,
	cout => \bigclock|Add2~6\);

-- Location: FF_X43_Y7_N34
\bigclock|minute_s[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~10_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[1]~DUPLICATE_q\);

-- Location: LABCELL_X44_Y7_N3
\bigclock|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~5_sumout\ = SUM(( \bigclock|minute_s[1]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~2\ ))
-- \bigclock|Add4~6\ = CARRY(( \bigclock|minute_s[1]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[1]~DUPLICATE_q\,
	cin => \bigclock|Add4~2\,
	sumout => \bigclock|Add4~5_sumout\,
	cout => \bigclock|Add4~6\);

-- Location: LABCELL_X43_Y7_N33
\bigclock|minute_s~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~10_combout\ = ( \bigclock|Add4~5_sumout\ & ( \bigclock|minute_s[19]~5_combout\ & ( ((!\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((!\bigclock|switch_s\(1)))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (!\bigclock|Equal2~5_combout\))) # (\bigclock|Add2~5_sumout\) ) ) ) # ( !\bigclock|Add4~5_sumout\ & ( \bigclock|minute_s[19]~5_combout\ & ( (\bigclock|Add2~5_sumout\ & ((!\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((\bigclock|switch_s\(1)))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (\bigclock|Equal2~5_combout\)))) ) ) ) # ( \bigclock|Add4~5_sumout\ & ( !\bigclock|minute_s[19]~5_combout\ & ( ((!\bigclock|switch_s\(1) & !\bigclock|clk_state_s.counting~DUPLICATE_q\)) # 
-- (\bigclock|Add2~5_sumout\) ) ) ) # ( !\bigclock|Add4~5_sumout\ & ( !\bigclock|minute_s[19]~5_combout\ & ( (\bigclock|Add2~5_sumout\ & ((\bigclock|clk_state_s.counting~DUPLICATE_q\) # (\bigclock|switch_s\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011111100110011001100000011000100011111001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_Equal2~5_combout\,
	datab => \bigclock|ALT_INV_Add2~5_sumout\,
	datac => \bigclock|ALT_INV_switch_s\(1),
	datad => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datae => \bigclock|ALT_INV_Add4~5_sumout\,
	dataf => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	combout => \bigclock|minute_s~10_combout\);

-- Location: FF_X43_Y7_N35
\bigclock|minute_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~10_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(1));

-- Location: MLABCELL_X42_Y7_N6
\bigclock|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~9_sumout\ = SUM(( \bigclock|minute_s[2]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~6\ ))
-- \bigclock|Add2~10\ = CARRY(( \bigclock|minute_s[2]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[2]~DUPLICATE_q\,
	cin => \bigclock|Add2~6\,
	sumout => \bigclock|Add2~9_sumout\,
	cout => \bigclock|Add2~10\);

-- Location: LABCELL_X44_Y7_N6
\bigclock|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~9_sumout\ = SUM(( \bigclock|minute_s[2]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~6\ ))
-- \bigclock|Add4~10\ = CARRY(( \bigclock|minute_s[2]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[2]~DUPLICATE_q\,
	cin => \bigclock|Add4~6\,
	sumout => \bigclock|Add4~9_sumout\,
	cout => \bigclock|Add4~10\);

-- Location: LABCELL_X43_Y6_N51
\bigclock|minute_s~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~11_combout\ = ( \bigclock|Add2~9_sumout\ & ( \bigclock|Add4~9_sumout\ ) ) # ( !\bigclock|Add2~9_sumout\ & ( \bigclock|Add4~9_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((\bigclock|minute_s[19]~5_combout\ & !\bigclock|Equal2~5_combout\)))) ) ) ) # ( \bigclock|Add2~9_sumout\ & ( !\bigclock|Add4~9_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100100111011110001101100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datad => \bigclock|ALT_INV_Equal2~5_combout\,
	datae => \bigclock|ALT_INV_Add2~9_sumout\,
	dataf => \bigclock|ALT_INV_Add4~9_sumout\,
	combout => \bigclock|minute_s~11_combout\);

-- Location: FF_X43_Y6_N52
\bigclock|minute_s[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~11_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[2]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y7_N9
\bigclock|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~13_sumout\ = SUM(( \bigclock|minute_s\(3) ) + ( GND ) + ( \bigclock|Add2~10\ ))
-- \bigclock|Add2~14\ = CARRY(( \bigclock|minute_s\(3) ) + ( GND ) + ( \bigclock|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(3),
	cin => \bigclock|Add2~10\,
	sumout => \bigclock|Add2~13_sumout\,
	cout => \bigclock|Add2~14\);

-- Location: FF_X43_Y6_N46
\bigclock|minute_s[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~12_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[3]~DUPLICATE_q\);

-- Location: LABCELL_X44_Y7_N9
\bigclock|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~13_sumout\ = SUM(( \bigclock|minute_s[3]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~10\ ))
-- \bigclock|Add4~14\ = CARRY(( \bigclock|minute_s[3]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[3]~DUPLICATE_q\,
	cin => \bigclock|Add4~10\,
	sumout => \bigclock|Add4~13_sumout\,
	cout => \bigclock|Add4~14\);

-- Location: LABCELL_X43_Y6_N45
\bigclock|minute_s~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~12_combout\ = ( \bigclock|Add2~13_sumout\ & ( \bigclock|Add4~13_sumout\ ) ) # ( !\bigclock|Add2~13_sumout\ & ( \bigclock|Add4~13_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((\bigclock|minute_s[19]~5_combout\ & !\bigclock|Equal2~5_combout\)))) ) ) ) # ( \bigclock|Add2~13_sumout\ & ( !\bigclock|Add4~13_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100100111011110001101100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datad => \bigclock|ALT_INV_Equal2~5_combout\,
	datae => \bigclock|ALT_INV_Add2~13_sumout\,
	dataf => \bigclock|ALT_INV_Add4~13_sumout\,
	combout => \bigclock|minute_s~12_combout\);

-- Location: FF_X43_Y6_N47
\bigclock|minute_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~12_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(3));

-- Location: MLABCELL_X42_Y7_N12
\bigclock|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~105_sumout\ = SUM(( \bigclock|minute_s[4]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~14\ ))
-- \bigclock|Add2~106\ = CARRY(( \bigclock|minute_s[4]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s[4]~DUPLICATE_q\,
	cin => \bigclock|Add2~14\,
	sumout => \bigclock|Add2~105_sumout\,
	cout => \bigclock|Add2~106\);

-- Location: FF_X43_Y6_N19
\bigclock|minute_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~37_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(4));

-- Location: LABCELL_X44_Y7_N12
\bigclock|Add4~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~105_sumout\ = SUM(( \bigclock|minute_s\(4) ) + ( VCC ) + ( \bigclock|Add4~14\ ))
-- \bigclock|Add4~106\ = CARRY(( \bigclock|minute_s\(4) ) + ( VCC ) + ( \bigclock|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(4),
	cin => \bigclock|Add4~14\,
	sumout => \bigclock|Add4~105_sumout\,
	cout => \bigclock|Add4~106\);

-- Location: LABCELL_X43_Y6_N18
\bigclock|minute_s~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~37_combout\ = ( \bigclock|Add2~105_sumout\ & ( \bigclock|Add4~105_sumout\ ) ) # ( !\bigclock|Add2~105_sumout\ & ( \bigclock|Add4~105_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|Equal2~5_combout\ & \bigclock|minute_s[19]~5_combout\)))) ) ) ) # ( \bigclock|Add2~105_sumout\ & ( !\bigclock|Add4~105_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110010011110001000110110001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_Equal2~5_combout\,
	datad => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datae => \bigclock|ALT_INV_Add2~105_sumout\,
	dataf => \bigclock|ALT_INV_Add4~105_sumout\,
	combout => \bigclock|minute_s~37_combout\);

-- Location: FF_X43_Y6_N20
\bigclock|minute_s[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~37_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[4]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y7_N15
\bigclock|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~101_sumout\ = SUM(( \bigclock|minute_s[5]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~106\ ))
-- \bigclock|Add2~102\ = CARRY(( \bigclock|minute_s[5]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[5]~DUPLICATE_q\,
	cin => \bigclock|Add2~106\,
	sumout => \bigclock|Add2~101_sumout\,
	cout => \bigclock|Add2~102\);

-- Location: LABCELL_X44_Y7_N15
\bigclock|Add4~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~101_sumout\ = SUM(( \bigclock|minute_s[5]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~106\ ))
-- \bigclock|Add4~102\ = CARRY(( \bigclock|minute_s[5]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s[5]~DUPLICATE_q\,
	cin => \bigclock|Add4~106\,
	sumout => \bigclock|Add4~101_sumout\,
	cout => \bigclock|Add4~102\);

-- Location: LABCELL_X43_Y6_N27
\bigclock|minute_s~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~36_combout\ = ( \bigclock|Add2~101_sumout\ & ( \bigclock|Add4~101_sumout\ ) ) # ( !\bigclock|Add2~101_sumout\ & ( \bigclock|Add4~101_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((\bigclock|minute_s[19]~5_combout\ & !\bigclock|Equal2~5_combout\)))) ) ) ) # ( \bigclock|Add2~101_sumout\ & ( !\bigclock|Add4~101_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100100111011110001101100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datad => \bigclock|ALT_INV_Equal2~5_combout\,
	datae => \bigclock|ALT_INV_Add2~101_sumout\,
	dataf => \bigclock|ALT_INV_Add4~101_sumout\,
	combout => \bigclock|minute_s~36_combout\);

-- Location: FF_X43_Y6_N29
\bigclock|minute_s[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~36_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[5]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y7_N18
\bigclock|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~89_sumout\ = SUM(( \bigclock|minute_s[6]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~102\ ))
-- \bigclock|Add2~90\ = CARRY(( \bigclock|minute_s[6]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[6]~DUPLICATE_q\,
	cin => \bigclock|Add2~102\,
	sumout => \bigclock|Add2~89_sumout\,
	cout => \bigclock|Add2~90\);

-- Location: LABCELL_X44_Y7_N18
\bigclock|Add4~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~89_sumout\ = SUM(( \bigclock|minute_s\(6) ) + ( VCC ) + ( \bigclock|Add4~102\ ))
-- \bigclock|Add4~90\ = CARRY(( \bigclock|minute_s\(6) ) + ( VCC ) + ( \bigclock|Add4~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(6),
	cin => \bigclock|Add4~102\,
	sumout => \bigclock|Add4~89_sumout\,
	cout => \bigclock|Add4~90\);

-- Location: LABCELL_X43_Y6_N0
\bigclock|minute_s~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~31_combout\ = ( \bigclock|Add2~89_sumout\ & ( \bigclock|Add4~89_sumout\ ) ) # ( !\bigclock|Add2~89_sumout\ & ( \bigclock|Add4~89_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|Equal2~5_combout\ & \bigclock|minute_s[19]~5_combout\)))) ) ) ) # ( \bigclock|Add2~89_sumout\ & ( !\bigclock|Add4~89_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110010011110001000110110001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_Equal2~5_combout\,
	datad => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datae => \bigclock|ALT_INV_Add2~89_sumout\,
	dataf => \bigclock|ALT_INV_Add4~89_sumout\,
	combout => \bigclock|minute_s~31_combout\);

-- Location: FF_X43_Y6_N1
\bigclock|minute_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~31_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(6));

-- Location: LABCELL_X44_Y7_N21
\bigclock|Add4~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~57_sumout\ = SUM(( \bigclock|minute_s\(7) ) + ( VCC ) + ( \bigclock|Add4~90\ ))
-- \bigclock|Add4~58\ = CARRY(( \bigclock|minute_s\(7) ) + ( VCC ) + ( \bigclock|Add4~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s\(7),
	cin => \bigclock|Add4~90\,
	sumout => \bigclock|Add4~57_sumout\,
	cout => \bigclock|Add4~58\);

-- Location: MLABCELL_X42_Y7_N21
\bigclock|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~57_sumout\ = SUM(( \bigclock|minute_s[7]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~90\ ))
-- \bigclock|Add2~58\ = CARRY(( \bigclock|minute_s[7]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[7]~DUPLICATE_q\,
	cin => \bigclock|Add2~90\,
	sumout => \bigclock|Add2~57_sumout\,
	cout => \bigclock|Add2~58\);

-- Location: LABCELL_X43_Y7_N15
\bigclock|minute_s~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~23_combout\ = ( \bigclock|Add2~57_sumout\ & ( \bigclock|minute_s[19]~5_combout\ & ( ((!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- ((\bigclock|Equal2~5_combout\)))) # (\bigclock|Add4~57_sumout\) ) ) ) # ( !\bigclock|Add2~57_sumout\ & ( \bigclock|minute_s[19]~5_combout\ & ( (\bigclock|Add4~57_sumout\ & ((!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((!\bigclock|Equal2~5_combout\))))) ) ) ) # ( \bigclock|Add2~57_sumout\ & ( !\bigclock|minute_s[19]~5_combout\ & ( ((\bigclock|switch_s\(1)) # (\bigclock|clk_state_s.counting~DUPLICATE_q\)) # 
-- (\bigclock|Add4~57_sumout\) ) ) ) # ( !\bigclock|Add2~57_sumout\ & ( !\bigclock|minute_s[19]~5_combout\ & ( (\bigclock|Add4~57_sumout\ & (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000011111110111111101010001010000000101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_Add4~57_sumout\,
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_switch_s\(1),
	datad => \bigclock|ALT_INV_Equal2~5_combout\,
	datae => \bigclock|ALT_INV_Add2~57_sumout\,
	dataf => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	combout => \bigclock|minute_s~23_combout\);

-- Location: FF_X43_Y7_N17
\bigclock|minute_s[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~23_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[7]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y7_N24
\bigclock|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~53_sumout\ = SUM(( \bigclock|minute_s[8]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~58\ ))
-- \bigclock|Add2~54\ = CARRY(( \bigclock|minute_s[8]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[8]~DUPLICATE_q\,
	cin => \bigclock|Add2~58\,
	sumout => \bigclock|Add2~53_sumout\,
	cout => \bigclock|Add2~54\);

-- Location: LABCELL_X44_Y7_N24
\bigclock|Add4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~53_sumout\ = SUM(( \bigclock|minute_s\(8) ) + ( VCC ) + ( \bigclock|Add4~58\ ))
-- \bigclock|Add4~54\ = CARRY(( \bigclock|minute_s\(8) ) + ( VCC ) + ( \bigclock|Add4~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s\(8),
	cin => \bigclock|Add4~58\,
	sumout => \bigclock|Add4~53_sumout\,
	cout => \bigclock|Add4~54\);

-- Location: LABCELL_X43_Y7_N36
\bigclock|minute_s~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~22_combout\ = ( \bigclock|Equal2~5_combout\ & ( \bigclock|minute_s[19]~5_combout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((!\bigclock|switch_s\(1) & ((\bigclock|Add4~53_sumout\))) # (\bigclock|switch_s\(1) & 
-- (\bigclock|Add2~53_sumout\)))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (\bigclock|Add2~53_sumout\)) ) ) ) # ( !\bigclock|Equal2~5_combout\ & ( \bigclock|minute_s[19]~5_combout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- ((!\bigclock|switch_s\(1) & ((\bigclock|Add4~53_sumout\))) # (\bigclock|switch_s\(1) & (\bigclock|Add2~53_sumout\)))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((\bigclock|Add4~53_sumout\)))) ) ) ) # ( \bigclock|Equal2~5_combout\ & ( 
-- !\bigclock|minute_s[19]~5_combout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((!\bigclock|switch_s\(1) & ((\bigclock|Add4~53_sumout\))) # (\bigclock|switch_s\(1) & (\bigclock|Add2~53_sumout\)))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|Add2~53_sumout\)) ) ) ) # ( !\bigclock|Equal2~5_combout\ & ( !\bigclock|minute_s[19]~5_combout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((!\bigclock|switch_s\(1) & ((\bigclock|Add4~53_sumout\))) # (\bigclock|switch_s\(1) & 
-- (\bigclock|Add2~53_sumout\)))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (\bigclock|Add2~53_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100110011000110110011001100001111001001110001101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_Add2~53_sumout\,
	datac => \bigclock|ALT_INV_Add4~53_sumout\,
	datad => \bigclock|ALT_INV_switch_s\(1),
	datae => \bigclock|ALT_INV_Equal2~5_combout\,
	dataf => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	combout => \bigclock|minute_s~22_combout\);

-- Location: FF_X43_Y7_N37
\bigclock|minute_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~22_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(8));

-- Location: LABCELL_X44_Y7_N27
\bigclock|Add4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~49_sumout\ = SUM(( \bigclock|minute_s[9]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~54\ ))
-- \bigclock|Add4~50\ = CARRY(( \bigclock|minute_s[9]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s[9]~DUPLICATE_q\,
	cin => \bigclock|Add4~54\,
	sumout => \bigclock|Add4~49_sumout\,
	cout => \bigclock|Add4~50\);

-- Location: MLABCELL_X42_Y7_N27
\bigclock|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~49_sumout\ = SUM(( \bigclock|minute_s\(9) ) + ( GND ) + ( \bigclock|Add2~54\ ))
-- \bigclock|Add2~50\ = CARRY(( \bigclock|minute_s\(9) ) + ( GND ) + ( \bigclock|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s\(9),
	cin => \bigclock|Add2~54\,
	sumout => \bigclock|Add2~49_sumout\,
	cout => \bigclock|Add2~50\);

-- Location: LABCELL_X43_Y7_N24
\bigclock|minute_s~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~21_combout\ = ( \bigclock|Add2~49_sumout\ & ( \bigclock|minute_s[19]~5_combout\ & ( ((!\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((\bigclock|switch_s\(1)))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|Equal2~5_combout\))) # (\bigclock|Add4~49_sumout\) ) ) ) # ( !\bigclock|Add2~49_sumout\ & ( \bigclock|minute_s[19]~5_combout\ & ( (\bigclock|Add4~49_sumout\ & ((!\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((!\bigclock|switch_s\(1)))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|Equal2~5_combout\)))) ) ) ) # ( \bigclock|Add2~49_sumout\ & ( !\bigclock|minute_s[19]~5_combout\ & ( ((\bigclock|clk_state_s.counting~DUPLICATE_q\) # (\bigclock|Add4~49_sumout\)) # 
-- (\bigclock|switch_s\(1)) ) ) ) # ( !\bigclock|Add2~49_sumout\ & ( !\bigclock|minute_s[19]~5_combout\ & ( (!\bigclock|switch_s\(1) & (\bigclock|Add4~49_sumout\ & !\bigclock|clk_state_s.counting~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000001111111111111100001100000010100011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_Equal2~5_combout\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_Add4~49_sumout\,
	datad => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datae => \bigclock|ALT_INV_Add2~49_sumout\,
	dataf => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	combout => \bigclock|minute_s~21_combout\);

-- Location: FF_X43_Y7_N26
\bigclock|minute_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~21_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(9));

-- Location: MLABCELL_X42_Y7_N30
\bigclock|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~121_sumout\ = SUM(( \bigclock|minute_s\(10) ) + ( GND ) + ( \bigclock|Add2~50\ ))
-- \bigclock|Add2~122\ = CARRY(( \bigclock|minute_s\(10) ) + ( GND ) + ( \bigclock|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(10),
	cin => \bigclock|Add2~50\,
	sumout => \bigclock|Add2~121_sumout\,
	cout => \bigclock|Add2~122\);

-- Location: LABCELL_X44_Y7_N30
\bigclock|Add4~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~121_sumout\ = SUM(( \bigclock|minute_s\(10) ) + ( VCC ) + ( \bigclock|Add4~50\ ))
-- \bigclock|Add4~122\ = CARRY(( \bigclock|minute_s\(10) ) + ( VCC ) + ( \bigclock|Add4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(10),
	cin => \bigclock|Add4~50\,
	sumout => \bigclock|Add4~121_sumout\,
	cout => \bigclock|Add4~122\);

-- Location: MLABCELL_X42_Y6_N51
\bigclock|minute_s~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~41_combout\ = ( \bigclock|Add2~121_sumout\ & ( \bigclock|Add4~121_sumout\ ) ) # ( !\bigclock|Add2~121_sumout\ & ( \bigclock|Add4~121_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((\bigclock|minute_s[19]~5_combout\ & !\bigclock|Equal2~5_combout\)))) ) ) ) # ( \bigclock|Add2~121_sumout\ & ( !\bigclock|Add4~121_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100100111011110001101100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datad => \bigclock|ALT_INV_Equal2~5_combout\,
	datae => \bigclock|ALT_INV_Add2~121_sumout\,
	dataf => \bigclock|ALT_INV_Add4~121_sumout\,
	combout => \bigclock|minute_s~41_combout\);

-- Location: FF_X42_Y6_N52
\bigclock|minute_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~41_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(10));

-- Location: MLABCELL_X42_Y7_N33
\bigclock|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~45_sumout\ = SUM(( \bigclock|minute_s\(11) ) + ( GND ) + ( \bigclock|Add2~122\ ))
-- \bigclock|Add2~46\ = CARRY(( \bigclock|minute_s\(11) ) + ( GND ) + ( \bigclock|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(11),
	cin => \bigclock|Add2~122\,
	sumout => \bigclock|Add2~45_sumout\,
	cout => \bigclock|Add2~46\);

-- Location: FF_X43_Y7_N10
\bigclock|minute_s[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~20_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[11]~DUPLICATE_q\);

-- Location: LABCELL_X44_Y7_N33
\bigclock|Add4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~45_sumout\ = SUM(( \bigclock|minute_s[11]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~122\ ))
-- \bigclock|Add4~46\ = CARRY(( \bigclock|minute_s[11]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s[11]~DUPLICATE_q\,
	cin => \bigclock|Add4~122\,
	sumout => \bigclock|Add4~45_sumout\,
	cout => \bigclock|Add4~46\);

-- Location: LABCELL_X43_Y7_N9
\bigclock|minute_s~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~20_combout\ = ( \bigclock|Equal2~5_combout\ & ( \bigclock|minute_s[19]~5_combout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((!\bigclock|switch_s\(1) & ((\bigclock|Add4~45_sumout\))) # (\bigclock|switch_s\(1) & 
-- (\bigclock|Add2~45_sumout\)))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (\bigclock|Add2~45_sumout\)) ) ) ) # ( !\bigclock|Equal2~5_combout\ & ( \bigclock|minute_s[19]~5_combout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- ((!\bigclock|switch_s\(1) & ((\bigclock|Add4~45_sumout\))) # (\bigclock|switch_s\(1) & (\bigclock|Add2~45_sumout\)))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((\bigclock|Add4~45_sumout\)))) ) ) ) # ( \bigclock|Equal2~5_combout\ & ( 
-- !\bigclock|minute_s[19]~5_combout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((!\bigclock|switch_s\(1) & ((\bigclock|Add4~45_sumout\))) # (\bigclock|switch_s\(1) & (\bigclock|Add2~45_sumout\)))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|Add2~45_sumout\)) ) ) ) # ( !\bigclock|Equal2~5_combout\ & ( !\bigclock|minute_s[19]~5_combout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((!\bigclock|switch_s\(1) & ((\bigclock|Add4~45_sumout\))) # (\bigclock|switch_s\(1) & 
-- (\bigclock|Add2~45_sumout\)))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (\bigclock|Add2~45_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001110110011000100111011001100000010111101110001001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_Add2~45_sumout\,
	datac => \bigclock|ALT_INV_switch_s\(1),
	datad => \bigclock|ALT_INV_Add4~45_sumout\,
	datae => \bigclock|ALT_INV_Equal2~5_combout\,
	dataf => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	combout => \bigclock|minute_s~20_combout\);

-- Location: FF_X43_Y7_N11
\bigclock|minute_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~20_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(11));

-- Location: MLABCELL_X42_Y7_N36
\bigclock|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~85_sumout\ = SUM(( \bigclock|minute_s[12]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~46\ ))
-- \bigclock|Add2~86\ = CARRY(( \bigclock|minute_s[12]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_minute_s[12]~DUPLICATE_q\,
	cin => \bigclock|Add2~46\,
	sumout => \bigclock|Add2~85_sumout\,
	cout => \bigclock|Add2~86\);

-- Location: LABCELL_X44_Y7_N36
\bigclock|Add4~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~85_sumout\ = SUM(( \bigclock|minute_s[12]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~46\ ))
-- \bigclock|Add4~86\ = CARRY(( \bigclock|minute_s[12]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_minute_s[12]~DUPLICATE_q\,
	cin => \bigclock|Add4~46\,
	sumout => \bigclock|Add4~85_sumout\,
	cout => \bigclock|Add4~86\);

-- Location: MLABCELL_X42_Y6_N48
\bigclock|minute_s~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~30_combout\ = ( \bigclock|Add2~85_sumout\ & ( \bigclock|Add4~85_sumout\ ) ) # ( !\bigclock|Add2~85_sumout\ & ( \bigclock|Add4~85_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|Equal2~5_combout\ & \bigclock|minute_s[19]~5_combout\)))) ) ) ) # ( \bigclock|Add2~85_sumout\ & ( !\bigclock|Add4~85_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110010011110001000110110001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_Equal2~5_combout\,
	datad => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datae => \bigclock|ALT_INV_Add2~85_sumout\,
	dataf => \bigclock|ALT_INV_Add4~85_sumout\,
	combout => \bigclock|minute_s~30_combout\);

-- Location: FF_X42_Y6_N50
\bigclock|minute_s[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~30_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[12]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y7_N39
\bigclock|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~81_sumout\ = SUM(( \bigclock|minute_s[13]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~86\ ))
-- \bigclock|Add2~82\ = CARRY(( \bigclock|minute_s[13]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[13]~DUPLICATE_q\,
	cin => \bigclock|Add2~86\,
	sumout => \bigclock|Add2~81_sumout\,
	cout => \bigclock|Add2~82\);

-- Location: LABCELL_X44_Y7_N39
\bigclock|Add4~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~81_sumout\ = SUM(( \bigclock|minute_s[13]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~86\ ))
-- \bigclock|Add4~82\ = CARRY(( \bigclock|minute_s[13]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[13]~DUPLICATE_q\,
	cin => \bigclock|Add4~86\,
	sumout => \bigclock|Add4~81_sumout\,
	cout => \bigclock|Add4~82\);

-- Location: LABCELL_X43_Y6_N30
\bigclock|minute_s~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~29_combout\ = ( \bigclock|Add2~81_sumout\ & ( \bigclock|Add4~81_sumout\ ) ) # ( !\bigclock|Add2~81_sumout\ & ( \bigclock|Add4~81_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|Equal2~5_combout\ & \bigclock|minute_s[19]~5_combout\)))) ) ) ) # ( \bigclock|Add2~81_sumout\ & ( !\bigclock|Add4~81_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110010011110001000110110001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_Equal2~5_combout\,
	datad => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datae => \bigclock|ALT_INV_Add2~81_sumout\,
	dataf => \bigclock|ALT_INV_Add4~81_sumout\,
	combout => \bigclock|minute_s~29_combout\);

-- Location: FF_X43_Y6_N31
\bigclock|minute_s[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~29_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[13]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y7_N42
\bigclock|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~77_sumout\ = SUM(( \bigclock|minute_s\(14) ) + ( GND ) + ( \bigclock|Add2~82\ ))
-- \bigclock|Add2~78\ = CARRY(( \bigclock|minute_s\(14) ) + ( GND ) + ( \bigclock|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(14),
	cin => \bigclock|Add2~82\,
	sumout => \bigclock|Add2~77_sumout\,
	cout => \bigclock|Add2~78\);

-- Location: LABCELL_X44_Y7_N42
\bigclock|Add4~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~77_sumout\ = SUM(( \bigclock|minute_s\(14) ) + ( VCC ) + ( \bigclock|Add4~82\ ))
-- \bigclock|Add4~78\ = CARRY(( \bigclock|minute_s\(14) ) + ( VCC ) + ( \bigclock|Add4~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(14),
	cin => \bigclock|Add4~82\,
	sumout => \bigclock|Add4~77_sumout\,
	cout => \bigclock|Add4~78\);

-- Location: LABCELL_X43_Y6_N33
\bigclock|minute_s~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~28_combout\ = ( \bigclock|Add2~77_sumout\ & ( \bigclock|Add4~77_sumout\ ) ) # ( !\bigclock|Add2~77_sumout\ & ( \bigclock|Add4~77_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((\bigclock|minute_s[19]~5_combout\ & !\bigclock|Equal2~5_combout\)))) ) ) ) # ( \bigclock|Add2~77_sumout\ & ( !\bigclock|Add4~77_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100100111011110001101100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datad => \bigclock|ALT_INV_Equal2~5_combout\,
	datae => \bigclock|ALT_INV_Add2~77_sumout\,
	dataf => \bigclock|ALT_INV_Add4~77_sumout\,
	combout => \bigclock|minute_s~28_combout\);

-- Location: FF_X43_Y6_N35
\bigclock|minute_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~28_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(14));

-- Location: MLABCELL_X42_Y7_N45
\bigclock|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~73_sumout\ = SUM(( \bigclock|minute_s\(15) ) + ( GND ) + ( \bigclock|Add2~78\ ))
-- \bigclock|Add2~74\ = CARRY(( \bigclock|minute_s\(15) ) + ( GND ) + ( \bigclock|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s\(15),
	cin => \bigclock|Add2~78\,
	sumout => \bigclock|Add2~73_sumout\,
	cout => \bigclock|Add2~74\);

-- Location: LABCELL_X44_Y7_N45
\bigclock|Add4~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~73_sumout\ = SUM(( \bigclock|minute_s\(15) ) + ( VCC ) + ( \bigclock|Add4~78\ ))
-- \bigclock|Add4~74\ = CARRY(( \bigclock|minute_s\(15) ) + ( VCC ) + ( \bigclock|Add4~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(15),
	cin => \bigclock|Add4~78\,
	sumout => \bigclock|Add4~73_sumout\,
	cout => \bigclock|Add4~74\);

-- Location: LABCELL_X43_Y6_N42
\bigclock|minute_s~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~27_combout\ = ( \bigclock|Add2~73_sumout\ & ( \bigclock|Add4~73_sumout\ ) ) # ( !\bigclock|Add2~73_sumout\ & ( \bigclock|Add4~73_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|Equal2~5_combout\ & \bigclock|minute_s[19]~5_combout\)))) ) ) ) # ( \bigclock|Add2~73_sumout\ & ( !\bigclock|Add4~73_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110010011110001000110110001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_Equal2~5_combout\,
	datad => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datae => \bigclock|ALT_INV_Add2~73_sumout\,
	dataf => \bigclock|ALT_INV_Add4~73_sumout\,
	combout => \bigclock|minute_s~27_combout\);

-- Location: FF_X43_Y6_N44
\bigclock|minute_s[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~27_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(15));

-- Location: MLABCELL_X42_Y7_N48
\bigclock|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~69_sumout\ = SUM(( \bigclock|minute_s\(16) ) + ( GND ) + ( \bigclock|Add2~74\ ))
-- \bigclock|Add2~70\ = CARRY(( \bigclock|minute_s\(16) ) + ( GND ) + ( \bigclock|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(16),
	cin => \bigclock|Add2~74\,
	sumout => \bigclock|Add2~69_sumout\,
	cout => \bigclock|Add2~70\);

-- Location: LABCELL_X44_Y7_N48
\bigclock|Add4~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~69_sumout\ = SUM(( \bigclock|minute_s\(16) ) + ( VCC ) + ( \bigclock|Add4~74\ ))
-- \bigclock|Add4~70\ = CARRY(( \bigclock|minute_s\(16) ) + ( VCC ) + ( \bigclock|Add4~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(16),
	cin => \bigclock|Add4~74\,
	sumout => \bigclock|Add4~69_sumout\,
	cout => \bigclock|Add4~70\);

-- Location: MLABCELL_X42_Y6_N39
\bigclock|minute_s~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~26_combout\ = ( \bigclock|Add2~69_sumout\ & ( \bigclock|Add4~69_sumout\ ) ) # ( !\bigclock|Add2~69_sumout\ & ( \bigclock|Add4~69_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((\bigclock|minute_s[19]~5_combout\ & !\bigclock|Equal2~5_combout\)))) ) ) ) # ( \bigclock|Add2~69_sumout\ & ( !\bigclock|Add4~69_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100100111011110001101100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datad => \bigclock|ALT_INV_Equal2~5_combout\,
	datae => \bigclock|ALT_INV_Add2~69_sumout\,
	dataf => \bigclock|ALT_INV_Add4~69_sumout\,
	combout => \bigclock|minute_s~26_combout\);

-- Location: FF_X42_Y6_N40
\bigclock|minute_s[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~26_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(16));

-- Location: MLABCELL_X42_Y7_N51
\bigclock|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~65_sumout\ = SUM(( \bigclock|minute_s\(17) ) + ( GND ) + ( \bigclock|Add2~70\ ))
-- \bigclock|Add2~66\ = CARRY(( \bigclock|minute_s\(17) ) + ( GND ) + ( \bigclock|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(17),
	cin => \bigclock|Add2~70\,
	sumout => \bigclock|Add2~65_sumout\,
	cout => \bigclock|Add2~66\);

-- Location: LABCELL_X44_Y7_N51
\bigclock|Add4~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~65_sumout\ = SUM(( \bigclock|minute_s\(17) ) + ( VCC ) + ( \bigclock|Add4~70\ ))
-- \bigclock|Add4~66\ = CARRY(( \bigclock|minute_s\(17) ) + ( VCC ) + ( \bigclock|Add4~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(17),
	cin => \bigclock|Add4~70\,
	sumout => \bigclock|Add4~65_sumout\,
	cout => \bigclock|Add4~66\);

-- Location: LABCELL_X43_Y6_N54
\bigclock|minute_s~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~25_combout\ = ( \bigclock|Add2~65_sumout\ & ( \bigclock|Add4~65_sumout\ ) ) # ( !\bigclock|Add2~65_sumout\ & ( \bigclock|Add4~65_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|Equal2~5_combout\ & \bigclock|minute_s[19]~5_combout\)))) ) ) ) # ( \bigclock|Add2~65_sumout\ & ( !\bigclock|Add4~65_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110010011110001000110110001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_Equal2~5_combout\,
	datad => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datae => \bigclock|ALT_INV_Add2~65_sumout\,
	dataf => \bigclock|ALT_INV_Add4~65_sumout\,
	combout => \bigclock|minute_s~25_combout\);

-- Location: FF_X43_Y6_N56
\bigclock|minute_s[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~25_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(17));

-- Location: MLABCELL_X42_Y7_N54
\bigclock|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~109_sumout\ = SUM(( \bigclock|minute_s\(18) ) + ( GND ) + ( \bigclock|Add2~66\ ))
-- \bigclock|Add2~110\ = CARRY(( \bigclock|minute_s\(18) ) + ( GND ) + ( \bigclock|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(18),
	cin => \bigclock|Add2~66\,
	sumout => \bigclock|Add2~109_sumout\,
	cout => \bigclock|Add2~110\);

-- Location: LABCELL_X44_Y7_N54
\bigclock|Add4~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~109_sumout\ = SUM(( \bigclock|minute_s\(18) ) + ( VCC ) + ( \bigclock|Add4~66\ ))
-- \bigclock|Add4~110\ = CARRY(( \bigclock|minute_s\(18) ) + ( VCC ) + ( \bigclock|Add4~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(18),
	cin => \bigclock|Add4~66\,
	sumout => \bigclock|Add4~109_sumout\,
	cout => \bigclock|Add4~110\);

-- Location: MLABCELL_X42_Y6_N54
\bigclock|minute_s~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~38_combout\ = ( \bigclock|Add2~109_sumout\ & ( \bigclock|Add4~109_sumout\ ) ) # ( !\bigclock|Add2~109_sumout\ & ( \bigclock|Add4~109_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|Equal2~5_combout\ & \bigclock|minute_s[19]~5_combout\)))) ) ) ) # ( \bigclock|Add2~109_sumout\ & ( !\bigclock|Add4~109_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110010011110001000110110001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_Equal2~5_combout\,
	datad => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datae => \bigclock|ALT_INV_Add2~109_sumout\,
	dataf => \bigclock|ALT_INV_Add4~109_sumout\,
	combout => \bigclock|minute_s~38_combout\);

-- Location: FF_X42_Y6_N56
\bigclock|minute_s[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~38_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(18));

-- Location: MLABCELL_X42_Y7_N57
\bigclock|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~97_sumout\ = SUM(( \bigclock|minute_s[19]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~110\ ))
-- \bigclock|Add2~98\ = CARRY(( \bigclock|minute_s[19]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s[19]~DUPLICATE_q\,
	cin => \bigclock|Add2~110\,
	sumout => \bigclock|Add2~97_sumout\,
	cout => \bigclock|Add2~98\);

-- Location: LABCELL_X44_Y7_N57
\bigclock|Add4~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~97_sumout\ = SUM(( \bigclock|minute_s[19]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~110\ ))
-- \bigclock|Add4~98\ = CARRY(( \bigclock|minute_s[19]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[19]~DUPLICATE_q\,
	cin => \bigclock|Add4~110\,
	sumout => \bigclock|Add4~97_sumout\,
	cout => \bigclock|Add4~98\);

-- Location: LABCELL_X43_Y6_N57
\bigclock|minute_s~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~35_combout\ = ( \bigclock|Add2~97_sumout\ & ( \bigclock|Add4~97_sumout\ ) ) # ( !\bigclock|Add2~97_sumout\ & ( \bigclock|Add4~97_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((\bigclock|minute_s[19]~5_combout\ & !\bigclock|Equal2~5_combout\)))) ) ) ) # ( \bigclock|Add2~97_sumout\ & ( !\bigclock|Add4~97_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100100111011110001101100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datad => \bigclock|ALT_INV_Equal2~5_combout\,
	datae => \bigclock|ALT_INV_Add2~97_sumout\,
	dataf => \bigclock|ALT_INV_Add4~97_sumout\,
	combout => \bigclock|minute_s~35_combout\);

-- Location: FF_X43_Y6_N58
\bigclock|minute_s[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~35_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[19]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y6_N0
\bigclock|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~117_sumout\ = SUM(( \bigclock|minute_s[20]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~98\ ))
-- \bigclock|Add2~118\ = CARRY(( \bigclock|minute_s[20]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s[20]~DUPLICATE_q\,
	cin => \bigclock|Add2~98\,
	sumout => \bigclock|Add2~117_sumout\,
	cout => \bigclock|Add2~118\);

-- Location: LABCELL_X44_Y6_N0
\bigclock|Add4~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~117_sumout\ = SUM(( \bigclock|minute_s[20]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~98\ ))
-- \bigclock|Add4~118\ = CARRY(( \bigclock|minute_s[20]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[20]~DUPLICATE_q\,
	cin => \bigclock|Add4~98\,
	sumout => \bigclock|Add4~117_sumout\,
	cout => \bigclock|Add4~118\);

-- Location: MLABCELL_X42_Y6_N57
\bigclock|minute_s~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~40_combout\ = ( \bigclock|Add2~117_sumout\ & ( \bigclock|Add4~117_sumout\ ) ) # ( !\bigclock|Add2~117_sumout\ & ( \bigclock|Add4~117_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((\bigclock|minute_s[19]~5_combout\ & !\bigclock|Equal2~5_combout\)))) ) ) ) # ( \bigclock|Add2~117_sumout\ & ( !\bigclock|Add4~117_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100100111011110001101100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datad => \bigclock|ALT_INV_Equal2~5_combout\,
	datae => \bigclock|ALT_INV_Add2~117_sumout\,
	dataf => \bigclock|ALT_INV_Add4~117_sumout\,
	combout => \bigclock|minute_s~40_combout\);

-- Location: FF_X42_Y6_N58
\bigclock|minute_s[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~40_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[20]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y6_N3
\bigclock|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~113_sumout\ = SUM(( \bigclock|minute_s[21]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~118\ ))
-- \bigclock|Add2~114\ = CARRY(( \bigclock|minute_s[21]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[21]~DUPLICATE_q\,
	cin => \bigclock|Add2~118\,
	sumout => \bigclock|Add2~113_sumout\,
	cout => \bigclock|Add2~114\);

-- Location: FF_X42_Y6_N37
\bigclock|minute_s[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~39_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(21));

-- Location: LABCELL_X44_Y6_N3
\bigclock|Add4~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~113_sumout\ = SUM(( \bigclock|minute_s\(21) ) + ( VCC ) + ( \bigclock|Add4~118\ ))
-- \bigclock|Add4~114\ = CARRY(( \bigclock|minute_s\(21) ) + ( VCC ) + ( \bigclock|Add4~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s\(21),
	cin => \bigclock|Add4~118\,
	sumout => \bigclock|Add4~113_sumout\,
	cout => \bigclock|Add4~114\);

-- Location: MLABCELL_X42_Y6_N36
\bigclock|minute_s~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~39_combout\ = ( \bigclock|Add2~113_sumout\ & ( \bigclock|Add4~113_sumout\ ) ) # ( !\bigclock|Add2~113_sumout\ & ( \bigclock|Add4~113_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|Equal2~5_combout\ & \bigclock|minute_s[19]~5_combout\)))) ) ) ) # ( \bigclock|Add2~113_sumout\ & ( !\bigclock|Add4~113_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110010011110001000110110001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_Equal2~5_combout\,
	datad => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datae => \bigclock|ALT_INV_Add2~113_sumout\,
	dataf => \bigclock|ALT_INV_Add4~113_sumout\,
	combout => \bigclock|minute_s~39_combout\);

-- Location: FF_X42_Y6_N38
\bigclock|minute_s[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~39_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[21]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y6_N6
\bigclock|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~33_sumout\ = SUM(( \bigclock|minute_s\(22) ) + ( GND ) + ( \bigclock|Add2~114\ ))
-- \bigclock|Add2~34\ = CARRY(( \bigclock|minute_s\(22) ) + ( GND ) + ( \bigclock|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(22),
	cin => \bigclock|Add2~114\,
	sumout => \bigclock|Add2~33_sumout\,
	cout => \bigclock|Add2~34\);

-- Location: FF_X44_Y6_N56
\bigclock|minute_s[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~17_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[22]~DUPLICATE_q\);

-- Location: LABCELL_X44_Y6_N6
\bigclock|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~33_sumout\ = SUM(( \bigclock|minute_s[22]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~114\ ))
-- \bigclock|Add4~34\ = CARRY(( \bigclock|minute_s[22]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s[22]~DUPLICATE_q\,
	cin => \bigclock|Add4~114\,
	sumout => \bigclock|Add4~33_sumout\,
	cout => \bigclock|Add4~34\);

-- Location: LABCELL_X44_Y6_N54
\bigclock|minute_s~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~17_combout\ = ( \bigclock|minute_s[19]~5_combout\ & ( \bigclock|Add4~33_sumout\ & ( ((!\bigclock|clk_state_s.counting~q\ & (!\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~q\ & ((!\bigclock|Equal2~5_combout\)))) # 
-- (\bigclock|Add2~33_sumout\) ) ) ) # ( !\bigclock|minute_s[19]~5_combout\ & ( \bigclock|Add4~33_sumout\ & ( ((!\bigclock|clk_state_s.counting~q\ & !\bigclock|switch_s\(1))) # (\bigclock|Add2~33_sumout\) ) ) ) # ( \bigclock|minute_s[19]~5_combout\ & ( 
-- !\bigclock|Add4~33_sumout\ & ( (\bigclock|Add2~33_sumout\ & ((!\bigclock|clk_state_s.counting~q\ & (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~q\ & ((\bigclock|Equal2~5_combout\))))) ) ) ) # ( !\bigclock|minute_s[19]~5_combout\ & ( 
-- !\bigclock|Add4~33_sumout\ & ( (\bigclock|Add2~33_sumout\ & ((\bigclock|switch_s\(1)) # (\bigclock|clk_state_s.counting~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000010011110001000111111111101100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_Equal2~5_combout\,
	datad => \bigclock|ALT_INV_Add2~33_sumout\,
	datae => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	dataf => \bigclock|ALT_INV_Add4~33_sumout\,
	combout => \bigclock|minute_s~17_combout\);

-- Location: FF_X44_Y6_N55
\bigclock|minute_s[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~17_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(22));

-- Location: MLABCELL_X42_Y6_N9
\bigclock|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~37_sumout\ = SUM(( \bigclock|minute_s\(23) ) + ( GND ) + ( \bigclock|Add2~34\ ))
-- \bigclock|Add2~38\ = CARRY(( \bigclock|minute_s\(23) ) + ( GND ) + ( \bigclock|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s\(23),
	cin => \bigclock|Add2~34\,
	sumout => \bigclock|Add2~37_sumout\,
	cout => \bigclock|Add2~38\);

-- Location: LABCELL_X44_Y6_N9
\bigclock|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~37_sumout\ = SUM(( \bigclock|minute_s\(23) ) + ( VCC ) + ( \bigclock|Add4~34\ ))
-- \bigclock|Add4~38\ = CARRY(( \bigclock|minute_s\(23) ) + ( VCC ) + ( \bigclock|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s\(23),
	cin => \bigclock|Add4~34\,
	sumout => \bigclock|Add4~37_sumout\,
	cout => \bigclock|Add4~38\);

-- Location: LABCELL_X43_Y6_N48
\bigclock|minute_s~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~18_combout\ = ( \bigclock|Add2~37_sumout\ & ( \bigclock|Add4~37_sumout\ ) ) # ( !\bigclock|Add2~37_sumout\ & ( \bigclock|Add4~37_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|Equal2~5_combout\ & \bigclock|minute_s[19]~5_combout\)))) ) ) ) # ( \bigclock|Add2~37_sumout\ & ( !\bigclock|Add4~37_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110010011110001000110110001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_Equal2~5_combout\,
	datad => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datae => \bigclock|ALT_INV_Add2~37_sumout\,
	dataf => \bigclock|ALT_INV_Add4~37_sumout\,
	combout => \bigclock|minute_s~18_combout\);

-- Location: FF_X43_Y6_N49
\bigclock|minute_s[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~18_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(23));

-- Location: MLABCELL_X42_Y6_N12
\bigclock|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~29_sumout\ = SUM(( \bigclock|minute_s\(24) ) + ( GND ) + ( \bigclock|Add2~38\ ))
-- \bigclock|Add2~30\ = CARRY(( \bigclock|minute_s\(24) ) + ( GND ) + ( \bigclock|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s\(24),
	cin => \bigclock|Add2~38\,
	sumout => \bigclock|Add2~29_sumout\,
	cout => \bigclock|Add2~30\);

-- Location: FF_X44_Y6_N50
\bigclock|minute_s[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~16_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[24]~DUPLICATE_q\);

-- Location: LABCELL_X44_Y6_N12
\bigclock|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~29_sumout\ = SUM(( \bigclock|minute_s[24]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~38\ ))
-- \bigclock|Add4~30\ = CARRY(( \bigclock|minute_s[24]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s[24]~DUPLICATE_q\,
	cin => \bigclock|Add4~38\,
	sumout => \bigclock|Add4~29_sumout\,
	cout => \bigclock|Add4~30\);

-- Location: LABCELL_X44_Y6_N48
\bigclock|minute_s~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~16_combout\ = ( \bigclock|Add2~29_sumout\ & ( \bigclock|Add4~29_sumout\ ) ) # ( !\bigclock|Add2~29_sumout\ & ( \bigclock|Add4~29_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|switch_s\(1))))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|Equal2~5_combout\ & ((\bigclock|minute_s[19]~5_combout\)))) ) ) ) # ( \bigclock|Add2~29_sumout\ & ( !\bigclock|Add4~29_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (((\bigclock|switch_s\(1))))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\)) # (\bigclock|Equal2~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111111010111001100000010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_Equal2~5_combout\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datad => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datae => \bigclock|ALT_INV_Add2~29_sumout\,
	dataf => \bigclock|ALT_INV_Add4~29_sumout\,
	combout => \bigclock|minute_s~16_combout\);

-- Location: FF_X44_Y6_N49
\bigclock|minute_s[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~16_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(24));

-- Location: MLABCELL_X42_Y6_N15
\bigclock|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~25_sumout\ = SUM(( \bigclock|minute_s\(25) ) + ( GND ) + ( \bigclock|Add2~30\ ))
-- \bigclock|Add2~26\ = CARRY(( \bigclock|minute_s\(25) ) + ( GND ) + ( \bigclock|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s\(25),
	cin => \bigclock|Add2~30\,
	sumout => \bigclock|Add2~25_sumout\,
	cout => \bigclock|Add2~26\);

-- Location: FF_X43_Y6_N25
\bigclock|minute_s[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~15_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[25]~DUPLICATE_q\);

-- Location: LABCELL_X44_Y6_N15
\bigclock|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~25_sumout\ = SUM(( \bigclock|minute_s[25]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~30\ ))
-- \bigclock|Add4~26\ = CARRY(( \bigclock|minute_s[25]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s[25]~DUPLICATE_q\,
	cin => \bigclock|Add4~30\,
	sumout => \bigclock|Add4~25_sumout\,
	cout => \bigclock|Add4~26\);

-- Location: LABCELL_X43_Y6_N24
\bigclock|minute_s~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~15_combout\ = ( \bigclock|Add2~25_sumout\ & ( \bigclock|Add4~25_sumout\ ) ) # ( !\bigclock|Add2~25_sumout\ & ( \bigclock|Add4~25_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|Equal2~5_combout\ & \bigclock|minute_s[19]~5_combout\)))) ) ) ) # ( \bigclock|Add2~25_sumout\ & ( !\bigclock|Add4~25_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110010011110001000110110001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_Equal2~5_combout\,
	datad => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datae => \bigclock|ALT_INV_Add2~25_sumout\,
	dataf => \bigclock|ALT_INV_Add4~25_sumout\,
	combout => \bigclock|minute_s~15_combout\);

-- Location: FF_X43_Y6_N26
\bigclock|minute_s[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~15_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(25));

-- Location: MLABCELL_X42_Y6_N18
\bigclock|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~21_sumout\ = SUM(( \bigclock|minute_s\(26) ) + ( GND ) + ( \bigclock|Add2~26\ ))
-- \bigclock|Add2~22\ = CARRY(( \bigclock|minute_s\(26) ) + ( GND ) + ( \bigclock|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s\(26),
	cin => \bigclock|Add2~26\,
	sumout => \bigclock|Add2~21_sumout\,
	cout => \bigclock|Add2~22\);

-- Location: FF_X43_Y6_N4
\bigclock|minute_s[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~14_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[26]~DUPLICATE_q\);

-- Location: LABCELL_X44_Y6_N18
\bigclock|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~21_sumout\ = SUM(( \bigclock|minute_s[26]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~26\ ))
-- \bigclock|Add4~22\ = CARRY(( \bigclock|minute_s[26]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_minute_s[26]~DUPLICATE_q\,
	cin => \bigclock|Add4~26\,
	sumout => \bigclock|Add4~21_sumout\,
	cout => \bigclock|Add4~22\);

-- Location: LABCELL_X43_Y6_N3
\bigclock|minute_s~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~14_combout\ = ( \bigclock|Add2~21_sumout\ & ( \bigclock|Add4~21_sumout\ ) ) # ( !\bigclock|Add2~21_sumout\ & ( \bigclock|Add4~21_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((\bigclock|minute_s[19]~5_combout\ & !\bigclock|Equal2~5_combout\)))) ) ) ) # ( \bigclock|Add2~21_sumout\ & ( !\bigclock|Add4~21_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100100111011110001101100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datad => \bigclock|ALT_INV_Equal2~5_combout\,
	datae => \bigclock|ALT_INV_Add2~21_sumout\,
	dataf => \bigclock|ALT_INV_Add4~21_sumout\,
	combout => \bigclock|minute_s~14_combout\);

-- Location: FF_X43_Y6_N5
\bigclock|minute_s[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~14_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(26));

-- Location: MLABCELL_X42_Y6_N21
\bigclock|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~61_sumout\ = SUM(( \bigclock|minute_s[27]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~22\ ))
-- \bigclock|Add2~62\ = CARRY(( \bigclock|minute_s[27]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s[27]~DUPLICATE_q\,
	cin => \bigclock|Add2~22\,
	sumout => \bigclock|Add2~61_sumout\,
	cout => \bigclock|Add2~62\);

-- Location: LABCELL_X44_Y6_N21
\bigclock|Add4~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~61_sumout\ = SUM(( \bigclock|minute_s[27]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~22\ ))
-- \bigclock|Add4~62\ = CARRY(( \bigclock|minute_s[27]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[27]~DUPLICATE_q\,
	cin => \bigclock|Add4~22\,
	sumout => \bigclock|Add4~61_sumout\,
	cout => \bigclock|Add4~62\);

-- Location: LABCELL_X43_Y7_N48
\bigclock|minute_s~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~24_combout\ = ( \bigclock|Add2~61_sumout\ & ( \bigclock|Add4~61_sumout\ ) ) # ( !\bigclock|Add2~61_sumout\ & ( \bigclock|Add4~61_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|switch_s\(1))))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (\bigclock|minute_s[19]~5_combout\ & ((!\bigclock|Equal2~5_combout\)))) ) ) ) # ( \bigclock|Add2~61_sumout\ & ( !\bigclock|Add4~61_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (((\bigclock|switch_s\(1))))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((!\bigclock|minute_s[19]~5_combout\) # ((\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111010111111001100010100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_Equal2~5_combout\,
	datad => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datae => \bigclock|ALT_INV_Add2~61_sumout\,
	dataf => \bigclock|ALT_INV_Add4~61_sumout\,
	combout => \bigclock|minute_s~24_combout\);

-- Location: FF_X43_Y7_N49
\bigclock|minute_s[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~24_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[27]~DUPLICATE_q\);

-- Location: MLABCELL_X42_Y6_N24
\bigclock|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~41_sumout\ = SUM(( \bigclock|minute_s\(28) ) + ( GND ) + ( \bigclock|Add2~62\ ))
-- \bigclock|Add2~42\ = CARRY(( \bigclock|minute_s\(28) ) + ( GND ) + ( \bigclock|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s\(28),
	cin => \bigclock|Add2~62\,
	sumout => \bigclock|Add2~41_sumout\,
	cout => \bigclock|Add2~42\);

-- Location: LABCELL_X44_Y6_N24
\bigclock|Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~41_sumout\ = SUM(( \bigclock|minute_s\(28) ) + ( VCC ) + ( \bigclock|Add4~62\ ))
-- \bigclock|Add4~42\ = CARRY(( \bigclock|minute_s\(28) ) + ( VCC ) + ( \bigclock|Add4~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_minute_s\(28),
	cin => \bigclock|Add4~62\,
	sumout => \bigclock|Add4~41_sumout\,
	cout => \bigclock|Add4~42\);

-- Location: LABCELL_X43_Y6_N21
\bigclock|minute_s~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~19_combout\ = ( \bigclock|Add2~41_sumout\ & ( \bigclock|Add4~41_sumout\ ) ) # ( !\bigclock|Add2~41_sumout\ & ( \bigclock|Add4~41_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|switch_s\(1))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((\bigclock|minute_s[19]~5_combout\ & !\bigclock|Equal2~5_combout\)))) ) ) ) # ( \bigclock|Add2~41_sumout\ & ( !\bigclock|Add4~41_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (\bigclock|switch_s\(1))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\) # (\bigclock|Equal2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100100111011110001101100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datad => \bigclock|ALT_INV_Equal2~5_combout\,
	datae => \bigclock|ALT_INV_Add2~41_sumout\,
	dataf => \bigclock|ALT_INV_Add4~41_sumout\,
	combout => \bigclock|minute_s~19_combout\);

-- Location: FF_X43_Y6_N23
\bigclock|minute_s[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~19_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(28));

-- Location: MLABCELL_X42_Y6_N27
\bigclock|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~17_sumout\ = SUM(( \bigclock|minute_s[29]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~42\ ))
-- \bigclock|Add2~18\ = CARRY(( \bigclock|minute_s[29]~DUPLICATE_q\ ) + ( GND ) + ( \bigclock|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|ALT_INV_minute_s[29]~DUPLICATE_q\,
	cin => \bigclock|Add2~42\,
	sumout => \bigclock|Add2~17_sumout\,
	cout => \bigclock|Add2~18\);

-- Location: FF_X44_Y6_N53
\bigclock|minute_s[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~13_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(29));

-- Location: LABCELL_X44_Y6_N27
\bigclock|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~17_sumout\ = SUM(( \bigclock|minute_s\(29) ) + ( VCC ) + ( \bigclock|Add4~42\ ))
-- \bigclock|Add4~18\ = CARRY(( \bigclock|minute_s\(29) ) + ( VCC ) + ( \bigclock|Add4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s\(29),
	cin => \bigclock|Add4~42\,
	sumout => \bigclock|Add4~17_sumout\,
	cout => \bigclock|Add4~18\);

-- Location: LABCELL_X44_Y6_N51
\bigclock|minute_s~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s~13_combout\ = ( \bigclock|Add2~17_sumout\ & ( \bigclock|Add4~17_sumout\ ) ) # ( !\bigclock|Add2~17_sumout\ & ( \bigclock|Add4~17_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|switch_s\(1))))) # 
-- (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (!\bigclock|Equal2~5_combout\ & ((\bigclock|minute_s[19]~5_combout\)))) ) ) ) # ( \bigclock|Add2~17_sumout\ & ( !\bigclock|Add4~17_sumout\ & ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- (((\bigclock|switch_s\(1))))) # (\bigclock|clk_state_s.counting~DUPLICATE_q\ & (((!\bigclock|minute_s[19]~5_combout\)) # (\bigclock|Equal2~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110011010111000000110010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_Equal2~5_combout\,
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datad => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datae => \bigclock|ALT_INV_Add2~17_sumout\,
	dataf => \bigclock|ALT_INV_Add4~17_sumout\,
	combout => \bigclock|minute_s~13_combout\);

-- Location: FF_X44_Y6_N52
\bigclock|minute_s[29]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~13_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s[29]~DUPLICATE_q\);

-- Location: FF_X43_Y7_N50
\bigclock|minute_s[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~24_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(27));

-- Location: LABCELL_X43_Y7_N54
\bigclock|minute_s[19]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s[19]~1_combout\ = ( !\bigclock|minute_s[8]~DUPLICATE_q\ & ( \bigclock|minute_s\(1) & ( (!\bigclock|minute_s\(9) & (!\bigclock|minute_s\(11) & (!\bigclock|minute_s\(27) & !\bigclock|minute_s[7]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s\(9),
	datab => \bigclock|ALT_INV_minute_s\(11),
	datac => \bigclock|ALT_INV_minute_s\(27),
	datad => \bigclock|ALT_INV_minute_s[7]~DUPLICATE_q\,
	datae => \bigclock|ALT_INV_minute_s[8]~DUPLICATE_q\,
	dataf => \bigclock|ALT_INV_minute_s\(1),
	combout => \bigclock|minute_s[19]~1_combout\);

-- Location: FF_X43_Y6_N53
\bigclock|minute_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~11_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(2));

-- Location: FF_X43_Y6_N59
\bigclock|minute_s[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~35_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(19));

-- Location: LABCELL_X44_Y6_N30
\bigclock|Add4~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add4~93_sumout\ = SUM(( \bigclock|minute_s\(30) ) + ( VCC ) + ( \bigclock|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s\(30),
	cin => \bigclock|Add4~18\,
	sumout => \bigclock|Add4~93_sumout\);

-- Location: MLABCELL_X45_Y6_N0
\bigclock|minute_s[30]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s[30]~34_combout\ = ( !\bigclock|switch_s\(1) & ( !\bigclock|clk_state_s.counting~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datae => \bigclock|ALT_INV_switch_s\(1),
	combout => \bigclock|minute_s[30]~34_combout\);

-- Location: LABCELL_X43_Y5_N18
\bigclock|minute_s[30]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s[30]~32_combout\ = ( \bigclock|q1\(2) & ( (!\bigclock|switch_s\(1) & (\bigclock|clk_state_s.paused~q\ & !\bigclock|clk_state_s.counting~DUPLICATE_q\)) ) ) # ( !\bigclock|q1\(2) & ( (\bigclock|clk_state_s.paused~q\ & 
-- (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((!\bigclock|key_n2_s\(1)) # (!\bigclock|switch_s\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000000000000011000000000000001110000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_key_n2_s\(1),
	datab => \bigclock|ALT_INV_switch_s\(1),
	datac => \bigclock|ALT_INV_clk_state_s.paused~q\,
	datad => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datae => \bigclock|ALT_INV_q1\(2),
	combout => \bigclock|minute_s[30]~32_combout\);

-- Location: FF_X43_Y5_N31
\bigclock|q1[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|q1[1]~0_combout\,
	clrn => \bigclock|rst_n_s\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|q1[1]~DUPLICATE_q\);

-- Location: FF_X41_Y4_N19
\bigclock|Sec_Clock|slow_clk~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Sec_Clock|slow_clk~feeder_combout\,
	clrn => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|Sec_Clock|slow_clk~DUPLICATE_q\);

-- Location: LABCELL_X43_Y5_N3
\bigclock|minute_s[30]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s[30]~33_combout\ = ( \bigclock|Equal2~5_combout\ & ( \bigclock|key_n1_s\(1) & ( \bigclock|minute_s[30]~32_combout\ ) ) ) # ( !\bigclock|Equal2~5_combout\ & ( \bigclock|key_n1_s\(1) & ( ((\bigclock|clk_state_s.counting~DUPLICATE_q\ & 
-- \bigclock|Sec_Clock|slow_clk~DUPLICATE_q\)) # (\bigclock|minute_s[30]~32_combout\) ) ) ) # ( \bigclock|Equal2~5_combout\ & ( !\bigclock|key_n1_s\(1) & ( (\bigclock|minute_s[30]~32_combout\ & \bigclock|q1[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\bigclock|Equal2~5_combout\ & ( !\bigclock|key_n1_s\(1) & ( (!\bigclock|minute_s[30]~32_combout\ & (\bigclock|clk_state_s.counting~DUPLICATE_q\ & ((\bigclock|Sec_Clock|slow_clk~DUPLICATE_q\)))) # (\bigclock|minute_s[30]~32_combout\ & 
-- (((\bigclock|clk_state_s.counting~DUPLICATE_q\ & \bigclock|Sec_Clock|slow_clk~DUPLICATE_q\)) # (\bigclock|q1[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010000010101010101011101110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s[30]~32_combout\,
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_q1[1]~DUPLICATE_q\,
	datad => \bigclock|Sec_Clock|ALT_INV_slow_clk~DUPLICATE_q\,
	datae => \bigclock|ALT_INV_Equal2~5_combout\,
	dataf => \bigclock|ALT_INV_key_n1_s\(1),
	combout => \bigclock|minute_s[30]~33_combout\);

-- Location: MLABCELL_X42_Y6_N30
\bigclock|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add2~93_sumout\ = SUM(( \bigclock|minute_s\(30) ) + ( GND ) + ( \bigclock|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s\(30),
	cin => \bigclock|Add2~18\,
	sumout => \bigclock|Add2~93_sumout\);

-- Location: LABCELL_X44_Y6_N36
\bigclock|minute_s[30]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s[30]~42_combout\ = ( !\bigclock|minute_s[30]~34_combout\ & ( (((!\bigclock|minute_s[30]~33_combout\ & (\bigclock|minute_s\(30))) # (\bigclock|minute_s[30]~33_combout\ & ((\bigclock|Add2~93_sumout\))))) ) ) # ( 
-- \bigclock|minute_s[30]~34_combout\ & ( (!\bigclock|key_n2_s\(1) & (\bigclock|minute_s\(30))) # (\bigclock|key_n2_s\(1) & ((!\bigclock|q1\(2) & ((!\bigclock|minute_s[30]~33_combout\ & (\bigclock|minute_s\(30))) # (\bigclock|minute_s[30]~33_combout\ & 
-- ((\bigclock|Add4~93_sumout\))))) # (\bigclock|q1\(2) & (\bigclock|minute_s\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100001111000011110100011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s\(30),
	datab => \bigclock|ALT_INV_key_n2_s\(1),
	datac => \bigclock|ALT_INV_Add4~93_sumout\,
	datad => \bigclock|ALT_INV_q1\(2),
	datae => \bigclock|ALT_INV_minute_s[30]~34_combout\,
	dataf => \bigclock|ALT_INV_minute_s[30]~33_combout\,
	datag => \bigclock|ALT_INV_Add2~93_sumout\,
	combout => \bigclock|minute_s[30]~42_combout\);

-- Location: FF_X44_Y6_N37
\bigclock|minute_s[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s[30]~42_combout\,
	clrn => \bigclock|rst_n_s\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(30));

-- Location: LABCELL_X43_Y4_N42
\bigclock|minute_s[19]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s[19]~3_combout\ = ( !\bigclock|minute_s\(30) & ( \bigclock|minute_s[0]~DUPLICATE_q\ & ( (!\bigclock|minute_s\(2) & (\bigclock|minute_s[3]~DUPLICATE_q\ & (!\bigclock|minute_s\(19) & !\bigclock|minute_s[6]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s\(2),
	datab => \bigclock|ALT_INV_minute_s[3]~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_minute_s\(19),
	datad => \bigclock|ALT_INV_minute_s[6]~DUPLICATE_q\,
	datae => \bigclock|ALT_INV_minute_s\(30),
	dataf => \bigclock|ALT_INV_minute_s[0]~DUPLICATE_q\,
	combout => \bigclock|minute_s[19]~3_combout\);

-- Location: FF_X42_Y6_N59
\bigclock|minute_s[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~40_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(20));

-- Location: MLABCELL_X42_Y6_N42
\bigclock|minute_s[19]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s[19]~4_combout\ = ( !\bigclock|minute_s\(18) & ( \bigclock|minute_s[4]~DUPLICATE_q\ & ( (!\bigclock|minute_s[21]~DUPLICATE_q\ & (!\bigclock|minute_s\(10) & (\bigclock|minute_s[5]~DUPLICATE_q\ & !\bigclock|minute_s\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s[21]~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_minute_s\(10),
	datac => \bigclock|ALT_INV_minute_s[5]~DUPLICATE_q\,
	datad => \bigclock|ALT_INV_minute_s\(20),
	datae => \bigclock|ALT_INV_minute_s\(18),
	dataf => \bigclock|ALT_INV_minute_s[4]~DUPLICATE_q\,
	combout => \bigclock|minute_s[19]~4_combout\);

-- Location: LABCELL_X44_Y6_N42
\bigclock|minute_s[19]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s[19]~0_combout\ = ( !\bigclock|minute_s\(23) & ( !\bigclock|minute_s\(28) & ( (!\bigclock|minute_s[24]~DUPLICATE_q\ & (!\bigclock|minute_s[25]~DUPLICATE_q\ & (!\bigclock|minute_s[22]~DUPLICATE_q\ & !\bigclock|minute_s[26]~DUPLICATE_q\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s[24]~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_minute_s[25]~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_minute_s[22]~DUPLICATE_q\,
	datad => \bigclock|ALT_INV_minute_s[26]~DUPLICATE_q\,
	datae => \bigclock|ALT_INV_minute_s\(23),
	dataf => \bigclock|ALT_INV_minute_s\(28),
	combout => \bigclock|minute_s[19]~0_combout\);

-- Location: FF_X42_Y6_N49
\bigclock|minute_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~30_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(12));

-- Location: FF_X43_Y6_N32
\bigclock|minute_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~29_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(13));

-- Location: LABCELL_X43_Y6_N36
\bigclock|minute_s[19]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s[19]~2_combout\ = ( !\bigclock|minute_s\(17) & ( !\bigclock|minute_s\(14) & ( (!\bigclock|minute_s\(16) & (!\bigclock|minute_s\(15) & (!\bigclock|minute_s\(12) & !\bigclock|minute_s\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s\(16),
	datab => \bigclock|ALT_INV_minute_s\(15),
	datac => \bigclock|ALT_INV_minute_s\(12),
	datad => \bigclock|ALT_INV_minute_s\(13),
	datae => \bigclock|ALT_INV_minute_s\(17),
	dataf => \bigclock|ALT_INV_minute_s\(14),
	combout => \bigclock|minute_s[19]~2_combout\);

-- Location: LABCELL_X43_Y4_N15
\bigclock|minute_s[19]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|minute_s[19]~5_combout\ = ( \bigclock|minute_s[19]~0_combout\ & ( \bigclock|minute_s[19]~2_combout\ & ( (!\bigclock|minute_s[29]~DUPLICATE_q\ & (\bigclock|minute_s[19]~1_combout\ & (\bigclock|minute_s[19]~3_combout\ & 
-- \bigclock|minute_s[19]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s[29]~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_minute_s[19]~1_combout\,
	datac => \bigclock|ALT_INV_minute_s[19]~3_combout\,
	datad => \bigclock|ALT_INV_minute_s[19]~4_combout\,
	datae => \bigclock|ALT_INV_minute_s[19]~0_combout\,
	dataf => \bigclock|ALT_INV_minute_s[19]~2_combout\,
	combout => \bigclock|minute_s[19]~5_combout\);

-- Location: LABCELL_X43_Y4_N54
\bigclock|hour_s[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|hour_s[4]~1_combout\ = ( !\bigclock|clk_state_s.counting~q\ & ( ((!\bigclock|clk_state_s.paused~q\) # (((\bigclock|key_n1_s\(1))) # (\bigclock|q1[1]~DUPLICATE_q\))) ) ) # ( \bigclock|clk_state_s.counting~q\ & ( 
-- (((!\bigclock|Sec_Clock|slow_clk~q\) # ((!\bigclock|minute_s[19]~5_combout\)))) # (\bigclock|Equal2~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100111111111111111111111111111111001111111111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_Equal2~5_combout\,
	datab => \bigclock|ALT_INV_clk_state_s.paused~q\,
	datac => \bigclock|Sec_Clock|ALT_INV_slow_clk~q\,
	datad => \bigclock|ALT_INV_key_n1_s\(1),
	datae => \bigclock|ALT_INV_clk_state_s.counting~q\,
	dataf => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	datag => \bigclock|ALT_INV_q1[1]~DUPLICATE_q\,
	combout => \bigclock|hour_s[4]~1_combout\);

-- Location: FF_X43_Y5_N7
\bigclock|hour_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \bigclock|Add1~1_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	sload => VCC,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(0));

-- Location: LABCELL_X44_Y5_N3
\bigclock|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~5_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(1) ) + ( \bigclock|Add1~2\ ))
-- \bigclock|Add1~6\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(1) ) + ( \bigclock|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s\(1),
	datac => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~2\,
	sumout => \bigclock|Add1~5_sumout\,
	cout => \bigclock|Add1~6\);

-- Location: FF_X44_Y5_N5
\bigclock|hour_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~5_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(1));

-- Location: LABCELL_X44_Y5_N6
\bigclock|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~9_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(2) ) + ( \bigclock|Add1~6\ ))
-- \bigclock|Add1~10\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(2) ) + ( \bigclock|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s\(2),
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~6\,
	sumout => \bigclock|Add1~9_sumout\,
	cout => \bigclock|Add1~10\);

-- Location: FF_X44_Y5_N7
\bigclock|hour_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~9_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(2));

-- Location: LABCELL_X44_Y5_N9
\bigclock|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~13_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(3) ) + ( \bigclock|Add1~10\ ))
-- \bigclock|Add1~14\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(3) ) + ( \bigclock|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s\(3),
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~10\,
	sumout => \bigclock|Add1~13_sumout\,
	cout => \bigclock|Add1~14\);

-- Location: FF_X44_Y5_N11
\bigclock|hour_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~13_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(3));

-- Location: LABCELL_X44_Y5_N12
\bigclock|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~93_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(4) ) + ( \bigclock|Add1~14\ ))
-- \bigclock|Add1~94\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(4) ) + ( \bigclock|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datad => \bigclock|ALT_INV_switch_s\(1),
	dataf => \bigclock|ALT_INV_hour_s\(4),
	cin => \bigclock|Add1~14\,
	sumout => \bigclock|Add1~93_sumout\,
	cout => \bigclock|Add1~94\);

-- Location: FF_X44_Y5_N14
\bigclock|hour_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~93_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(4));

-- Location: LABCELL_X44_Y5_N15
\bigclock|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~17_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(5) ) + ( \bigclock|Add1~94\ ))
-- \bigclock|Add1~18\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(5) ) + ( \bigclock|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s\(5),
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~94\,
	sumout => \bigclock|Add1~17_sumout\,
	cout => \bigclock|Add1~18\);

-- Location: FF_X44_Y5_N17
\bigclock|hour_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~17_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(5));

-- Location: LABCELL_X44_Y5_N18
\bigclock|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~21_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(6) ) + ( \bigclock|Add1~18\ ))
-- \bigclock|Add1~22\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(6) ) + ( \bigclock|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s\(6),
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~18\,
	sumout => \bigclock|Add1~21_sumout\,
	cout => \bigclock|Add1~22\);

-- Location: LABCELL_X44_Y5_N21
\bigclock|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~97_sumout\ = SUM(( \bigclock|hour_s\(7) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~22\ ))
-- \bigclock|Add1~98\ = CARRY(( \bigclock|hour_s\(7) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_switch_s\(1),
	datad => \bigclock|ALT_INV_hour_s\(7),
	cin => \bigclock|Add1~22\,
	sumout => \bigclock|Add1~97_sumout\,
	cout => \bigclock|Add1~98\);

-- Location: FF_X44_Y5_N23
\bigclock|hour_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~97_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(7));

-- Location: LABCELL_X44_Y5_N24
\bigclock|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~101_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(8) ) + ( \bigclock|Add1~98\ ))
-- \bigclock|Add1~102\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(8) ) + ( \bigclock|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s\(8),
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~98\,
	sumout => \bigclock|Add1~101_sumout\,
	cout => \bigclock|Add1~102\);

-- Location: FF_X44_Y5_N26
\bigclock|hour_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~101_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(8));

-- Location: LABCELL_X44_Y5_N27
\bigclock|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~105_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(9) ) + ( \bigclock|Add1~102\ ))
-- \bigclock|Add1~106\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(9) ) + ( \bigclock|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s\(9),
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~102\,
	sumout => \bigclock|Add1~105_sumout\,
	cout => \bigclock|Add1~106\);

-- Location: FF_X44_Y5_N28
\bigclock|hour_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~105_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(9));

-- Location: LABCELL_X44_Y5_N30
\bigclock|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~109_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(10) ) + ( \bigclock|Add1~106\ ))
-- \bigclock|Add1~110\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(10) ) + ( \bigclock|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s\(10),
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~106\,
	sumout => \bigclock|Add1~109_sumout\,
	cout => \bigclock|Add1~110\);

-- Location: FF_X44_Y5_N31
\bigclock|hour_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~109_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(10));

-- Location: LABCELL_X44_Y5_N33
\bigclock|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~113_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(11) ) + ( \bigclock|Add1~110\ ))
-- \bigclock|Add1~114\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(11) ) + ( \bigclock|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s\(11),
	datac => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~110\,
	sumout => \bigclock|Add1~113_sumout\,
	cout => \bigclock|Add1~114\);

-- Location: FF_X44_Y5_N35
\bigclock|hour_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~113_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(11));

-- Location: LABCELL_X44_Y5_N36
\bigclock|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~117_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s[12]~DUPLICATE_q\ ) + ( \bigclock|Add1~114\ ))
-- \bigclock|Add1~118\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s[12]~DUPLICATE_q\ ) + ( \bigclock|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s[12]~DUPLICATE_q\,
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~114\,
	sumout => \bigclock|Add1~117_sumout\,
	cout => \bigclock|Add1~118\);

-- Location: FF_X44_Y5_N38
\bigclock|hour_s[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~117_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s[12]~DUPLICATE_q\);

-- Location: LABCELL_X44_Y5_N39
\bigclock|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~121_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(13) ) + ( \bigclock|Add1~118\ ))
-- \bigclock|Add1~122\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(13) ) + ( \bigclock|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s\(13),
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~118\,
	sumout => \bigclock|Add1~121_sumout\,
	cout => \bigclock|Add1~122\);

-- Location: FF_X44_Y5_N41
\bigclock|hour_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~121_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(13));

-- Location: LABCELL_X44_Y5_N42
\bigclock|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~69_sumout\ = SUM(( \bigclock|hour_s\(14) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~122\ ))
-- \bigclock|Add1~70\ = CARRY(( \bigclock|hour_s\(14) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_switch_s\(1),
	datad => \bigclock|ALT_INV_hour_s\(14),
	cin => \bigclock|Add1~122\,
	sumout => \bigclock|Add1~69_sumout\,
	cout => \bigclock|Add1~70\);

-- Location: FF_X44_Y5_N43
\bigclock|hour_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~69_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(14));

-- Location: LABCELL_X44_Y5_N45
\bigclock|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~73_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(15) ) + ( \bigclock|Add1~70\ ))
-- \bigclock|Add1~74\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(15) ) + ( \bigclock|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s\(15),
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~70\,
	sumout => \bigclock|Add1~73_sumout\,
	cout => \bigclock|Add1~74\);

-- Location: FF_X44_Y5_N47
\bigclock|hour_s[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~73_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(15));

-- Location: LABCELL_X44_Y5_N48
\bigclock|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~77_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(16) ) + ( \bigclock|Add1~74\ ))
-- \bigclock|Add1~78\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(16) ) + ( \bigclock|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s\(16),
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~74\,
	sumout => \bigclock|Add1~77_sumout\,
	cout => \bigclock|Add1~78\);

-- Location: FF_X44_Y5_N50
\bigclock|hour_s[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~77_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(16));

-- Location: LABCELL_X44_Y5_N51
\bigclock|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~81_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(17) ) + ( \bigclock|Add1~78\ ))
-- \bigclock|Add1~82\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(17) ) + ( \bigclock|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_switch_s\(1),
	dataf => \bigclock|ALT_INV_hour_s\(17),
	cin => \bigclock|Add1~78\,
	sumout => \bigclock|Add1~81_sumout\,
	cout => \bigclock|Add1~82\);

-- Location: FF_X44_Y5_N53
\bigclock|hour_s[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~81_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(17));

-- Location: LABCELL_X44_Y5_N54
\bigclock|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~85_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(18) ) + ( \bigclock|Add1~82\ ))
-- \bigclock|Add1~86\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(18) ) + ( \bigclock|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s\(18),
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~82\,
	sumout => \bigclock|Add1~85_sumout\,
	cout => \bigclock|Add1~86\);

-- Location: FF_X44_Y5_N56
\bigclock|hour_s[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~85_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(18));

-- Location: LABCELL_X44_Y5_N57
\bigclock|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~89_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(19) ) + ( \bigclock|Add1~86\ ))
-- \bigclock|Add1~90\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(19) ) + ( \bigclock|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s\(19),
	datad => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~86\,
	sumout => \bigclock|Add1~89_sumout\,
	cout => \bigclock|Add1~90\);

-- Location: FF_X44_Y5_N59
\bigclock|hour_s[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~89_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(19));

-- Location: LABCELL_X43_Y5_N9
\bigclock|counter24h~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|counter24h~2_combout\ = ( !\bigclock|hour_s\(18) & ( !\bigclock|hour_s\(14) & ( (!\bigclock|hour_s\(15) & (!\bigclock|hour_s\(19) & (!\bigclock|hour_s\(16) & !\bigclock|hour_s\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s\(15),
	datab => \bigclock|ALT_INV_hour_s\(19),
	datac => \bigclock|ALT_INV_hour_s\(16),
	datad => \bigclock|ALT_INV_hour_s\(17),
	datae => \bigclock|ALT_INV_hour_s\(18),
	dataf => \bigclock|ALT_INV_hour_s\(14),
	combout => \bigclock|counter24h~2_combout\);

-- Location: LABCELL_X43_Y5_N54
\bigclock|counter24h~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|counter24h~3_combout\ = ( \bigclock|hour_s\(1) & ( \bigclock|hour_s\(2) & ( (!\bigclock|hour_s\(7) & (\bigclock|hour_s\(0) & (!\bigclock|hour_s\(3) & \bigclock|hour_s\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s\(7),
	datab => \bigclock|ALT_INV_hour_s\(0),
	datac => \bigclock|ALT_INV_hour_s\(3),
	datad => \bigclock|ALT_INV_hour_s\(4),
	datae => \bigclock|ALT_INV_hour_s\(1),
	dataf => \bigclock|ALT_INV_hour_s\(2),
	combout => \bigclock|counter24h~3_combout\);

-- Location: LABCELL_X44_Y4_N0
\bigclock|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~45_sumout\ = SUM(( \bigclock|hour_s\(20) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~90\ ))
-- \bigclock|Add1~46\ = CARRY(( \bigclock|hour_s\(20) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_switch_s\(1),
	datad => \bigclock|ALT_INV_hour_s\(20),
	cin => \bigclock|Add1~90\,
	sumout => \bigclock|Add1~45_sumout\,
	cout => \bigclock|Add1~46\);

-- Location: FF_X44_Y4_N2
\bigclock|hour_s[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~45_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(20));

-- Location: LABCELL_X44_Y4_N3
\bigclock|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~49_sumout\ = SUM(( \bigclock|hour_s\(21) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~46\ ))
-- \bigclock|Add1~50\ = CARRY(( \bigclock|hour_s\(21) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datad => \bigclock|ALT_INV_hour_s\(21),
	dataf => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~46\,
	sumout => \bigclock|Add1~49_sumout\,
	cout => \bigclock|Add1~50\);

-- Location: FF_X44_Y4_N5
\bigclock|hour_s[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~49_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(21));

-- Location: LABCELL_X44_Y4_N6
\bigclock|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~53_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s[22]~DUPLICATE_q\ ) + ( \bigclock|Add1~50\ ))
-- \bigclock|Add1~54\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s[22]~DUPLICATE_q\ ) + ( \bigclock|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_switch_s\(1),
	dataf => \bigclock|ALT_INV_hour_s[22]~DUPLICATE_q\,
	cin => \bigclock|Add1~50\,
	sumout => \bigclock|Add1~53_sumout\,
	cout => \bigclock|Add1~54\);

-- Location: FF_X44_Y4_N8
\bigclock|hour_s[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~53_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s[22]~DUPLICATE_q\);

-- Location: LABCELL_X44_Y4_N9
\bigclock|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~57_sumout\ = SUM(( \bigclock|hour_s\(23) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~54\ ))
-- \bigclock|Add1~58\ = CARRY(( \bigclock|hour_s\(23) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s\(23),
	dataf => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~54\,
	sumout => \bigclock|Add1~57_sumout\,
	cout => \bigclock|Add1~58\);

-- Location: FF_X44_Y4_N11
\bigclock|hour_s[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~57_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(23));

-- Location: LABCELL_X44_Y4_N12
\bigclock|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~61_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(24) ) + ( \bigclock|Add1~58\ ))
-- \bigclock|Add1~62\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(24) ) + ( \bigclock|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_switch_s\(1),
	dataf => \bigclock|ALT_INV_hour_s\(24),
	cin => \bigclock|Add1~58\,
	sumout => \bigclock|Add1~61_sumout\,
	cout => \bigclock|Add1~62\);

-- Location: FF_X44_Y4_N14
\bigclock|hour_s[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~61_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(24));

-- Location: LABCELL_X44_Y4_N15
\bigclock|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~65_sumout\ = SUM(( \bigclock|hour_s\(25) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~62\ ))
-- \bigclock|Add1~66\ = CARRY(( \bigclock|hour_s\(25) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_hour_s\(25),
	dataf => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~62\,
	sumout => \bigclock|Add1~65_sumout\,
	cout => \bigclock|Add1~66\);

-- Location: FF_X44_Y4_N17
\bigclock|hour_s[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~65_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(25));

-- Location: LABCELL_X44_Y4_N18
\bigclock|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~25_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(26) ) + ( \bigclock|Add1~66\ ))
-- \bigclock|Add1~26\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(26) ) + ( \bigclock|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_switch_s\(1),
	dataf => \bigclock|ALT_INV_hour_s\(26),
	cin => \bigclock|Add1~66\,
	sumout => \bigclock|Add1~25_sumout\,
	cout => \bigclock|Add1~26\);

-- Location: FF_X44_Y4_N20
\bigclock|hour_s[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~25_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(26));

-- Location: LABCELL_X44_Y4_N21
\bigclock|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~29_sumout\ = SUM(( \bigclock|hour_s\(27) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~26\ ))
-- \bigclock|Add1~30\ = CARRY(( \bigclock|hour_s\(27) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datad => \bigclock|ALT_INV_hour_s\(27),
	dataf => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~26\,
	sumout => \bigclock|Add1~29_sumout\,
	cout => \bigclock|Add1~30\);

-- Location: FF_X44_Y4_N23
\bigclock|hour_s[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~29_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(27));

-- Location: LABCELL_X44_Y4_N24
\bigclock|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~33_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s[28]~DUPLICATE_q\ ) + ( \bigclock|Add1~30\ ))
-- \bigclock|Add1~34\ = CARRY(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s[28]~DUPLICATE_q\ ) + ( \bigclock|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_switch_s\(1),
	dataf => \bigclock|ALT_INV_hour_s[28]~DUPLICATE_q\,
	cin => \bigclock|Add1~30\,
	sumout => \bigclock|Add1~33_sumout\,
	cout => \bigclock|Add1~34\);

-- Location: FF_X44_Y4_N26
\bigclock|hour_s[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~33_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s[28]~DUPLICATE_q\);

-- Location: LABCELL_X44_Y4_N27
\bigclock|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~37_sumout\ = SUM(( \bigclock|hour_s\(29) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~34\ ))
-- \bigclock|Add1~38\ = CARRY(( \bigclock|hour_s\(29) ) + ( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datad => \bigclock|ALT_INV_hour_s\(29),
	dataf => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~34\,
	sumout => \bigclock|Add1~37_sumout\,
	cout => \bigclock|Add1~38\);

-- Location: FF_X44_Y4_N29
\bigclock|hour_s[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~37_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(29));

-- Location: LABCELL_X44_Y4_N30
\bigclock|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|Add1~41_sumout\ = SUM(( (!\bigclock|clk_state_s.counting~DUPLICATE_q\ & !\bigclock|switch_s\(1)) ) + ( \bigclock|hour_s\(30) ) + ( \bigclock|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datab => \bigclock|ALT_INV_hour_s\(30),
	datac => \bigclock|ALT_INV_switch_s\(1),
	cin => \bigclock|Add1~38\,
	sumout => \bigclock|Add1~41_sumout\);

-- Location: FF_X44_Y4_N32
\bigclock|hour_s[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~41_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(30));

-- Location: FF_X44_Y4_N25
\bigclock|hour_s[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~33_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(28));

-- Location: LABCELL_X44_Y4_N48
\bigclock|counter24h~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|counter24h~0_combout\ = ( !\bigclock|hour_s\(27) & ( !\bigclock|hour_s[6]~DUPLICATE_q\ & ( (!\bigclock|hour_s\(26) & (!\bigclock|hour_s\(30) & (!\bigclock|hour_s\(29) & !\bigclock|hour_s\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s\(26),
	datab => \bigclock|ALT_INV_hour_s\(30),
	datac => \bigclock|ALT_INV_hour_s\(29),
	datad => \bigclock|ALT_INV_hour_s\(28),
	datae => \bigclock|ALT_INV_hour_s\(27),
	dataf => \bigclock|ALT_INV_hour_s[6]~DUPLICATE_q\,
	combout => \bigclock|counter24h~0_combout\);

-- Location: FF_X44_Y5_N29
\bigclock|hour_s[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~105_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s[9]~DUPLICATE_q\);

-- Location: FF_X44_Y5_N37
\bigclock|hour_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~117_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(12));

-- Location: LABCELL_X43_Y5_N36
\bigclock|counter24h~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|counter24h~4_combout\ = ( !\bigclock|hour_s[9]~DUPLICATE_q\ & ( !\bigclock|hour_s\(12) & ( (!\bigclock|hour_s\(11) & (!\bigclock|hour_s\(8) & (!\bigclock|hour_s\(13) & !\bigclock|hour_s\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s\(11),
	datab => \bigclock|ALT_INV_hour_s\(8),
	datac => \bigclock|ALT_INV_hour_s\(13),
	datad => \bigclock|ALT_INV_hour_s\(10),
	datae => \bigclock|ALT_INV_hour_s[9]~DUPLICATE_q\,
	dataf => \bigclock|ALT_INV_hour_s\(12),
	combout => \bigclock|counter24h~4_combout\);

-- Location: FF_X44_Y4_N7
\bigclock|hour_s[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~53_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(22));

-- Location: LABCELL_X44_Y4_N54
\bigclock|counter24h~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|counter24h~1_combout\ = ( !\bigclock|hour_s\(21) & ( !\bigclock|hour_s\(23) & ( (!\bigclock|hour_s\(22) & (!\bigclock|hour_s\(24) & (!\bigclock|hour_s\(20) & !\bigclock|hour_s\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s\(22),
	datab => \bigclock|ALT_INV_hour_s\(24),
	datac => \bigclock|ALT_INV_hour_s\(20),
	datad => \bigclock|ALT_INV_hour_s\(25),
	datae => \bigclock|ALT_INV_hour_s\(21),
	dataf => \bigclock|ALT_INV_hour_s\(23),
	combout => \bigclock|counter24h~1_combout\);

-- Location: LABCELL_X43_Y5_N12
\bigclock|counter24h~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|counter24h~5_combout\ = ( \bigclock|counter24h~4_combout\ & ( \bigclock|counter24h~1_combout\ & ( (!\bigclock|hour_s\(5) & (\bigclock|counter24h~2_combout\ & (\bigclock|counter24h~3_combout\ & \bigclock|counter24h~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s\(5),
	datab => \bigclock|ALT_INV_counter24h~2_combout\,
	datac => \bigclock|ALT_INV_counter24h~3_combout\,
	datad => \bigclock|ALT_INV_counter24h~0_combout\,
	datae => \bigclock|ALT_INV_counter24h~4_combout\,
	dataf => \bigclock|ALT_INV_counter24h~1_combout\,
	combout => \bigclock|counter24h~5_combout\);

-- Location: LABCELL_X43_Y5_N51
\bigclock|hour_s[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|hour_s[4]~0_combout\ = ( !\bigclock|Equal2~5_combout\ & ( \bigclock|minute_s[19]~5_combout\ & ( (\bigclock|clk_state_s.counting~DUPLICATE_q\ & \bigclock|counter24h~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_clk_state_s.counting~DUPLICATE_q\,
	datac => \bigclock|ALT_INV_counter24h~5_combout\,
	datae => \bigclock|ALT_INV_Equal2~5_combout\,
	dataf => \bigclock|ALT_INV_minute_s[19]~5_combout\,
	combout => \bigclock|hour_s[4]~0_combout\);

-- Location: FF_X44_Y5_N20
\bigclock|hour_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~21_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s\(6));

-- Location: FF_X44_Y5_N19
\bigclock|hour_s[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|Add1~21_sumout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|hour_s[4]~0_combout\,
	ena => \bigclock|ALT_INV_hour_s[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|hour_s[6]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y3_N0
\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ = SUM(( \bigclock|hour_s\(3) ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ = CARRY(( \bigclock|hour_s\(3) ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_hour_s\(3),
	cin => GND,
	sharein => GND,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	shareout => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\);

-- Location: MLABCELL_X37_Y3_N3
\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\ = SUM(( \bigclock|hour_s\(4) ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\ = CARRY(( \bigclock|hour_s\(4) ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s\(4),
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	sharein => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\,
	shareout => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\);

-- Location: MLABCELL_X37_Y3_N6
\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ = SUM(( !\bigclock|hour_s\(5) ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\ ) + ( 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ = CARRY(( !\bigclock|hour_s\(5) ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\ ) + ( 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ = SHARE(\bigclock|hour_s\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_hour_s\(5),
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\,
	sharein => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	shareout => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\);

-- Location: MLABCELL_X37_Y3_N9
\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\ = SUM(( \bigclock|hour_s[6]~DUPLICATE_q\ ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\ = CARRY(( \bigclock|hour_s[6]~DUPLICATE_q\ ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s[6]~DUPLICATE_q\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	sharein => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\,
	shareout => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\);

-- Location: MLABCELL_X37_Y3_N12
\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ = SUM(( VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\ ) + ( 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\,
	sharein => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\);

-- Location: MLABCELL_X37_Y3_N33
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\ = ( \bigclock|hour_s[6]~DUPLICATE_q\ & ( \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|ALT_INV_hour_s[6]~DUPLICATE_q\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\);

-- Location: MLABCELL_X37_Y3_N48
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\ = ( !\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~9_sumout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\);

-- Location: MLABCELL_X37_Y3_N39
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\ = ( !\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~17_sumout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\);

-- Location: MLABCELL_X37_Y3_N57
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \bigclock|hour_s\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s\(4),
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\);

-- Location: LABCELL_X36_Y3_N6
\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~18_cout\);

-- Location: LABCELL_X36_Y3_N9
\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \bigclock|hour_s\(2) ) + ( VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~18_cout\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~6\ = CARRY(( \bigclock|hour_s\(2) ) + ( VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s\(2),
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~18_cout\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X36_Y3_N12
\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # (\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\bigclock|hour_s\(3))) ) + ( GND ) + ( 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~6\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # (\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\bigclock|hour_s\(3))) ) + ( GND ) + ( 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|ALT_INV_hour_s\(3),
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~6\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X36_Y3_N15
\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\) ) + ( 
-- VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~10\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~26\ = CARRY(( (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\) ) + ( VCC ) 
-- + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~22_combout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~23_combout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~10\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X36_Y3_N18
\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\))) # (\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\bigclock|hour_s\(5))) ) + ( GND ) + ( 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~26\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\))) # (\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\bigclock|hour_s\(5))) ) + ( GND ) + ( 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|ALT_INV_hour_s\(5),
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~26\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X36_Y3_N21
\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\) ) + ( 
-- VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~22\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~14\ = CARRY(( (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\) ) + ( VCC ) 
-- + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~22\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X36_Y3_N24
\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~14\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: MLABCELL_X37_Y3_N18
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ & ( 
-- !\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\);

-- Location: MLABCELL_X37_Y3_N21
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\ = ( \bigclock|hour_s\(5) & ( \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|ALT_INV_hour_s\(5),
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\);

-- Location: MLABCELL_X37_Y3_N45
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\ = ( \bigclock|hour_s\(4) & ( (\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\) ) ) # ( !\bigclock|hour_s\(4) & ( (\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\ & 
-- !\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~17_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|ALT_INV_hour_s\(4),
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\);

-- Location: LABCELL_X36_Y3_N0
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[21]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \bigclock|hour_s\(3) ) ) # ( 
-- !\bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \bigclock|display01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s\(3),
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\);

-- Location: LABCELL_X36_Y3_N36
\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X36_Y3_N39
\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \bigclock|hour_s\(1) ) + ( VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~22_cout\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~6\ = CARRY(( \bigclock|hour_s\(1) ) + ( VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_hour_s\(1),
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X36_Y3_N42
\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( GND ) + ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|hour_s\(2))) ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~6\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~10\ = CARRY(( GND ) + ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|hour_s\(2))) ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|ALT_INV_hour_s\(2),
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~6\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X36_Y3_N45
\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( VCC ) + ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\)) ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~10\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~14\ = CARRY(( VCC ) + ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\)) ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100010001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~10\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X36_Y3_N48
\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( GND ) + ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~25_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\)) ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~14\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~30\ = CARRY(( GND ) + ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~25_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\)) ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~14\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X36_Y3_N51
\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~21_sumout\)) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~30\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~21_sumout\)) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~14_combout\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~15_combout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~30\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X36_Y3_N54
\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\)) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\))) ) + ( 
-- VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~26\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\)) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\))) ) + ( 
-- VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~26\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X36_Y3_N57
\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~18\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X37_Y3_N42
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\ = ( !\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\);

-- Location: MLABCELL_X37_Y3_N27
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\ & ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\ & ( (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\ & \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\);

-- Location: MLABCELL_X37_Y3_N51
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[31]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\) ) ) # ( !\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~14_combout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~15_combout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\);

-- Location: LABCELL_X36_Y3_N30
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~25_sumout\ & ( !\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\);

-- Location: MLABCELL_X37_Y3_N36
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\ = (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\);

-- Location: LABCELL_X36_Y3_N33
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[29]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\ = (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~9_sumout\)) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\);

-- Location: LABCELL_X36_Y3_N3
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[28]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \bigclock|hour_s\(2) ) ) # ( 
-- !\bigclock|display01|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \bigclock|ALT_INV_hour_s\(2),
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\);

-- Location: LABCELL_X40_Y3_N0
\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~26_cout\);

-- Location: LABCELL_X40_Y3_N3
\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( \bigclock|hour_s\(0) ) + ( VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~26_cout\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~6\ = CARRY(( \bigclock|hour_s\(0) ) + ( VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s\(0),
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~26_cout\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X40_Y3_N6
\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( GND ) + ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|hour_s\(1))) ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~6\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~10\ = CARRY(( GND ) + ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|hour_s\(1))) ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|ALT_INV_hour_s\(1),
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~6\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X40_Y3_N9
\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\)) ) + ( VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~10\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\)) ) + ( VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~10\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X40_Y3_N12
\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( GND ) + ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\)) ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~14\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~18\ = CARRY(( GND ) + ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\)) ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[29]~7_combout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~14\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X40_Y3_N15
\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~29_sumout\)) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~18\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~29_sumout\)) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~18_combout\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~18\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~34\);

-- Location: LABCELL_X40_Y3_N18
\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\)) ) + ( VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~34\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\)) ) + ( VCC ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~34\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X40_Y3_N21
\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~17_sumout\)) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~30\ ))
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~17_sumout\)) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~9_combout\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~12_combout\,
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~30\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X40_Y3_N24
\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~22\,
	sumout => \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X39_Y3_N12
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[40]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\ & ( (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~17_sumout\) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\) ) ) # ( !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\ & ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~17_sumout\))) # (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~9_combout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~12_combout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\);

-- Location: LABCELL_X40_Y3_N57
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[47]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\ & ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~29_sumout\)))) # (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~25_sumout\)) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\))) ) ) # ( !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\ & ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~29_sumout\)))) # (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111010001100000011101000110101001111110011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\);

-- Location: LABCELL_X40_Y3_N54
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[38]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~29_sumout\ & ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\)) ) ) # ( !\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~29_sumout\ & ( 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~18_combout\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\);

-- Location: MLABCELL_X42_Y3_N54
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\ & ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~17_sumout\ & ( 
-- (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\) # ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~13_sumout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\)) ) ) ) # ( 
-- !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\ & ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~17_sumout\ & ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~13_sumout\)) ) ) ) # ( \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\ & ( 
-- !\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~17_sumout\ & ( (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~13_sumout\) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\))) ) ) ) # ( !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\ & ( !\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~17_sumout\ & ( 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~13_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000101010001010110101110101011101011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datae => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[29]~7_combout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\);

-- Location: MLABCELL_X42_Y3_N12
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[36]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\ ) ) # ( 
-- !\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\);

-- Location: MLABCELL_X42_Y3_N30
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[35]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \bigclock|hour_s\(1) ) ) # ( 
-- !\bigclock|display01|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \bigclock|display01|Mod0|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \bigclock|ALT_INV_hour_s\(1),
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\);

-- Location: LABCELL_X40_Y3_N30
\bigclock|display01|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Add0~29_sumout\ = SUM(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|hour_s\(0) $ (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display01|Add0~30\ = CARRY(( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|hour_s\(0) $ (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display01|Add0~31\ = SHARE(((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~5_sumout\) # (\bigclock|hour_s\(0))) # (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011111100000000000000000000110011000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|ALT_INV_hour_s\(0),
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \bigclock|display01|Add0~29_sumout\,
	cout => \bigclock|display01|Add0~30\,
	shareout => \bigclock|display01|Add0~31\);

-- Location: LABCELL_X40_Y3_N33
\bigclock|display01|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Add0~25_sumout\ = SUM(( !\bigclock|hour_s\(1) $ (((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\))))) ) + ( \bigclock|display01|Add0~31\ ) + ( \bigclock|display01|Add0~30\ ))
-- \bigclock|display01|Add0~26\ = CARRY(( !\bigclock|hour_s\(1) $ (((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\))))) ) + ( \bigclock|display01|Add0~31\ ) + ( \bigclock|display01|Add0~30\ ))
-- \bigclock|display01|Add0~27\ = SHARE((\bigclock|hour_s\(1) & ((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100010100000000000000000000001010011010010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_hour_s\(1),
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~1_combout\,
	cin => \bigclock|display01|Add0~30\,
	sharein => \bigclock|display01|Add0~31\,
	sumout => \bigclock|display01|Add0~25_sumout\,
	cout => \bigclock|display01|Add0~26\,
	shareout => \bigclock|display01|Add0~27\);

-- Location: LABCELL_X40_Y3_N36
\bigclock|display01|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Add0~21_sumout\ = SUM(( !\bigclock|hour_s\(2) $ (((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\)))) ) + ( \bigclock|display01|Add0~27\ ) + ( \bigclock|display01|Add0~26\ ))
-- \bigclock|display01|Add0~22\ = CARRY(( !\bigclock|hour_s\(2) $ (((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\)))) ) + ( \bigclock|display01|Add0~27\ ) + ( \bigclock|display01|Add0~26\ ))
-- \bigclock|display01|Add0~23\ = SHARE((\bigclock|hour_s\(2) & ((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011100000001000000000000000001110000100101101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|ALT_INV_hour_s\(2),
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	cin => \bigclock|display01|Add0~26\,
	sharein => \bigclock|display01|Add0~27\,
	sumout => \bigclock|display01|Add0~21_sumout\,
	cout => \bigclock|display01|Add0~22\,
	shareout => \bigclock|display01|Add0~23\);

-- Location: LABCELL_X40_Y3_N39
\bigclock|display01|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Add0~17_sumout\ = SUM(( !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ $ (\bigclock|hour_s\(3)) ) + ( \bigclock|display01|Add0~23\ ) + ( \bigclock|display01|Add0~22\ ))
-- \bigclock|display01|Add0~18\ = CARRY(( !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ $ (\bigclock|hour_s\(3)) ) + ( \bigclock|display01|Add0~23\ ) + ( \bigclock|display01|Add0~22\ ))
-- \bigclock|display01|Add0~19\ = SHARE((!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & \bigclock|hour_s\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	datad => \bigclock|ALT_INV_hour_s\(3),
	cin => \bigclock|display01|Add0~22\,
	sharein => \bigclock|display01|Add0~23\,
	sumout => \bigclock|display01|Add0~17_sumout\,
	cout => \bigclock|display01|Add0~18\,
	shareout => \bigclock|display01|Add0~19\);

-- Location: LABCELL_X40_Y3_N42
\bigclock|display01|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Add0~13_sumout\ = SUM(( !\bigclock|hour_s\(4) $ (((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\)))) ) + ( \bigclock|display01|Add0~19\ ) + ( \bigclock|display01|Add0~18\ ))
-- \bigclock|display01|Add0~14\ = CARRY(( !\bigclock|hour_s\(4) $ (((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\)))) ) + ( \bigclock|display01|Add0~19\ ) + ( \bigclock|display01|Add0~18\ ))
-- \bigclock|display01|Add0~15\ = SHARE((\bigclock|hour_s\(4) & ((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100101000000000000000001100101000110101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~21_combout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \bigclock|ALT_INV_hour_s\(4),
	cin => \bigclock|display01|Add0~18\,
	sharein => \bigclock|display01|Add0~19\,
	sumout => \bigclock|display01|Add0~13_sumout\,
	cout => \bigclock|display01|Add0~14\,
	shareout => \bigclock|display01|Add0~15\);

-- Location: LABCELL_X40_Y3_N45
\bigclock|display01|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Add0~9_sumout\ = SUM(( !\bigclock|hour_s\(5) $ (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\) ) + ( \bigclock|display01|Add0~15\ ) + ( \bigclock|display01|Add0~14\ ))
-- \bigclock|display01|Add0~10\ = CARRY(( !\bigclock|hour_s\(5) $ (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\) ) + ( \bigclock|display01|Add0~15\ ) + ( \bigclock|display01|Add0~14\ ))
-- \bigclock|display01|Add0~11\ = SHARE((\bigclock|hour_s\(5) & !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_hour_s\(5),
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~17_combout\,
	cin => \bigclock|display01|Add0~14\,
	sharein => \bigclock|display01|Add0~15\,
	sumout => \bigclock|display01|Add0~9_sumout\,
	cout => \bigclock|display01|Add0~10\,
	shareout => \bigclock|display01|Add0~11\);

-- Location: LABCELL_X40_Y3_N48
\bigclock|display01|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Add0~5_sumout\ = SUM(( !\bigclock|hour_s[6]~DUPLICATE_q\ $ (((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\)))) ) + ( \bigclock|display01|Add0~11\ ) + ( \bigclock|display01|Add0~10\ ))
-- \bigclock|display01|Add0~6\ = CARRY(( !\bigclock|hour_s[6]~DUPLICATE_q\ $ (((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\)))) ) + ( \bigclock|display01|Add0~11\ ) + ( \bigclock|display01|Add0~10\ ))
-- \bigclock|display01|Add0~7\ = SHARE((\bigclock|hour_s[6]~DUPLICATE_q\ & ((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011100000010000000000000000001110000101001011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\,
	datac => \bigclock|ALT_INV_hour_s[6]~DUPLICATE_q\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \bigclock|display01|Add0~10\,
	sharein => \bigclock|display01|Add0~11\,
	sumout => \bigclock|display01|Add0~5_sumout\,
	cout => \bigclock|display01|Add0~6\,
	shareout => \bigclock|display01|Add0~7\);

-- Location: LABCELL_X40_Y3_N51
\bigclock|display01|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Add0~1_sumout\ = SUM(( VCC ) + ( \bigclock|display01|Add0~7\ ) + ( \bigclock|display01|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display01|Add0~6\,
	sharein => \bigclock|display01|Add0~7\,
	sumout => \bigclock|display01|Add0~1_sumout\);

-- Location: LABCELL_X40_Y4_N30
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\bigclock|display01|Add0~1_sumout\ $ (!\bigclock|display01|Add0~29_sumout\) ) + ( \bigclock|display01|Add0~1_sumout\ ) + ( !VCC ))
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\bigclock|display01|Add0~1_sumout\ $ (!\bigclock|display01|Add0~29_sumout\) ) + ( \bigclock|display01|Add0~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display01|ALT_INV_Add0~29_sumout\,
	cin => GND,
	sumout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: LABCELL_X40_Y4_N33
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( GND ) + ( !\bigclock|display01|Add0~1_sumout\ $ (!\bigclock|display01|Add0~25_sumout\) ) + ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~30\ ))
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( GND ) + ( !\bigclock|display01|Add0~1_sumout\ $ (!\bigclock|display01|Add0~25_sumout\) ) + ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|ALT_INV_Add0~1_sumout\,
	dataf => \bigclock|display01|ALT_INV_Add0~25_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: LABCELL_X40_Y4_N36
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( !\bigclock|display01|Add0~1_sumout\ $ (!\bigclock|display01|Add0~21_sumout\) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( !\bigclock|display01|Add0~1_sumout\ $ (!\bigclock|display01|Add0~21_sumout\) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|ALT_INV_Add0~1_sumout\,
	datad => \bigclock|display01|ALT_INV_Add0~21_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: LABCELL_X40_Y4_N39
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( !\bigclock|display01|Add0~1_sumout\ $ (!\bigclock|display01|Add0~17_sumout\) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~22\ ))
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~18\ = CARRY(( !\bigclock|display01|Add0~1_sumout\ $ (!\bigclock|display01|Add0~17_sumout\) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display01|ALT_INV_Add0~17_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~18\);

-- Location: LABCELL_X40_Y4_N42
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( !\bigclock|display01|Add0~1_sumout\ $ (!\bigclock|display01|Add0~13_sumout\) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~18\ ))
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( !\bigclock|display01|Add0~1_sumout\ $ (!\bigclock|display01|Add0~13_sumout\) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display01|ALT_INV_Add0~13_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~18\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: LABCELL_X40_Y4_N45
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( !\bigclock|display01|Add0~1_sumout\ $ (!\bigclock|display01|Add0~9_sumout\) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~2\ = CARRY(( !\bigclock|display01|Add0~1_sumout\ $ (!\bigclock|display01|Add0~9_sumout\) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display01|ALT_INV_Add0~9_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~2\);

-- Location: LABCELL_X40_Y4_N48
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( GND ) + ( !\bigclock|display01|Add0~1_sumout\ $ (!\bigclock|display01|Add0~5_sumout\) ) + ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~2\ ))
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( GND ) + ( !\bigclock|display01|Add0~1_sumout\ $ (!\bigclock|display01|Add0~5_sumout\) ) + ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|ALT_INV_Add0~1_sumout\,
	dataf => \bigclock|display01|ALT_INV_Add0~5_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~2\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: LABCELL_X40_Y4_N51
\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( GND ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\);

-- Location: LABCELL_X40_Y4_N0
\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ = SUM(( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ = CARRY(( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	shareout => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\);

-- Location: LABCELL_X40_Y4_N3
\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ = SUM(( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ = CARRY(( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	sharein => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	shareout => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\);

-- Location: LABCELL_X40_Y4_N6
\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ = SUM(( !\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ = CARRY(( !\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ = SHARE(\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	sharein => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	shareout => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\);

-- Location: LABCELL_X40_Y4_N9
\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\ = SUM(( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ = CARRY(( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	sharein => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\,
	shareout => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\);

-- Location: LABCELL_X40_Y4_N12
\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ = SUM(( VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\,
	sharein => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\);

-- Location: LABCELL_X40_Y4_N54
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\ = (!\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\);

-- Location: LABCELL_X40_Y4_N21
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\ = (\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ & \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\);

-- Location: LABCELL_X39_Y4_N6
\bigclock|display01|Div0|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X39_Y4_N9
\bigclock|display01|Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~26_cout\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X39_Y4_N12
\bigclock|display01|Div0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( (!\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\)) # (\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\))) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~22\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_5~6\ = CARRY(( (!\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\)) # (\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\))) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X39_Y4_N15
\bigclock|display01|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\) ) + ( 
-- VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~6\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\) ) + ( VCC ) 
-- + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~21_combout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~22_combout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~6\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X39_Y4_N18
\bigclock|display01|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\))) # (\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~10\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\))) # (\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X39_Y4_N21
\bigclock|display01|Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\) ) + ( VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\) ) + ( VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X39_Y4_N24
\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X39_Y4_N57
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\ = ( !\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\);

-- Location: LABCELL_X40_Y4_N24
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\);

-- Location: LABCELL_X40_Y4_N18
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\ = (!\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\))) # (\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\);

-- Location: LABCELL_X40_Y4_N57
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\ = (!\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- \bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\);

-- Location: LABCELL_X40_Y4_N27
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\ = (\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\);

-- Location: LABCELL_X39_Y4_N30
\bigclock|display01|Div0|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X39_Y4_N33
\bigclock|display01|Div0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_6~30_cout\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~26\ = CARRY(( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~30_cout\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X39_Y4_N36
\bigclock|display01|Div0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( GND ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_6~26\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~22\ = CARRY(( GND ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~26\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X39_Y4_N39
\bigclock|display01|Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|op_5~5_sumout\)) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_6~22\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|op_5~5_sumout\)) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~2_combout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~3_combout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~22\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X39_Y4_N42
\bigclock|display01|Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( GND ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\)) ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_6~10\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( GND ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\)) ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~9_combout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X39_Y4_N45
\bigclock|display01|Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( VCC ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\)) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\))) ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~14\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( VCC ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\)) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\))) ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~13_combout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~14_combout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~18\);

-- Location: MLABCELL_X37_Y4_N42
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\ = ( !\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\);

-- Location: LABCELL_X39_Y4_N48
\bigclock|display01|Div0|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|op_5~17_sumout\)))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (!\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\))) ) + ( VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~18\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X39_Y4_N51
\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X39_Y4_N0
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\ & ( (\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~13_combout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~14_combout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\);

-- Location: MLABCELL_X37_Y4_N9
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\ = ( !\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\);

-- Location: LABCELL_X39_Y4_N54
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~9_combout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\);

-- Location: LABCELL_X39_Y4_N3
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[25]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\)) ) ) # ( !\bigclock|display01|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~2_combout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~3_combout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\);

-- Location: MLABCELL_X37_Y4_N51
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\ = ( !\bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\);

-- Location: MLABCELL_X37_Y4_N12
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\);

-- Location: MLABCELL_X37_Y4_N18
\bigclock|display01|Div0|auto_generated|divider|divider|op_7~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~30_cout\);

-- Location: MLABCELL_X37_Y4_N21
\bigclock|display01|Div0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~30_cout\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~26\ = CARRY(( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~30_cout\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~26\);

-- Location: MLABCELL_X37_Y4_N24
\bigclock|display01|Div0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( GND ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~26\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~22\ = CARRY(( GND ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~26\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~22\);

-- Location: MLABCELL_X37_Y4_N27
\bigclock|display01|Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( VCC ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|op_6~21_sumout\)))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\)) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\))) ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~22\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( VCC ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|op_6~21_sumout\)))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\)) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\))) ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~17_combout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~18_combout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~22\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~18\);

-- Location: MLABCELL_X37_Y4_N30
\bigclock|display01|Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( GND ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\)) ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~18\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( GND ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\)) ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~4_combout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~18\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~10\);

-- Location: MLABCELL_X37_Y4_N33
\bigclock|display01|Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( VCC ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\)) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\))) ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~10\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( VCC ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\)) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\))) ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~8_combout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~10_combout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~10\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~14\);

-- Location: MLABCELL_X37_Y4_N36
\bigclock|display01|Div0|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~17_sumout\)) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~12_combout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~14\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~6_cout\);

-- Location: MLABCELL_X37_Y4_N39
\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X36_Y4_N0
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~9_sumout\ & ( !\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\);

-- Location: MLABCELL_X37_Y4_N3
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|divider|op_6~9_sumout\ & ( !\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\);

-- Location: MLABCELL_X37_Y4_N0
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ = (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~4_combout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\);

-- Location: MLABCELL_X37_Y4_N45
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[31]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\ & ( (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~21_sumout\) ) ) # ( !\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\ & ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~21_sumout\)) # (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~18_combout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~17_combout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\);

-- Location: MLABCELL_X37_Y4_N54
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\ = (!\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & \bigclock|display01|Div0|auto_generated|divider|divider|op_6~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\);

-- Location: MLABCELL_X37_Y4_N57
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\);

-- Location: LABCELL_X36_Y4_N12
\bigclock|display01|Div0|auto_generated|divider|divider|op_8~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_8~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~30_cout\);

-- Location: LABCELL_X36_Y4_N15
\bigclock|display01|Div0|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~30_cout\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_8~26\ = CARRY(( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~30_cout\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X36_Y4_N18
\bigclock|display01|Div0|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~26\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~26\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X36_Y4_N21
\bigclock|display01|Div0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~21_sumout\)) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~22\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~21_sumout\)) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~23_combout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~22\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X36_Y4_N24
\bigclock|display01|Div0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_7~17_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\)) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~18\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_7~17_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\)) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~19_combout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~18\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X36_Y4_N27
\bigclock|display01|Div0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~14\ ))
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~1_combout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~5_combout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~14\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~10\);

-- Location: MLABCELL_X37_Y4_N6
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\ = (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~13_sumout\ & !\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\);

-- Location: MLABCELL_X37_Y4_N15
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- !\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\ & ( (\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ & \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~10_combout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~8_combout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\);

-- Location: LABCELL_X36_Y4_N30
\bigclock|display01|Div0|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~13_sumout\)) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~7_combout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~11_combout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~10\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X36_Y4_N33
\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X36_Y4_N6
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( 
-- !\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\ & ( (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~5_combout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~1_combout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\);

-- Location: LABCELL_X36_Y4_N9
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\ = (!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & \bigclock|display01|Div0|auto_generated|divider|divider|op_7~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\);

-- Location: LABCELL_X39_Y3_N9
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~19_combout\,
	datae => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\);

-- Location: LABCELL_X36_Y4_N3
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[37]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~21_sumout\ & ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\)) ) ) # ( !\bigclock|display01|Div0|auto_generated|divider|divider|op_7~21_sumout\ & ( 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~23_combout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\);

-- Location: MLABCELL_X37_Y4_N48
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\ = ( !\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\);

-- Location: LABCELL_X35_Y4_N6
\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\);

-- Location: LABCELL_X36_Y4_N36
\bigclock|display01|Div0|auto_generated|divider|divider|op_9~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_9~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~30_cout\);

-- Location: LABCELL_X36_Y4_N39
\bigclock|display01|Div0|auto_generated|divider|divider|op_9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_9~26_cout\ = CARRY(( \bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_9~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~30_cout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~26_cout\);

-- Location: LABCELL_X36_Y4_N42
\bigclock|display01|Div0|auto_generated|divider|divider|op_9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_9~22_cout\ = CARRY(( GND ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~26_cout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~22_cout\);

-- Location: LABCELL_X36_Y4_N45
\bigclock|display01|Div0|auto_generated|divider|divider|op_9~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_9~18_cout\ = CARRY(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|op_8~21_sumout\)) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~26_combout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~27_combout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~22_cout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~18_cout\);

-- Location: LABCELL_X36_Y4_N48
\bigclock|display01|Div0|auto_generated|divider|divider|op_9~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_9~14_cout\ = CARRY(( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_8~17_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\)) ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_9~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~25_combout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~18_cout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~14_cout\);

-- Location: LABCELL_X36_Y4_N51
\bigclock|display01|Div0|auto_generated|divider|divider|op_9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_9~10_cout\ = CARRY(( VCC ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|divider|op_8~13_sumout\)) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\)))) ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_9~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~20_combout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~14_cout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~10_cout\);

-- Location: LABCELL_X36_Y4_N54
\bigclock|display01|Div0|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( VCC ) + ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\)) # (\bigclock|display01|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\))) ) + ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_9~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~0_combout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~6_combout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~10_cout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X36_Y4_N57
\bigclock|display01|Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X35_Y4_N30
\bigclock|display01|Div0|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|op_1~1_sumout\ = SUM(( \bigclock|display01|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \bigclock|display01|Div0|auto_generated|divider|op_1~2\ = CARRY(( \bigclock|display01|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => GND,
	sumout => \bigclock|display01|Div0|auto_generated|divider|op_1~1_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|op_1~2\);

-- Location: LABCELL_X35_Y4_N51
\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|op_1~1_sumout\ & ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_9~1_sumout\) # (\bigclock|display01|Add0~1_sumout\) 
-- ) ) # ( !\bigclock|display01|Div0|auto_generated|divider|op_1~1_sumout\ & ( (!\bigclock|display01|Add0~1_sumout\ & !\bigclock|display01|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LABCELL_X35_Y4_N33
\bigclock|display01|Div0|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|op_1~5_sumout\ = SUM(( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|op_1~2\ ))
-- \bigclock|display01|Div0|auto_generated|divider|op_1~6\ = CARRY(( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|op_1~2\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|op_1~5_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|op_1~6\);

-- Location: LABCELL_X35_Y4_N9
\bigclock|display01|Div0|auto_generated|divider|quotient[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|quotient[1]~1_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\bigclock|display01|Div0|auto_generated|divider|op_1~5_sumout\ & \bigclock|display01|Add0~1_sumout\) ) ) 
-- # ( !\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\bigclock|display01|Add0~1_sumout\) # (\bigclock|display01|Div0|auto_generated|divider|op_1~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datac => \bigclock|display01|ALT_INV_Add0~1_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LABCELL_X35_Y4_N36
\bigclock|display01|Div0|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ = SUM(( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|op_1~6\ ))
-- \bigclock|display01|Div0|auto_generated|divider|op_1~10\ = CARRY(( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|op_1~6\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\,
	cout => \bigclock|display01|Div0|auto_generated|divider|op_1~10\);

-- Location: LABCELL_X35_Y4_N27
\bigclock|display01|Div0|auto_generated|divider|quotient[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|quotient[2]~2_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \bigclock|display01|Add0~1_sumout\ ) ) 
-- ) # ( \bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ & ( !\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( !\bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ & ( 
-- !\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( !\bigclock|display01|Add0~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display01|ALT_INV_Add0~1_sumout\,
	datae => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|quotient[2]~2_combout\);

-- Location: LABCELL_X35_Y4_N39
\bigclock|display01|Div0|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|op_1~13_sumout\ = SUM(( \bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \bigclock|display01|Div0|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \bigclock|display01|Div0|auto_generated|divider|op_1~10\,
	sumout => \bigclock|display01|Div0|auto_generated|divider|op_1~13_sumout\);

-- Location: LABCELL_X35_Y4_N48
\bigclock|display01|Div0|auto_generated|divider|quotient[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Div0|auto_generated|divider|quotient[3]~3_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|op_1~13_sumout\ & ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\bigclock|display01|Add0~1_sumout\) 
-- ) ) # ( !\bigclock|display01|Div0|auto_generated|divider|op_1~13_sumout\ & ( (!\bigclock|display01|Add0~1_sumout\ & !\bigclock|display01|Div0|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	combout => \bigclock|display01|Div0|auto_generated|divider|quotient[3]~3_combout\);

-- Location: LABCELL_X35_Y4_N54
\bigclock|display01|display1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|display1|Mux6~0_combout\ = ( !\bigclock|display01|Div0|auto_generated|divider|quotient[3]~3_combout\ & ( (!\bigclock|display01|Div0|auto_generated|divider|quotient[1]~1_combout\ & 
-- (!\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\ $ (!\bigclock|display01|Div0|auto_generated|divider|quotient[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001001000010010000100100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\,
	combout => \bigclock|display01|display1|Mux6~0_combout\);

-- Location: LABCELL_X35_Y4_N0
\bigclock|display01|display1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|display1|Mux5~0_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\bigclock|display01|Add0~1_sumout\ & 
-- (((!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & \bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\)))) # (\bigclock|display01|Add0~1_sumout\ & 
-- (!\bigclock|display01|Div0|auto_generated|divider|op_1~5_sumout\ $ (((!\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\))))) ) ) ) # ( !\bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ & ( 
-- \bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\ & 
-- !\bigclock|display01|Add0~1_sumout\)) ) ) ) # ( \bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ & ( !\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\bigclock|display01|Add0~1_sumout\ & 
-- (((!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & !\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\)))) # (\bigclock|display01|Add0~1_sumout\ & 
-- (!\bigclock|display01|Div0|auto_generated|divider|op_1~5_sumout\ $ (((!\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\))))) ) ) ) # ( !\bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ & ( 
-- !\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\ & 
-- !\bigclock|display01|Add0~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000101101000001100000000000000110001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datad => \bigclock|display01|ALT_INV_Add0~1_sumout\,
	datae => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \bigclock|display01|display1|Mux5~0_combout\);

-- Location: LABCELL_X35_Y4_N18
\bigclock|display01|display1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|display1|Mux4~0_combout\ = ( !\bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\bigclock|display01|Div0|auto_generated|divider|op_1~5_sumout\ 
-- & (!\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\ & \bigclock|display01|Add0~1_sumout\)) ) ) ) # ( \bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ & ( 
-- !\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\ & 
-- !\bigclock|display01|Add0~1_sumout\)) ) ) ) # ( !\bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ & ( !\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- (!\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\ & ((!\bigclock|display01|Add0~1_sumout\ & ((\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\))) # (\bigclock|display01|Add0~1_sumout\ & 
-- (\bigclock|display01|Div0|auto_generated|divider|op_1~5_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000000000000000000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datad => \bigclock|display01|ALT_INV_Add0~1_sumout\,
	datae => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \bigclock|display01|display1|Mux4~0_combout\);

-- Location: LABCELL_X35_Y4_N12
\bigclock|display01|display1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|display1|Mux3~0_combout\ = ( !\bigclock|display01|Div0|auto_generated|divider|quotient[3]~3_combout\ & ( (!\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\ & 
-- (!\bigclock|display01|Div0|auto_generated|divider|quotient[1]~1_combout\ & \bigclock|display01|Div0|auto_generated|divider|quotient[2]~2_combout\)) # (\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\ & 
-- (!\bigclock|display01|Div0|auto_generated|divider|quotient[1]~1_combout\ $ (\bigclock|display01|Div0|auto_generated|divider|quotient[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100101001001010010010100100100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\,
	combout => \bigclock|display01|display1|Mux3~0_combout\);

-- Location: LABCELL_X35_Y4_N42
\bigclock|display01|display1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|display1|Mux2~0_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( ((!\bigclock|display01|Add0~1_sumout\ & 
-- ((!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\))) # (\bigclock|display01|Add0~1_sumout\ & (!\bigclock|display01|Div0|auto_generated|divider|op_1~5_sumout\))) # 
-- (\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\) ) ) ) # ( !\bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ & ( \bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- ((!\bigclock|display01|Div0|auto_generated|divider|divider|op_7~1_sumout\ & !\bigclock|display01|Add0~1_sumout\)) # (\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\) ) ) ) # ( 
-- \bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ & ( !\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( ((!\bigclock|display01|Div0|auto_generated|divider|op_1~5_sumout\ & \bigclock|display01|Add0~1_sumout\)) # 
-- (\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\) ) ) ) # ( !\bigclock|display01|Div0|auto_generated|divider|op_1~9_sumout\ & ( !\bigclock|display01|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011111010111111001111000011111100111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datad => \bigclock|display01|ALT_INV_Add0~1_sumout\,
	datae => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \bigclock|display01|display1|Mux2~0_combout\);

-- Location: LABCELL_X35_Y4_N57
\bigclock|display01|display1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|display1|Mux1~0_combout\ = ( !\bigclock|display01|Div0|auto_generated|divider|quotient[3]~3_combout\ & ( (!\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\ & 
-- (\bigclock|display01|Div0|auto_generated|divider|quotient[1]~1_combout\ & !\bigclock|display01|Div0|auto_generated|divider|quotient[2]~2_combout\)) # (\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\ & 
-- ((!\bigclock|display01|Div0|auto_generated|divider|quotient[2]~2_combout\) # (\bigclock|display01|Div0|auto_generated|divider|quotient[1]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100010001011101110001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\,
	combout => \bigclock|display01|display1|Mux1~0_combout\);

-- Location: LABCELL_X35_Y4_N15
\bigclock|display01|display1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|display1|Mux0~0_combout\ = ( \bigclock|display01|Div0|auto_generated|divider|quotient[3]~3_combout\ ) # ( !\bigclock|display01|Div0|auto_generated|divider|quotient[3]~3_combout\ & ( 
-- (!\bigclock|display01|Div0|auto_generated|divider|quotient[1]~1_combout\ & ((\bigclock|display01|Div0|auto_generated|divider|quotient[2]~2_combout\))) # (\bigclock|display01|Div0|auto_generated|divider|quotient[1]~1_combout\ & 
-- ((!\bigclock|display01|Div0|auto_generated|divider|quotient[0]~0_combout\) # (!\bigclock|display01|Div0|auto_generated|divider|quotient[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111101110001100111110111011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datab => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\,
	datad => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\,
	dataf => \bigclock|display01|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\,
	combout => \bigclock|display01|display1|Mux0~0_combout\);

-- Location: MLABCELL_X42_Y3_N39
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ = ( \bigclock|hour_s\(0) & ( (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~5_sumout\) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\bigclock|hour_s\(0) & ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~5_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	dataf => \bigclock|ALT_INV_hour_s\(0),
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\);

-- Location: MLABCELL_X42_Y3_N33
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\ & ( (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~9_sumout\) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\ & ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|op_7~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~1_combout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\);

-- Location: MLABCELL_X42_Y3_N15
\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ = (!\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\,
	datad => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\);

-- Location: MLABCELL_X42_Y3_N48
\bigclock|display01|display2|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|display2|Mux6~0_combout\ = ( !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & ( \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ & ( 
-- (!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\) ) ) ) # ( 
-- !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & ( !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ & ( (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & 
-- !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	datae => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	combout => \bigclock|display01|display2|Mux6~0_combout\);

-- Location: MLABCELL_X42_Y3_N6
\bigclock|display01|display2|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|display2|Mux5~0_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ & ( !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ $ 
-- (!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	combout => \bigclock|display01|display2|Mux5~0_combout\);

-- Location: MLABCELL_X42_Y3_N27
\bigclock|display01|display2|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|display2|Mux4~0_combout\ = ( !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ & ( (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & 
-- !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	combout => \bigclock|display01|display2|Mux4~0_combout\);

-- Location: MLABCELL_X42_Y3_N21
\bigclock|display01|display2|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|display2|Mux3~0_combout\ = ( !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & 
-- (!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ $ (!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\))) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ & \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100100101001000000000000000000101001001010010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	datae => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	combout => \bigclock|display01|display2|Mux3~0_combout\);

-- Location: MLABCELL_X42_Y3_N3
\bigclock|display01|display2|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|display2|Mux2~0_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ & ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\) # 
-- (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\) ) ) # ( !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ & ( \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	combout => \bigclock|display01|display2|Mux2~0_combout\);

-- Location: MLABCELL_X42_Y3_N42
\bigclock|display01|display2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|display2|Mux1~0_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & 
-- ((!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\))) ) ) # ( 
-- !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & ( (!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & (!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ & 
-- \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	combout => \bigclock|display01|display2|Mux1~0_combout\);

-- Location: MLABCELL_X42_Y3_N45
\bigclock|display01|display2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display01|display2|Mux0~0_combout\ = ( \bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & ( ((!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\) # 
-- (!\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\)) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\) ) ) # ( 
-- !\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & ( (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\) # (\bigclock|display01|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011111111101111111011111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	datab => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	datac => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	dataf => \bigclock|display01|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	combout => \bigclock|display01|display2|Mux0~0_combout\);

-- Location: FF_X43_Y6_N28
\bigclock|minute_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \bigclock|minute_s~36_combout\,
	clrn => \bigclock|rst_n_s\(1),
	sclr => \bigclock|minute_s[19]~7_combout\,
	ena => \bigclock|minute_s[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bigclock|minute_s\(5));

-- Location: LABCELL_X43_Y3_N30
\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ = SUM(( \bigclock|minute_s[3]~DUPLICATE_q\ ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ = CARRY(( \bigclock|minute_s[3]~DUPLICATE_q\ ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s[3]~DUPLICATE_q\,
	cin => GND,
	sharein => GND,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	shareout => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\);

-- Location: LABCELL_X43_Y3_N33
\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\ = SUM(( \bigclock|minute_s[4]~DUPLICATE_q\ ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\ = CARRY(( \bigclock|minute_s[4]~DUPLICATE_q\ ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s[4]~DUPLICATE_q\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	sharein => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\,
	shareout => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\);

-- Location: LABCELL_X43_Y3_N36
\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ = SUM(( !\bigclock|minute_s\(5) ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\ ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ = CARRY(( !\bigclock|minute_s\(5) ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\ ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ = SHARE(\bigclock|minute_s\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s\(5),
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\,
	sharein => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	shareout => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\);

-- Location: LABCELL_X43_Y3_N39
\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\ = SUM(( \bigclock|minute_s[6]~DUPLICATE_q\ ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\ = CARRY(( \bigclock|minute_s[6]~DUPLICATE_q\ ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s[6]~DUPLICATE_q\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	sharein => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\,
	shareout => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\);

-- Location: LABCELL_X43_Y3_N42
\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ = SUM(( VCC ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\ ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\,
	sharein => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\);

-- Location: LABCELL_X43_Y3_N15
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\ = ( \bigclock|minute_s[6]~DUPLICATE_q\ & ( \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \bigclock|ALT_INV_minute_s[6]~DUPLICATE_q\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\);

-- Location: LABCELL_X43_Y3_N18
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\ & ( 
-- !\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~9_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\);

-- Location: LABCELL_X43_Y3_N0
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\ = ( !\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~17_sumout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\);

-- Location: LABCELL_X43_Y3_N51
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \bigclock|minute_s[4]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s[4]~DUPLICATE_q\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\);

-- Location: LABCELL_X44_Y3_N0
\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~18_cout\);

-- Location: LABCELL_X44_Y3_N3
\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \bigclock|minute_s\(2) ) + ( VCC ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~18_cout\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~6\ = CARRY(( \bigclock|minute_s\(2) ) + ( VCC ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s\(2),
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~18_cout\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X44_Y3_N6
\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # (\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\bigclock|minute_s[3]~DUPLICATE_q\)) ) + ( GND ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~6\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # (\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\bigclock|minute_s[3]~DUPLICATE_q\)) ) + ( GND ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s[3]~DUPLICATE_q\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~6\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X44_Y3_N9
\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( VCC ) + ( (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\) ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~10\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~26\ = CARRY(( VCC ) + ( (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\) ) 
-- + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~22_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~23_combout\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~10\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X44_Y3_N12
\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\)) # (\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\bigclock|minute_s\(5)))) ) + ( GND ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~26\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\)) # (\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\bigclock|minute_s\(5)))) ) + ( GND ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|ALT_INV_minute_s\(5),
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~26\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X44_Y3_N15
\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( VCC ) + ( (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\) ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~22\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~14\ = CARRY(( VCC ) + ( (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\) ) 
-- + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~22\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X44_Y3_N18
\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~14\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X43_Y3_N21
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\ = (!\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\);

-- Location: LABCELL_X43_Y3_N57
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\ = ( \bigclock|minute_s\(5) & ( \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \bigclock|ALT_INV_minute_s\(5),
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\);

-- Location: LABCELL_X43_Y3_N27
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\ & ( 
-- (!\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) # (\bigclock|minute_s[4]~DUPLICATE_q\) ) ) # ( !\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\ & ( 
-- (\bigclock|minute_s[4]~DUPLICATE_q\ & \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s[4]~DUPLICATE_q\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~17_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\);

-- Location: LABCELL_X43_Y3_N24
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[21]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ & ( 
-- (!\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) # (\bigclock|minute_s[3]~DUPLICATE_q\) ) ) # ( !\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ & ( 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \bigclock|minute_s[3]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|ALT_INV_minute_s[3]~DUPLICATE_q\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\);

-- Location: LABCELL_X44_Y3_N30
\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X44_Y3_N33
\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \bigclock|minute_s\(1) ) + ( VCC ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~22_cout\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~6\ = CARRY(( \bigclock|minute_s\(1) ) + ( VCC ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s\(1),
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X44_Y3_N36
\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|minute_s\(2))) ) + ( GND ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~6\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|minute_s\(2))) ) + ( GND ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|ALT_INV_minute_s\(2),
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~6\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X44_Y3_N39
\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( VCC ) + ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\)) ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~10\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~14\ = CARRY(( VCC ) + ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\)) ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~10\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X44_Y3_N42
\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( GND ) + ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~25_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\)) ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~14\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~30\ = CARRY(( GND ) + ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~25_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\)) ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~14\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X44_Y3_N45
\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~21_sumout\)))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\)) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\))) ) + ( 
-- VCC ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~30\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~21_sumout\)))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\)) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\))) ) + ( 
-- VCC ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~14_combout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~15_combout\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~30\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X44_Y3_N48
\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( VCC ) + ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\)) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\))) ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~26\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~18\ = CARRY(( VCC ) + ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\)) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\))) ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110000000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~26\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X44_Y3_N51
\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~18\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X45_Y3_N3
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\ = ( !\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\);

-- Location: LABCELL_X44_Y3_N24
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\ & ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\ & ( (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\);

-- Location: MLABCELL_X45_Y3_N51
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[40]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\ & ( (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~17_sumout\) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\) ) ) # ( !\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~17_sumout\)) # (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~9_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~12_combout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\);

-- Location: LABCELL_X44_Y3_N54
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[31]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~21_sumout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\)) ) ) # ( !\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~21_sumout\ & ( 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~14_combout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~15_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\);

-- Location: MLABCELL_X45_Y3_N57
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\ = (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\);

-- Location: MLABCELL_X45_Y3_N54
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\ = (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\);

-- Location: LABCELL_X44_Y3_N57
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[29]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\) ) ) # ( !\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~9_sumout\ & ( (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\);

-- Location: LABCELL_X44_Y3_N27
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[28]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\ = ( \bigclock|minute_s\(2) & ( (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~5_sumout\) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\bigclock|minute_s\(2) & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|display02|Mod0|auto_generated|divider|divider|op_5~5_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \bigclock|ALT_INV_minute_s\(2),
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\);

-- Location: MLABCELL_X45_Y3_N12
\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~26_cout\);

-- Location: MLABCELL_X45_Y3_N15
\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( \bigclock|minute_s[0]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~26_cout\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~6\ = CARRY(( \bigclock|minute_s[0]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s[0]~DUPLICATE_q\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~26_cout\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~6\);

-- Location: MLABCELL_X45_Y3_N18
\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|minute_s\(1))) ) + ( GND ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~6\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|minute_s\(1))) ) + ( GND ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|ALT_INV_minute_s\(1),
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~6\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~10\);

-- Location: MLABCELL_X45_Y3_N21
\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( VCC ) + ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\)) ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~10\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~14\ = CARRY(( VCC ) + ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\)) ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~10\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~14\);

-- Location: MLABCELL_X45_Y3_N24
\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( GND ) + ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\)) ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~14\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~18\ = CARRY(( GND ) + ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\)) ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[29]~7_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~14\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~18\);

-- Location: MLABCELL_X45_Y3_N27
\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~29_sumout\)) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~18\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~29_sumout\)) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~18_combout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~18\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~34\);

-- Location: MLABCELL_X45_Y3_N30
\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( VCC ) + ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\)) ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~34\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~30\ = CARRY(( VCC ) + ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\)) ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~34\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~30\);

-- Location: MLABCELL_X45_Y3_N33
\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( VCC ) + ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~17_sumout\)) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\)))) ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~30\ ))
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~22\ = CARRY(( VCC ) + ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~17_sumout\)) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\)))) ) + ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~9_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~12_combout\,
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~30\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~22\);

-- Location: MLABCELL_X45_Y3_N36
\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~22\,
	sumout => \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: MLABCELL_X45_Y3_N42
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[47]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~25_sumout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~29_sumout\)))) # (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\)))) ) ) # ( !\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~25_sumout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~29_sumout\)))) # (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\);

-- Location: MLABCELL_X45_Y3_N48
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[38]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\ = (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~29_sumout\)))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\)) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010110111111000101011011111100010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~18_combout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\);

-- Location: MLABCELL_X45_Y3_N45
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~13_sumout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~17_sumout\)))) # (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\)))) ) ) # ( !\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~13_sumout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~17_sumout\)))) # (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100101110001111110010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[29]~7_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\);

-- Location: MLABCELL_X45_Y3_N9
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[36]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\ ) ) # ( 
-- !\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\);

-- Location: MLABCELL_X45_Y3_N0
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[35]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \bigclock|minute_s\(1) ) ) # ( 
-- !\bigclock|display02|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \bigclock|ALT_INV_minute_s\(1),
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\);

-- Location: LABCELL_X47_Y3_N30
\bigclock|display02|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Add0~29_sumout\ = SUM(( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|minute_s[0]~DUPLICATE_q\ $ (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) ) + ( !VCC ) + ( !VCC 
-- ))
-- \bigclock|display02|Add0~30\ = CARRY(( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|minute_s[0]~DUPLICATE_q\ $ (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display02|Add0~31\ = SHARE(((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~5_sumout\) # (\bigclock|minute_s[0]~DUPLICATE_q\)) # (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101111100000000000000000000101010100000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|ALT_INV_minute_s[0]~DUPLICATE_q\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \bigclock|display02|Add0~29_sumout\,
	cout => \bigclock|display02|Add0~30\,
	shareout => \bigclock|display02|Add0~31\);

-- Location: LABCELL_X47_Y3_N33
\bigclock|display02|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Add0~25_sumout\ = SUM(( !\bigclock|minute_s\(1) $ (((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\))))) ) + ( \bigclock|display02|Add0~31\ ) + ( \bigclock|display02|Add0~30\ ))
-- \bigclock|display02|Add0~26\ = CARRY(( !\bigclock|minute_s\(1) $ (((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\))))) ) + ( \bigclock|display02|Add0~31\ ) + ( \bigclock|display02|Add0~30\ ))
-- \bigclock|display02|Add0~27\ = SHARE((\bigclock|minute_s\(1) & ((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100010010000000000000000000001100011010010011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \bigclock|ALT_INV_minute_s\(1),
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~1_combout\,
	cin => \bigclock|display02|Add0~30\,
	sharein => \bigclock|display02|Add0~31\,
	sumout => \bigclock|display02|Add0~25_sumout\,
	cout => \bigclock|display02|Add0~26\,
	shareout => \bigclock|display02|Add0~27\);

-- Location: LABCELL_X47_Y3_N36
\bigclock|display02|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Add0~21_sumout\ = SUM(( !\bigclock|minute_s\(2) $ (((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\)))) ) + ( \bigclock|display02|Add0~27\ ) + ( \bigclock|display02|Add0~26\ ))
-- \bigclock|display02|Add0~22\ = CARRY(( !\bigclock|minute_s\(2) $ (((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\)))) ) + ( \bigclock|display02|Add0~27\ ) + ( \bigclock|display02|Add0~26\ ))
-- \bigclock|display02|Add0~23\ = SHARE((\bigclock|minute_s\(2) & ((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101000000010000000000000000001010100101011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s\(2),
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	cin => \bigclock|display02|Add0~26\,
	sharein => \bigclock|display02|Add0~27\,
	sumout => \bigclock|display02|Add0~21_sumout\,
	cout => \bigclock|display02|Add0~22\,
	shareout => \bigclock|display02|Add0~23\);

-- Location: LABCELL_X47_Y3_N39
\bigclock|display02|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Add0~17_sumout\ = SUM(( !\bigclock|minute_s[3]~DUPLICATE_q\ $ (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\) ) + ( \bigclock|display02|Add0~23\ ) + ( \bigclock|display02|Add0~22\ ))
-- \bigclock|display02|Add0~18\ = CARRY(( !\bigclock|minute_s[3]~DUPLICATE_q\ $ (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\) ) + ( \bigclock|display02|Add0~23\ ) + ( \bigclock|display02|Add0~22\ ))
-- \bigclock|display02|Add0~19\ = SHARE((\bigclock|minute_s[3]~DUPLICATE_q\ & !\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s[3]~DUPLICATE_q\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	cin => \bigclock|display02|Add0~22\,
	sharein => \bigclock|display02|Add0~23\,
	sumout => \bigclock|display02|Add0~17_sumout\,
	cout => \bigclock|display02|Add0~18\,
	shareout => \bigclock|display02|Add0~19\);

-- Location: LABCELL_X47_Y3_N42
\bigclock|display02|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Add0~13_sumout\ = SUM(( !\bigclock|minute_s[4]~DUPLICATE_q\ $ (((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~33_sumout\)) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\))))) ) + ( \bigclock|display02|Add0~19\ ) + ( \bigclock|display02|Add0~18\ ))
-- \bigclock|display02|Add0~14\ = CARRY(( !\bigclock|minute_s[4]~DUPLICATE_q\ $ (((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~33_sumout\)) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\))))) ) + ( \bigclock|display02|Add0~19\ ) + ( \bigclock|display02|Add0~18\ ))
-- \bigclock|display02|Add0~15\ = SHARE((\bigclock|minute_s[4]~DUPLICATE_q\ & ((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~33_sumout\)) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001010100000000000000000000001001101010010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s[4]~DUPLICATE_q\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~21_combout\,
	cin => \bigclock|display02|Add0~18\,
	sharein => \bigclock|display02|Add0~19\,
	sumout => \bigclock|display02|Add0~13_sumout\,
	cout => \bigclock|display02|Add0~14\,
	shareout => \bigclock|display02|Add0~15\);

-- Location: LABCELL_X47_Y3_N45
\bigclock|display02|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Add0~9_sumout\ = SUM(( !\bigclock|minute_s\(5) $ (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\) ) + ( \bigclock|display02|Add0~15\ ) + ( \bigclock|display02|Add0~14\ ))
-- \bigclock|display02|Add0~10\ = CARRY(( !\bigclock|minute_s\(5) $ (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\) ) + ( \bigclock|display02|Add0~15\ ) + ( \bigclock|display02|Add0~14\ ))
-- \bigclock|display02|Add0~11\ = SHARE((\bigclock|minute_s\(5) & !\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_minute_s\(5),
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~17_combout\,
	cin => \bigclock|display02|Add0~14\,
	sharein => \bigclock|display02|Add0~15\,
	sumout => \bigclock|display02|Add0~9_sumout\,
	cout => \bigclock|display02|Add0~10\,
	shareout => \bigclock|display02|Add0~11\);

-- Location: LABCELL_X47_Y3_N48
\bigclock|display02|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Add0~5_sumout\ = SUM(( !\bigclock|minute_s[6]~DUPLICATE_q\ $ (((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\)))) ) + ( \bigclock|display02|Add0~11\ ) + ( \bigclock|display02|Add0~10\ ))
-- \bigclock|display02|Add0~6\ = CARRY(( !\bigclock|minute_s[6]~DUPLICATE_q\ $ (((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\)))) ) + ( \bigclock|display02|Add0~11\ ) + ( \bigclock|display02|Add0~10\ ))
-- \bigclock|display02|Add0~7\ = SHARE((\bigclock|minute_s[6]~DUPLICATE_q\ & ((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101000000010000000000000000001010100101011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s[6]~DUPLICATE_q\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \bigclock|display02|Add0~10\,
	sharein => \bigclock|display02|Add0~11\,
	sumout => \bigclock|display02|Add0~5_sumout\,
	cout => \bigclock|display02|Add0~6\,
	shareout => \bigclock|display02|Add0~7\);

-- Location: LABCELL_X47_Y3_N51
\bigclock|display02|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Add0~1_sumout\ = SUM(( VCC ) + ( \bigclock|display02|Add0~7\ ) + ( \bigclock|display02|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display02|Add0~6\,
	sharein => \bigclock|display02|Add0~7\,
	sumout => \bigclock|display02|Add0~1_sumout\);

-- Location: LABCELL_X52_Y2_N0
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\bigclock|display02|Add0~1_sumout\ $ (!\bigclock|display02|Add0~29_sumout\) ) + ( \bigclock|display02|Add0~1_sumout\ ) + ( !VCC ))
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\bigclock|display02|Add0~1_sumout\ $ (!\bigclock|display02|Add0~29_sumout\) ) + ( \bigclock|display02|Add0~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display02|ALT_INV_Add0~29_sumout\,
	cin => GND,
	sumout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: LABCELL_X52_Y2_N3
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( GND ) + ( !\bigclock|display02|Add0~1_sumout\ $ (!\bigclock|display02|Add0~25_sumout\) ) + ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~30\ ))
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( GND ) + ( !\bigclock|display02|Add0~1_sumout\ $ (!\bigclock|display02|Add0~25_sumout\) ) + ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|ALT_INV_Add0~1_sumout\,
	dataf => \bigclock|display02|ALT_INV_Add0~25_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: LABCELL_X52_Y2_N6
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( GND ) + ( !\bigclock|display02|Add0~1_sumout\ $ (!\bigclock|display02|Add0~21_sumout\) ) + ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( GND ) + ( !\bigclock|display02|Add0~1_sumout\ $ (!\bigclock|display02|Add0~21_sumout\) ) + ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|ALT_INV_Add0~1_sumout\,
	dataf => \bigclock|display02|ALT_INV_Add0~21_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: LABCELL_X52_Y2_N9
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( GND ) + ( !\bigclock|display02|Add0~1_sumout\ $ (!\bigclock|display02|Add0~17_sumout\) ) + ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~22\ ))
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~18\ = CARRY(( GND ) + ( !\bigclock|display02|Add0~1_sumout\ $ (!\bigclock|display02|Add0~17_sumout\) ) + ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|ALT_INV_Add0~1_sumout\,
	dataf => \bigclock|display02|ALT_INV_Add0~17_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~18\);

-- Location: LABCELL_X52_Y2_N12
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( !\bigclock|display02|Add0~1_sumout\ $ (!\bigclock|display02|Add0~13_sumout\) ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~18\ ))
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( !\bigclock|display02|Add0~1_sumout\ $ (!\bigclock|display02|Add0~13_sumout\) ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display02|ALT_INV_Add0~13_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~18\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: LABCELL_X52_Y2_N15
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( !\bigclock|display02|Add0~1_sumout\ $ (!\bigclock|display02|Add0~9_sumout\) ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~2\ = CARRY(( !\bigclock|display02|Add0~1_sumout\ $ (!\bigclock|display02|Add0~9_sumout\) ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display02|ALT_INV_Add0~9_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~2\);

-- Location: LABCELL_X52_Y2_N18
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( !\bigclock|display02|Add0~1_sumout\ $ (!\bigclock|display02|Add0~5_sumout\) ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~2\ ))
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( !\bigclock|display02|Add0~1_sumout\ $ (!\bigclock|display02|Add0~5_sumout\) ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display02|ALT_INV_Add0~5_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~2\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: LABCELL_X52_Y2_N21
\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( GND ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\);

-- Location: LABCELL_X52_Y2_N30
\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ = SUM(( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ = CARRY(( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	shareout => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\);

-- Location: LABCELL_X52_Y2_N33
\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ = SUM(( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ = CARRY(( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	sharein => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	shareout => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\);

-- Location: LABCELL_X52_Y2_N36
\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ = SUM(( !\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ = CARRY(( !\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ = SHARE(\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	sharein => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	shareout => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\);

-- Location: LABCELL_X52_Y2_N39
\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\ = SUM(( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ = CARRY(( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	sharein => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\,
	shareout => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\);

-- Location: LABCELL_X52_Y2_N42
\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ = SUM(( VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ ) + ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\,
	sharein => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\);

-- Location: LABCELL_X52_Y2_N27
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\ = (\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ & \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\);

-- Location: LABCELL_X52_Y2_N54
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\ = (!\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\);

-- Location: LABCELL_X50_Y2_N30
\bigclock|display02|Div0|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X50_Y2_N33
\bigclock|display02|Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_5~26_cout\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X50_Y2_N36
\bigclock|display02|Div0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # (\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_5~22\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_5~6\ = CARRY(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # (\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X50_Y2_N39
\bigclock|display02|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\) ) + ( 
-- VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_5~6\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\) ) + ( VCC ) 
-- + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~22_combout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~21_combout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~6\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X50_Y2_N42
\bigclock|display02|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\))) # (\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_5~10\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\))) # (\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X50_Y2_N45
\bigclock|display02|Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( VCC ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( VCC ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X50_Y2_N48
\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X50_Y2_N24
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ & ( 
-- !\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\);

-- Location: LABCELL_X52_Y2_N57
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\ = (\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\);

-- Location: LABCELL_X52_Y2_N24
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\ = (!\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\))) # (\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\);

-- Location: LABCELL_X52_Y2_N48
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ & ( 
-- !\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\);

-- Location: LABCELL_X52_Y2_N51
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\ = (\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\);

-- Location: LABCELL_X50_Y2_N0
\bigclock|display02|Div0|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X50_Y2_N3
\bigclock|display02|Div0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~30_cout\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~26\ = CARRY(( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~30_cout\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X50_Y2_N6
\bigclock|display02|Div0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~26\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~22\ = CARRY(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~26\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X50_Y2_N9
\bigclock|display02|Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~5_sumout\)) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~22\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~5_sumout\)) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~2_combout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~3_combout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~22\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X50_Y2_N12
\bigclock|display02|Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~10\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~9_combout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X50_Y2_N15
\bigclock|display02|Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( VCC ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\)) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\))) ) + ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~14\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( VCC ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\)) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\))) ) + ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~13_combout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~14_combout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X50_Y2_N18
\bigclock|display02|Div0|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|op_5~17_sumout\)))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\ & 
-- (!\bigclock|display02|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\))) ) + ( VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~18\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X50_Y2_N21
\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X49_Y2_N48
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\ = (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~13_sumout\ & !\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\);

-- Location: LABCELL_X50_Y2_N54
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\ & ( \bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\ & ( (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~13_combout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~14_combout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\);

-- Location: MLABCELL_X49_Y2_N15
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\);

-- Location: MLABCELL_X49_Y2_N6
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\ & ( \bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~9_combout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\);

-- Location: LABCELL_X50_Y2_N27
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[25]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\ & ( (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~5_sumout\) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\ & ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\bigclock|display02|Div0|auto_generated|divider|divider|op_5~5_sumout\))) # (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~3_combout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~2_combout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\);

-- Location: MLABCELL_X49_Y2_N12
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\ = (!\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|display02|Div0|auto_generated|divider|divider|op_5~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\);

-- Location: LABCELL_X50_Y2_N57
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\ = (\bigclock|display02|Div0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\);

-- Location: MLABCELL_X49_Y2_N24
\bigclock|display02|Div0|auto_generated|divider|divider|op_7~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~30_cout\);

-- Location: MLABCELL_X49_Y2_N27
\bigclock|display02|Div0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~30_cout\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~26\ = CARRY(( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~30_cout\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~26\);

-- Location: MLABCELL_X49_Y2_N30
\bigclock|display02|Div0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~26\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~22\ = CARRY(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~26\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~22\);

-- Location: MLABCELL_X49_Y2_N33
\bigclock|display02|Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~21_sumout\)) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~22\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~21_sumout\)) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~17_combout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~18_combout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~22\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~18\);

-- Location: MLABCELL_X49_Y2_N36
\bigclock|display02|Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~18\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~4_combout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~18\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~10\);

-- Location: MLABCELL_X49_Y2_N39
\bigclock|display02|Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( VCC ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\)) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\))) ) + ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~10\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( VCC ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\)) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\))) ) + ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~8_combout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~10_combout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~10\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~14\);

-- Location: MLABCELL_X49_Y2_N42
\bigclock|display02|Div0|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~17_sumout\)) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~12_combout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~14\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~6_cout\);

-- Location: MLABCELL_X49_Y2_N45
\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: MLABCELL_X49_Y2_N54
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~13_sumout\ & ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\);

-- Location: MLABCELL_X49_Y2_N51
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~10_combout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~8_combout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\);

-- Location: MLABCELL_X49_Y2_N57
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~9_sumout\ & ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\);

-- Location: MLABCELL_X49_Y2_N3
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~4_combout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\);

-- Location: MLABCELL_X49_Y2_N9
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[31]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\ & ( (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~21_sumout\) ) ) # ( !\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\ & ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~21_sumout\)) # (\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~18_combout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~17_combout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\);

-- Location: MLABCELL_X49_Y2_N18
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~25_sumout\ & ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\);

-- Location: MLABCELL_X49_Y2_N21
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ & ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\);

-- Location: LABCELL_X48_Y2_N0
\bigclock|display02|Div0|auto_generated|divider|divider|op_8~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~30_cout\);

-- Location: LABCELL_X48_Y2_N3
\bigclock|display02|Div0|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~30_cout\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~26\ = CARRY(( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~30_cout\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X48_Y2_N6
\bigclock|display02|Div0|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~26\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~26\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X48_Y2_N9
\bigclock|display02|Div0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~21_sumout\)) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~22\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~21_sumout\)) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~23_combout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~22\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X48_Y2_N12
\bigclock|display02|Div0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|op_7~17_sumout\))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~18\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~14\ = CARRY(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|op_7~17_sumout\))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~19_combout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~18\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X48_Y2_N15
\bigclock|display02|Div0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~14\ ))
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~1_combout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~5_combout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~14\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X48_Y2_N18
\bigclock|display02|Div0|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( VCC ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|op_7~13_sumout\)))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\)) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\))) ) + ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~7_combout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~11_combout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~10\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X48_Y2_N21
\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X49_Y2_N0
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\ = (!\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & \bigclock|display02|Div0|auto_generated|divider|divider|op_7~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\);

-- Location: LABCELL_X47_Y2_N33
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\ & ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( 
-- !\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\ & ( (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~5_combout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~1_combout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\);

-- Location: LABCELL_X48_Y2_N51
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~17_sumout\ & ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\);

-- Location: LABCELL_X48_Y2_N57
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\ = (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~19_combout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\);

-- Location: LABCELL_X48_Y2_N48
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[37]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\ & ( (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~21_sumout\) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\ & ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~21_sumout\)) # (\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~23_combout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\);

-- Location: LABCELL_X48_Y2_N54
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\ = (!\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & \bigclock|display02|Div0|auto_generated|divider|divider|op_7~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\);

-- Location: LABCELL_X47_Y2_N30
\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ & ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\);

-- Location: LABCELL_X48_Y2_N24
\bigclock|display02|Div0|auto_generated|divider|divider|op_9~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_9~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~30_cout\);

-- Location: LABCELL_X48_Y2_N27
\bigclock|display02|Div0|auto_generated|divider|divider|op_9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_9~26_cout\ = CARRY(( \bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_9~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~30_cout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~26_cout\);

-- Location: LABCELL_X48_Y2_N30
\bigclock|display02|Div0|auto_generated|divider|divider|op_9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_9~22_cout\ = CARRY(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~26_cout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~22_cout\);

-- Location: LABCELL_X48_Y2_N33
\bigclock|display02|Div0|auto_generated|divider|divider|op_9~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_9~18_cout\ = CARRY(( VCC ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|op_8~21_sumout\)) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\)))) ) + ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~26_combout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~27_combout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~22_cout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~18_cout\);

-- Location: LABCELL_X48_Y2_N36
\bigclock|display02|Div0|auto_generated|divider|divider|op_9~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_9~14_cout\ = CARRY(( GND ) + ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\bigclock|display02|Div0|auto_generated|divider|divider|op_8~17_sumout\))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\)) ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_9~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~25_combout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~18_cout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~14_cout\);

-- Location: LABCELL_X48_Y2_N39
\bigclock|display02|Div0|auto_generated|divider|divider|op_9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_9~10_cout\ = CARRY(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|divider|op_8~13_sumout\)) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_9~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~20_combout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~14_cout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~10_cout\);

-- Location: LABCELL_X48_Y2_N42
\bigclock|display02|Div0|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\)) # (\bigclock|display02|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\))) ) + ( VCC 
-- ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_9~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~0_combout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~6_combout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~10_cout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X48_Y2_N45
\bigclock|display02|Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X47_Y2_N0
\bigclock|display02|Div0|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|op_1~1_sumout\ = SUM(( \bigclock|display02|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \bigclock|display02|Div0|auto_generated|divider|op_1~2\ = CARRY(( \bigclock|display02|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => GND,
	sumout => \bigclock|display02|Div0|auto_generated|divider|op_1~1_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|op_1~2\);

-- Location: LABCELL_X47_Y2_N3
\bigclock|display02|Div0|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\ = SUM(( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|op_1~2\ ))
-- \bigclock|display02|Div0|auto_generated|divider|op_1~6\ = CARRY(( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|op_1~2\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|op_1~6\);

-- Location: LABCELL_X47_Y2_N6
\bigclock|display02|Div0|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ = SUM(( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|op_1~6\ ))
-- \bigclock|display02|Div0|auto_generated|divider|op_1~10\ = CARRY(( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|op_1~6\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\,
	cout => \bigclock|display02|Div0|auto_generated|divider|op_1~10\);

-- Location: LABCELL_X47_Y2_N42
\bigclock|display02|Div0|auto_generated|divider|quotient[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|quotient[2]~2_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ & ( (!\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\bigclock|display02|Add0~1_sumout\) 
-- ) ) # ( !\bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ & ( (!\bigclock|display02|Add0~1_sumout\ & !\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|quotient[2]~2_combout\);

-- Location: LABCELL_X47_Y2_N9
\bigclock|display02|Div0|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|op_1~13_sumout\ = SUM(( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \bigclock|display02|Div0|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \bigclock|display02|Div0|auto_generated|divider|op_1~10\,
	sumout => \bigclock|display02|Div0|auto_generated|divider|op_1~13_sumout\);

-- Location: LABCELL_X47_Y2_N15
\bigclock|display02|Div0|auto_generated|divider|quotient[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|quotient[3]~3_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\bigclock|display02|Add0~1_sumout\ & \bigclock|display02|Div0|auto_generated|divider|op_1~13_sumout\) ) 
-- ) # ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\bigclock|display02|Add0~1_sumout\) # (\bigclock|display02|Div0|auto_generated|divider|op_1~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|quotient[3]~3_combout\);

-- Location: LABCELL_X47_Y2_N45
\bigclock|display02|Div0|auto_generated|divider|quotient[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|quotient[1]~1_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\bigclock|display02|Add0~1_sumout\ & \bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\) ) ) 
-- # ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\bigclock|display02|Add0~1_sumout\) # (\bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|ALT_INV_Add0~1_sumout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LABCELL_X47_Y2_N48
\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (\bigclock|display02|Add0~1_sumout\ & \bigclock|display02|Div0|auto_generated|divider|op_1~1_sumout\) ) ) 
-- # ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\bigclock|display02|Add0~1_sumout\) # (\bigclock|display02|Div0|auto_generated|divider|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display02|ALT_INV_Add0~1_sumout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LABCELL_X47_Y2_N51
\bigclock|display02|display1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|display1|Mux6~0_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ & ( (!\bigclock|display02|Div0|auto_generated|divider|quotient[2]~2_combout\ & 
-- (!\bigclock|display02|Div0|auto_generated|divider|quotient[3]~3_combout\ & !\bigclock|display02|Div0|auto_generated|divider|quotient[1]~1_combout\)) ) ) # ( !\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ & ( 
-- (\bigclock|display02|Div0|auto_generated|divider|quotient[2]~2_combout\ & (!\bigclock|display02|Div0|auto_generated|divider|quotient[3]~3_combout\ & !\bigclock|display02|Div0|auto_generated|divider|quotient[1]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	combout => \bigclock|display02|display1|Mux6~0_combout\);

-- Location: LABCELL_X47_Y2_N18
\bigclock|display02|display1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|display1|Mux5~0_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- (\bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ & (\bigclock|display02|Add0~1_sumout\ & (!\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ $ (!\bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\)))) ) ) ) # 
-- ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (\bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ & (\bigclock|display02|Add0~1_sumout\ 
-- & (!\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ $ (!\bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\)))) ) ) ) # ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- !\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\bigclock|display02|Add0~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\)) # (\bigclock|display02|Add0~1_sumout\ & 
-- (\bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ & (!\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ $ (!\bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\)))) ) ) ) # ( 
-- !\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\bigclock|display02|Add0~1_sumout\ & 
-- (!\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\)) # (\bigclock|display02|Add0~1_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ & (!\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ $ 
-- (!\bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000010010010101010001001000000000000100100000000000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datad => \bigclock|display02|ALT_INV_Add0~1_sumout\,
	datae => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \bigclock|display02|display1|Mux5~0_combout\);

-- Location: LABCELL_X47_Y2_N24
\bigclock|display02|display1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|display1|Mux4~0_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- (!\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ & (!\bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\ & \bigclock|display02|Add0~1_sumout\))) ) ) ) # ( 
-- !\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ & 
-- ((!\bigclock|display02|Add0~1_sumout\) # ((!\bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ & \bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\)))) ) ) ) # ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ & 
-- (!\bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ & (\bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\ & \bigclock|display02|Add0~1_sumout\))) ) ) ) # ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ & (!\bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ & 
-- (\bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\ & \bigclock|display02|Add0~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100010101010000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datad => \bigclock|display02|ALT_INV_Add0~1_sumout\,
	datae => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \bigclock|display02|display1|Mux4~0_combout\);

-- Location: LABCELL_X47_Y2_N54
\bigclock|display02|display1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|display1|Mux3~0_combout\ = ( !\bigclock|display02|Div0|auto_generated|divider|quotient[3]~3_combout\ & ( (!\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ & 
-- (\bigclock|display02|Div0|auto_generated|divider|quotient[2]~2_combout\ & !\bigclock|display02|Div0|auto_generated|divider|quotient[1]~1_combout\)) # (\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ & 
-- (!\bigclock|display02|Div0|auto_generated|divider|quotient[2]~2_combout\ $ (\bigclock|display02|Div0|auto_generated|divider|quotient[1]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011000010001011001100001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\,
	combout => \bigclock|display02|display1|Mux3~0_combout\);

-- Location: LABCELL_X47_Y2_N36
\bigclock|display02|display1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|display1|Mux2~0_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- ((\bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ & (!\bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\ & \bigclock|display02|Add0~1_sumout\))) # (\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\) ) ) ) # 
-- ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( ((\bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ & 
-- (!\bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\ & \bigclock|display02|Add0~1_sumout\))) # (\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\) ) ) ) # ( 
-- \bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( ((!\bigclock|display02|Add0~1_sumout\) # 
-- ((\bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ & !\bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\))) # (\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\) ) ) ) # ( 
-- !\bigclock|display02|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\bigclock|display02|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( ((\bigclock|display02|Div0|auto_generated|divider|op_1~9_sumout\ & 
-- (!\bigclock|display02|Div0|auto_generated|divider|op_1~5_sumout\ & \bigclock|display02|Add0~1_sumout\))) # (\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110101111111110111010101010101011101010101010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datab => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datad => \bigclock|display02|ALT_INV_Add0~1_sumout\,
	datae => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \bigclock|display02|display1|Mux2~0_combout\);

-- Location: LABCELL_X47_Y2_N57
\bigclock|display02|display1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|display1|Mux1~0_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ & ( (!\bigclock|display02|Div0|auto_generated|divider|quotient[3]~3_combout\ & 
-- ((!\bigclock|display02|Div0|auto_generated|divider|quotient[2]~2_combout\) # (\bigclock|display02|Div0|auto_generated|divider|quotient[1]~1_combout\))) ) ) # ( !\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\ & ( 
-- (!\bigclock|display02|Div0|auto_generated|divider|quotient[2]~2_combout\ & (!\bigclock|display02|Div0|auto_generated|divider|quotient[3]~3_combout\ & \bigclock|display02|Div0|auto_generated|divider|quotient[1]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	combout => \bigclock|display02|display1|Mux1~0_combout\);

-- Location: LABCELL_X47_Y2_N12
\bigclock|display02|display1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|display1|Mux0~0_combout\ = ( \bigclock|display02|Div0|auto_generated|divider|quotient[3]~3_combout\ ) # ( !\bigclock|display02|Div0|auto_generated|divider|quotient[3]~3_combout\ & ( 
-- (!\bigclock|display02|Div0|auto_generated|divider|quotient[2]~2_combout\ & ((\bigclock|display02|Div0|auto_generated|divider|quotient[1]~1_combout\))) # (\bigclock|display02|Div0|auto_generated|divider|quotient[2]~2_combout\ & 
-- ((!\bigclock|display02|Div0|auto_generated|divider|quotient[0]~0_combout\) # (!\bigclock|display02|Div0|auto_generated|divider|quotient[1]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111100001100111111110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\,
	datac => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datad => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\,
	dataf => \bigclock|display02|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\,
	combout => \bigclock|display02|display1|Mux0~0_combout\);

-- Location: LABCELL_X47_Y3_N21
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ & ( (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~13_sumout\) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\);

-- Location: LABCELL_X47_Y3_N27
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~5_sumout\ & ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \bigclock|minute_s[0]~DUPLICATE_q\ ) ) ) # ( !\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~5_sumout\ & ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \bigclock|minute_s[0]~DUPLICATE_q\ ) ) ) # ( 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~5_sumout\ & ( !\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_minute_s[0]~DUPLICATE_q\,
	datae => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\);

-- Location: LABCELL_X47_Y3_N18
\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|op_7~9_sumout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\) ) ) # ( !\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~9_sumout\ & ( (\bigclock|display02|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~1_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\);

-- Location: LABCELL_X47_Y3_N0
\bigclock|display02|display2|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|display2|Mux6~0_combout\ = ( !\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & 
-- (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ $ (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	combout => \bigclock|display02|display2|Mux6~0_combout\);

-- Location: LABCELL_X47_Y3_N6
\bigclock|display02|display2|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|display2|Mux5~0_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\) ) ) # ( !\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & ( (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ 
-- & \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	combout => \bigclock|display02|display2|Mux5~0_combout\);

-- Location: LABCELL_X47_Y3_N9
\bigclock|display02|display2|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|display2|Mux4~0_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & 
-- !\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	combout => \bigclock|display02|display2|Mux4~0_combout\);

-- Location: LABCELL_X47_Y3_N12
\bigclock|display02|display2|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|display2|Mux3~0_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ & \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\)) ) ) # ( !\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & 
-- ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ $ (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000000010101010000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	combout => \bigclock|display02|display2|Mux3~0_combout\);

-- Location: LABCELL_X47_Y3_N54
\bigclock|display02|display2|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|display2|Mux2~0_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\) # 
-- (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\) ) ) # ( !\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ & ( \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111101011111010101010101010101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	datac => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	datae => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	combout => \bigclock|display02|display2|Mux2~0_combout\);

-- Location: LABCELL_X47_Y3_N3
\bigclock|display02|display2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|display2|Mux1~0_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & 
-- ((!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\))) ) ) # ( 
-- !\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & ( (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ & 
-- \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	combout => \bigclock|display02|display2|Mux1~0_combout\);

-- Location: LABCELL_X47_Y3_N15
\bigclock|display02|display2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display02|display2|Mux0~0_combout\ = ( \bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & ( ((!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\) # 
-- (!\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\)) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\) ) ) # ( 
-- !\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & ( (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\) # (\bigclock|display02|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011111111111110111011111111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	datab => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	datad => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	dataf => \bigclock|display02|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	combout => \bigclock|display02|display2|Mux0~0_combout\);

-- Location: MLABCELL_X42_Y1_N0
\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ = SUM(( \bigclock|second_s[3]~DUPLICATE_q\ ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ = CARRY(( \bigclock|second_s[3]~DUPLICATE_q\ ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s[3]~DUPLICATE_q\,
	cin => GND,
	sharein => GND,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	shareout => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\);

-- Location: MLABCELL_X42_Y1_N3
\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\ = SUM(( \bigclock|second_s\(4) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\ = CARRY(( \bigclock|second_s\(4) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_second_s\(4),
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	sharein => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\,
	shareout => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\);

-- Location: MLABCELL_X42_Y1_N6
\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ = SUM(( !\bigclock|second_s\(5) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\ ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ = CARRY(( !\bigclock|second_s\(5) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\ ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ = SHARE(\bigclock|second_s\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_second_s\(5),
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~18\,
	sharein => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~19\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	shareout => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\);

-- Location: MLABCELL_X42_Y1_N9
\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\ = SUM(( \bigclock|second_s\(6) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\ = CARRY(( \bigclock|second_s\(6) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_second_s\(6),
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	sharein => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\,
	shareout => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\);

-- Location: MLABCELL_X42_Y1_N12
\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ = SUM(( VCC ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\ ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~10\,
	sharein => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~11\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\);

-- Location: MLABCELL_X42_Y1_N36
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\ = ( !\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~9_sumout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\);

-- Location: MLABCELL_X42_Y1_N57
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\ = ( \bigclock|second_s\(6) & ( \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \bigclock|ALT_INV_second_s\(6),
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\);

-- Location: MLABCELL_X42_Y1_N27
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\ = (!\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~17_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\);

-- Location: MLABCELL_X42_Y1_N51
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\ = ( \bigclock|second_s\(4) & ( \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \bigclock|ALT_INV_second_s\(4),
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\);

-- Location: LABCELL_X43_Y1_N6
\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~18_cout\);

-- Location: LABCELL_X43_Y1_N9
\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \bigclock|second_s[2]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~18_cout\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~6\ = CARRY(( \bigclock|second_s[2]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_second_s[2]~DUPLICATE_q\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~18_cout\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X43_Y1_N12
\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( GND ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # (\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\bigclock|second_s[3]~DUPLICATE_q\)) ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~6\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~10\ = CARRY(( GND ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # (\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\bigclock|second_s[3]~DUPLICATE_q\)) ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_second_s[3]~DUPLICATE_q\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~6\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X43_Y1_N15
\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( VCC ) + ( (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~10\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~26\ = CARRY(( VCC ) + ( (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~22_combout\) ) 
-- + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~22_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~23_combout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~10\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X43_Y1_N18
\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\))) # (\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\bigclock|second_s\(5))) ) + ( GND ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~26\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\))) # (\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\bigclock|second_s\(5))) ) + ( GND ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|ALT_INV_second_s\(5),
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~26\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X43_Y1_N21
\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\) ) + ( 
-- VCC ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~22\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~14\ = CARRY(( (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\) ) + ( VCC ) 
-- + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~22\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X43_Y1_N24
\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~14\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: MLABCELL_X42_Y1_N24
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ & ( 
-- !\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\);

-- Location: MLABCELL_X42_Y1_N45
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \bigclock|second_s\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s\(5),
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\);

-- Location: MLABCELL_X42_Y1_N30
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\ = (!\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~17_sumout\))) # (\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\bigclock|second_s\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|ALT_INV_second_s\(4),
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~17_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\);

-- Location: MLABCELL_X42_Y1_N33
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[21]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\ = (!\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\)) # (\bigclock|display03|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\bigclock|second_s[3]~DUPLICATE_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \bigclock|ALT_INV_second_s[3]~DUPLICATE_q\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\);

-- Location: LABCELL_X43_Y1_N36
\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X43_Y1_N39
\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \bigclock|second_s\(1) ) + ( VCC ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~22_cout\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~6\ = CARRY(( \bigclock|second_s\(1) ) + ( VCC ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_second_s\(1),
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X43_Y1_N42
\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( GND ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|second_s[2]~DUPLICATE_q\)) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~6\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~10\ = CARRY(( GND ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|second_s[2]~DUPLICATE_q\)) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|ALT_INV_second_s[2]~DUPLICATE_q\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~6\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X43_Y1_N45
\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( VCC ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\)) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~10\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~14\ = CARRY(( VCC ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\)) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~10\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X43_Y1_N48
\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( GND ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~25_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\)) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~14\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~30\ = CARRY(( GND ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~25_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\)) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~14\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X43_Y1_N51
\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( VCC ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~21_sumout\)) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\)))) ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~30\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~26\ = CARRY(( VCC ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~21_sumout\)) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\)))) ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~14_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~15_combout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~30\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X43_Y1_N54
\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\)) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\))) ) + ( 
-- VCC ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~26\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\)) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\))) ) + ( 
-- VCC ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\,
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~26\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X43_Y1_N57
\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~18\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X43_Y1_N33
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\ & ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~10_combout\ & ( (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[24]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~10_combout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\);

-- Location: LABCELL_X43_Y1_N3
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\ = (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\);

-- Location: LABCELL_X44_Y1_N12
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[40]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\ & ( (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~17_sumout\) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\) ) ) # ( !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\ & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~17_sumout\)) # (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~12_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~9_combout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\);

-- Location: LABCELL_X43_Y1_N30
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[31]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\ & ( (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~21_sumout\) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~14_combout\ & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~21_sumout\))) # (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[23]~15_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~15_combout\,
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~14_combout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\);

-- Location: LABCELL_X44_Y1_N6
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~25_sumout\ & ( !\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\);

-- Location: LABCELL_X44_Y1_N9
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\ = (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\);

-- Location: MLABCELL_X42_Y1_N39
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[29]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[21]~6_combout\ ) ) # ( 
-- !\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\);

-- Location: LABCELL_X43_Y1_N0
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[28]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_5~5_sumout\ & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\bigclock|second_s[2]~DUPLICATE_q\) ) ) # ( !\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~5_sumout\ & ( (\bigclock|display03|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|second_s[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|ALT_INV_second_s[2]~DUPLICATE_q\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\);

-- Location: LABCELL_X44_Y1_N18
\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~26_cout\);

-- Location: LABCELL_X44_Y1_N21
\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( \bigclock|second_s[0]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~26_cout\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~6\ = CARRY(( \bigclock|second_s[0]~DUPLICATE_q\ ) + ( VCC ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_second_s[0]~DUPLICATE_q\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~26_cout\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X44_Y1_N24
\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( GND ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|second_s\(1))) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~6\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~10\ = CARRY(( GND ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|second_s\(1))) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|ALT_INV_second_s\(1),
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~6\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X44_Y1_N27
\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\)) ) + ( VCC ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~10\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\)) ) + ( VCC ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~10\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X44_Y1_N30
\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( GND ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\)) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~14\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~18\ = CARRY(( GND ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\)) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[29]~7_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~14\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X44_Y1_N33
\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( VCC ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~29_sumout\)))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\)) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\))) ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~18\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~34\ = CARRY(( VCC ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~29_sumout\)))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\)) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\))) ) + ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~18_combout\,
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~18\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~34\);

-- Location: LABCELL_X44_Y1_N36
\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( VCC ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\)) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~34\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~30\ = CARRY(( VCC ) + ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\)) ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~34\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X44_Y1_N39
\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~17_sumout\)) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~30\ ))
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~17_sumout\)) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~12_combout\) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~9_combout\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~12_combout\,
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~30\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X44_Y1_N42
\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~22\,
	sumout => \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X44_Y1_N3
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[47]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~25_sumout\ & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~29_sumout\)))) # (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\)) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\))) ) ) # ( !\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~25_sumout\ & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~29_sumout\)))) # (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[31]~16_combout\ & 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111110001000000011111000100001101111111010000110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\);

-- Location: LABCELL_X44_Y1_N0
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[38]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\ & ( (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~29_sumout\) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\) ) ) # ( !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~20_combout\ & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~29_sumout\))) # (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[30]~18_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~18_combout\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\);

-- Location: LABCELL_X44_Y1_N15
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\ & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~17_sumout\)))) # (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\)) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~13_sumout\))) ) ) # ( !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[29]~7_combout\ & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~17_sumout\)))) # (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~13_sumout\ & 
-- (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101000100000011110100010000001111011101110000111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[29]~7_combout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\);

-- Location: LABCELL_X44_Y1_N57
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[36]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~9_sumout\ & ( \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\ ) ) # ( 
-- !\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~9_sumout\ & ( \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\ & ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ ) ) ) # ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~9_sumout\ & ( !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[28]~3_combout\ & ( !\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\);

-- Location: LABCELL_X44_Y1_N48
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[35]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( 
-- \bigclock|second_s\(1) ) ) ) # ( !\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~5_sumout\ ) ) # ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\bigclock|display03|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( \bigclock|second_s\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s\(1),
	datae => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\);

-- Location: MLABCELL_X45_Y1_N0
\bigclock|display03|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Add0~29_sumout\ = SUM(( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~5_sumout\ $ (!\bigclock|second_s[0]~DUPLICATE_q\))) ) + ( !VCC ) + ( !VCC 
-- ))
-- \bigclock|display03|Add0~30\ = CARRY(( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~5_sumout\ $ (!\bigclock|second_s[0]~DUPLICATE_q\))) ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display03|Add0~31\ = SHARE(((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~5_sumout\) # (\bigclock|second_s[0]~DUPLICATE_q\)) # (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111111100000000000000000000110011000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datad => \bigclock|ALT_INV_second_s[0]~DUPLICATE_q\,
	cin => GND,
	sharein => GND,
	sumout => \bigclock|display03|Add0~29_sumout\,
	cout => \bigclock|display03|Add0~30\,
	shareout => \bigclock|display03|Add0~31\);

-- Location: MLABCELL_X45_Y1_N3
\bigclock|display03|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Add0~25_sumout\ = SUM(( !\bigclock|second_s\(1) $ (((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\))))) ) + ( \bigclock|display03|Add0~31\ ) + ( \bigclock|display03|Add0~30\ ))
-- \bigclock|display03|Add0~26\ = CARRY(( !\bigclock|second_s\(1) $ (((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\))))) ) + ( \bigclock|display03|Add0~31\ ) + ( \bigclock|display03|Add0~30\ ))
-- \bigclock|display03|Add0~27\ = SHARE((\bigclock|second_s\(1) & ((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100010100000000000000000000001010011010010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_second_s\(1),
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~1_combout\,
	cin => \bigclock|display03|Add0~30\,
	sharein => \bigclock|display03|Add0~31\,
	sumout => \bigclock|display03|Add0~25_sumout\,
	cout => \bigclock|display03|Add0~26\,
	shareout => \bigclock|display03|Add0~27\);

-- Location: MLABCELL_X45_Y1_N6
\bigclock|display03|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Add0~21_sumout\ = SUM(( !\bigclock|second_s[2]~DUPLICATE_q\ $ (((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\)))) ) + ( \bigclock|display03|Add0~27\ ) + ( \bigclock|display03|Add0~26\ ))
-- \bigclock|display03|Add0~22\ = CARRY(( !\bigclock|second_s[2]~DUPLICATE_q\ $ (((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\)))) ) + ( \bigclock|display03|Add0~27\ ) + ( \bigclock|display03|Add0~26\ ))
-- \bigclock|display03|Add0~23\ = SHARE((\bigclock|second_s[2]~DUPLICATE_q\ & ((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000101000000000000000001100001110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\,
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datac => \bigclock|ALT_INV_second_s[2]~DUPLICATE_q\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \bigclock|display03|Add0~26\,
	sharein => \bigclock|display03|Add0~27\,
	sumout => \bigclock|display03|Add0~21_sumout\,
	cout => \bigclock|display03|Add0~22\,
	shareout => \bigclock|display03|Add0~23\);

-- Location: MLABCELL_X45_Y1_N9
\bigclock|display03|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Add0~17_sumout\ = SUM(( !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ $ (\bigclock|second_s[3]~DUPLICATE_q\) ) + ( \bigclock|display03|Add0~23\ ) + ( \bigclock|display03|Add0~22\ ))
-- \bigclock|display03|Add0~18\ = CARRY(( !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ $ (\bigclock|second_s[3]~DUPLICATE_q\) ) + ( \bigclock|display03|Add0~23\ ) + ( \bigclock|display03|Add0~22\ ))
-- \bigclock|display03|Add0~19\ = SHARE((!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & \bigclock|second_s[3]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	datad => \bigclock|ALT_INV_second_s[3]~DUPLICATE_q\,
	cin => \bigclock|display03|Add0~22\,
	sharein => \bigclock|display03|Add0~23\,
	sumout => \bigclock|display03|Add0~17_sumout\,
	cout => \bigclock|display03|Add0~18\,
	shareout => \bigclock|display03|Add0~19\);

-- Location: MLABCELL_X45_Y1_N12
\bigclock|display03|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Add0~13_sumout\ = SUM(( !\bigclock|second_s\(4) $ (((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\)))) ) + ( \bigclock|display03|Add0~19\ ) + ( \bigclock|display03|Add0~18\ ))
-- \bigclock|display03|Add0~14\ = CARRY(( !\bigclock|second_s\(4) $ (((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\)))) ) + ( \bigclock|display03|Add0~19\ ) + ( \bigclock|display03|Add0~18\ ))
-- \bigclock|display03|Add0~15\ = SHARE((\bigclock|second_s\(4) & ((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[38]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000100010000000000000000001010010110011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|ALT_INV_second_s\(4),
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~21_combout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \bigclock|display03|Add0~18\,
	sharein => \bigclock|display03|Add0~19\,
	sumout => \bigclock|display03|Add0~13_sumout\,
	cout => \bigclock|display03|Add0~14\,
	shareout => \bigclock|display03|Add0~15\);

-- Location: MLABCELL_X45_Y1_N15
\bigclock|display03|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Add0~9_sumout\ = SUM(( !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\ $ (\bigclock|second_s\(5)) ) + ( \bigclock|display03|Add0~15\ ) + ( \bigclock|display03|Add0~14\ ))
-- \bigclock|display03|Add0~10\ = CARRY(( !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\ $ (\bigclock|second_s\(5)) ) + ( \bigclock|display03|Add0~15\ ) + ( \bigclock|display03|Add0~14\ ))
-- \bigclock|display03|Add0~11\ = SHARE((!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[47]~17_combout\ & \bigclock|second_s\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~17_combout\,
	datad => \bigclock|ALT_INV_second_s\(5),
	cin => \bigclock|display03|Add0~14\,
	sharein => \bigclock|display03|Add0~15\,
	sumout => \bigclock|display03|Add0~9_sumout\,
	cout => \bigclock|display03|Add0~10\,
	shareout => \bigclock|display03|Add0~11\);

-- Location: MLABCELL_X45_Y1_N18
\bigclock|display03|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Add0~5_sumout\ = SUM(( !\bigclock|second_s\(6) $ (((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\)))) ) + ( \bigclock|display03|Add0~11\ ) + ( \bigclock|display03|Add0~10\ ))
-- \bigclock|display03|Add0~6\ = CARRY(( !\bigclock|second_s\(6) $ (((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\)))) ) + ( \bigclock|display03|Add0~11\ ) + ( \bigclock|display03|Add0~10\ ))
-- \bigclock|display03|Add0~7\ = SHARE((\bigclock|second_s\(6) & ((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[40]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000010001000000000000000001100001110011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\,
	datab => \bigclock|ALT_INV_second_s\(6),
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \bigclock|display03|Add0~10\,
	sharein => \bigclock|display03|Add0~11\,
	sumout => \bigclock|display03|Add0~5_sumout\,
	cout => \bigclock|display03|Add0~6\,
	shareout => \bigclock|display03|Add0~7\);

-- Location: MLABCELL_X45_Y1_N21
\bigclock|display03|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Add0~1_sumout\ = SUM(( VCC ) + ( \bigclock|display03|Add0~7\ ) + ( \bigclock|display03|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display03|Add0~6\,
	sharein => \bigclock|display03|Add0~7\,
	sumout => \bigclock|display03|Add0~1_sumout\);

-- Location: LABCELL_X47_Y4_N30
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\bigclock|display03|Add0~1_sumout\ $ (!\bigclock|display03|Add0~29_sumout\) ) + ( \bigclock|display03|Add0~1_sumout\ ) + ( !VCC ))
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\bigclock|display03|Add0~1_sumout\ $ (!\bigclock|display03|Add0~29_sumout\) ) + ( \bigclock|display03|Add0~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|ALT_INV_Add0~1_sumout\,
	datad => \bigclock|display03|ALT_INV_Add0~29_sumout\,
	cin => GND,
	sumout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: LABCELL_X47_Y4_N33
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( !\bigclock|display03|Add0~1_sumout\ $ (!\bigclock|display03|Add0~25_sumout\) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~30\ ))
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( !\bigclock|display03|Add0~1_sumout\ $ (!\bigclock|display03|Add0~25_sumout\) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display03|ALT_INV_Add0~25_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: LABCELL_X47_Y4_N36
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( !\bigclock|display03|Add0~1_sumout\ $ (!\bigclock|display03|Add0~21_sumout\) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( !\bigclock|display03|Add0~1_sumout\ $ (!\bigclock|display03|Add0~21_sumout\) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display03|ALT_INV_Add0~21_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: LABCELL_X47_Y4_N39
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( !\bigclock|display03|Add0~1_sumout\ $ (!\bigclock|display03|Add0~17_sumout\) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~22\ ))
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~18\ = CARRY(( !\bigclock|display03|Add0~1_sumout\ $ (!\bigclock|display03|Add0~17_sumout\) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display03|ALT_INV_Add0~17_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~18\);

-- Location: LABCELL_X47_Y4_N42
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( !\bigclock|display03|Add0~1_sumout\ $ (!\bigclock|display03|Add0~13_sumout\) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~18\ ))
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( !\bigclock|display03|Add0~1_sumout\ $ (!\bigclock|display03|Add0~13_sumout\) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display03|ALT_INV_Add0~13_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~18\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: LABCELL_X47_Y4_N45
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( !\bigclock|display03|Add0~1_sumout\ $ (!\bigclock|display03|Add0~9_sumout\) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~2\ = CARRY(( !\bigclock|display03|Add0~1_sumout\ $ (!\bigclock|display03|Add0~9_sumout\) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display03|ALT_INV_Add0~9_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~2\);

-- Location: LABCELL_X47_Y4_N48
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( !\bigclock|display03|Add0~1_sumout\ $ (!\bigclock|display03|Add0~5_sumout\) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~2\ ))
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( !\bigclock|display03|Add0~1_sumout\ $ (!\bigclock|display03|Add0~5_sumout\) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display03|ALT_INV_Add0~5_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~2\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: LABCELL_X47_Y4_N51
\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( GND ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\);

-- Location: LABCELL_X47_Y4_N0
\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ = SUM(( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ = CARRY(( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	shareout => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\);

-- Location: LABCELL_X47_Y4_N3
\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ = SUM(( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( 
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ = CARRY(( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( 
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	sharein => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	shareout => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\);

-- Location: LABCELL_X47_Y4_N6
\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ = SUM(( !\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( 
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ = CARRY(( !\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( 
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ = SHARE(\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	sharein => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	shareout => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\);

-- Location: LABCELL_X47_Y4_N9
\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\ = SUM(( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( 
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ = CARRY(( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\ ) + ( 
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14\,
	sharein => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\,
	shareout => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\);

-- Location: LABCELL_X47_Y4_N12
\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ = SUM(( VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ ) + ( 
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\,
	sharein => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\);

-- Location: LABCELL_X47_Y4_N54
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\ = (!\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\);

-- Location: LABCELL_X47_Y4_N27
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\ = (\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ & \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\);

-- Location: LABCELL_X48_Y4_N6
\bigclock|display03|Div0|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X48_Y4_N9
\bigclock|display03|Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~26_cout\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X48_Y4_N12
\bigclock|display03|Div0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( (!\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # (\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~22\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_5~6\ = CARRY(( (!\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # (\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X48_Y4_N15
\bigclock|display03|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\) ) + ( 
-- VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~6\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~22_combout\) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~21_combout\) ) + ( VCC ) 
-- + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~21_combout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~22_combout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~6\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X48_Y4_N18
\bigclock|display03|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( GND ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\))) # (\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~10\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( GND ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\))) # (\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X48_Y4_N21
\bigclock|display03|Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\) ) + ( VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\) ) + ( VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X48_Y4_N24
\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X47_Y4_N18
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout\ & ( 
-- !\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~13_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\);

-- Location: LABCELL_X47_Y4_N57
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ & ( \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\);

-- Location: LABCELL_X47_Y4_N24
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\ = (!\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\))) # (\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\);

-- Location: LABCELL_X48_Y4_N0
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ & ( 
-- !\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\);

-- Location: LABCELL_X47_Y4_N21
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\ = (\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\);

-- Location: LABCELL_X48_Y4_N36
\bigclock|display03|Div0|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X48_Y4_N39
\bigclock|display03|Div0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~30_cout\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_6~26\ = CARRY(( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~30_cout\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X48_Y4_N42
\bigclock|display03|Div0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( GND ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~26\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_6~22\ = CARRY(( GND ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~26\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X48_Y4_N45
\bigclock|display03|Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|op_5~5_sumout\)) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~22\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|op_5~5_sumout\)) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~2_combout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~3_combout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~22\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X48_Y4_N48
\bigclock|display03|Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( GND ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\)) ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~10\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( GND ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\)) ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~9_combout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X48_Y4_N51
\bigclock|display03|Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\)) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\))) ) + ( 
-- VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~14\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\)) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\))) ) + ( 
-- VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~13_combout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~14_combout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~18\);

-- Location: MLABCELL_X49_Y4_N12
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~13_sumout\ & ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\);

-- Location: LABCELL_X48_Y4_N54
\bigclock|display03|Div0|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|op_5~17_sumout\)))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (!\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\))) ) + ( VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~18\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X48_Y4_N57
\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X48_Y4_N33
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\ & ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~13_combout\ & ( (\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[20]~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~14_combout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~13_combout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\);

-- Location: MLABCELL_X49_Y4_N51
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\ = ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\);

-- Location: MLABCELL_X49_Y4_N45
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[19]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~9_combout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\);

-- Location: LABCELL_X48_Y4_N30
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[25]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\)) ) ) # ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~3_combout\) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[18]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~2_combout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~3_combout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\);

-- Location: MLABCELL_X49_Y4_N15
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\ = (!\bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & \bigclock|display03|Div0|auto_generated|divider|divider|op_5~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\);

-- Location: LABCELL_X48_Y4_N3
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\);

-- Location: MLABCELL_X49_Y4_N18
\bigclock|display03|Div0|auto_generated|divider|divider|op_7~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~30_cout\);

-- Location: MLABCELL_X49_Y4_N21
\bigclock|display03|Div0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~30_cout\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~26\ = CARRY(( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~30_cout\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~26\);

-- Location: MLABCELL_X49_Y4_N24
\bigclock|display03|Div0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( GND ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~26\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~22\ = CARRY(( GND ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~26\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~22\);

-- Location: MLABCELL_X49_Y4_N27
\bigclock|display03|Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( VCC ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~21_sumout\)) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\)))) ) + ( 
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~22\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( VCC ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~21_sumout\)) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\)))) ) + ( 
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~17_combout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~18_combout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~22\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~18\);

-- Location: MLABCELL_X49_Y4_N30
\bigclock|display03|Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( GND ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\)) ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~18\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( GND ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\)) ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~4_combout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~18\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~10\);

-- Location: MLABCELL_X49_Y4_N33
\bigclock|display03|Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\)) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\))) ) + ( VCC 
-- ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~10\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\)) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\))) ) + ( VCC 
-- ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~8_combout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~10_combout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~10\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~14\);

-- Location: MLABCELL_X49_Y4_N36
\bigclock|display03|Div0|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~17_sumout\)) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~15_combout\) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[27]~12_combout\)))) ) + ( 
-- VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~12_combout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~14\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~6_cout\);

-- Location: MLABCELL_X49_Y4_N39
\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: MLABCELL_X49_Y4_N54
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\ = (!\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & \bigclock|display03|Div0|auto_generated|divider|divider|op_6~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\);

-- Location: MLABCELL_X49_Y4_N48
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\ = (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~10_combout\) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[26]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~8_combout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~10_combout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\);

-- Location: MLABCELL_X49_Y4_N0
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~9_sumout\ & ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\);

-- Location: MLABCELL_X45_Y2_N39
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[25]~4_combout\ & ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~4_combout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\);

-- Location: MLABCELL_X49_Y4_N3
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[31]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\ & ( (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~21_sumout\) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\) ) ) # ( !\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~17_combout\ & ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\bigclock|display03|Div0|auto_generated|divider|divider|op_6~21_sumout\))) # (\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[24]~18_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~18_combout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~17_combout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\);

-- Location: MLABCELL_X49_Y4_N57
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~25_sumout\ & ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\);

-- Location: MLABCELL_X49_Y4_N42
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ & ( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\);

-- Location: LABCELL_X50_Y4_N0
\bigclock|display03|Div0|auto_generated|divider|divider|op_8~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~30_cout\);

-- Location: LABCELL_X50_Y4_N3
\bigclock|display03|Div0|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~30_cout\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~26\ = CARRY(( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~30_cout\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X50_Y4_N6
\bigclock|display03|Div0|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~26\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~26\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X50_Y4_N9
\bigclock|display03|Div0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|op_7~21_sumout\)))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\)) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\))) ) + ( 
-- VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~22\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|op_7~21_sumout\)))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\)) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\))) ) + ( 
-- VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~23_combout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~22\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X50_Y4_N12
\bigclock|display03|Div0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( GND ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|op_7~17_sumout\))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\)) ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~18\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~14\ = CARRY(( GND ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|op_7~17_sumout\))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\)) ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~19_combout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~18\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X50_Y4_N15
\bigclock|display03|Div0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( VCC ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\)))) ) + ( 
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~14\ ))
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~10\ = CARRY(( VCC ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\)))) ) + ( 
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~1_combout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~5_combout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~14\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X50_Y4_N18
\bigclock|display03|Div0|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~13_sumout\)) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~11_combout\) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[33]~7_combout\)))) ) + ( VCC 
-- ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~7_combout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~11_combout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~10\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X50_Y4_N21
\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X49_Y3_N36
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~9_sumout\ & ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\);

-- Location: LABCELL_X50_Y4_N27
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\ = (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~1_combout\) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~5_combout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~1_combout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\);

-- Location: LABCELL_X50_Y4_N30
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~17_sumout\ & ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\);

-- Location: LABCELL_X50_Y4_N33
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\ = (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[31]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~19_combout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\);

-- Location: LABCELL_X50_Y4_N24
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[37]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~21_sumout\ & ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\)) ) ) # ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_7~21_sumout\ & ( 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~24_combout\) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[30]~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~23_combout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~24_combout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\);

-- Location: MLABCELL_X49_Y4_N6
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~25_sumout\ & ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\);

-- Location: MLABCELL_X49_Y4_N9
\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\ = (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\);

-- Location: LABCELL_X50_Y4_N36
\bigclock|display03|Div0|auto_generated|divider|divider|op_9~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_9~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~30_cout\);

-- Location: LABCELL_X50_Y4_N39
\bigclock|display03|Div0|auto_generated|divider|divider|op_9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_9~26_cout\ = CARRY(( \bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_9~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~30_cout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~26_cout\);

-- Location: LABCELL_X50_Y4_N42
\bigclock|display03|Div0|auto_generated|divider|divider|op_9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_9~22_cout\ = CARRY(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~26_cout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~22_cout\);

-- Location: LABCELL_X50_Y4_N45
\bigclock|display03|Div0|auto_generated|divider|divider|op_9~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_9~18_cout\ = CARRY(( VCC ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|op_8~21_sumout\)))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~27_combout\)) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[36]~26_combout\))) ) + ( 
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~26_combout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~27_combout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~22_cout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~18_cout\);

-- Location: LABCELL_X50_Y4_N48
\bigclock|display03|Div0|auto_generated|divider|divider|op_9~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_9~14_cout\ = CARRY(( GND ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\bigclock|display03|Div0|auto_generated|divider|divider|op_8~17_sumout\))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[37]~25_combout\)) ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_9~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~25_combout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~18_cout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~14_cout\);

-- Location: LABCELL_X50_Y4_N51
\bigclock|display03|Div0|auto_generated|divider|divider|op_9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_9~10_cout\ = CARRY(( VCC ) + ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|op_8~13_sumout\)))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~20_combout\)) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\))) ) + ( 
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_9~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~20_combout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~14_cout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~10_cout\);

-- Location: LABCELL_X50_Y4_N54
\bigclock|display03|Div0|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\)) # (\bigclock|display03|Div0|auto_generated|divider|divider|StageOut[39]~0_combout\))) ) + ( VCC 
-- ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_9~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~0_combout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~6_combout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~10_cout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X50_Y4_N57
\bigclock|display03|Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: MLABCELL_X45_Y2_N0
\bigclock|display03|Div0|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|op_1~1_sumout\ = SUM(( \bigclock|display03|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \bigclock|display03|Div0|auto_generated|divider|op_1~2\ = CARRY(( \bigclock|display03|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => GND,
	sumout => \bigclock|display03|Div0|auto_generated|divider|op_1~1_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|op_1~2\);

-- Location: MLABCELL_X45_Y2_N3
\bigclock|display03|Div0|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|op_1~5_sumout\ = SUM(( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|op_1~2\ ))
-- \bigclock|display03|Div0|auto_generated|divider|op_1~6\ = CARRY(( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|op_1~2\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|op_1~5_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|op_1~6\);

-- Location: MLABCELL_X45_Y2_N6
\bigclock|display03|Div0|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|op_1~9_sumout\ = SUM(( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|op_1~6\ ))
-- \bigclock|display03|Div0|auto_generated|divider|op_1~10\ = CARRY(( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|op_1~6\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|op_1~9_sumout\,
	cout => \bigclock|display03|Div0|auto_generated|divider|op_1~10\);

-- Location: MLABCELL_X45_Y2_N54
\bigclock|display03|Div0|auto_generated|divider|quotient[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|quotient[2]~2_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (\bigclock|display03|Div0|auto_generated|divider|op_1~9_sumout\ & \bigclock|display03|Add0~1_sumout\) ) ) 
-- # ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\bigclock|display03|Add0~1_sumout\) # (\bigclock|display03|Div0|auto_generated|divider|op_1~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	datac => \bigclock|display03|ALT_INV_Add0~1_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|quotient[2]~2_combout\);

-- Location: MLABCELL_X45_Y2_N12
\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (\bigclock|display03|Add0~1_sumout\ & \bigclock|display03|Div0|auto_generated|divider|op_1~1_sumout\) ) ) 
-- # ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\bigclock|display03|Add0~1_sumout\) # (\bigclock|display03|Div0|auto_generated|divider|op_1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\);

-- Location: MLABCELL_X45_Y2_N9
\bigclock|display03|Div0|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|op_1~13_sumout\ = SUM(( \bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \bigclock|display03|Div0|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \bigclock|display03|Div0|auto_generated|divider|op_1~10\,
	sumout => \bigclock|display03|Div0|auto_generated|divider|op_1~13_sumout\);

-- Location: MLABCELL_X45_Y2_N36
\bigclock|display03|Div0|auto_generated|divider|quotient[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|quotient[3]~3_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|op_1~13_sumout\ & ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\bigclock|display03|Add0~1_sumout\) 
-- ) ) # ( !\bigclock|display03|Div0|auto_generated|divider|op_1~13_sumout\ & ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_6~1_sumout\ & !\bigclock|display03|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \bigclock|display03|ALT_INV_Add0~1_sumout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|quotient[3]~3_combout\);

-- Location: MLABCELL_X45_Y2_N15
\bigclock|display03|Div0|auto_generated|divider|quotient[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Div0|auto_generated|divider|quotient[1]~1_combout\ = (!\bigclock|display03|Add0~1_sumout\ & (!\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\)) # (\bigclock|display03|Add0~1_sumout\ & 
-- ((\bigclock|display03|Div0|auto_generated|divider|op_1~5_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110101101000001111010110100000111101011010000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|ALT_INV_Add0~1_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	combout => \bigclock|display03|Div0|auto_generated|divider|quotient[1]~1_combout\);

-- Location: MLABCELL_X45_Y2_N33
\bigclock|display03|display1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|display1|Mux6~0_combout\ = ( !\bigclock|display03|Div0|auto_generated|divider|quotient[1]~1_combout\ & ( (!\bigclock|display03|Div0|auto_generated|divider|quotient[3]~3_combout\ & 
-- (!\bigclock|display03|Div0|auto_generated|divider|quotient[2]~2_combout\ $ (!\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011000000000011001100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\,
	combout => \bigclock|display03|display1|Mux6~0_combout\);

-- Location: MLABCELL_X45_Y2_N48
\bigclock|display03|display1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|display1|Mux5~0_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \bigclock|display03|Add0~1_sumout\ & ( (\bigclock|display03|Div0|auto_generated|divider|op_1~9_sumout\ & 
-- (!\bigclock|display03|Div0|auto_generated|divider|op_1~5_sumout\ $ (!\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\))) ) ) ) # ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \bigclock|display03|Add0~1_sumout\ & ( (\bigclock|display03|Div0|auto_generated|divider|op_1~9_sumout\ & (!\bigclock|display03|Div0|auto_generated|divider|op_1~5_sumout\ $ (!\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\))) ) ) ) # 
-- ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\bigclock|display03|Add0~1_sumout\ & ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- \bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\) ) ) ) # ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\bigclock|display03|Add0~1_sumout\ & ( 
-- (!\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & !\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000000000001010101000000011001100000000001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datae => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \bigclock|display03|ALT_INV_Add0~1_sumout\,
	combout => \bigclock|display03|display1|Mux5~0_combout\);

-- Location: MLABCELL_X45_Y2_N42
\bigclock|display03|display1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|display1|Mux4~0_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \bigclock|display03|Add0~1_sumout\ & ( (!\bigclock|display03|Div0|auto_generated|divider|op_1~9_sumout\ & 
-- (\bigclock|display03|Div0|auto_generated|divider|op_1~5_sumout\ & !\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\)) ) ) ) # ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \bigclock|display03|Add0~1_sumout\ & ( (!\bigclock|display03|Div0|auto_generated|divider|op_1~9_sumout\ & (\bigclock|display03|Div0|auto_generated|divider|op_1~5_sumout\ & !\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\)) ) ) ) # ( 
-- !\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\bigclock|display03|Add0~1_sumout\ & ( (\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- !\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datae => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \bigclock|display03|ALT_INV_Add0~1_sumout\,
	combout => \bigclock|display03|display1|Mux4~0_combout\);

-- Location: MLABCELL_X45_Y2_N57
\bigclock|display03|display1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|display1|Mux3~0_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\ & ( (!\bigclock|display03|Div0|auto_generated|divider|quotient[3]~3_combout\ & 
-- (!\bigclock|display03|Div0|auto_generated|divider|quotient[2]~2_combout\ $ (\bigclock|display03|Div0|auto_generated|divider|quotient[1]~1_combout\))) ) ) # ( !\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\ & ( 
-- (\bigclock|display03|Div0|auto_generated|divider|quotient[2]~2_combout\ & (!\bigclock|display03|Div0|auto_generated|divider|quotient[1]~1_combout\ & !\bigclock|display03|Div0|auto_generated|divider|quotient[3]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000010100101000000001010010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	combout => \bigclock|display03|display1|Mux3~0_combout\);

-- Location: MLABCELL_X45_Y2_N24
\bigclock|display03|display1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|display1|Mux2~0_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \bigclock|display03|Add0~1_sumout\ & ( ((\bigclock|display03|Div0|auto_generated|divider|op_1~9_sumout\ & 
-- !\bigclock|display03|Div0|auto_generated|divider|op_1~5_sumout\)) # (\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\) ) ) ) # ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \bigclock|display03|Add0~1_sumout\ & ( ((\bigclock|display03|Div0|auto_generated|divider|op_1~9_sumout\ & !\bigclock|display03|Div0|auto_generated|divider|op_1~5_sumout\)) # (\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\) ) ) ) # 
-- ( \bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\bigclock|display03|Add0~1_sumout\ & ( (!\bigclock|display03|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\) ) ) ) # ( !\bigclock|display03|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\bigclock|display03|Add0~1_sumout\ & ( 
-- \bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111101010101111111100110000111111110011000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datad => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datae => \bigclock|display03|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \bigclock|display03|ALT_INV_Add0~1_sumout\,
	combout => \bigclock|display03|display1|Mux2~0_combout\);

-- Location: MLABCELL_X45_Y2_N30
\bigclock|display03|display1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|display1|Mux1~0_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|quotient[1]~1_combout\ & ( (!\bigclock|display03|Div0|auto_generated|divider|quotient[3]~3_combout\ & 
-- ((!\bigclock|display03|Div0|auto_generated|divider|quotient[2]~2_combout\) # (\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\))) ) ) # ( !\bigclock|display03|Div0|auto_generated|divider|quotient[1]~1_combout\ & ( 
-- (!\bigclock|display03|Div0|auto_generated|divider|quotient[2]~2_combout\ & (\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\ & !\bigclock|display03|Div0|auto_generated|divider|quotient[3]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000010110000101100001011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\,
	datab => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\,
	combout => \bigclock|display03|display1|Mux1~0_combout\);

-- Location: MLABCELL_X45_Y2_N18
\bigclock|display03|display1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|display1|Mux0~0_combout\ = ( \bigclock|display03|Div0|auto_generated|divider|quotient[3]~3_combout\ & ( \bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\ ) ) # ( 
-- !\bigclock|display03|Div0|auto_generated|divider|quotient[3]~3_combout\ & ( \bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\ & ( !\bigclock|display03|Div0|auto_generated|divider|quotient[1]~1_combout\ $ 
-- (!\bigclock|display03|Div0|auto_generated|divider|quotient[2]~2_combout\) ) ) ) # ( \bigclock|display03|Div0|auto_generated|divider|quotient[3]~3_combout\ & ( !\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\ ) ) # ( 
-- !\bigclock|display03|Div0|auto_generated|divider|quotient[3]~3_combout\ & ( !\bigclock|display03|Div0|auto_generated|divider|quotient[0]~0_combout\ & ( (\bigclock|display03|Div0|auto_generated|divider|quotient[2]~2_combout\) # 
-- (\bigclock|display03|Div0|auto_generated|divider|quotient[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111111111111111111100111100001111001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[1]~1_combout\,
	datac => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[2]~2_combout\,
	datae => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[3]~3_combout\,
	dataf => \bigclock|display03|Div0|auto_generated|divider|ALT_INV_quotient[0]~0_combout\,
	combout => \bigclock|display03|display1|Mux0~0_combout\);

-- Location: MLABCELL_X45_Y1_N33
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~9_sumout\ & ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\ ) ) ) # ( !\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~9_sumout\ ) ) # ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( !\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~9_sumout\ & ( \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[35]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~1_combout\,
	datae => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\);

-- Location: MLABCELL_X45_Y1_N24
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~5_sumout\ & ( 
-- \bigclock|second_s[0]~DUPLICATE_q\ ) ) ) # ( !\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~5_sumout\ ) ) # ( 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( !\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~5_sumout\ & ( \bigclock|second_s[0]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bigclock|ALT_INV_second_s[0]~DUPLICATE_q\,
	datae => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\);

-- Location: MLABCELL_X45_Y1_N51
\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|op_7~13_sumout\ & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\) ) ) # ( !\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~13_sumout\ & ( (\bigclock|display03|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\);

-- Location: MLABCELL_X45_Y1_N57
\bigclock|display03|display2|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|display2|Mux6~0_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & 
-- (!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\)) ) ) # ( !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ 
-- & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	combout => \bigclock|display03|display2|Mux6~0_combout\);

-- Location: MLABCELL_X45_Y1_N36
\bigclock|display03|display2|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|display2|Mux5~0_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & 
-- \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\) ) ) # ( !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & ( (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ 
-- & \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	combout => \bigclock|display03|display2|Mux5~0_combout\);

-- Location: MLABCELL_X45_Y1_N39
\bigclock|display03|display2|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|display2|Mux4~0_combout\ = ( !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & ( (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & 
-- !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	combout => \bigclock|display03|display2|Mux4~0_combout\);

-- Location: MLABCELL_X45_Y1_N54
\bigclock|display03|display2|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|display2|Mux3~0_combout\ = ( !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & 
-- (!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ $ (!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\))) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100100101001001010010010100100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	combout => \bigclock|display03|display2|Mux3~0_combout\);

-- Location: MLABCELL_X45_Y1_N48
\bigclock|display03|display2|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|display2|Mux2~0_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ ) # ( !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & ( 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\ & !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	combout => \bigclock|display03|display2|Mux2~0_combout\);

-- Location: MLABCELL_X45_Y1_N42
\bigclock|display03|display2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|display2|Mux1~0_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & 
-- ((!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\))) ) ) # ( 
-- !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & ( (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ & (!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\ & 
-- !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	datab => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	combout => \bigclock|display03|display2|Mux1~0_combout\);

-- Location: MLABCELL_X45_Y1_N45
\bigclock|display03|display2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bigclock|display03|display2|Mux0~0_combout\ = ( \bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & ( (!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\ $ 
-- (!\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\)) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\) ) ) # ( 
-- !\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[42]~0_combout\ & ( ((\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[44]~5_combout\) # (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[45]~8_combout\)) # 
-- (\bigclock|display03|Mod0|auto_generated|divider|divider|StageOut[43]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111101011111101011110101111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~2_combout\,
	datac => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~8_combout\,
	datad => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	dataf => \bigclock|display03|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~0_combout\,
	combout => \bigclock|display03|display2|Mux0~0_combout\);

-- Location: LABCELL_X32_Y12_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


