;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB 0, 1
	JMP -11, @-20
	MOV -1, <-20
	SUB 251, 390
	ADD #0, -40
	SUB -100, -101
	SPL 0, <402
	MOV -901, -120
	SUB -100, -101
	JMP -901, @-120
	JMP -901, @-120
	SUB @-161, -106
	SLT -100, -100
	SUB @121, @106
	MOV -11, <-20
	SUB 12, @10
	SLT #270, <1
	SLT #270, <1
	SLT -100, -100
	SUB #1, 0
	SPL 0, <402
	MOV -11, <-20
	ADD 1, 90
	JMN 0, <402
	ADD 30, 9
	SUB 12, @-10
	SUB @-161, -106
	SUB @-161, -106
	ADD 30, 9
	ADD 30, 9
	SUB @121, @106
	MOV -1, <-20
	SUB 1, 90
	SUB @121, @106
	MOV -1, <-20
	SUB @0, @302
	MOV -11, <-20
	SPL 0, <402
	SPL @300, 90
	CMP -207, <-120
	SPL 0, <402
	MOV -1, <-20
	SPL 0, <402
	MOV -1, <-20
	SUB @121, @106
	MOV -1, <-20
	SUB @121, @106
