Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Dec 20 13:38:25 2017
| Host         : yangz-w540 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uartTestece530winter2017_control_sets_placed.rpt
| Design       : uartTestece530winter2017
| Device       : xc7z010
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    11 |
| Minimum Number of register sites lost to control set restrictions |    33 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           15 |
| Yes          | No                    | No                     |              34 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+-------------------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+-------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG |                                 | TransmitUnit/kcuart/Tx_start        |                1 |              1 |
|  clock_IBUF_BUFG | BaudRateUnit/en_16_x_baud       | TransmitUnit/kcuart/Tx_start        |                1 |              3 |
|  clock_IBUF_BUFG | TransmitUnit/buf_0/data_present |                                     |                1 |              4 |
|  clock_IBUF_BUFG | receive/buf_0/data_present      |                                     |                1 |              4 |
|  clock_IBUF_BUFG |                                 | reset_IBUF                          |                3 |              6 |
|  clock_IBUF_BUFG |                                 |                                     |                6 |              8 |
|  clock_IBUF_BUFG | TransmitUnit/buf_0/valid_write  |                                     |                1 |              8 |
|  clock_IBUF_BUFG | receive/buf_0/valid_write       |                                     |                1 |              8 |
|  clock_IBUF_BUFG |                                 | BaudRateUnit/baud_count[0]_i_1_n_0  |                4 |             16 |
|  clock_IBUF_BUFG |                                 | DebounceUnit/Timer/count[0]_i_1_n_0 |                7 |             27 |
|  clock_IBUF_BUFG | BaudRateUnit/en_16_x_baud       |                                     |               10 |             46 |
+------------------+---------------------------------+-------------------------------------+------------------+----------------+


