{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 7.6000"
  ],
  "cts__clock__skew__hold": 0.1913,
  "cts__clock__skew__hold__post_repair": -0.188,
  "cts__clock__skew__hold__pre_repair": -0.188,
  "cts__clock__skew__setup": 0.1913,
  "cts__clock__skew__setup__post_repair": -0.188,
  "cts__clock__skew__setup__pre_repair": -0.188,
  "cts__design__instance__area": 106886.6094,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 106886.6094,
  "cts__design__instance__area__pre_repair": 106886.6094,
  "cts__design__instance__area__stdcell": 106886.6094,
  "cts__design__instance__area__stdcell__post_repair": 106886.6094,
  "cts__design__instance__area__stdcell__pre_repair": 106886.6094,
  "cts__design__instance__count": 8820,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 8820,
  "cts__design__instance__count__pre_repair": 8820,
  "cts__design__instance__count__setup_buffer": 0,
  "cts__design__instance__count__stdcell": 8820,
  "cts__design__instance__count__stdcell__post_repair": 8820,
  "cts__design__instance__count__stdcell__pre_repair": 8820,
  "cts__design__instance__displacement__max": 0.0,
  "cts__design__instance__displacement__mean": 0.0,
  "cts__design__instance__displacement__total": 0.0,
  "cts__design__instance__utilization": 0.5665,
  "cts__design__instance__utilization__post_repair": 0.5665,
  "cts__design__instance__utilization__pre_repair": 0.5665,
  "cts__design__instance__utilization__stdcell": 0.5665,
  "cts__design__instance__utilization__stdcell__post_repair": 0.5665,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.5665,
  "cts__design__io": 165,
  "cts__design__io__post_repair": 165,
  "cts__design__io__pre_repair": 165,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0209,
  "cts__power__internal__total__post_repair": 0.0209,
  "cts__power__internal__total__pre_repair": 0.0209,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0082,
  "cts__power__switching__total__post_repair": 0.0081,
  "cts__power__switching__total__pre_repair": 0.0081,
  "cts__power__total": 0.0291,
  "cts__power__total__post_repair": 0.029,
  "cts__power__total__pre_repair": 0.029,
  "cts__route__wirelength__estimated": 246636.554,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 4,
  "cts__timing__drv__max_cap__post_repair": 3,
  "cts__timing__drv__max_cap__pre_repair": 3,
  "cts__timing__drv__max_cap_limit": -0.0046,
  "cts__timing__drv__max_cap_limit__post_repair": -0.0092,
  "cts__timing__drv__max_cap_limit__pre_repair": -0.0092,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 116,
  "cts__timing__drv__max_slew__post_repair": 143,
  "cts__timing__drv__max_slew__pre_repair": 143,
  "cts__timing__drv__max_slew_limit": -0.013,
  "cts__timing__drv__max_slew_limit__post_repair": -0.0122,
  "cts__timing__drv__max_slew_limit__pre_repair": -0.0122,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": 0.0,
  "cts__timing__setup__tns__pre_repair": 0.0,
  "cts__timing__setup__ws": 0.67,
  "cts__timing__setup__ws__post_repair": 0.71,
  "cts__timing__setup__ws__pre_repair": 0.71,
  "detailedplace__cpu__total": 6.22,
  "detailedplace__design__instance__area": 106435.8594,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 106435.8594,
  "detailedplace__design__instance__count": 8773,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 8773,
  "detailedplace__design__instance__displacement__max": 29.23,
  "detailedplace__design__instance__displacement__mean": 2.87,
  "detailedplace__design__instance__displacement__total": 25179.675,
  "detailedplace__design__instance__utilization": 0.5641,
  "detailedplace__design__instance__utilization__stdcell": 0.5641,
  "detailedplace__design__io": 165,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 175568.0,
  "detailedplace__power__internal__total": 0.0206,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0058,
  "detailedplace__power__total": 0.0265,
  "detailedplace__route__wirelength__estimated": 247411.507,
  "detailedplace__runtime__total": "0:06.47",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 3,
  "detailedplace__timing__drv__max_cap_limit": -0.0092,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 143,
  "detailedplace__timing__drv__max_slew_limit": -0.0122,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 1.61,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 16309,
  "detailedroute__route__drc_errors__iter:2": 5904,
  "detailedroute__route__drc_errors__iter:3": 6197,
  "detailedroute__route__drc_errors__iter:4": 1065,
  "detailedroute__route__drc_errors__iter:5": 30,
  "detailedroute__route__drc_errors__iter:6": 0,
  "detailedroute__route__net": 6980,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 59349,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 59349,
  "detailedroute__route__wirelength": 346713,
  "detailedroute__route__wirelength__iter:1": 351378,
  "detailedroute__route__wirelength__iter:2": 348250,
  "detailedroute__route__wirelength__iter:3": 347022,
  "detailedroute__route__wirelength__iter:4": 346916,
  "detailedroute__route__wirelength__iter:5": 346741,
  "detailedroute__route__wirelength__iter:6": 346713,
  "finish__clock__skew__hold": 0.1906,
  "finish__clock__skew__setup": 0.1906,
  "finish__cpu__total": 26.46,
  "finish__design__instance__area": 106886.6094,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 106886.6094,
  "finish__design__instance__count": 8820,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 8820,
  "finish__design__instance__utilization": 0.5665,
  "finish__design__instance__utilization__stdcell": 0.5665,
  "finish__design__io": 165,
  "finish__mem__peak": 971336.0,
  "finish__power__internal__total": 0.021,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0088,
  "finish__power__total": 0.0299,
  "finish__runtime__total": "0:27.56",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 19,
  "finish__timing__drv__max_cap_limit": -0.1939,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 893,
  "finish__timing__drv__max_slew_limit": -0.202,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 0.47,
  "finish__timing__wns_percent_delay": 8.314182,
  "floorplan__cpu__total": 1.93,
  "floorplan__design__instance__area": 80741.5781,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 80741.5781,
  "floorplan__design__instance__count": 6424,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 6424,
  "floorplan__design__instance__utilization": 0.4279,
  "floorplan__design__instance__utilization__stdcell": 0.4279,
  "floorplan__design__io": 165,
  "floorplan__mem__peak": 148868.0,
  "floorplan__power__internal__total": 0.0177,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0028,
  "floorplan__power__total": 0.0205,
  "floorplan__runtime__total": "0:02.04",
  "floorplan__timing__setup__tns": 0.0,
  "floorplan__timing__setup__ws": 0.89,
  "globalplace__design__instance__area": 84011.9062,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 84011.9062,
  "globalplace__design__instance__count": 8470,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 8470,
  "globalplace__design__instance__utilization": 0.4453,
  "globalplace__design__instance__utilization__stdcell": 0.4453,
  "globalplace__design__io": 165,
  "globalplace__power__internal__total": 0.0189,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0046,
  "globalplace__power__total": 0.0235,
  "globalplace__timing__setup__tns": -409.77,
  "globalplace__timing__setup__ws": -1.53,
  "globalroute__clock__skew__hold": -0.2074,
  "globalroute__clock__skew__setup": -0.2074,
  "globalroute__design__instance__area": 106886.6094,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 106886.6094,
  "globalroute__design__instance__count": 8820,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 8820,
  "globalroute__design__instance__utilization": 0.5665,
  "globalroute__design__instance__utilization__stdcell": 0.5665,
  "globalroute__design__io": 165,
  "globalroute__power__internal__total": 0.0211,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0098,
  "globalroute__power__total": 0.0309,
  "globalroute__timing__clock__slack": 0.218,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 20,
  "globalroute__timing__drv__max_cap_limit": -0.178,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 825,
  "globalroute__timing__drv__max_slew_limit": -0.1827,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0.0,
  "globalroute__timing__setup__ws": 0.22,
  "placeopt__cpu__total": 9.0,
  "placeopt__design__instance__area": 106435.8594,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 84011.9062,
  "placeopt__design__instance__area__stdcell": 106435.8594,
  "placeopt__design__instance__area__stdcell__pre_opt": 84011.9062,
  "placeopt__design__instance__count": 8773,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 8470,
  "placeopt__design__instance__count__stdcell": 8773,
  "placeopt__design__instance__count__stdcell__pre_opt": 8470,
  "placeopt__design__instance__utilization": 0.5641,
  "placeopt__design__instance__utilization__pre_opt": 0.4453,
  "placeopt__design__instance__utilization__stdcell": 0.5641,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.4453,
  "placeopt__design__io": 165,
  "placeopt__design__io__pre_opt": 165,
  "placeopt__mem__peak": 181664.0,
  "placeopt__power__internal__total": 0.0204,
  "placeopt__power__internal__total__pre_opt": 0.0189,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0054,
  "placeopt__power__switching__total__pre_opt": 0.0046,
  "placeopt__power__total": 0.0257,
  "placeopt__power__total__pre_opt": 0.0235,
  "placeopt__runtime__total": "0:09.22",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0038,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0027,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0.0,
  "placeopt__timing__setup__tns__pre_opt": -409.77,
  "placeopt__timing__setup__ws": 1.61,
  "placeopt__timing__setup__ws__pre_opt": -1.53,
  "run__flow__design": "riscv32i",
  "run__flow__generate_date": "2022-12-23 16:01",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6171-g044e9ad0a",
  "run__flow__platform": "sky130hs",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "a126c76e3e2a615bc4e769e1e88ec2b0e0796881",
  "run__flow__scripts_commit": "a126c76e3e2a615bc4e769e1e88ec2b0e0796881",
  "run__flow__uuid": "83a7ae7c-05d5-400e-bf4a-607e03e0380c",
  "run__flow__variant": "base",
  "synth__cpu__total": 33.94,
  "synth__design__instance__area__stdcell": 85765.3488,
  "synth__design__instance__count__stdcell": 7127.0,
  "synth__mem__peak": 139904.0,
  "synth__runtime__total": "0:35.02",
  "total_time": "0:01:20.310000"
}