// Seed: 696684919
module module_0 (
    output supply1 id_0,
    output uwire   id_1
);
  tri id_3;
  assign id_3 = -1;
  assign id_1 = 1'h0;
  rnmos (-1);
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input uwire id_7,
    output wand id_8,
    input wand id_9,
    input supply0 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri1 id_13,
    output wire id_14,
    input supply0 id_15
);
  wire  id_17;
  logic id_18 = id_11;
  module_0 modCall_1 (
      id_14,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
