INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/ip/clk_5MHZ/clk_5MHZ_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_5MHZ
INFO: [VRFC 10-311] analyzing module clk_5MHZ_clk_5MHZ_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sim_1/imports/new/clk_rst_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_rst_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sources_1/imports/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sim_1/new/seven_display_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_display_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/Vivado_Project_chh/Project/2019-01-23/StopWatch/StopWatch.srcs/sim_1/new/seven_display_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_display_tb_top
