// Seed: 1566370735
module module_0;
  tri id_2;
  assign id_2 = 1'b0;
  wire id_3 = (id_3);
  wire id_4 = id_3, id_5;
  wire id_6;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  uwire id_2,
    output wor   id_3,
    output uwire id_4
);
  wire id_6;
  wire id_7;
  module_0();
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    output uwire id_2,
    output wand id_3,
    input wor id_4,
    input tri1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    output tri1 id_8
);
  assign id_2 = id_1;
  module_0();
endmodule
