// Seed: 2537743100
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_4;
  logic id_5;
  logic [7:0] id_6, id_7, id_8;
  assign id_6[1 : 1'b0] = "";
endmodule
module module_1 #(
    parameter id_22 = 32'd19,
    parameter id_24 = 32'd15,
    parameter id_6  = 32'd35
) (
    input supply0 id_0,
    output tri id_1,
    output tri0 id_2,
    input uwire id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri0 _id_6,
    output tri id_7[1 : id_22],
    output wand id_8[id_24 : -1],
    output wire id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri id_12,
    input supply1 id_13,
    output supply1 id_14,
    input wor id_15,
    input wand id_16,
    input wire id_17,
    input supply0 id_18,
    output wand id_19[id_6 : 1],
    input tri0 id_20,
    input uwire id_21,
    output supply0 _id_22,
    input wor id_23,
    input wand _id_24
);
  logic id_26;
  nor primCall (
      id_19,
      id_13,
      id_11,
      id_20,
      id_26,
      id_4,
      id_23,
      id_10,
      id_15,
      id_16,
      id_21,
      id_5,
      id_12,
      id_18,
      id_3,
      id_17,
      id_0
  );
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26
  );
endmodule
