// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="operator_int_mul3,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.785000,HLS_SYN_LAT=8,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=241,HLS_SYN_LUT=349,HLS_VERSION=2018_2}" *)

module operator_int_mul3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in_r;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] grp_lut_mul3_chunk_fu_80_ap_return;
reg   [7:0] reg_164;
wire    ap_CS_fsm_state2;
wire    grp_lut_mul3_chunk_fu_80_ap_idle;
wire    grp_lut_mul3_chunk_fu_80_ap_ready;
wire    grp_lut_mul3_chunk_fu_80_ap_done;
wire    grp_lut_mul3_chunk_fu_101_ap_idle;
wire    grp_lut_mul3_chunk_fu_101_ap_ready;
wire    grp_lut_mul3_chunk_fu_101_ap_done;
reg    ap_block_state2_on_subcall_done;
wire    ap_CS_fsm_state3;
wire    grp_lut_mul3_chunk_fu_122_ap_idle;
wire    grp_lut_mul3_chunk_fu_122_ap_ready;
wire    grp_lut_mul3_chunk_fu_122_ap_done;
wire    grp_lut_mul3_chunk_fu_143_ap_idle;
wire    grp_lut_mul3_chunk_fu_143_ap_ready;
wire    grp_lut_mul3_chunk_fu_143_ap_done;
reg    ap_block_state3_on_subcall_done;
wire   [7:0] grp_lut_mul3_chunk_fu_101_ap_return;
reg   [7:0] reg_168;
wire   [5:0] tmp_1_fu_172_p1;
reg   [5:0] tmp_1_reg_313;
reg   [5:0] p_Result_i_reg_318;
reg   [5:0] p_Result_1_i_reg_323;
reg   [5:0] p_Result_2_i_reg_328;
reg   [5:0] p_Result_3_i_reg_333;
reg   [1:0] p_Result_4_i_fu_218_p4;
reg   [1:0] p_Result_4_i_reg_338;
wire   [5:0] this_assign_5_i_fu_228_p1;
reg   [5:0] this_assign_5_i_reg_343;
wire   [7:0] grp_lut_mul3_chunk_fu_122_ap_return;
reg   [7:0] chunk_24_29_V_reg_348;
wire   [26:0] tmp1_fu_256_p2;
reg   [26:0] tmp1_reg_353;
wire   [1:0] tmp_2_fu_262_p1;
reg   [1:0] tmp_2_reg_358;
wire   [26:0] tmp_fu_285_p2;
reg   [26:0] tmp_reg_363;
wire    ap_CS_fsm_state4;
wire   [31:0] tmp2_fu_299_p2;
reg   [31:0] tmp2_reg_368;
wire    grp_lut_mul3_chunk_fu_80_ap_start;
reg   [5:0] grp_lut_mul3_chunk_fu_80_d_V;
wire    grp_lut_mul3_chunk_fu_101_ap_start;
reg   [5:0] grp_lut_mul3_chunk_fu_101_d_V;
wire    grp_lut_mul3_chunk_fu_122_ap_start;
wire    grp_lut_mul3_chunk_fu_143_ap_start;
wire   [7:0] grp_lut_mul3_chunk_fu_143_ap_return;
reg    grp_lut_mul3_chunk_fu_80_ap_start_reg;
reg    grp_lut_mul3_chunk_fu_101_ap_start_reg;
reg    grp_lut_mul3_chunk_fu_122_ap_start_reg;
reg    grp_lut_mul3_chunk_fu_143_ap_start_reg;
wire   [19:0] r_V_1_fu_232_p3;
wire   [25:0] r_V_2_fu_244_p3;
wire   [26:0] r_V_2_cast_fu_252_p1;
wire   [26:0] r_V_1_cast_fu_240_p1;
wire   [13:0] r_V_fu_266_p3;
wire   [26:0] r_V_cast_fu_274_p1;
wire   [31:0] r_V_3_fu_278_p3;
wire   [31:0] tmp3_fu_290_p4;
wire    ap_CS_fsm_state5;
wire   [31:0] tmp_cast_fu_305_p1;
reg   [4:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_lut_mul3_chunk_fu_80_ap_start_reg = 1'b0;
#0 grp_lut_mul3_chunk_fu_101_ap_start_reg = 1'b0;
#0 grp_lut_mul3_chunk_fu_122_ap_start_reg = 1'b0;
#0 grp_lut_mul3_chunk_fu_143_ap_start_reg = 1'b0;
end

lut_mul3_chunk grp_lut_mul3_chunk_fu_80(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul3_chunk_fu_80_ap_start),
    .ap_done(grp_lut_mul3_chunk_fu_80_ap_done),
    .ap_idle(grp_lut_mul3_chunk_fu_80_ap_idle),
    .ap_ready(grp_lut_mul3_chunk_fu_80_ap_ready),
    .d_V(grp_lut_mul3_chunk_fu_80_d_V),
    .ap_return(grp_lut_mul3_chunk_fu_80_ap_return)
);

lut_mul3_chunk grp_lut_mul3_chunk_fu_101(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul3_chunk_fu_101_ap_start),
    .ap_done(grp_lut_mul3_chunk_fu_101_ap_done),
    .ap_idle(grp_lut_mul3_chunk_fu_101_ap_idle),
    .ap_ready(grp_lut_mul3_chunk_fu_101_ap_ready),
    .d_V(grp_lut_mul3_chunk_fu_101_d_V),
    .ap_return(grp_lut_mul3_chunk_fu_101_ap_return)
);

lut_mul3_chunk grp_lut_mul3_chunk_fu_122(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul3_chunk_fu_122_ap_start),
    .ap_done(grp_lut_mul3_chunk_fu_122_ap_done),
    .ap_idle(grp_lut_mul3_chunk_fu_122_ap_idle),
    .ap_ready(grp_lut_mul3_chunk_fu_122_ap_ready),
    .d_V(p_Result_3_i_reg_333),
    .ap_return(grp_lut_mul3_chunk_fu_122_ap_return)
);

lut_mul3_chunk grp_lut_mul3_chunk_fu_143(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_mul3_chunk_fu_143_ap_start),
    .ap_done(grp_lut_mul3_chunk_fu_143_ap_done),
    .ap_idle(grp_lut_mul3_chunk_fu_143_ap_idle),
    .ap_ready(grp_lut_mul3_chunk_fu_143_ap_ready),
    .d_V(this_assign_5_i_reg_343),
    .ap_return(grp_lut_mul3_chunk_fu_143_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul3_chunk_fu_101_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
            grp_lut_mul3_chunk_fu_101_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul3_chunk_fu_101_ap_ready == 1'b1)) begin
            grp_lut_mul3_chunk_fu_101_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul3_chunk_fu_122_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_lut_mul3_chunk_fu_122_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul3_chunk_fu_122_ap_ready == 1'b1)) begin
            grp_lut_mul3_chunk_fu_122_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul3_chunk_fu_143_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_lut_mul3_chunk_fu_143_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul3_chunk_fu_143_ap_ready == 1'b1)) begin
            grp_lut_mul3_chunk_fu_143_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_mul3_chunk_fu_80_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
            grp_lut_mul3_chunk_fu_80_ap_start_reg <= 1'b1;
        end else if ((grp_lut_mul3_chunk_fu_80_ap_ready == 1'b1)) begin
            grp_lut_mul3_chunk_fu_80_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        chunk_24_29_V_reg_348 <= grp_lut_mul3_chunk_fu_122_ap_return;
        tmp1_reg_353[26 : 12] <= tmp1_fu_256_p2[26 : 12];
        tmp_2_reg_358 <= tmp_2_fu_262_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_Result_1_i_reg_323 <= {{in_r[17:12]}};
        p_Result_2_i_reg_328 <= {{in_r[23:18]}};
        p_Result_3_i_reg_333 <= {{in_r[29:24]}};
        p_Result_4_i_reg_338 <= p_Result_4_i_fu_218_p4;
        p_Result_i_reg_318 <= {{in_r[11:6]}};
        tmp_1_reg_313 <= tmp_1_fu_172_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2)))) begin
        reg_164 <= grp_lut_mul3_chunk_fu_80_ap_return;
        reg_168 <= grp_lut_mul3_chunk_fu_101_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        this_assign_5_i_reg_343[1 : 0] <= this_assign_5_i_fu_228_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp2_reg_368 <= tmp2_fu_299_p2;
        tmp_reg_363[26 : 6] <= tmp_fu_285_p2[26 : 6];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_lut_mul3_chunk_fu_101_d_V = p_Result_i_reg_318;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_mul3_chunk_fu_101_d_V = p_Result_2_i_reg_328;
    end else begin
        grp_lut_mul3_chunk_fu_101_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_lut_mul3_chunk_fu_80_d_V = tmp_1_reg_313;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_mul3_chunk_fu_80_d_V = p_Result_1_i_reg_323;
    end else begin
        grp_lut_mul3_chunk_fu_80_d_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_lut_mul3_chunk_fu_101_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_80_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_lut_mul3_chunk_fu_143_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_122_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_101_ap_done == 1'b0) | (grp_lut_mul3_chunk_fu_80_ap_done == 1'b0));
end

assign ap_return = (tmp_cast_fu_305_p1 + tmp2_reg_368);

assign grp_lut_mul3_chunk_fu_101_ap_start = grp_lut_mul3_chunk_fu_101_ap_start_reg;

assign grp_lut_mul3_chunk_fu_122_ap_start = grp_lut_mul3_chunk_fu_122_ap_start_reg;

assign grp_lut_mul3_chunk_fu_143_ap_start = grp_lut_mul3_chunk_fu_143_ap_start_reg;

assign grp_lut_mul3_chunk_fu_80_ap_start = grp_lut_mul3_chunk_fu_80_ap_start_reg;

integer ap_tvar_int_0;

always @ (in_r) begin
    for (ap_tvar_int_0 = 2 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 30) begin
            p_Result_4_i_fu_218_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_4_i_fu_218_p4[ap_tvar_int_0] = in_r[31 - ap_tvar_int_0];
        end
    end
end

assign r_V_1_cast_fu_240_p1 = r_V_1_fu_232_p3;

assign r_V_1_fu_232_p3 = {{reg_164}, {12'd0}};

assign r_V_2_cast_fu_252_p1 = r_V_2_fu_244_p3;

assign r_V_2_fu_244_p3 = {{reg_168}, {18'd0}};

assign r_V_3_fu_278_p3 = {{chunk_24_29_V_reg_348}, {24'd0}};

assign r_V_cast_fu_274_p1 = r_V_fu_266_p3;

assign r_V_fu_266_p3 = {{reg_168}, {6'd0}};

assign this_assign_5_i_fu_228_p1 = p_Result_4_i_reg_338;

assign tmp1_fu_256_p2 = (r_V_2_cast_fu_252_p1 + r_V_1_cast_fu_240_p1);

assign tmp2_fu_299_p2 = (r_V_3_fu_278_p3 + tmp3_fu_290_p4);

assign tmp3_fu_290_p4 = {{{tmp_2_reg_358}, {22'd0}}, {reg_164}};

assign tmp_1_fu_172_p1 = in_r[5:0];

assign tmp_2_fu_262_p1 = grp_lut_mul3_chunk_fu_143_ap_return[1:0];

assign tmp_cast_fu_305_p1 = tmp_reg_363;

assign tmp_fu_285_p2 = (r_V_cast_fu_274_p1 + tmp1_reg_353);

always @ (posedge ap_clk) begin
    this_assign_5_i_reg_343[5:2] <= 4'b0000;
    tmp1_reg_353[11:0] <= 12'b000000000000;
    tmp_reg_363[5:0] <= 6'b000000;
end

endmodule //operator_int_mul3
