vendor_name = ModelSim
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/EmbarcadoVGA.qip
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/EmbarcadoVGA.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/EmbarcadoVGA_mm_interconnect_0.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/EmbarcadoVGA_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/EmbarcadoVGA_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/EmbarcadoVGA_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/EmbarcadoVGA_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/EmbarcadoVGA_mm_interconnect_0_router.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/EmbarcadoVGA_sdram_controller.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/EmbarcadoVGA_sdram_controller_test_component.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/synthesis/submodules/Master_Interface.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/clockDivider.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/vgaController.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/doubleBuffer.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/top.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/ModuloVgaController.bdf
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/ModelSim/vgaController_TB.v
source_file = 1, run_module.do
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/clkDivider.qip
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/clkDivider.vhd
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/fifo_dualClock.qip
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/fifo_dualClock.vhd
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/ModuloVgaControllerTB.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/EmbarcadoVGA/testbench/mentor/mentor.do
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/Master_Interface.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/rgb16toRgb24.v
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/fifoToRgbStream.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/db/clkdivider_altpll.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/db/dcfifo_vth1.tdf
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/db/a_gray2bin_6ib.tdf
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/db/a_graycounter_3p6.tdf
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/db/a_graycounter_v6c.tdf
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/db/altsyncram_4c41.tdf
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/db/alt_synch_pipe_1bl.tdf
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/db/dffpipe_i09.tdf
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/db/dffpipe_909.tdf
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/db/alt_synch_pipe_2bl.tdf
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/db/dffpipe_j09.tdf
source_file = 1, C:/Users/felip/Downloads/ModuloVGAController/db/cmpr_n76.tdf
design_name = ModuloVgaController
instance = comp, \outRequest~output , outRequest~output, ModuloVgaController, 1
instance = comp, \VGA_HS~output , VGA_HS~output, ModuloVgaController, 1
instance = comp, \VGA_VS~output , VGA_VS~output, ModuloVgaController, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, ModuloVgaController, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, ModuloVgaController, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, ModuloVgaController, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, ModuloVgaController, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, ModuloVgaController, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, ModuloVgaController, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, ModuloVgaController, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, ModuloVgaController, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, ModuloVgaController, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, ModuloVgaController, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, ModuloVgaController, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQM[1]~output , DRAM_DQM[1]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQM[0]~output , DRAM_DQM[0]~output, ModuloVgaController, 1
instance = comp, \outX[9]~output , outX[9]~output, ModuloVgaController, 1
instance = comp, \outX[8]~output , outX[8]~output, ModuloVgaController, 1
instance = comp, \outX[7]~output , outX[7]~output, ModuloVgaController, 1
instance = comp, \outX[6]~output , outX[6]~output, ModuloVgaController, 1
instance = comp, \outX[5]~output , outX[5]~output, ModuloVgaController, 1
instance = comp, \outX[4]~output , outX[4]~output, ModuloVgaController, 1
instance = comp, \outX[3]~output , outX[3]~output, ModuloVgaController, 1
instance = comp, \outX[2]~output , outX[2]~output, ModuloVgaController, 1
instance = comp, \outX[1]~output , outX[1]~output, ModuloVgaController, 1
instance = comp, \outX[0]~output , outX[0]~output, ModuloVgaController, 1
instance = comp, \outY[9]~output , outY[9]~output, ModuloVgaController, 1
instance = comp, \outY[8]~output , outY[8]~output, ModuloVgaController, 1
instance = comp, \outY[7]~output , outY[7]~output, ModuloVgaController, 1
instance = comp, \outY[6]~output , outY[6]~output, ModuloVgaController, 1
instance = comp, \outY[5]~output , outY[5]~output, ModuloVgaController, 1
instance = comp, \outY[4]~output , outY[4]~output, ModuloVgaController, 1
instance = comp, \outY[3]~output , outY[3]~output, ModuloVgaController, 1
instance = comp, \outY[2]~output , outY[2]~output, ModuloVgaController, 1
instance = comp, \outY[1]~output , outY[1]~output, ModuloVgaController, 1
instance = comp, \outY[0]~output , outY[0]~output, ModuloVgaController, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, ModuloVgaController, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, ModuloVgaController, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, ModuloVgaController, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, ModuloVgaController, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, ModuloVgaController, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, ModuloVgaController, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, ModuloVgaController, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, ModuloVgaController, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, ModuloVgaController, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, ModuloVgaController, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, ModuloVgaController, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, ModuloVgaController, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, ModuloVgaController, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, ModuloVgaController, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, ModuloVgaController, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, ModuloVgaController, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, ModuloVgaController, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, ModuloVgaController, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, ModuloVgaController, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, ModuloVgaController, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, ModuloVgaController, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, ModuloVgaController, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, ModuloVgaController, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, ModuloVgaController, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, ModuloVgaController, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, ModuloVgaController, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, ModuloVgaController, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, ModuloVgaController, 1
instance = comp, \inst|altpll_component|auto_generated|pll1 , inst|altpll_component|auto_generated|pll1, ModuloVgaController, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, ModuloVgaController, 1
instance = comp, \inst1|hCount[0]~10 , inst1|hCount[0]~10, ModuloVgaController, 1
instance = comp, \KEY[0]~input , KEY[0]~input, ModuloVgaController, 1
instance = comp, \inst1|hCount[1]~12 , inst1|hCount[1]~12, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[8] , inst3|dcfifo_component|auto_generated|rdptr_g[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[9] , inst3|dcfifo_component|auto_generated|rdptr_g[9], ModuloVgaController, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[7]~feeder , inst3|dcfifo_component|auto_generated|wrptr_g[7]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[7] , inst3|dcfifo_component|auto_generated|wrptr_g[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[2]~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[2]~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder , inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[6] , inst3|dcfifo_component|auto_generated|wrptr_g[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder , inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[7] , inst3|dcfifo_component|auto_generated|rdptr_g[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[6] , inst3|dcfifo_component|auto_generated|rdptr_g[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0 , inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[4] , inst3|dcfifo_component|auto_generated|wrptr_g[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[5] , inst3|dcfifo_component|auto_generated|wrptr_g[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[4] , inst3|dcfifo_component|auto_generated|rdptr_g[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1 , inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[3]~feeder , inst3|dcfifo_component|auto_generated|wrptr_g[3]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[3] , inst3|dcfifo_component|auto_generated|wrptr_g[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder , inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[2] , inst3|dcfifo_component|auto_generated|wrptr_g[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[3]~feeder , inst3|dcfifo_component|auto_generated|rdptr_g[3]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[3] , inst3|dcfifo_component|auto_generated|rdptr_g[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[2] , inst3|dcfifo_component|auto_generated|rdptr_g[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2 , inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[0]~0 , inst3|dcfifo_component|auto_generated|rdptr_g[0]~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[0] , inst3|dcfifo_component|auto_generated|rdptr_g[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[0]~0 , inst3|dcfifo_component|auto_generated|wrptr_g[0]~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[0] , inst3|dcfifo_component|auto_generated|wrptr_g[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[1] , inst3|dcfifo_component|auto_generated|wrptr_g[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[1] , inst3|dcfifo_component|auto_generated|rdptr_g[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1]~feeder , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3 , inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4 , inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder , inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[8] , inst3|dcfifo_component|auto_generated|wrptr_g[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] , inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[6]~0 , inst3|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[6]~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] , inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0], ModuloVgaController, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, ModuloVgaController, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], ModuloVgaController, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, ModuloVgaController, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], ModuloVgaController, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~0 , inst2|sdram_controller|Add0~0, ModuloVgaController, 1
instance = comp, \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[0] , inst2|sdram_controller|refresh_counter[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~2 , inst2|sdram_controller|Add0~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~9 , inst2|sdram_controller|refresh_counter~9, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[1] , inst2|sdram_controller|refresh_counter[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~4 , inst2|sdram_controller|Add0~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[2] , inst2|sdram_controller|refresh_counter[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~6 , inst2|sdram_controller|Add0~6, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[3] , inst2|sdram_controller|refresh_counter[3], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~8 , inst2|sdram_controller|Add0~8, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~8 , inst2|sdram_controller|refresh_counter~8, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[4] , inst2|sdram_controller|refresh_counter[4], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~10 , inst2|sdram_controller|Add0~10, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~6 , inst2|sdram_controller|refresh_counter~6, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[5] , inst2|sdram_controller|refresh_counter[5], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~12 , inst2|sdram_controller|Add0~12, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~7 , inst2|sdram_controller|refresh_counter~7, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[6] , inst2|sdram_controller|refresh_counter[6], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~14 , inst2|sdram_controller|Add0~14, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~5 , inst2|sdram_controller|refresh_counter~5, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[7] , inst2|sdram_controller|refresh_counter[7], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~16 , inst2|sdram_controller|Add0~16, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[8] , inst2|sdram_controller|refresh_counter[8], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~18 , inst2|sdram_controller|Add0~18, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[9]~13 , inst2|sdram_controller|refresh_counter[9]~13, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[9] , inst2|sdram_controller|refresh_counter[9], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~20 , inst2|sdram_controller|Add0~20, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~4 , inst2|sdram_controller|refresh_counter~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[10] , inst2|sdram_controller|refresh_counter[10], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Equal0~1 , inst2|sdram_controller|Equal0~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Equal0~2 , inst2|sdram_controller|Equal0~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Equal0~3 , inst2|sdram_controller|Equal0~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~22 , inst2|sdram_controller|Add0~22, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~1 , inst2|sdram_controller|refresh_counter~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[11] , inst2|sdram_controller|refresh_counter[11], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~24 , inst2|sdram_controller|Add0~24, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~3 , inst2|sdram_controller|refresh_counter~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[12] , inst2|sdram_controller|refresh_counter[12], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~26 , inst2|sdram_controller|Add0~26, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~2 , inst2|sdram_controller|refresh_counter~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[13] , inst2|sdram_controller|refresh_counter[13], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Add0~28 , inst2|sdram_controller|Add0~28, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter~0 , inst2|sdram_controller|refresh_counter~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_counter[14] , inst2|sdram_controller|refresh_counter[14], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Equal0~0 , inst2|sdram_controller|Equal0~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Equal0~4 , inst2|sdram_controller|Equal0~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector10~2 , inst2|sdram_controller|Selector10~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector8~0 , inst2|sdram_controller|Selector8~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_state.001 , inst2|sdram_controller|i_state.001, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector10~3 , inst2|sdram_controller|Selector10~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_state.011 , inst2|sdram_controller|i_state.011, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector6~0 , inst2|sdram_controller|Selector6~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_refs[0] , inst2|sdram_controller|i_refs[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector5~0 , inst2|sdram_controller|Selector5~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_refs[1] , inst2|sdram_controller|i_refs[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector4~0 , inst2|sdram_controller|Selector4~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector4~1 , inst2|sdram_controller|Selector4~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_refs[2] , inst2|sdram_controller|i_refs[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector18~0 , inst2|sdram_controller|Selector18~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector16~0 , inst2|sdram_controller|Selector16~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector16~1 , inst2|sdram_controller|Selector16~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_next.010 , inst2|sdram_controller|i_next.010, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector9~0 , inst2|sdram_controller|Selector9~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_state.010 , inst2|sdram_controller|i_state.010, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector15~0 , inst2|sdram_controller|Selector15~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector15~1 , inst2|sdram_controller|Selector15~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector15~2 , inst2|sdram_controller|Selector15~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_count[0] , inst2|sdram_controller|i_count[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector13~1 , inst2|sdram_controller|Selector13~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector13~2 , inst2|sdram_controller|Selector13~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_count[2] , inst2|sdram_controller|i_count[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector12~0 , inst2|sdram_controller|Selector12~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_next.000~0 , inst2|sdram_controller|i_next.000~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_next.000 , inst2|sdram_controller|i_next.000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector7~0 , inst2|sdram_controller|Selector7~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_state.000 , inst2|sdram_controller|i_state.000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector13~0 , inst2|sdram_controller|Selector13~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector14~0 , inst2|sdram_controller|Selector14~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector14~1 , inst2|sdram_controller|Selector14~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_count[1] , inst2|sdram_controller|i_count[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector18~1 , inst2|sdram_controller|Selector18~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector18~2 , inst2|sdram_controller|Selector18~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_next.111 , inst2|sdram_controller|i_next.111, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector12~1 , inst2|sdram_controller|Selector12~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_state.111 , inst2|sdram_controller|i_state.111, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|WideOr6~0 , inst2|sdram_controller|WideOr6~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector17~0 , inst2|sdram_controller|Selector17~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_next.101 , inst2|sdram_controller|i_next.101, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_state.101~0 , inst2|sdram_controller|i_state.101~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_state.101 , inst2|sdram_controller|i_state.101, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector2~0 , inst2|sdram_controller|Selector2~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_cmd[1] , inst2|sdram_controller|i_cmd[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector29~0 , inst2|sdram_controller|Selector29~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ram_address_a[8] , inst3|dcfifo_component|auto_generated|ram_address_a[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[8] , inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[8]~feeder , inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[8]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[8] , inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[7] , inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[7] , inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[6] , inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[6] , inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[5] , inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[5] , inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[4] , inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[4] , inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[3] , inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[3] , inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[2] , inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[2] , inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[1] , inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[1] , inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[0] , inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[0] , inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|op_1~0 , inst3|dcfifo_component|auto_generated|op_1~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|op_1~2 , inst3|dcfifo_component|auto_generated|op_1~2, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|op_1~4 , inst3|dcfifo_component|auto_generated|op_1~4, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|op_1~6 , inst3|dcfifo_component|auto_generated|op_1~6, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|op_1~8 , inst3|dcfifo_component|auto_generated|op_1~8, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|op_1~10 , inst3|dcfifo_component|auto_generated|op_1~10, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|op_1~12 , inst3|dcfifo_component|auto_generated|op_1~12, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|op_1~14 , inst3|dcfifo_component|auto_generated|op_1~14, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|op_1~16 , inst3|dcfifo_component|auto_generated|op_1~16, ModuloVgaController, 1
instance = comp, \inst2|master_interface|always2~0 , inst2|master_interface|always2~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|read~0 , inst2|master_interface|read~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0] , inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0], ModuloVgaController, 1
instance = comp, \inst2|master_interface|read~1 , inst2|master_interface|read~1, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add3~1 , inst2|master_interface|Add3~1, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add3~3 , inst2|master_interface|Add3~3, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add3~4 , inst2|master_interface|Add3~4, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add3~6 , inst2|master_interface|Add3~6, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add3~8 , inst2|master_interface|Add3~8, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add3~10 , inst2|master_interface|Add3~10, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add3~12 , inst2|master_interface|Add3~12, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add3~14 , inst2|master_interface|Add3~14, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add3~16 , inst2|master_interface|Add3~16, ModuloVgaController, 1
instance = comp, \inst2|master_interface|LessThan2~0 , inst2|master_interface|LessThan2~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|chipselect~2 , inst2|master_interface|chipselect~2, ModuloVgaController, 1
instance = comp, \inst2|master_interface|chipselect~3 , inst2|master_interface|chipselect~3, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~8 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~8, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~16 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~16, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~12 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~12, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~4 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~4, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~1 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~1, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[6] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[6], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~4 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~4, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[5] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[5], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~6 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~6, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[4] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[4], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~8 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~8, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[3] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[3], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~7 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~7, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[2] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[2], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~5 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~5, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[1] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[1], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][56] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][56], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~40 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~40, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56]~feeder , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56]~feeder, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][48] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][48], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~41 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~41, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48]~feeder , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48]~feeder, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~35 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~35, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][48] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][48], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~29 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~29, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][48] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][48], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~23 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~23, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][48] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][48], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~17 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~17, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][48] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][48], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~11 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~11, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][48] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][48], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~5 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~5, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~34 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~34, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][56] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][56], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~28 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~28, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][56] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][56], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~22 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~22, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][56] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][56], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~16 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~16, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][56] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][56], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~10 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~10, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][56] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][56], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~4 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~4, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][56] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][56], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][58] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][58], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~37 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~37, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58]~feeder , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58]~feeder, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~31 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~31, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~25 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~25, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][58] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][58], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~19 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~19, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][58] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][58], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~13 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~13, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][58] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][58], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~7 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~7, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~2 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~2, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][57] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][57], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~38 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~38, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57]~feeder , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57]~feeder, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~32 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~32, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][57] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][57], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~26 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~26, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][57] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][57], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~20 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~20, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][57] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][57], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~14 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~14, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][57] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][57], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~8 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~8, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][57] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][57], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~3 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~3, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][57] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][57], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~feeder , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~feeder, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][55] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][55], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~39 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~39, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55]~feeder , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55]~feeder, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~33 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~33, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][55] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][55], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~27 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~27, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][55] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][55], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~21 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~21, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][55] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][55], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~15 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~15, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][55] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][55], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~9 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~9, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][55] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][55], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~6 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~6, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~8 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~8, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~11 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~11, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~13 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~13, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~0 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~0 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][59] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][59], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~36 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~36, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~feeder , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~feeder, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~30 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~30, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][59] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][59], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~24 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~24, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][59] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][59], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~18 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~18, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][59] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][59], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~12 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~12, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][59] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][59], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~6 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~6, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][59] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][59], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~1 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~1, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~15 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~15, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~17 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~17, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~6 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~6, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~8 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~8, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~10 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~10, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[6], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter~10 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter~10, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1] , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~2 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~2, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~4 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~4, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~0 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~1 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~1, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~2 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~2, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4 , inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~2 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~2, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~3 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~3, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0 , inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]~0 , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7] , inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|comb~0 , inst2|sdram_controller|comb~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|comb~1 , inst2|sdram_controller|comb~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|init_done~0 , inst2|sdram_controller|init_done~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|init_done , inst2|sdram_controller|init_done, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector41~2 , inst2|sdram_controller|Selector41~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector41~3 , inst2|sdram_controller|Selector41~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|f_pop , inst2|sdram_controller|f_pop, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~feeder , inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~feeder, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest , inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~2 , inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~2, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~0 , inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~1 , inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~1, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3 , inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled , inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~0 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~1 , inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~1, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0 , inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[1] , inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[1], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~2 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~2, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~2 , inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~2, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[2] , inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[2], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~4 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~4, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~3 , inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~3, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3] , inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~6 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~6, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~5 , inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~5, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[4] , inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[4], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~8 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~8, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~4 , inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~4, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[5] , inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[5], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[0]~30 , inst2|master_interface|addr_counter[0]~30, ModuloVgaController, 1
instance = comp, \inst2|master_interface|LessThan1~1 , inst2|master_interface|LessThan1~1, ModuloVgaController, 1
instance = comp, \inst2|master_interface|LessThan1~2 , inst2|master_interface|LessThan1~2, ModuloVgaController, 1
instance = comp, \inst2|master_interface|LessThan1~0 , inst2|master_interface|LessThan1~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|LessThan1~3 , inst2|master_interface|LessThan1~3, ModuloVgaController, 1
instance = comp, \inst2|master_interface|LessThan1~4 , inst2|master_interface|LessThan1~4, ModuloVgaController, 1
instance = comp, \inst2|master_interface|LessThan1~5 , inst2|master_interface|LessThan1~5, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[19]~73 , inst2|master_interface|addr_counter[19]~73, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[20]~75 , inst2|master_interface|addr_counter[20]~75, ModuloVgaController, 1
instance = comp, \inst2|master_interface|chipselect~1 , inst2|master_interface|chipselect~1, ModuloVgaController, 1
instance = comp, \inst2|master_interface|always2~1 , inst2|master_interface|always2~1, ModuloVgaController, 1
instance = comp, \inst2|master_interface|always2~2 , inst2|master_interface|always2~2, ModuloVgaController, 1
instance = comp, \inst2|master_interface|state~7 , inst2|master_interface|state~7, ModuloVgaController, 1
instance = comp, \inst2|master_interface|state~13 , inst2|master_interface|state~13, ModuloVgaController, 1
instance = comp, \inst2|master_interface|state.READ_REQUEST , inst2|master_interface|state.READ_REQUEST, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add1~0 , inst2|master_interface|Add1~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add1~12 , inst2|master_interface|Add1~12, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[0]~16 , inst2|master_interface|init_counter[0]~16, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[9]~20 , inst2|master_interface|init_counter[9]~20, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[0] , inst2|master_interface|init_counter[0], ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[1]~18 , inst2|master_interface|init_counter[1]~18, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[1] , inst2|master_interface|init_counter[1], ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[2]~21 , inst2|master_interface|init_counter[2]~21, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[2] , inst2|master_interface|init_counter[2], ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[3]~23 , inst2|master_interface|init_counter[3]~23, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[3] , inst2|master_interface|init_counter[3], ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[4]~25 , inst2|master_interface|init_counter[4]~25, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[4] , inst2|master_interface|init_counter[4], ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[5]~27 , inst2|master_interface|init_counter[5]~27, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[5] , inst2|master_interface|init_counter[5], ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[6]~29 , inst2|master_interface|init_counter[6]~29, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[6] , inst2|master_interface|init_counter[6], ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[7]~31 , inst2|master_interface|init_counter[7]~31, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[7] , inst2|master_interface|init_counter[7], ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[8]~33 , inst2|master_interface|init_counter[8]~33, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[8] , inst2|master_interface|init_counter[8], ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[9]~35 , inst2|master_interface|init_counter[9]~35, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[9] , inst2|master_interface|init_counter[9], ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[10]~37 , inst2|master_interface|init_counter[10]~37, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[10] , inst2|master_interface|init_counter[10], ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[11]~39 , inst2|master_interface|init_counter[11]~39, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[11] , inst2|master_interface|init_counter[11], ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[12]~41 , inst2|master_interface|init_counter[12]~41, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[12] , inst2|master_interface|init_counter[12], ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[13]~43 , inst2|master_interface|init_counter[13]~43, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[13] , inst2|master_interface|init_counter[13], ModuloVgaController, 1
instance = comp, \inst2|master_interface|LessThan0~3 , inst2|master_interface|LessThan0~3, ModuloVgaController, 1
instance = comp, \inst2|master_interface|LessThan0~0 , inst2|master_interface|LessThan0~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|LessThan0~1 , inst2|master_interface|LessThan0~1, ModuloVgaController, 1
instance = comp, \inst2|master_interface|LessThan0~2 , inst2|master_interface|LessThan0~2, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[14]~45 , inst2|master_interface|init_counter[14]~45, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[14] , inst2|master_interface|init_counter[14], ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[15]~47 , inst2|master_interface|init_counter[15]~47, ModuloVgaController, 1
instance = comp, \inst2|master_interface|init_counter[15] , inst2|master_interface|init_counter[15], ModuloVgaController, 1
instance = comp, \inst2|master_interface|LessThan0~4 , inst2|master_interface|LessThan0~4, ModuloVgaController, 1
instance = comp, \inst2|master_interface|started~0 , inst2|master_interface|started~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|started , inst2|master_interface|started, ModuloVgaController, 1
instance = comp, \inst2|master_interface|state~14 , inst2|master_interface|state~14, ModuloVgaController, 1
instance = comp, \inst2|master_interface|state.IDLE , inst2|master_interface|state.IDLE, ModuloVgaController, 1
instance = comp, \inst2|master_interface|LessThan2~1 , inst2|master_interface|LessThan2~1, ModuloVgaController, 1
instance = comp, \inst2|master_interface|burst_word_counter[0]~1 , inst2|master_interface|burst_word_counter[0]~1, ModuloVgaController, 1
instance = comp, \inst2|master_interface|burst_word_counter[0]~0 , inst2|master_interface|burst_word_counter[0]~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|burst_word_counter[0]~2 , inst2|master_interface|burst_word_counter[0]~2, ModuloVgaController, 1
instance = comp, \inst2|master_interface|burst_word_counter[0] , inst2|master_interface|burst_word_counter[0], ModuloVgaController, 1
instance = comp, \inst2|master_interface|state~9 , inst2|master_interface|state~9, ModuloVgaController, 1
instance = comp, \inst2|master_interface|state~8 , inst2|master_interface|state~8, ModuloVgaController, 1
instance = comp, \inst2|master_interface|state~10 , inst2|master_interface|state~10, ModuloVgaController, 1
instance = comp, \inst2|master_interface|state~11 , inst2|master_interface|state~11, ModuloVgaController, 1
instance = comp, \inst2|master_interface|state~12 , inst2|master_interface|state~12, ModuloVgaController, 1
instance = comp, \inst2|master_interface|state.WAIT_DATA , inst2|master_interface|state.WAIT_DATA, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[0]~56 , inst2|master_interface|addr_counter[0]~56, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[20] , inst2|master_interface|addr_counter[20], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[21]~77 , inst2|master_interface|addr_counter[21]~77, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[21] , inst2|master_interface|addr_counter[21], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[22]~79 , inst2|master_interface|addr_counter[22]~79, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[22] , inst2|master_interface|addr_counter[22], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[23]~81 , inst2|master_interface|addr_counter[23]~81, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[23] , inst2|master_interface|addr_counter[23], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[24]~83 , inst2|master_interface|addr_counter[24]~83, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[24] , inst2|master_interface|addr_counter[24], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[25]~85 , inst2|master_interface|addr_counter[25]~85, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[25] , inst2|master_interface|addr_counter[25], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[26]~87 , inst2|master_interface|addr_counter[26]~87, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[26] , inst2|master_interface|addr_counter[26], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[27]~89 , inst2|master_interface|addr_counter[27]~89, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[27] , inst2|master_interface|addr_counter[27], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[28]~91 , inst2|master_interface|addr_counter[28]~91, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[28] , inst2|master_interface|addr_counter[28], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[29]~93 , inst2|master_interface|addr_counter[29]~93, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[29] , inst2|master_interface|addr_counter[29], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[0]~54 , inst2|master_interface|addr_counter[0]~54, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[0]~53 , inst2|master_interface|addr_counter[0]~53, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[0]~52 , inst2|master_interface|addr_counter[0]~52, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[0]~55 , inst2|master_interface|addr_counter[0]~55, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[0] , inst2|master_interface|addr_counter[0], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[1]~32 , inst2|master_interface|addr_counter[1]~32, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[1] , inst2|master_interface|addr_counter[1], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[2]~34 , inst2|master_interface|addr_counter[2]~34, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[2] , inst2|master_interface|addr_counter[2], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[3]~36 , inst2|master_interface|addr_counter[3]~36, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[3] , inst2|master_interface|addr_counter[3], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[4]~38 , inst2|master_interface|addr_counter[4]~38, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[4] , inst2|master_interface|addr_counter[4], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[5]~40 , inst2|master_interface|addr_counter[5]~40, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[5] , inst2|master_interface|addr_counter[5], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[6]~42 , inst2|master_interface|addr_counter[6]~42, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[6] , inst2|master_interface|addr_counter[6], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[7]~44 , inst2|master_interface|addr_counter[7]~44, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[7] , inst2|master_interface|addr_counter[7], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[8]~46 , inst2|master_interface|addr_counter[8]~46, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[8] , inst2|master_interface|addr_counter[8], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[9]~48 , inst2|master_interface|addr_counter[9]~48, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[9] , inst2|master_interface|addr_counter[9], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[10]~50 , inst2|master_interface|addr_counter[10]~50, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[10] , inst2|master_interface|addr_counter[10], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[11]~57 , inst2|master_interface|addr_counter[11]~57, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[11] , inst2|master_interface|addr_counter[11], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[12]~59 , inst2|master_interface|addr_counter[12]~59, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[12] , inst2|master_interface|addr_counter[12], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[13]~61 , inst2|master_interface|addr_counter[13]~61, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[13] , inst2|master_interface|addr_counter[13], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[14]~63 , inst2|master_interface|addr_counter[14]~63, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[14] , inst2|master_interface|addr_counter[14], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[15]~65 , inst2|master_interface|addr_counter[15]~65, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[15] , inst2|master_interface|addr_counter[15], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[16]~67 , inst2|master_interface|addr_counter[16]~67, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[16] , inst2|master_interface|addr_counter[16], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[17]~69 , inst2|master_interface|addr_counter[17]~69, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[17] , inst2|master_interface|addr_counter[17], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[18]~71 , inst2|master_interface|addr_counter[18]~71, ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[18] , inst2|master_interface|addr_counter[18], ModuloVgaController, 1
instance = comp, \inst2|master_interface|addr_counter[19] , inst2|master_interface|addr_counter[19], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[20]~22 , inst2|master_interface|address[20]~22, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~16 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~16, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[15]~5 , inst2|master_interface|address[15]~5, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[13]~3 , inst2|master_interface|address[13]~3, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[12]~2 , inst2|master_interface|address[12]~2, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[9]~11 , inst2|master_interface|address[9]~11, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[8]~12 , inst2|master_interface|address[8]~12, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[6]~14 , inst2|master_interface|address[6]~14, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[5]~15 , inst2|master_interface|address[5]~15, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[4]~16 , inst2|master_interface|address[4]~16, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~25 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~25, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[1]~19 , inst2|master_interface|address[1]~19, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~10 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~10, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~27 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~27, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[2]~18 , inst2|master_interface|address[2]~18, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~9 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~9, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~29 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~29, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[3]~17 , inst2|master_interface|address[3]~17, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~8 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~8, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~31 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~31, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~7 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~7, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~33 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~33, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~6 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~6, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~35 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~35, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~5 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~5, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~37 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~37, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[7]~13 , inst2|master_interface|address[7]~13, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~4 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~4, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~39 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~39, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~3 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~3, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~41 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~41, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~2 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~2, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~43 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~43, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[10]~10 , inst2|master_interface|address[10]~10, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~1 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~1, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~45 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~45, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[11]~0 , inst2|master_interface|address[11]~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~0 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~48 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~48, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~24 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~24, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~50 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~50, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~23 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~23, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~52 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~52, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[14]~4 , inst2|master_interface|address[14]~4, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~22 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~22, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~54 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~54, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~21 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~21, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~56 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~56, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[16]~24 , inst2|master_interface|address[16]~24, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~20 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~20, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~58 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~58, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[17]~6 , inst2|master_interface|address[17]~6, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~19 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~19, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~60 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~60, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[18]~23 , inst2|master_interface|address[18]~23, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~18 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~18, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~62 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~62, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[19]~7 , inst2|master_interface|address[19]~7, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~17 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~17, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~64 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~64, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~72 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~72, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~66 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~66, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~60 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~60, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~52 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~52, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~82 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~82, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~86 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~86, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~88 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~88, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~90 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~90, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~92 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~92, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~94 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~94, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~98 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~98, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~0 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~58 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~58, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~0 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~127 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~127, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~100 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~100, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~126 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~126, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~101 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~101, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~4 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~4, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~125 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~125, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~99 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~99, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~96 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~96, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~124 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~124, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~97 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~97, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~8 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~8, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~123 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~123, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~95 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~95, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~122 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~122, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~93 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~93, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~12 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~12, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~121 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~121, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~91 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~91, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~120 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~120, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~89 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~89, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~16 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~16, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~119 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~119, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~87 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~87, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~84 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~84, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~118 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~118, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~85 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~85, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~20 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~20, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~117 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~117, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~83 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~83, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~102 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~102, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~53 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~53, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~24 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~24, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~56 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~56, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~104 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~104, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~57 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~57, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~58 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~58, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~105 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~105, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~59 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~59, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~28 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~28, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~106 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~106, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~61 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~61, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~62 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~62, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~107 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~107, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~63 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~63, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~32 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~32, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~108 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~108, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~64 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~64, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~65 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~65, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~109 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~109, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~67 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~67, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~36 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~36, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~110 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~110, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~68 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~68, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~69 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~69, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~70 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~70, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~111 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~111, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~71 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~71, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~40 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~40, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~112 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~112, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~73 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~73, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~10 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~10, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[19]~feeder , inst2|sdram_controller|active_addr[19]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[23]~0 , inst2|sdram_controller|active_addr[23]~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~12 , inst2|sdram_controller|pending~12, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[23]~1 , inst2|sdram_controller|active_addr[23]~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[23]~2 , inst2|sdram_controller|active_addr[23]~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[19] , inst2|sdram_controller|active_addr[19], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[21]~8 , inst2|master_interface|address[21]~8, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~15 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~15, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~66 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~66, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~74 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~74, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~113 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~113, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~75 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~75, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~11 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~11, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[20]~feeder , inst2|sdram_controller|active_addr[20]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[20] , inst2|sdram_controller|active_addr[20], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~8 , inst2|sdram_controller|pending~8, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_cs_n~0 , inst2|sdram_controller|active_cs_n~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_cs_n~1 , inst2|sdram_controller|active_cs_n~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_cs_n , inst2|sdram_controller|active_cs_n, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24], ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[23]~9 , inst2|master_interface|address[23]~9, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~13 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~13, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~68 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~68, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[22]~21 , inst2|master_interface|address[22]~21, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~14 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~14, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~70 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~70, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~78 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~78, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~44 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~44, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~114 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~114, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~76 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~76, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~77 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~77, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~46 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~46, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~115 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~115, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~79 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~79, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~48 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~48, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~116 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~116, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[24]~20 , inst2|master_interface|address[24]~20, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~12 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~12, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24]~72 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24]~72, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~80 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~80, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~81 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~81, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~14 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~14, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[23] , inst2|sdram_controller|active_addr[23], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~13 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~13, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[22]~feeder , inst2|sdram_controller|active_addr[22]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[22] , inst2|sdram_controller|active_addr[22], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~12 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~12, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[21] , inst2|sdram_controller|active_addr[21], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~9 , inst2|sdram_controller|pending~9, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~10 , inst2|sdram_controller|pending~10, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[36] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[36], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~9 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~9, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[18]~feeder , inst2|sdram_controller|active_addr[18]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[18] , inst2|sdram_controller|active_addr[18], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[35]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[35]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[35] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[35], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[35]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[35]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[35] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[35], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[35]~8 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[35]~8, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[17]~feeder , inst2|sdram_controller|active_addr[17]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[17] , inst2|sdram_controller|active_addr[17], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~7 , inst2|sdram_controller|pending~7, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~50 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~50, ModuloVgaController, 1
instance = comp, \inst2|master_interface|address[25]~1 , inst2|master_interface|address[25]~1, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~11 , inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~11, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[25]~74 , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[25]~74, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[25] , inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[25], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~54 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~54, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~103 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~103, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~55 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~55, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[42] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[42], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~1 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[28] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[28], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[28]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[28]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[28] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[28], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[28]~0 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[28]~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[10] , inst2|sdram_controller|active_addr[10], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[24] , inst2|sdram_controller|active_addr[24], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~2 , inst2|sdram_controller|pending~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[34]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[34]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[34] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[34], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[34] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[34], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[34]~7 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[34]~7, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[16]~feeder , inst2|sdram_controller|active_addr[16]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[16] , inst2|sdram_controller|active_addr[16], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[33] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[33], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[33] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[33], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[33]~6 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[33]~6, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[15]~feeder , inst2|sdram_controller|active_addr[15]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[15] , inst2|sdram_controller|active_addr[15], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~5 , inst2|sdram_controller|pending~5, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[31]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[31]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[31] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[31], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[31] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[31], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[31]~4 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[31]~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[13]~feeder , inst2|sdram_controller|active_addr[13]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[13] , inst2|sdram_controller|active_addr[13], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[32]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[32]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[32] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[32], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[32] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[32], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[32]~5 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[32]~5, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[14]~feeder , inst2|sdram_controller|active_addr[14]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[14] , inst2|sdram_controller|active_addr[14], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~4 , inst2|sdram_controller|pending~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[29]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[29]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[29] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[29], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[29]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[29]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[29] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[29], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[29]~2 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[29]~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[11]~feeder , inst2|sdram_controller|active_addr[11]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[11] , inst2|sdram_controller|active_addr[11], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[30] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[30], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[30] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[30], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[30]~3 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[30]~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[12] , inst2|sdram_controller|active_addr[12], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~3 , inst2|sdram_controller|pending~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~6 , inst2|sdram_controller|pending~6, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|pending~11 , inst2|sdram_controller|pending~11, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|f_select , inst2|sdram_controller|f_select, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1], ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, ModuloVgaController, 1
instance = comp, \inst2|master_interface|chipselect~0 , inst2|master_interface|chipselect~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|chipselect~4 , inst2|master_interface|chipselect~4, ModuloVgaController, 1
instance = comp, \inst2|master_interface|chipselect~5 , inst2|master_interface|chipselect~5, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~0 , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~0, ModuloVgaController, 1
instance = comp, \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector32~0 , inst2|sdram_controller|Selector32~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.100000000 , inst2|sdram_controller|m_state.100000000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector29~1 , inst2|sdram_controller|Selector29~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector29~2 , inst2|sdram_controller|Selector29~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.000100000 , inst2|sdram_controller|m_state.000100000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector37~2 , inst2|sdram_controller|Selector37~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector37~0 , inst2|sdram_controller|Selector37~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector30~2 , inst2|sdram_controller|Selector30~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector30~3 , inst2|sdram_controller|Selector30~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.001000000 , inst2|sdram_controller|m_state.001000000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_next~19 , inst2|sdram_controller|m_next~19, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector37~1 , inst2|sdram_controller|Selector37~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector37~3 , inst2|sdram_controller|Selector37~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector37~4 , inst2|sdram_controller|Selector37~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_count[2] , inst2|sdram_controller|m_count[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|LessThan1~0 , inst2|sdram_controller|LessThan1~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector39~1 , inst2|sdram_controller|Selector39~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector33~1 , inst2|sdram_controller|Selector33~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector39~0 , inst2|sdram_controller|Selector39~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector34~0 , inst2|sdram_controller|Selector34~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector33~3 , inst2|sdram_controller|Selector33~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector39~2 , inst2|sdram_controller|Selector39~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_count[0] , inst2|sdram_controller|m_count[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector93~5 , inst2|sdram_controller|Selector93~5, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector38~4 , inst2|sdram_controller|Selector38~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector38~3 , inst2|sdram_controller|Selector38~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_count[1] , inst2|sdram_controller|m_count[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector36~0 , inst2|sdram_controller|Selector36~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector36~1 , inst2|sdram_controller|Selector36~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_next.010000000 , inst2|sdram_controller|m_next.010000000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector31~0 , inst2|sdram_controller|Selector31~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.010000000 , inst2|sdram_controller|m_state.010000000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.000000010 , inst2|sdram_controller|m_state.000000010, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector38~2 , inst2|sdram_controller|Selector38~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector26~1 , inst2|sdram_controller|Selector26~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector26~0 , inst2|sdram_controller|Selector26~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector26~2 , inst2|sdram_controller|Selector26~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.000000100 , inst2|sdram_controller|m_state.000000100, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector24~0 , inst2|sdram_controller|Selector24~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector24~1 , inst2|sdram_controller|Selector24~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector33~0 , inst2|sdram_controller|Selector33~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector33~2 , inst2|sdram_controller|Selector33~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector33~4 , inst2|sdram_controller|Selector33~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_next.000000001 , inst2|sdram_controller|m_next.000000001, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector24~2 , inst2|sdram_controller|Selector24~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.000000001 , inst2|sdram_controller|m_state.000000001, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector23~0 , inst2|sdram_controller|Selector23~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|ack_refresh_request , inst2|sdram_controller|ack_refresh_request, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_request~0 , inst2|sdram_controller|refresh_request~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|refresh_request , inst2|sdram_controller|refresh_request, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector27~0 , inst2|sdram_controller|Selector27~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector41~4 , inst2|sdram_controller|Selector41~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector34~1 , inst2|sdram_controller|Selector34~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector34~2 , inst2|sdram_controller|Selector34~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_next.000001000 , inst2|sdram_controller|m_next.000001000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector27~1 , inst2|sdram_controller|Selector27~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_state.000001000 , inst2|sdram_controller|m_state.000001000, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|WideOr9~0 , inst2|sdram_controller|WideOr9~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector21~0 , inst2|sdram_controller|Selector21~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector21~1 , inst2|sdram_controller|Selector21~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_cmd[1]~_Duplicate_1 , inst2|sdram_controller|m_cmd[1]~_Duplicate_1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector3~0 , inst2|sdram_controller|Selector3~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_cmd[0] , inst2|sdram_controller|i_cmd[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector22~0 , inst2|sdram_controller|Selector22~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_cmd[0]~_Duplicate_1 , inst2|sdram_controller|m_cmd[0]~_Duplicate_1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector1~0 , inst2|sdram_controller|Selector1~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_cmd[2] , inst2|sdram_controller|i_cmd[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|WideOr8~0 , inst2|sdram_controller|WideOr8~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector20~0 , inst2|sdram_controller|Selector20~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_cmd[2]~_Duplicate_1 , inst2|sdram_controller|m_cmd[2]~_Duplicate_1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Equal4~0 , inst2|sdram_controller|Equal4~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|rd_valid[0] , inst2|sdram_controller|rd_valid[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|rd_valid[1] , inst2|sdram_controller|rd_valid[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_valid , inst2|sdram_controller|za_valid, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add1~2 , inst2|master_interface|Add1~2, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add1~13 , inst2|master_interface|Add1~13, ModuloVgaController, 1
instance = comp, \inst2|master_interface|burst_word_counter[1] , inst2|master_interface|burst_word_counter[1], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add1~4 , inst2|master_interface|Add1~4, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add1~14 , inst2|master_interface|Add1~14, ModuloVgaController, 1
instance = comp, \inst2|master_interface|burst_word_counter[2] , inst2|master_interface|burst_word_counter[2], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add1~6 , inst2|master_interface|Add1~6, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add1~8 , inst2|master_interface|Add1~8, ModuloVgaController, 1
instance = comp, \inst2|master_interface|burst_word_counter[3] , inst2|master_interface|burst_word_counter[3], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add1~9 , inst2|master_interface|Add1~9, ModuloVgaController, 1
instance = comp, \inst2|master_interface|Add1~11 , inst2|master_interface|Add1~11, ModuloVgaController, 1
instance = comp, \inst2|master_interface|burst_word_counter[4] , inst2|master_interface|burst_word_counter[4], ModuloVgaController, 1
instance = comp, \inst2|master_interface|state~6 , inst2|master_interface|state~6, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|valid_wrreq~0 , inst3|dcfifo_component|auto_generated|valid_wrreq~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9 , inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3 , inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|wrptr_g[9] , inst3|dcfifo_component|auto_generated|wrptr_g[9], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[8] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, ModuloVgaController, 1
instance = comp, \inst1|vCount[0]~10 , inst1|vCount[0]~10, ModuloVgaController, 1
instance = comp, \inst1|vCount[0]~12 , inst1|vCount[0]~12, ModuloVgaController, 1
instance = comp, \inst1|vCount[0] , inst1|vCount[0], ModuloVgaController, 1
instance = comp, \inst1|vCount[1]~13 , inst1|vCount[1]~13, ModuloVgaController, 1
instance = comp, \inst1|vCount[1] , inst1|vCount[1], ModuloVgaController, 1
instance = comp, \inst1|vCount[2]~15 , inst1|vCount[2]~15, ModuloVgaController, 1
instance = comp, \inst1|vCount[2] , inst1|vCount[2], ModuloVgaController, 1
instance = comp, \inst1|vCount[3]~17 , inst1|vCount[3]~17, ModuloVgaController, 1
instance = comp, \inst1|vCount[3] , inst1|vCount[3], ModuloVgaController, 1
instance = comp, \inst1|vCount[4]~19 , inst1|vCount[4]~19, ModuloVgaController, 1
instance = comp, \inst1|vCount[5]~21 , inst1|vCount[5]~21, ModuloVgaController, 1
instance = comp, \inst1|vCount[5] , inst1|vCount[5], ModuloVgaController, 1
instance = comp, \inst1|vCount[6]~23 , inst1|vCount[6]~23, ModuloVgaController, 1
instance = comp, \inst1|vCount[6] , inst1|vCount[6], ModuloVgaController, 1
instance = comp, \inst1|vCount[7]~25 , inst1|vCount[7]~25, ModuloVgaController, 1
instance = comp, \inst1|vCount[7] , inst1|vCount[7], ModuloVgaController, 1
instance = comp, \inst1|vCount[8]~27 , inst1|vCount[8]~27, ModuloVgaController, 1
instance = comp, \inst1|vCount[8] , inst1|vCount[8], ModuloVgaController, 1
instance = comp, \inst1|LessThan3~1 , inst1|LessThan3~1, ModuloVgaController, 1
instance = comp, \inst1|vCount[9]~29 , inst1|vCount[9]~29, ModuloVgaController, 1
instance = comp, \inst1|vCount[9] , inst1|vCount[9], ModuloVgaController, 1
instance = comp, \inst1|LessThan3~0 , inst1|LessThan3~0, ModuloVgaController, 1
instance = comp, \inst1|LessThan7~0 , inst1|LessThan7~0, ModuloVgaController, 1
instance = comp, \inst1|LessThan7~1 , inst1|LessThan7~1, ModuloVgaController, 1
instance = comp, \inst1|LessThan4~1 , inst1|LessThan4~1, ModuloVgaController, 1
instance = comp, \inst1|LessThan4~2 , inst1|LessThan4~2, ModuloVgaController, 1
instance = comp, \inst1|hCount[6]~24 , inst1|hCount[6]~24, ModuloVgaController, 1
instance = comp, \inst1|hCount[7]~26 , inst1|hCount[7]~26, ModuloVgaController, 1
instance = comp, \inst1|hCount[7] , inst1|hCount[7], ModuloVgaController, 1
instance = comp, \inst1|hCount[8]~28 , inst1|hCount[8]~28, ModuloVgaController, 1
instance = comp, \inst1|hCount[8] , inst1|hCount[8], ModuloVgaController, 1
instance = comp, \inst1|hCount[9]~30 , inst1|hCount[9]~30, ModuloVgaController, 1
instance = comp, \inst1|hCount[9] , inst1|hCount[9], ModuloVgaController, 1
instance = comp, \inst4|fifo_rd_en~6 , inst4|fifo_rd_en~6, ModuloVgaController, 1
instance = comp, \inst1|LessThan4~0 , inst1|LessThan4~0, ModuloVgaController, 1
instance = comp, \inst4|fifo_rd_en~2 , inst4|fifo_rd_en~2, ModuloVgaController, 1
instance = comp, \inst4|fifo_rd_en~3 , inst4|fifo_rd_en~3, ModuloVgaController, 1
instance = comp, \inst4|fifo_rd_en~4 , inst4|fifo_rd_en~4, ModuloVgaController, 1
instance = comp, \inst4|fifo_rd_en~5 , inst4|fifo_rd_en~5, ModuloVgaController, 1
instance = comp, \inst4|fifo_rd_en , inst4|fifo_rd_en, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|valid_rdreq~0 , inst3|dcfifo_component|auto_generated|valid_rdreq~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|ram_address_b[8] , inst3|dcfifo_component|auto_generated|ram_address_b[8], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6 , inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3 , inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g[5] , inst3|dcfifo_component|auto_generated|rdptr_g[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5], ModuloVgaController, 1
instance = comp, \inst1|always0~1 , inst1|always0~1, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7], ModuloVgaController, 1
instance = comp, \inst1|always0~0 , inst1|always0~0, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1], ModuloVgaController, 1
instance = comp, \inst1|always0~3 , inst1|always0~3, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3] , inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder, ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] , inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3], ModuloVgaController, 1
instance = comp, \inst1|always0~2 , inst1|always0~2, ModuloVgaController, 1
instance = comp, \inst1|always0~4 , inst1|always0~4, ModuloVgaController, 1
instance = comp, \inst1|always0~5 , inst1|always0~5, ModuloVgaController, 1
instance = comp, \inst1|started~0 , inst1|started~0, ModuloVgaController, 1
instance = comp, \inst1|started , inst1|started, ModuloVgaController, 1
instance = comp, \inst1|hCount[0]~23 , inst1|hCount[0]~23, ModuloVgaController, 1
instance = comp, \inst1|hCount[1] , inst1|hCount[1], ModuloVgaController, 1
instance = comp, \inst1|hCount[2]~14 , inst1|hCount[2]~14, ModuloVgaController, 1
instance = comp, \inst1|hCount[2] , inst1|hCount[2], ModuloVgaController, 1
instance = comp, \inst1|hCount[3]~16 , inst1|hCount[3]~16, ModuloVgaController, 1
instance = comp, \inst1|hCount[3] , inst1|hCount[3], ModuloVgaController, 1
instance = comp, \inst1|hCount[4]~18 , inst1|hCount[4]~18, ModuloVgaController, 1
instance = comp, \inst1|hCount[4] , inst1|hCount[4], ModuloVgaController, 1
instance = comp, \inst1|hCount[5]~20 , inst1|hCount[5]~20, ModuloVgaController, 1
instance = comp, \inst1|hCount[5] , inst1|hCount[5], ModuloVgaController, 1
instance = comp, \inst1|hCount[6] , inst1|hCount[6], ModuloVgaController, 1
instance = comp, \inst1|LessThan2~1 , inst1|LessThan2~1, ModuloVgaController, 1
instance = comp, \inst1|hCount[0]~22 , inst1|hCount[0]~22, ModuloVgaController, 1
instance = comp, \inst1|hCount[0] , inst1|hCount[0], ModuloVgaController, 1
instance = comp, \inst1|hs~0 , inst1|hs~0, ModuloVgaController, 1
instance = comp, \inst1|hs~1 , inst1|hs~1, ModuloVgaController, 1
instance = comp, \inst1|hs~2 , inst1|hs~2, ModuloVgaController, 1
instance = comp, \inst1|LessThan2~0 , inst1|LessThan2~0, ModuloVgaController, 1
instance = comp, \inst1|hs~3 , inst1|hs~3, ModuloVgaController, 1
instance = comp, \inst1|hs~_Duplicate_1feeder , inst1|hs~_Duplicate_1feeder, ModuloVgaController, 1
instance = comp, \inst1|hs~_Duplicate_1 , inst1|hs~_Duplicate_1, ModuloVgaController, 1
instance = comp, \inst1|hs~clkctrl , inst1|hs~clkctrl, ModuloVgaController, 1
instance = comp, \inst1|vCount[4] , inst1|vCount[4], ModuloVgaController, 1
instance = comp, \inst1|LessThan3~2 , inst1|LessThan3~2, ModuloVgaController, 1
instance = comp, \inst1|outRequest~0 , inst1|outRequest~0, ModuloVgaController, 1
instance = comp, \inst1|outRequest , inst1|outRequest, ModuloVgaController, 1
instance = comp, \inst1|hs , inst1|hs, ModuloVgaController, 1
instance = comp, \inst1|vs~_Duplicate_1 , inst1|vs~_Duplicate_1, ModuloVgaController, 1
instance = comp, \inst1|vs~0 , inst1|vs~0, ModuloVgaController, 1
instance = comp, \inst1|vs~1 , inst1|vs~1, ModuloVgaController, 1
instance = comp, \inst1|vs~2 , inst1|vs~2, ModuloVgaController, 1
instance = comp, \inst1|vs , inst1|vs, ModuloVgaController, 1
instance = comp, \inst1|vgaBlankN~0 , inst1|vgaBlankN~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_cmd[1] , inst2|sdram_controller|m_cmd[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector19~2 , inst2|sdram_controller|Selector19~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector19~1 , inst2|sdram_controller|Selector19~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector0~0 , inst2|sdram_controller|Selector0~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_cmd[3] , inst2|sdram_controller|i_cmd[3], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector19~0 , inst2|sdram_controller|Selector19~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector19~3 , inst2|sdram_controller|Selector19~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_cmd[3] , inst2|sdram_controller|m_cmd[3], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_cmd[2] , inst2|sdram_controller|m_cmd[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_cmd[0] , inst2|sdram_controller|m_cmd[0], ModuloVgaController, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK , inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|i_addr[12] , inst2|sdram_controller|i_addr[12], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector86~0 , inst2|sdram_controller|Selector86~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector86~1 , inst2|sdram_controller|Selector86~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector93~0 , inst2|sdram_controller|Selector93~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector93~1 , inst2|sdram_controller|Selector93~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[12] , inst2|sdram_controller|m_addr[12], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector87~0 , inst2|sdram_controller|Selector87~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector87~1 , inst2|sdram_controller|Selector87~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[11] , inst2|sdram_controller|m_addr[11], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector88~0 , inst2|sdram_controller|Selector88~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector88~1 , inst2|sdram_controller|Selector88~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[10] , inst2|sdram_controller|m_addr[10], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[27]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[27]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[27] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[27], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[27] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[27], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[27]~15 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[27]~15, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[9] , inst2|sdram_controller|active_addr[9], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[0]~0 , inst2|sdram_controller|m_addr[0]~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector89~0 , inst2|sdram_controller|Selector89~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector89~1 , inst2|sdram_controller|Selector89~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[9] , inst2|sdram_controller|m_addr[9], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[26]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[26]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[26] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[26], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[26]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[26]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[26] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[26], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[26]~16 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[26]~16, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[8] , inst2|sdram_controller|active_addr[8], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector90~0 , inst2|sdram_controller|Selector90~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector90~1 , inst2|sdram_controller|Selector90~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[8] , inst2|sdram_controller|m_addr[8], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[25]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[25]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[25] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[25], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[25]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[25]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[25] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[25], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[25]~17 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[25]~17, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[7] , inst2|sdram_controller|active_addr[7], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector91~0 , inst2|sdram_controller|Selector91~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector91~1 , inst2|sdram_controller|Selector91~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[7] , inst2|sdram_controller|m_addr[7], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[24]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[24]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[24] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[24], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[24]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[24]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[24] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[24], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[24]~18 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[24]~18, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[6] , inst2|sdram_controller|active_addr[6], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector92~0 , inst2|sdram_controller|Selector92~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector92~1 , inst2|sdram_controller|Selector92~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[6] , inst2|sdram_controller|m_addr[6], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector93~3 , inst2|sdram_controller|Selector93~3, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[5]~_Duplicate_1 , inst2|sdram_controller|m_addr[5]~_Duplicate_1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[23]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[23]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[23] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[23], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[23]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[23]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[23] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[23], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[23]~19 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[23]~19, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[5] , inst2|sdram_controller|active_addr[5], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector93~2 , inst2|sdram_controller|Selector93~2, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector93~4 , inst2|sdram_controller|Selector93~4, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[5] , inst2|sdram_controller|m_addr[5], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[22]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[22]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[22] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[22], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[22]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[22]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[22] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[22], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[22]~20 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[22]~20, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[4] , inst2|sdram_controller|active_addr[4], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector94~0 , inst2|sdram_controller|Selector94~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector94~1 , inst2|sdram_controller|Selector94~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[4] , inst2|sdram_controller|m_addr[4], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[21] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[21], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[21] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[21], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[21]~21 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[21]~21, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[3] , inst2|sdram_controller|active_addr[3], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector95~0 , inst2|sdram_controller|Selector95~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector95~1 , inst2|sdram_controller|Selector95~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[3] , inst2|sdram_controller|m_addr[3], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[20] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[20], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[20] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[20], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[20]~22 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[20]~22, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[2] , inst2|sdram_controller|active_addr[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector96~0 , inst2|sdram_controller|Selector96~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector96~1 , inst2|sdram_controller|Selector96~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[2] , inst2|sdram_controller|m_addr[2], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[19]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[19]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[19] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[19], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[19]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[19]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[19] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[19], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[19]~23 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[19]~23, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[1] , inst2|sdram_controller|active_addr[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector97~0 , inst2|sdram_controller|Selector97~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector97~1 , inst2|sdram_controller|Selector97~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[1] , inst2|sdram_controller|m_addr[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[18]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[18]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[18] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[18], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[18]~feeder , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[18]~feeder, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[18] , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[18], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[18]~24 , inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[18]~24, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|active_addr[0] , inst2|sdram_controller|active_addr[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector98~0 , inst2|sdram_controller|Selector98~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector98~1 , inst2|sdram_controller|Selector98~1, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_addr[0] , inst2|sdram_controller|m_addr[0], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector99~0 , inst2|sdram_controller|Selector99~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|WideOr16~0 , inst2|sdram_controller|WideOr16~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_bank[1] , inst2|sdram_controller|m_bank[1], ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|Selector100~0 , inst2|sdram_controller|Selector100~0, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|m_bank[0] , inst2|sdram_controller|m_bank[0], ModuloVgaController, 1
instance = comp, \inst1|Add0~0 , inst1|Add0~0, ModuloVgaController, 1
instance = comp, \inst1|Add0~2 , inst1|Add0~2, ModuloVgaController, 1
instance = comp, \inst1|Add0~4 , inst1|Add0~4, ModuloVgaController, 1
instance = comp, \inst1|Add0~6 , inst1|Add0~6, ModuloVgaController, 1
instance = comp, \inst1|Add0~8 , inst1|Add0~8, ModuloVgaController, 1
instance = comp, \inst1|Add0~10 , inst1|Add0~10, ModuloVgaController, 1
instance = comp, \inst1|Add0~11 , inst1|Add0~11, ModuloVgaController, 1
instance = comp, \inst1|Add0~12 , inst1|Add0~12, ModuloVgaController, 1
instance = comp, \inst1|Add0~13 , inst1|Add0~13, ModuloVgaController, 1
instance = comp, \inst1|Add0~14 , inst1|Add0~14, ModuloVgaController, 1
instance = comp, \inst1|outX[4]~0 , inst1|outX[4]~0, ModuloVgaController, 1
instance = comp, \inst1|outX[3]~1 , inst1|outX[3]~1, ModuloVgaController, 1
instance = comp, \inst1|outX[2]~2 , inst1|outX[2]~2, ModuloVgaController, 1
instance = comp, \inst1|outX[1]~3 , inst1|outX[1]~3, ModuloVgaController, 1
instance = comp, \inst1|outX[0]~4 , inst1|outX[0]~4, ModuloVgaController, 1
instance = comp, \inst1|Add1~0 , inst1|Add1~0, ModuloVgaController, 1
instance = comp, \inst1|Add1~2 , inst1|Add1~2, ModuloVgaController, 1
instance = comp, \inst1|Add1~4 , inst1|Add1~4, ModuloVgaController, 1
instance = comp, \inst1|Add1~6 , inst1|Add1~6, ModuloVgaController, 1
instance = comp, \inst1|Add1~8 , inst1|Add1~8, ModuloVgaController, 1
instance = comp, \inst1|Add1~10 , inst1|Add1~10, ModuloVgaController, 1
instance = comp, \inst1|Add1~12 , inst1|Add1~12, ModuloVgaController, 1
instance = comp, \inst1|Add1~14 , inst1|Add1~14, ModuloVgaController, 1
instance = comp, \inst1|Add1~16 , inst1|Add1~16, ModuloVgaController, 1
instance = comp, \inst1|Add1~18 , inst1|Add1~18, ModuloVgaController, 1
instance = comp, \inst1|Add1~20 , inst1|Add1~20, ModuloVgaController, 1
instance = comp, \inst1|Add1~21 , inst1|Add1~21, ModuloVgaController, 1
instance = comp, \inst1|Add1~22 , inst1|Add1~22, ModuloVgaController, 1
instance = comp, \inst1|Add1~23 , inst1|Add1~23, ModuloVgaController, 1
instance = comp, \inst1|Add1~24 , inst1|Add1~24, ModuloVgaController, 1
instance = comp, \inst1|Add1~25 , inst1|Add1~25, ModuloVgaController, 1
instance = comp, \inst1|Add1~26 , inst1|Add1~26, ModuloVgaController, 1
instance = comp, \inst1|Add1~27 , inst1|Add1~27, ModuloVgaController, 1
instance = comp, \inst1|Add1~28 , inst1|Add1~28, ModuloVgaController, 1
instance = comp, \inst1|Add1~29 , inst1|Add1~29, ModuloVgaController, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[0] , inst2|sdram_controller|za_data[0], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~4 , inst2|master_interface|data_d~4, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[0] , inst2|master_interface|data_d[0], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector16~0 , inst2|master_interface|Selector16~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|state.READ_REQUEST~clkctrl , inst2|master_interface|state.READ_REQUEST~clkctrl, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[0] , inst2|master_interface|exportdata[0], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, ModuloVgaController, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[1] , inst2|sdram_controller|za_data[1], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~3 , inst2|master_interface|data_d~3, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[1] , inst2|master_interface|data_d[1], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector15~0 , inst2|master_interface|Selector15~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[1] , inst2|master_interface|exportdata[1], ModuloVgaController, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[2] , inst2|sdram_controller|za_data[2], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~2 , inst2|master_interface|data_d~2, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[2] , inst2|master_interface|data_d[2], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector14~0 , inst2|master_interface|Selector14~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[2] , inst2|master_interface|exportdata[2], ModuloVgaController, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[3] , inst2|sdram_controller|za_data[3], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~1 , inst2|master_interface|data_d~1, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[3] , inst2|master_interface|data_d[3], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector10~0 , inst2|master_interface|Selector10~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[3] , inst2|master_interface|exportdata[3], ModuloVgaController, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[4] , inst2|sdram_controller|za_data[4], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~0 , inst2|master_interface|data_d~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[4] , inst2|master_interface|data_d[4], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector9~0 , inst2|master_interface|Selector9~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[4] , inst2|master_interface|exportdata[4], ModuloVgaController, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[5] , inst2|sdram_controller|za_data[5], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~10 , inst2|master_interface|data_d~10, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[5]~feeder , inst2|master_interface|data_d[5]~feeder, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[5] , inst2|master_interface|data_d[5], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector8~0 , inst2|master_interface|Selector8~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[5] , inst2|master_interface|exportdata[5], ModuloVgaController, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[6] , inst2|sdram_controller|za_data[6], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~9 , inst2|master_interface|data_d~9, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[6] , inst2|master_interface|data_d[6], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector7~0 , inst2|master_interface|Selector7~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[6] , inst2|master_interface|exportdata[6], ModuloVgaController, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[7] , inst2|sdram_controller|za_data[7], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~8 , inst2|master_interface|data_d~8, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[7] , inst2|master_interface|data_d[7], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector6~0 , inst2|master_interface|Selector6~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[7] , inst2|master_interface|exportdata[7], ModuloVgaController, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[8] , inst2|sdram_controller|za_data[8], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~7 , inst2|master_interface|data_d~7, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[8] , inst2|master_interface|data_d[8], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector0~0 , inst2|master_interface|Selector0~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[8] , inst2|master_interface|exportdata[8], ModuloVgaController, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[9] , inst2|sdram_controller|za_data[9], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~6 , inst2|master_interface|data_d~6, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[9] , inst2|master_interface|data_d[9], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector17~0 , inst2|master_interface|Selector17~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[9] , inst2|master_interface|exportdata[9], ModuloVgaController, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[10] , inst2|sdram_controller|za_data[10], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~5 , inst2|master_interface|data_d~5, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[10] , inst2|master_interface|data_d[10], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector18~0 , inst2|master_interface|Selector18~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[10] , inst2|master_interface|exportdata[10], ModuloVgaController, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[11] , inst2|sdram_controller|za_data[11], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~15 , inst2|master_interface|data_d~15, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[11] , inst2|master_interface|data_d[11], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector19~0 , inst2|master_interface|Selector19~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[11] , inst2|master_interface|exportdata[11], ModuloVgaController, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[12] , inst2|sdram_controller|za_data[12], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~14 , inst2|master_interface|data_d~14, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[12] , inst2|master_interface|data_d[12], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector20~0 , inst2|master_interface|Selector20~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[12] , inst2|master_interface|exportdata[12], ModuloVgaController, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[13] , inst2|sdram_controller|za_data[13], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~13 , inst2|master_interface|data_d~13, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[13] , inst2|master_interface|data_d[13], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector21~0 , inst2|master_interface|Selector21~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[13] , inst2|master_interface|exportdata[13], ModuloVgaController, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[14] , inst2|sdram_controller|za_data[14], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~12 , inst2|master_interface|data_d~12, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[14] , inst2|master_interface|data_d[14], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector22~0 , inst2|master_interface|Selector22~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[14] , inst2|master_interface|exportdata[14], ModuloVgaController, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, ModuloVgaController, 1
instance = comp, \inst2|sdram_controller|za_data[15] , inst2|sdram_controller|za_data[15], ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d~11 , inst2|master_interface|data_d~11, ModuloVgaController, 1
instance = comp, \inst2|master_interface|data_d[15] , inst2|master_interface|data_d[15], ModuloVgaController, 1
instance = comp, \inst2|master_interface|Selector23~0 , inst2|master_interface|Selector23~0, ModuloVgaController, 1
instance = comp, \inst2|master_interface|exportdata[15] , inst2|master_interface|exportdata[15], ModuloVgaController, 1
instance = comp, \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 , inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0, ModuloVgaController, 1
instance = comp, \inst1|outBlue[7]~0 , inst1|outBlue[7]~0, ModuloVgaController, 1
instance = comp, \inst1|outBlue[6]~1 , inst1|outBlue[6]~1, ModuloVgaController, 1
instance = comp, \inst1|outBlue[5]~2 , inst1|outBlue[5]~2, ModuloVgaController, 1
instance = comp, \inst1|outBlue[4]~3 , inst1|outBlue[4]~3, ModuloVgaController, 1
instance = comp, \inst1|outBlue[3]~4 , inst1|outBlue[3]~4, ModuloVgaController, 1
instance = comp, \inst1|outGreen[7]~0 , inst1|outGreen[7]~0, ModuloVgaController, 1
instance = comp, \inst1|outGreen[6]~1 , inst1|outGreen[6]~1, ModuloVgaController, 1
instance = comp, \inst1|outGreen[5]~2 , inst1|outGreen[5]~2, ModuloVgaController, 1
instance = comp, \inst1|outGreen[4]~3 , inst1|outGreen[4]~3, ModuloVgaController, 1
instance = comp, \inst1|outGreen[3]~4 , inst1|outGreen[3]~4, ModuloVgaController, 1
instance = comp, \inst1|outGreen[2]~5 , inst1|outGreen[2]~5, ModuloVgaController, 1
instance = comp, \inst1|outRed[7]~0 , inst1|outRed[7]~0, ModuloVgaController, 1
instance = comp, \inst1|outRed[6]~1 , inst1|outRed[6]~1, ModuloVgaController, 1
instance = comp, \inst1|outRed[5]~2 , inst1|outRed[5]~2, ModuloVgaController, 1
instance = comp, \inst1|outRed[4]~3 , inst1|outRed[4]~3, ModuloVgaController, 1
instance = comp, \inst1|outRed[3]~4 , inst1|outRed[3]~4, ModuloVgaController, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, ModuloVgaController, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, ModuloVgaController, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, ModuloVgaController, 1
