--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7729 paths analyzed, 1077 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.614ns.
--------------------------------------------------------------------------------
Slack:                  13.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd5 (FF)
  Destination:          game_FSM/M_temp_input_cow_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.544ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.689 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd5 to game_FSM/M_temp_input_cow_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.AQ      Tcko                  0.525   game_FSM/M_state_q_FSM_FFd8
                                                       game_FSM/M_state_q_FSM_FFd5
    SLICE_X15Y37.D4      net (fanout=8)        1.420   game_FSM/M_state_q_FSM_FFd5
    SLICE_X15Y37.D       Tilo                  0.259   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q__n084011_SW0
    SLICE_X19Y33.A4      net (fanout=2)        1.193   game_FSM/N5
    SLICE_X19Y33.A       Tilo                  0.259   game_FSM/M_check_ans_q[3]
                                                       game_FSM/M_state_q__n084011
    SLICE_X21Y32.A6      net (fanout=15)       0.816   game_FSM/M_state_q__n084011
    SLICE_X21Y32.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q__n084014
    SLICE_X14Y30.A2      net (fanout=8)        1.464   game_FSM/M_state_q__n08401
    SLICE_X14Y30.CLK     Tas                   0.349   game_FSM/M_temp_input_cow_q[3]
                                                       game_FSM/M_state_q__n0623<0>1
                                                       game_FSM/M_temp_input_cow_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.544ns (1.651ns logic, 4.893ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  13.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.399ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.594 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X12Y46.D1      net (fanout=2)        1.445   btn_cond_1/M_ctr_q[15]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X14Y37.A1      net (fanout=12)       1.053   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X14Y37.CLK     Tas                   0.349   game_FSM/M_user_input_q[1]
                                                       game_FSM/M_user_input_q_0_dpot
                                                       game_FSM/M_user_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.399ns (1.617ns logic, 4.782ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  13.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd5 (FF)
  Destination:          game_FSM/M_temp_input_cow_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.436ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.689 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd5 to game_FSM/M_temp_input_cow_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.AQ      Tcko                  0.525   game_FSM/M_state_q_FSM_FFd8
                                                       game_FSM/M_state_q_FSM_FFd5
    SLICE_X15Y37.D4      net (fanout=8)        1.420   game_FSM/M_state_q_FSM_FFd5
    SLICE_X15Y37.D       Tilo                  0.259   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q__n084011_SW0
    SLICE_X19Y33.A4      net (fanout=2)        1.193   game_FSM/N5
    SLICE_X19Y33.A       Tilo                  0.259   game_FSM/M_check_ans_q[3]
                                                       game_FSM/M_state_q__n084011
    SLICE_X21Y32.A6      net (fanout=15)       0.816   game_FSM/M_state_q__n084011
    SLICE_X21Y32.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q__n084014
    SLICE_X14Y30.C3      net (fanout=8)        1.356   game_FSM/M_state_q__n08401
    SLICE_X14Y30.CLK     Tas                   0.349   game_FSM/M_temp_input_cow_q[3]
                                                       game_FSM/M_state_q__n0623<2>1
                                                       game_FSM/M_temp_input_cow_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (1.651ns logic, 4.785ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  13.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.311ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.596 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X12Y46.D1      net (fanout=2)        1.445   btn_cond_1/M_ctr_q[15]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X12Y36.B3      net (fanout=12)       0.975   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X12Y36.CLK     Tas                   0.339   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.311ns (1.607ns logic, 4.704ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  13.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd5 (FF)
  Destination:          game_FSM/M_temp_ans_cow_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.337ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.690 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd5 to game_FSM/M_temp_ans_cow_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.AQ      Tcko                  0.525   game_FSM/M_state_q_FSM_FFd8
                                                       game_FSM/M_state_q_FSM_FFd5
    SLICE_X15Y37.D4      net (fanout=8)        1.420   game_FSM/M_state_q_FSM_FFd5
    SLICE_X15Y37.D       Tilo                  0.259   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q__n084011_SW0
    SLICE_X19Y33.A4      net (fanout=2)        1.193   game_FSM/N5
    SLICE_X19Y33.A       Tilo                  0.259   game_FSM/M_check_ans_q[3]
                                                       game_FSM/M_state_q__n084011
    SLICE_X21Y32.A6      net (fanout=15)       0.816   game_FSM/M_state_q__n084011
    SLICE_X21Y32.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q__n084014
    SLICE_X15Y31.A4      net (fanout=8)        1.233   game_FSM/M_state_q__n08401
    SLICE_X15Y31.CLK     Tas                   0.373   game_FSM/M_temp_ans_cow_q[6]
                                                       game_FSM/M_state_q__n0598<3>1
                                                       game_FSM/M_temp_ans_cow_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.337ns (1.675ns logic, 4.662ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  13.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd5 (FF)
  Destination:          game_FSM/M_temp_input_cow_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.330ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.689 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd5 to game_FSM/M_temp_input_cow_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.AQ      Tcko                  0.525   game_FSM/M_state_q_FSM_FFd8
                                                       game_FSM/M_state_q_FSM_FFd5
    SLICE_X15Y37.D4      net (fanout=8)        1.420   game_FSM/M_state_q_FSM_FFd5
    SLICE_X15Y37.D       Tilo                  0.259   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q__n084011_SW0
    SLICE_X19Y33.A4      net (fanout=2)        1.193   game_FSM/N5
    SLICE_X19Y33.A       Tilo                  0.259   game_FSM/M_check_ans_q[3]
                                                       game_FSM/M_state_q__n084011
    SLICE_X21Y32.A6      net (fanout=15)       0.816   game_FSM/M_state_q__n084011
    SLICE_X21Y32.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q__n084014
    SLICE_X14Y30.D4      net (fanout=8)        1.250   game_FSM/M_state_q__n08401
    SLICE_X14Y30.CLK     Tas                   0.349   game_FSM/M_temp_input_cow_q[3]
                                                       game_FSM/M_state_q__n0623<3>1
                                                       game_FSM/M_temp_input_cow_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.330ns (1.651ns logic, 4.679ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  13.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_14 (FF)
  Destination:          game_FSM/M_user_input_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.235ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.594 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_14 to game_FSM/M_user_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_14
    SLICE_X12Y46.D2      net (fanout=2)        1.281   btn_cond_1/M_ctr_q[14]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X14Y37.A1      net (fanout=12)       1.053   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X14Y37.CLK     Tas                   0.349   game_FSM/M_user_input_q[1]
                                                       game_FSM/M_user_input_q_0_dpot
                                                       game_FSM/M_user_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.235ns (1.617ns logic, 4.618ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  13.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd3 (FF)
  Destination:          game_FSM/M_temp_input_cow_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.271ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.689 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd3 to game_FSM/M_temp_input_cow_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.AMUX    Tshcko                0.576   game_FSM/M_state_q_FSM_FFd13
                                                       game_FSM/M_state_q_FSM_FFd3
    SLICE_X13Y35.B2      net (fanout=6)        1.731   game_FSM/M_state_q_FSM_FFd19-In
    SLICE_X13Y35.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd34
                                                       game_FSM/M_state_q__n0840131
    SLICE_X13Y35.C1      net (fanout=8)        0.742   game_FSM/M_state_q__n084013
    SLICE_X13Y35.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd34
                                                       game_FSM/M_state_q__n0598<12>111
    SLICE_X16Y34.A5      net (fanout=11)       0.950   game_FSM/M_state_q__n0598<12>11
    SLICE_X16Y34.A       Tilo                  0.254   game_FSM/M_temp_ans_cow_q[15]
                                                       game_FSM/M_state_q__n0598<12>1
    SLICE_X19Y31.A3      net (fanout=8)        1.127   game_FSM/M_state_q__n0598<12>1
    SLICE_X19Y31.CLK     Tas                   0.373   game_FSM/M_temp_input_cow_q[15]
                                                       game_FSM/M_state_q__n0623<13>1
                                                       game_FSM/M_temp_input_cow_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.271ns (1.721ns logic, 4.550ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  13.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X12Y46.D1      net (fanout=2)        1.445   btn_cond_1/M_ctr_q[15]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X15Y35.A4      net (fanout=12)       0.825   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X15Y35.CLK     Tas                   0.373   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_3_dpot
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (1.641ns logic, 4.554ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  13.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd5 (FF)
  Destination:          game_FSM/M_temp_ans_cow_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.228ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.690 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd5 to game_FSM/M_temp_ans_cow_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.AQ      Tcko                  0.525   game_FSM/M_state_q_FSM_FFd8
                                                       game_FSM/M_state_q_FSM_FFd5
    SLICE_X15Y37.D4      net (fanout=8)        1.420   game_FSM/M_state_q_FSM_FFd5
    SLICE_X15Y37.D       Tilo                  0.259   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q__n084011_SW0
    SLICE_X19Y33.A4      net (fanout=2)        1.193   game_FSM/N5
    SLICE_X19Y33.A       Tilo                  0.259   game_FSM/M_check_ans_q[3]
                                                       game_FSM/M_state_q__n084011
    SLICE_X15Y34.A5      net (fanout=15)       0.752   game_FSM/M_state_q__n084011
    SLICE_X15Y34.A       Tilo                  0.259   game_FSM/M_temp_input_cow_q[6]
                                                       game_FSM/M_state_q__n0598<4>1
    SLICE_X15Y31.C1      net (fanout=8)        1.188   game_FSM/M_state_q__n0598<4>1
    SLICE_X15Y31.CLK     Tas                   0.373   game_FSM/M_temp_ans_cow_q[6]
                                                       game_FSM/M_state_q__n0598<5>1
                                                       game_FSM/M_temp_ans_cow_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.228ns (1.675ns logic, 4.553ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  13.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.169ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.598 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X12Y46.D1      net (fanout=2)        1.445   btn_cond_1/M_ctr_q[15]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X18Y36.C3      net (fanout=12)       0.823   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X18Y36.CLK     Tas                   0.349   game_FSM/M_user_input_q[12]
                                                       game_FSM/M_user_input_q_12_dpot
                                                       game_FSM/M_user_input_q_12
    -------------------------------------------------  ---------------------------
    Total                                      6.169ns (1.617ns logic, 4.552ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  13.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.165ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X12Y46.D1      net (fanout=2)        1.445   btn_cond_1/M_ctr_q[15]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X16Y35.A3      net (fanout=12)       0.829   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X16Y35.CLK     Tas                   0.339   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.165ns (1.607ns logic, 4.558ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  13.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_14 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.147ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.596 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_14 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_14
    SLICE_X12Y46.D2      net (fanout=2)        1.281   btn_cond_1/M_ctr_q[14]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X12Y36.B3      net (fanout=12)       0.975   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X12Y36.CLK     Tas                   0.339   game_FSM/M_user_input_q[9]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.147ns (1.607ns logic, 4.540ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  13.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd5 (FF)
  Destination:          game_FSM/M_temp_input_cow_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.191ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.689 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd5 to game_FSM/M_temp_input_cow_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.AQ      Tcko                  0.525   game_FSM/M_state_q_FSM_FFd8
                                                       game_FSM/M_state_q_FSM_FFd5
    SLICE_X15Y37.D4      net (fanout=8)        1.420   game_FSM/M_state_q_FSM_FFd5
    SLICE_X15Y37.D       Tilo                  0.259   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q__n084011_SW0
    SLICE_X19Y33.A4      net (fanout=2)        1.193   game_FSM/N5
    SLICE_X19Y33.A       Tilo                  0.259   game_FSM/M_check_ans_q[3]
                                                       game_FSM/M_state_q__n084011
    SLICE_X21Y32.A6      net (fanout=15)       0.816   game_FSM/M_state_q__n084011
    SLICE_X21Y32.A       Tilo                  0.259   game_FSM/M_temp_ans_cow_q[2]
                                                       game_FSM/M_state_q__n084014
    SLICE_X14Y30.B6      net (fanout=8)        1.111   game_FSM/M_state_q__n08401
    SLICE_X14Y30.CLK     Tas                   0.349   game_FSM/M_temp_input_cow_q[3]
                                                       game_FSM/M_state_q__n0623<1>1
                                                       game_FSM/M_temp_input_cow_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.191ns (1.651ns logic, 4.540ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  13.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd3 (FF)
  Destination:          game_FSM/M_temp_input_cow_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.181ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.689 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd3 to game_FSM/M_temp_input_cow_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.AMUX    Tshcko                0.576   game_FSM/M_state_q_FSM_FFd13
                                                       game_FSM/M_state_q_FSM_FFd3
    SLICE_X13Y35.B2      net (fanout=6)        1.731   game_FSM/M_state_q_FSM_FFd19-In
    SLICE_X13Y35.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd34
                                                       game_FSM/M_state_q__n0840131
    SLICE_X13Y35.C1      net (fanout=8)        0.742   game_FSM/M_state_q__n084013
    SLICE_X13Y35.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd34
                                                       game_FSM/M_state_q__n0598<12>111
    SLICE_X16Y34.A5      net (fanout=11)       0.950   game_FSM/M_state_q__n0598<12>11
    SLICE_X16Y34.A       Tilo                  0.254   game_FSM/M_temp_ans_cow_q[15]
                                                       game_FSM/M_state_q__n0598<12>1
    SLICE_X19Y31.B1      net (fanout=8)        1.037   game_FSM/M_state_q__n0598<12>1
    SLICE_X19Y31.CLK     Tas                   0.373   game_FSM/M_temp_input_cow_q[15]
                                                       game_FSM/M_state_q__n0623<14>1
                                                       game_FSM/M_temp_input_cow_q_14
    -------------------------------------------------  ---------------------------
    Total                                      6.181ns (1.721ns logic, 4.460ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  13.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.113ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.598 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X12Y46.D1      net (fanout=2)        1.445   btn_cond_1/M_ctr_q[15]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X18Y36.B1      net (fanout=12)       0.767   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X18Y36.CLK     Tas                   0.349   game_FSM/M_user_input_q[12]
                                                       game_FSM/M_user_input_q_11_dpot
                                                       game_FSM/M_user_input_q_11
    -------------------------------------------------  ---------------------------
    Total                                      6.113ns (1.617ns logic, 4.496ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  13.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.040ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X12Y46.D1      net (fanout=2)        1.445   btn_cond_1/M_ctr_q[15]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X15Y35.C6      net (fanout=12)       0.670   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X15Y35.CLK     Tas                   0.373   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_4_dpot
                                                       game_FSM/M_user_input_q_4
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (1.641ns logic, 4.399ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.035ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.598 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X12Y46.D1      net (fanout=2)        1.445   btn_cond_1/M_ctr_q[15]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X12Y35.A2      net (fanout=10)       1.616   M_edge_dt_btn_1_out
    SLICE_X12Y35.A       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd32
                                                       game_FSM/M_state_q__n0549_inv1
    SLICE_X16Y36.CE      net (fanout=2)        0.869   game_FSM/M_state_q_FSM_FFd29-In
    SLICE_X16Y36.CLK     Tceck                 0.269   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_user_input_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.035ns (1.556ns logic, 4.479ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  13.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.032ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.598 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X12Y46.D1      net (fanout=2)        1.445   btn_cond_1/M_ctr_q[15]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X12Y35.A2      net (fanout=10)       1.616   M_edge_dt_btn_1_out
    SLICE_X12Y35.A       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd32
                                                       game_FSM/M_state_q__n0549_inv1
    SLICE_X16Y36.CE      net (fanout=2)        0.869   game_FSM/M_state_q_FSM_FFd29-In
    SLICE_X16Y36.CLK     Tceck                 0.266   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.032ns (1.553ns logic, 4.479ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  13.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_14 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.031ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_14 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_14
    SLICE_X12Y46.D2      net (fanout=2)        1.281   btn_cond_1/M_ctr_q[14]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X15Y35.A4      net (fanout=12)       0.825   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X15Y35.CLK     Tas                   0.373   game_FSM/M_user_input_q[4]
                                                       game_FSM/M_user_input_q_3_dpot
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.031ns (1.641ns logic, 4.390ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.019ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.598 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X12Y46.D1      net (fanout=2)        1.445   btn_cond_1/M_ctr_q[15]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X12Y35.A2      net (fanout=10)       1.616   M_edge_dt_btn_1_out
    SLICE_X12Y35.A       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd32
                                                       game_FSM/M_state_q__n0549_inv1
    SLICE_X16Y36.CE      net (fanout=2)        0.869   game_FSM/M_state_q_FSM_FFd29-In
    SLICE_X16Y36.CLK     Tceck                 0.253   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_user_input_q_14
    -------------------------------------------------  ---------------------------
    Total                                      6.019ns (1.540ns logic, 4.479ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  13.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_14 (FF)
  Destination:          game_FSM/M_user_input_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.005ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.598 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_14 to game_FSM/M_user_input_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_14
    SLICE_X12Y46.D2      net (fanout=2)        1.281   btn_cond_1/M_ctr_q[14]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X18Y36.C3      net (fanout=12)       0.823   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X18Y36.CLK     Tas                   0.349   game_FSM/M_user_input_q[12]
                                                       game_FSM/M_user_input_q_12_dpot
                                                       game_FSM/M_user_input_q_12
    -------------------------------------------------  ---------------------------
    Total                                      6.005ns (1.617ns logic, 4.388ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  13.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_14 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.001ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_14 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_14
    SLICE_X12Y46.D2      net (fanout=2)        1.281   btn_cond_1/M_ctr_q[14]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X16Y35.A3      net (fanout=12)       0.829   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X16Y35.CLK     Tas                   0.339   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (1.607ns logic, 4.394ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  13.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.977ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.598 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X12Y46.D1      net (fanout=2)        1.445   btn_cond_1/M_ctr_q[15]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X12Y35.A2      net (fanout=10)       1.616   M_edge_dt_btn_1_out
    SLICE_X12Y35.A       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd32
                                                       game_FSM/M_state_q__n0549_inv1
    SLICE_X17Y36.CE      net (fanout=2)        0.715   game_FSM/M_state_q_FSM_FFd29-In
    SLICE_X17Y36.CLK     Tceck                 0.365   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (1.652ns logic, 4.325ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  13.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.973ns (Levels of Logic = 4)
  Clock Path Skew:      -0.090ns (0.595 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X12Y46.D1      net (fanout=2)        1.445   btn_cond_1/M_ctr_q[15]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X17Y37.A3      net (fanout=12)       0.603   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X17Y37.CLK     Tas                   0.373   game_FSM/M_user_input_q[5]
                                                       game_FSM/M_user_input_q_5_dpot
                                                       game_FSM/M_user_input_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.973ns (1.641ns logic, 4.332ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  13.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd3 (FF)
  Destination:          game_FSM/M_temp_input_cow_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.018ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.689 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd3 to game_FSM/M_temp_input_cow_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.AMUX    Tshcko                0.576   game_FSM/M_state_q_FSM_FFd13
                                                       game_FSM/M_state_q_FSM_FFd3
    SLICE_X13Y35.B2      net (fanout=6)        1.731   game_FSM/M_state_q_FSM_FFd19-In
    SLICE_X13Y35.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd34
                                                       game_FSM/M_state_q__n0840131
    SLICE_X13Y35.C1      net (fanout=8)        0.742   game_FSM/M_state_q__n084013
    SLICE_X13Y35.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd34
                                                       game_FSM/M_state_q__n0598<12>111
    SLICE_X16Y34.A5      net (fanout=11)       0.950   game_FSM/M_state_q__n0598<12>11
    SLICE_X16Y34.A       Tilo                  0.254   game_FSM/M_temp_ans_cow_q[15]
                                                       game_FSM/M_state_q__n0598<12>1
    SLICE_X19Y31.C3      net (fanout=8)        0.874   game_FSM/M_state_q__n0598<12>1
    SLICE_X19Y31.CLK     Tas                   0.373   game_FSM/M_temp_input_cow_q[15]
                                                       game_FSM/M_state_q__n0623<15>1
                                                       game_FSM/M_temp_input_cow_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.018ns (1.721ns logic, 4.297ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  13.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_14 (FF)
  Destination:          game_FSM/M_user_input_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.949ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.598 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_14 to game_FSM/M_user_input_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_14
    SLICE_X12Y46.D2      net (fanout=2)        1.281   btn_cond_1/M_ctr_q[14]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X18Y36.B1      net (fanout=12)       0.767   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X18Y36.CLK     Tas                   0.349   game_FSM/M_user_input_q[12]
                                                       game_FSM/M_user_input_q_11_dpot
                                                       game_FSM/M_user_input_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.949ns (1.617ns logic, 4.332ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_15 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.898ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.598 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_15 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond_1/M_ctr_q[15]
                                                       btn_cond_1/M_ctr_q_15
    SLICE_X12Y46.D1      net (fanout=2)        1.445   btn_cond_1/M_ctr_q[15]
    SLICE_X12Y46.D       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       btn_cond_1/out2
    SLICE_X12Y46.B1      net (fanout=3)        0.549   out1_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X19Y36.A4      net (fanout=12)       0.528   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X19Y36.CLK     Tas                   0.373   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_13_dpot
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (1.641ns logic, 4.257ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  13.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd3 (FF)
  Destination:          game_FSM/M_temp_ans_cow_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.963ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.298 - 0.317)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd3 to game_FSM/M_temp_ans_cow_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.AMUX    Tshcko                0.576   game_FSM/M_state_q_FSM_FFd13
                                                       game_FSM/M_state_q_FSM_FFd3
    SLICE_X13Y35.B2      net (fanout=6)        1.731   game_FSM/M_state_q_FSM_FFd19-In
    SLICE_X13Y35.B       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd34
                                                       game_FSM/M_state_q__n0840131
    SLICE_X13Y35.C1      net (fanout=8)        0.742   game_FSM/M_state_q__n084013
    SLICE_X13Y35.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd34
                                                       game_FSM/M_state_q__n0598<12>111
    SLICE_X16Y34.A5      net (fanout=11)       0.950   game_FSM/M_state_q__n0598<12>11
    SLICE_X16Y34.A       Tilo                  0.254   game_FSM/M_temp_ans_cow_q[15]
                                                       game_FSM/M_state_q__n0598<12>1
    SLICE_X15Y32.C3      net (fanout=8)        0.819   game_FSM/M_state_q__n0598<12>1
    SLICE_X15Y32.CLK     Tas                   0.373   game_FSM/M_temp_ans_cow_q[13]
                                                       game_FSM/M_state_q__n0598<13>1
                                                       game_FSM/M_temp_ans_cow_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.963ns (1.721ns logic, 4.242ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  13.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.882ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.594 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_8 to game_FSM/M_user_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.525   btn_cond_1/M_ctr_q[11]
                                                       btn_cond_1/M_ctr_q_8
    SLICE_X13Y49.A1      net (fanout=2)        0.748   btn_cond_1/M_ctr_q[8]
    SLICE_X13Y49.A       Tilo                  0.259   M_btn_cond_1_out_inv
                                                       btn_cond_1/out3
    SLICE_X12Y46.B4      net (fanout=3)        0.724   out2_1
    SLICE_X12Y46.B       Tilo                  0.254   edge_dt_btn_1/M_last_q
                                                       edge_dt_btn_1/out1
    SLICE_X18Y37.C6      net (fanout=10)       1.735   M_edge_dt_btn_1_out
    SLICE_X18Y37.C       Tilo                  0.235   game_FSM/M_user_input_q[8]
                                                       game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X14Y37.A1      net (fanout=12)       1.053   game_FSM/M_state_q__n0549_inv1_rstpot
    SLICE_X14Y37.CLK     Tas                   0.349   game_FSM/M_user_input_q[1]
                                                       game_FSM/M_user_input_q_0_dpot
                                                       game_FSM/M_user_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (1.622ns logic, 4.260ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_0/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_1/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_2/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_3/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_4/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_5/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_6/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_7/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_8/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_9/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_10/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_11/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_12/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_13/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_14/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_15/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_16/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_17/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_18/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_19/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_0/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_1/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_2/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_3/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: btn_cond_1/M_ctr_q_4/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: btn_cond_1/M_ctr_q_5/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.614|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7729 paths, 0 nets, and 1398 connections

Design statistics:
   Minimum period:   6.614ns{1}   (Maximum frequency: 151.194MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 29 20:02:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4552 MB



