// Seed: 1579033475
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_5 = 1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_10 = 32'd89
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout tri1 id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6
  );
  input wire id_1;
  logic id_9, _id_10;
  assign id_8 = 1 == 1 ? -1 : 1 ? id_8 : id_4[id_10] - 1;
endmodule
