The following files were generated for 'myila' in directory
F:\PSTR17R5B\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * myila.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * myila.cdc
   * myila.constraints/myila.ucf
   * myila.constraints/myila.xdc
   * myila.ncf
   * myila.ngc
   * myila.ucf
   * myila.v
   * myila.veo
   * myila.xdc
   * myila_xmdf.tcl

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * myila.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * myila.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * myila.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * myila.gise
   * myila.xise

Deliver Readme:
   Readme file for the IP.

   * myila_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * myila_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

