

================================================================
== Vitis HLS Report for 'csr_vmul'
================================================================
* Date:           Mon Mar 10 23:41:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        csr_vmul
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min    |    max    | min |    max   |   Type  |
    +---------+----------+-----------+-----------+-----+----------+---------+
    |        7|  31470599|  70.000 ns|  0.315 sec|    8|  31470600|       no|
    +---------+----------+-----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+----------+------------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles)  |  Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |    max   |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+----------+------------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_41_1   |        0|  31470592|  13 ~ 30733|          -|          -|  0 ~ 1024|        no|
        | + VITIS_LOOP_47_2  |        0|     30720|          30|          -|          -|  0 ~ 1024|        no|
        +--------------------+---------+----------+------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    786|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    5|    1778|   2474|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    337|    -|
|Register         |        -|    -|    1390|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    5|    3168|   3597|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    2|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |control_r_s_axi_U                  |control_r_s_axi                 |        0|   0|  380|  680|    0|
    |control_s_axi_U                    |control_s_axi                   |        0|   0|  226|  360|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |gmem_m_axi_U                       |gmem_m_axi                      |        4|   0|  824|  723|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        4|   5| 1778| 2474|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln47_1_fu_406_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln47_2_fu_425_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln47_3_fu_477_p2        |         +|   0|  0|  71|          64|           1|
    |add_ln47_4_fu_449_p2        |         +|   0|  0|  71|          64|           1|
    |add_ln47_fu_363_p2          |         +|   0|  0|  71|          64|          64|
    |add_ln51_1_fu_466_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln51_2_fu_498_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln51_fu_455_p2          |         +|   0|  0|  71|          64|          64|
    |indvars_iv_next7_fu_345_p2  |         +|   0|  0|  38|          31|           1|
    |icmp_ln41_1_fu_340_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln41_fu_286_p2         |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln47_fu_444_p2         |      icmp|   0|  0|  71|          64|          64|
    |empty_fu_316_p3             |    select|   0|  0|  31|           1|          31|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 786|         672|         515|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  217|         50|    1|         50|
    |gmem_0_ARADDR   |   25|          5|   64|        320|
    |gmem_0_ARLEN    |   14|          3|   32|         96|
    |gmem_blk_n_AR   |    9|          2|    1|          2|
    |gmem_blk_n_AW   |    9|          2|    1|          2|
    |gmem_blk_n_B    |    9|          2|    1|          2|
    |gmem_blk_n_R    |    9|          2|    1|          2|
    |gmem_blk_n_W    |    9|          2|    1|          2|
    |i_1_reg_256     |    9|          2|   64|        128|
    |indvar_reg_245  |    9|          2|   64|        128|
    |row_fu_134      |    9|          2|   31|         62|
    |sum_reg_265     |    9|          2|   32|         64|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  337|         76|  293|        858|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln47_3_reg_639                |  64|   0|   64|          0|
    |add_ln47_4_reg_622                |  64|   0|   64|          0|
    |ap_CS_fsm                         |  49|   0|   49|          0|
    |empty_reg_574                     |  31|   0|   31|          0|
    |gmem_addr_1_reg_587               |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_644          |  32|   0|   32|          0|
    |gmem_addr_2_reg_627               |  64|   0|   64|          0|
    |gmem_addr_3_read_reg_649          |  32|   0|   32|          0|
    |gmem_addr_3_reg_633               |  64|   0|   64|          0|
    |gmem_addr_4_read_reg_660          |  32|   0|   32|          0|
    |gmem_addr_4_reg_654               |  64|   0|   64|          0|
    |gmem_addr_reg_568                 |  64|   0|   64|          0|
    |i_1_reg_256                       |  64|   0|   64|          0|
    |i_reg_593                         |  32|   0|   32|          0|
    |indvar_reg_245                    |  64|   0|   64|          0|
    |indvars_iv_next7_reg_582          |  31|   0|   31|          0|
    |matrix_col_indices_read_reg_553   |  64|   0|   64|          0|
    |matrix_row_count_read_reg_563     |  32|   0|   32|          0|
    |matrix_row_pointers_read_reg_558  |  64|   0|   64|          0|
    |matrix_values_read_reg_548        |  64|   0|   64|          0|
    |mul_reg_675                       |  32|   0|   32|          0|
    |row_fu_134                        |  31|   0|   31|          0|
    |sext_ln47_2_reg_609               |  64|   0|   64|          0|
    |sext_ln47_3_reg_614               |  64|   0|   64|          0|
    |sum_reg_265                       |  32|   0|   32|          0|
    |vector_values_read_reg_543        |  64|   0|   64|          0|
    |wide_trip_count_reg_604           |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1390|   0| 1390|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR     |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR     |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    7|       s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    7|       s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|     control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|      csr_vmul|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|      csr_vmul|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|      csr_vmul|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|          gmem|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 45 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 44 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 14 
44 --> 3 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.28>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [csr_vmul.cpp:41]   --->   Operation 50 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%out_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_values" [csr_vmul.cpp:3]   --->   Operation 51 'read' 'out_values_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%vector_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vector_values" [csr_vmul.cpp:3]   --->   Operation 52 'read' 'vector_values_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%matrix_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_values" [csr_vmul.cpp:3]   --->   Operation 53 'read' 'matrix_values_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%matrix_col_indices_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_col_indices" [csr_vmul.cpp:3]   --->   Operation 54 'read' 'matrix_col_indices_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%matrix_row_pointers_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_row_pointers" [csr_vmul.cpp:3]   --->   Operation 55 'read' 'matrix_row_pointers_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%matrix_row_count_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %matrix_row_count" [csr_vmul.cpp:38]   --->   Operation 56 'read' 'matrix_row_count_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %out_count, i32 %matrix_row_count_read" [csr_vmul.cpp:38]   --->   Operation 57 'write' 'write_ln38' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (2.55ns)   --->   "%icmp_ln41 = icmp_sgt  i32 %matrix_row_count_read, i32 0" [csr_vmul.cpp:41]   --->   Operation 58 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %matrix_row_count_read" [csr_vmul.cpp:41]   --->   Operation 59 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_values_read, i32 2, i32 63" [csr_vmul.cpp:41]   --->   Operation 60 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i62 %trunc_ln" [csr_vmul.cpp:41]   --->   Operation 61 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln41" [csr_vmul.cpp:41]   --->   Operation 62 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.73ns)   --->   "%empty = select i1 %icmp_ln41, i31 %trunc_ln41, i31 0" [csr_vmul.cpp:41]   --->   Operation 63 'select' 'empty' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln41 = store i31 0, i31 %row" [csr_vmul.cpp:41]   --->   Operation 64 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [csr_vmul.cpp:3]   --->   Operation 65 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_row_count"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_row_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_row_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_col_count"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_col_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_col_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_non_zero_count"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_non_zero_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_non_zero_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_row_pointers, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_row_pointers, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_col_indices, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_9, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_col_indices, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_values, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_values, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vector_values, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_11, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vector_values, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_count"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_values, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_13, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_values, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_count"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i31 %empty" [csr_vmul.cpp:41]   --->   Operation 94 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr, i64 %zext_ln41" [csr_vmul.cpp:41]   --->   Operation 95 'writereq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln41 = br void %VITIS_LOOP_47_2" [csr_vmul.cpp:41]   --->   Operation 96 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%row_1 = load i31 %row"   --->   Operation 97 'load' 'row_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i31 %row_1" [csr_vmul.cpp:41]   --->   Operation 98 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (2.55ns)   --->   "%icmp_ln41_1 = icmp_slt  i32 %zext_ln41_1, i32 %matrix_row_count_read" [csr_vmul.cpp:41]   --->   Operation 99 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (2.52ns)   --->   "%indvars_iv_next7 = add i31 %row_1, i31 1"   --->   Operation 100 'add' 'indvars_iv_next7' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_1, void %for.end22.loopexit, void %VITIS_LOOP_47_2.split" [csr_vmul.cpp:41]   --->   Operation 101 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln47_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %row_1, i2 0" [csr_vmul.cpp:47]   --->   Operation 102 'bitconcatenate' 'shl_ln47_1' <Predicate = (icmp_ln41_1)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i33 %shl_ln47_1" [csr_vmul.cpp:47]   --->   Operation 103 'zext' 'zext_ln47' <Predicate = (icmp_ln41_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.52ns)   --->   "%add_ln47 = add i64 %zext_ln47, i64 %matrix_row_pointers_read" [csr_vmul.cpp:47]   --->   Operation 104 'add' 'add_ln47' <Predicate = (icmp_ln41_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln47, i32 2, i32 63" [csr_vmul.cpp:47]   --->   Operation 105 'partselect' 'trunc_ln1' <Predicate = (icmp_ln41_1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i62 %trunc_ln1" [csr_vmul.cpp:47]   --->   Operation 106 'sext' 'sext_ln47_1' <Predicate = (icmp_ln41_1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln47_1" [csr_vmul.cpp:47]   --->   Operation 107 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln41_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 108 [8/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 108 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 109 [7/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 109 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 110 [6/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 110 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 111 [5/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 111 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 112 [4/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 112 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 113 [3/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 113 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 114 [2/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 114 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 115 [1/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 115 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 116 [1/1] (7.30ns)   --->   "%i = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1" [csr_vmul.cpp:47]   --->   Operation 116 'read' 'i' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [csr_vmul.cpp:43]   --->   Operation 117 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1024, i64 512" [csr_vmul.cpp:42]   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [csr_vmul.cpp:41]   --->   Operation 119 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1" [csr_vmul.cpp:47]   --->   Operation 120 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i32 %i" [csr_vmul.cpp:47]   --->   Operation 121 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%wide_trip_count = sext i32 %gmem_addr_1_read_1" [csr_vmul.cpp:47]   --->   Operation 122 'sext' 'wide_trip_count' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %i, i2 0" [csr_vmul.cpp:47]   --->   Operation 123 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln47_4 = sext i34 %shl_ln" [csr_vmul.cpp:47]   --->   Operation 124 'sext' 'sext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (3.52ns)   --->   "%add_ln47_1 = add i64 %sext_ln47_4, i64 %matrix_values_read" [csr_vmul.cpp:47]   --->   Operation 125 'add' 'add_ln47_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln47_1, i32 2, i32 63" [csr_vmul.cpp:47]   --->   Operation 126 'partselect' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln47_2 = sext i62 %trunc_ln47_1" [csr_vmul.cpp:47]   --->   Operation 127 'sext' 'sext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (3.52ns)   --->   "%add_ln47_2 = add i64 %sext_ln47_4, i64 %matrix_col_indices_read" [csr_vmul.cpp:47]   --->   Operation 128 'add' 'add_ln47_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln47_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln47_2, i32 2, i32 63" [csr_vmul.cpp:47]   --->   Operation 129 'partselect' 'trunc_ln47_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln47_3 = sext i62 %trunc_ln47_2" [csr_vmul.cpp:47]   --->   Operation 130 'sext' 'sext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (1.58ns)   --->   "%br_ln47 = br void %for.inc" [csr_vmul.cpp:47]   --->   Operation 131 'br' 'br_ln47' <Predicate = true> <Delay = 1.58>

State 14 <SV = 13> <Delay = 5.10>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%indvar = phi i64 0, void %VITIS_LOOP_47_2.split, i64 %add_ln47_4, void %for.inc.split" [csr_vmul.cpp:47]   --->   Operation 132 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%i_1 = phi i64 %sext_ln47, void %VITIS_LOOP_47_2.split, i64 %add_ln47_3, void %for.inc.split" [csr_vmul.cpp:47]   --->   Operation 133 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%sum = phi i32 0, void %VITIS_LOOP_47_2.split, i32 %sum_1, void %for.inc.split"   --->   Operation 134 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (3.52ns)   --->   "%icmp_ln47 = icmp_slt  i64 %i_1, i64 %wide_trip_count" [csr_vmul.cpp:47]   --->   Operation 135 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (3.52ns)   --->   "%add_ln47_4 = add i64 %indvar, i64 1" [csr_vmul.cpp:47]   --->   Operation 136 'add' 'add_ln47_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc20.loopexit, void %for.inc.split" [csr_vmul.cpp:47]   --->   Operation 137 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (3.52ns)   --->   "%add_ln51 = add i64 %indvar, i64 %sext_ln47_2" [csr_vmul.cpp:51]   --->   Operation 138 'add' 'add_ln51' <Predicate = (icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %add_ln51" [csr_vmul.cpp:51]   --->   Operation 139 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (3.52ns)   --->   "%add_ln51_1 = add i64 %indvar, i64 %sext_ln47_3" [csr_vmul.cpp:51]   --->   Operation 140 'add' 'add_ln51_1' <Predicate = (icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %add_ln51_1" [csr_vmul.cpp:51]   --->   Operation 141 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (3.52ns)   --->   "%add_ln47_3 = add i64 %i_1, i64 1" [csr_vmul.cpp:47]   --->   Operation 142 'add' 'add_ln47_3' <Predicate = (icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln41 = store i31 %indvars_iv_next7, i31 %row" [csr_vmul.cpp:41]   --->   Operation 143 'store' 'store_ln41' <Predicate = (!icmp_ln47)> <Delay = 1.58>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 144 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 145 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 146 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 146 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 147 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 147 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 148 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 148 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 149 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 149 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 150 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 150 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 151 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 152 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 152 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 153 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 154 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 154 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 155 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 155 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 156 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 156 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 157 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 158 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 158 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 159 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_2" [csr_vmul.cpp:51]   --->   Operation 159 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 160 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 160 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 161 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_3" [csr_vmul.cpp:51]   --->   Operation 161 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.52>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %gmem_addr_3_read, i2 0" [csr_vmul.cpp:51]   --->   Operation 162 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i34 %shl_ln1" [csr_vmul.cpp:51]   --->   Operation 163 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (3.52ns)   --->   "%add_ln51_2 = add i64 %sext_ln51, i64 %vector_values_read" [csr_vmul.cpp:51]   --->   Operation 164 'add' 'add_ln51_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln51_2, i32 2, i32 63" [csr_vmul.cpp:51]   --->   Operation 165 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln51_1 = sext i62 %trunc_ln2" [csr_vmul.cpp:51]   --->   Operation 166 'sext' 'sext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln51_1" [csr_vmul.cpp:51]   --->   Operation 167 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 168 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 168 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 169 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 169 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 170 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 170 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 171 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 171 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 172 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 172 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 173 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 173 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 174 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 174 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 175 [1/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 175 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 176 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_4" [csr_vmul.cpp:51]   --->   Operation 176 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 5.70>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %gmem_addr_2_read" [csr_vmul.cpp:51]   --->   Operation 177 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln51_1 = bitcast i32 %gmem_addr_4_read" [csr_vmul.cpp:51]   --->   Operation 178 'bitcast' 'bitcast_ln51_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 179 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln51, i32 %bitcast_ln51_1" [csr_vmul.cpp:51]   --->   Operation 179 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.70>
ST_36 : Operation 180 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln51, i32 %bitcast_ln51_1" [csr_vmul.cpp:51]   --->   Operation 180 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.70>
ST_37 : Operation 181 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln51, i32 %bitcast_ln51_1" [csr_vmul.cpp:51]   --->   Operation 181 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.70>
ST_38 : Operation 182 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln51, i32 %bitcast_ln51_1" [csr_vmul.cpp:51]   --->   Operation 182 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 183 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [csr_vmul.cpp:51]   --->   Operation 183 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 184 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [csr_vmul.cpp:51]   --->   Operation 184 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 185 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [csr_vmul.cpp:51]   --->   Operation 185 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 186 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [csr_vmul.cpp:51]   --->   Operation 186 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 187 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1024, i64 512" [csr_vmul.cpp:48]   --->   Operation 187 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [csr_vmul.cpp:47]   --->   Operation 188 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 189 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [csr_vmul.cpp:51]   --->   Operation 189 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc" [csr_vmul.cpp:47]   --->   Operation 190 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>

State 44 <SV = 14> <Delay = 7.30>
ST_44 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i32 %sum" [csr_vmul.cpp:54]   --->   Operation 191 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 192 [1/1] (7.30ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %bitcast_ln54, i4 15" [csr_vmul.cpp:54]   --->   Operation 192 'write' 'write_ln54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln41 = br void %VITIS_LOOP_47_2" [csr_vmul.cpp:41]   --->   Operation 193 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>

State 45 <SV = 3> <Delay = 7.30>
ST_45 : Operation 194 [5/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [csr_vmul.cpp:56]   --->   Operation 194 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 4> <Delay = 7.30>
ST_46 : Operation 195 [4/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [csr_vmul.cpp:56]   --->   Operation 195 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 5> <Delay = 7.30>
ST_47 : Operation 196 [3/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [csr_vmul.cpp:56]   --->   Operation 196 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 6> <Delay = 7.30>
ST_48 : Operation 197 [2/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [csr_vmul.cpp:56]   --->   Operation 197 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 7> <Delay = 7.30>
ST_49 : Operation 198 [1/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [csr_vmul.cpp:56]   --->   Operation 198 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [csr_vmul.cpp:56]   --->   Operation 199 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ matrix_row_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_col_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_non_zero_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_row_pointers]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_col_indices]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_values]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vector_values]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vector_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_values]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row                      (alloca           ) [ 01111111111111111111111111111111111111111111100000]
out_values_read          (read             ) [ 00000000000000000000000000000000000000000000000000]
vector_values_read       (read             ) [ 00111111111111111111111111111111111111111111100000]
matrix_values_read       (read             ) [ 00111111111111111111111111111111111111111111100000]
matrix_col_indices_read  (read             ) [ 00111111111111111111111111111111111111111111100000]
matrix_row_pointers_read (read             ) [ 00111111111111111111111111111111111111111111100000]
matrix_row_count_read    (read             ) [ 00111111111111111111111111111111111111111111100000]
write_ln38               (write            ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln41                (icmp             ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln41               (trunc            ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln                 (partselect       ) [ 00000000000000000000000000000000000000000000000000]
sext_ln41                (sext             ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr                (getelementptr    ) [ 00111111111111111111111111111111111111111111111111]
empty                    (select           ) [ 00100000000000000000000000000000000000000000000000]
store_ln41               (store            ) [ 00000000000000000000000000000000000000000000000000]
spectopmodule_ln3        (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
zext_ln41                (zext             ) [ 00000000000000000000000000000000000000000000000000]
empty_25                 (writereq         ) [ 00000000000000000000000000000000000000000000000000]
br_ln41                  (br               ) [ 00000000000000000000000000000000000000000000000000]
row_1                    (load             ) [ 00000000000000000000000000000000000000000000000000]
zext_ln41_1              (zext             ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln41_1              (icmp             ) [ 00011111111111111111111111111111111111111111100000]
indvars_iv_next7         (add              ) [ 00001111111111111111111111111111111111111111000000]
br_ln41                  (br               ) [ 00000000000000000000000000000000000000000000000000]
shl_ln47_1               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000]
zext_ln47                (zext             ) [ 00000000000000000000000000000000000000000000000000]
add_ln47                 (add              ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln1                (partselect       ) [ 00000000000000000000000000000000000000000000000000]
sext_ln47_1              (sext             ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_1              (getelementptr    ) [ 00001111111111000000000000000000000000000000000000]
empty_26                 (readreq          ) [ 00000000000000000000000000000000000000000000000000]
i                        (read             ) [ 00000000000001000000000000000000000000000000000000]
specpipeline_ln43        (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
speclooptripcount_ln42   (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
specloopname_ln41        (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_1_read_1       (read             ) [ 00000000000000000000000000000000000000000000000000]
sext_ln47                (sext             ) [ 00011111111111111111111111111111111111111111100000]
wide_trip_count          (sext             ) [ 00000000000000111111111111111111111111111111000000]
shl_ln                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000]
sext_ln47_4              (sext             ) [ 00000000000000000000000000000000000000000000000000]
add_ln47_1               (add              ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln47_1             (partselect       ) [ 00000000000000000000000000000000000000000000000000]
sext_ln47_2              (sext             ) [ 00000000000000111111111111111111111111111111000000]
add_ln47_2               (add              ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln47_2             (partselect       ) [ 00000000000000000000000000000000000000000000000000]
sext_ln47_3              (sext             ) [ 00000000000000111111111111111111111111111111000000]
br_ln47                  (br               ) [ 00011111111111111111111111111111111111111111100000]
indvar                   (phi              ) [ 00000000000000100000000000000000000000000000000000]
i_1                      (phi              ) [ 00000000000000100000000000000000000000000000000000]
sum                      (phi              ) [ 00000000000000111111111111111111111111111111100000]
icmp_ln47                (icmp             ) [ 00011111111111111111111111111111111111111111100000]
add_ln47_4               (add              ) [ 00011111111111111111111111111111111111111111100000]
br_ln47                  (br               ) [ 00000000000000000000000000000000000000000000000000]
add_ln51                 (add              ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_2              (getelementptr    ) [ 00000000000000011111111100000000000000000000000000]
add_ln51_1               (add              ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_3              (getelementptr    ) [ 00000000000000011111111110000000000000000000000000]
add_ln47_3               (add              ) [ 00011111111111111111111111111111111111111111100000]
store_ln41               (store            ) [ 00000000000000000000000000000000000000000000000000]
gmem_load_req            (readreq          ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_2_read         (read             ) [ 00000000000000000000000011111111111100000000000000]
gmem_load_1_req          (readreq          ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_3_read         (read             ) [ 00000000000000000000000001000000000000000000000000]
shl_ln1                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000]
sext_ln51                (sext             ) [ 00000000000000000000000000000000000000000000000000]
add_ln51_2               (add              ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln2                (partselect       ) [ 00000000000000000000000000000000000000000000000000]
sext_ln51_1              (sext             ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_4              (getelementptr    ) [ 00000000000000000000000000111111111000000000000000]
gmem_load_2_req          (readreq          ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_4_read         (read             ) [ 00000000000000000000000000000000000100000000000000]
bitcast_ln51             (bitcast          ) [ 00000000000000000000000000000000000011100000000000]
bitcast_ln51_1           (bitcast          ) [ 00000000000000000000000000000000000011100000000000]
mul                      (fmul             ) [ 00000000000000000000000000000000000000011111000000]
speclooptripcount_ln48   (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
specloopname_ln47        (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
sum_1                    (fadd             ) [ 00011111111111111111111111111111111111111111100000]
br_ln47                  (br               ) [ 00011111111111111111111111111111111111111111100000]
bitcast_ln54             (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
write_ln54               (write            ) [ 00000000000000000000000000000000000000000000000000]
br_ln41                  (br               ) [ 00000000000000000000000000000000000000000000000000]
empty_27                 (writeresp        ) [ 00000000000000000000000000000000000000000000000000]
ret_ln56                 (ret              ) [ 00000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="matrix_row_count">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_row_count"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrix_col_count">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_col_count"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="matrix_non_zero_count">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_non_zero_count"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="matrix_row_pointers">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_row_pointers"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="matrix_col_indices">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_col_indices"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="matrix_values">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_values"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="vector_values">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_values"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="vector_count">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_count"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_values">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_values"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_count">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_count"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i31.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="row_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="out_values_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_values_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="vector_values_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vector_values_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="matrix_values_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_values_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="matrix_col_indices_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_col_indices_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="matrix_row_pointers_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_row_pointers_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="matrix_row_count_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_row_count_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln38_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_writeresp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="0" index="2" bw="31" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_25/2 empty_27/45 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_26/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="9"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i/12 gmem_addr_1_read_1/13 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_readreq_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/15 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_readreq_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="2"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/16 "/>
</bind>
</comp>

<comp id="214" class="1004" name="gmem_addr_2_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="9"/>
<pin id="217" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/23 "/>
</bind>
</comp>

<comp id="219" class="1004" name="gmem_addr_3_read_read_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="10"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/24 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_readreq_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/26 "/>
</bind>
</comp>

<comp id="231" class="1004" name="gmem_addr_4_read_read_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="9"/>
<pin id="234" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/34 "/>
</bind>
</comp>

<comp id="236" class="1004" name="write_ln54_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="14"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="0" index="3" bw="1" slack="0"/>
<pin id="241" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/44 "/>
</bind>
</comp>

<comp id="245" class="1005" name="indvar_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="indvar_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="64" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/14 "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="258" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_1_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="64" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/14 "/>
</bind>
</comp>

<comp id="265" class="1005" name="sum_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="sum_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/14 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="25"/>
<pin id="279" dir="0" index="1" bw="32" slack="1"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/39 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/35 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln41_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln41_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="62" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="0" index="2" bw="3" slack="0"/>
<pin id="300" dir="0" index="3" bw="7" slack="0"/>
<pin id="301" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln41_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="62" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="gmem_addr_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="empty_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="31" slack="0"/>
<pin id="319" dir="0" index="2" bw="31" slack="0"/>
<pin id="320" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln41_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="31" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln41_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="31" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="row_1_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="2"/>
<pin id="335" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_1/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln41_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="31" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln41_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="2"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41_1/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="indvars_iv_next7_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="31" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="31" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next7/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="shl_ln47_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="33" slack="0"/>
<pin id="353" dir="0" index="1" bw="31" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln47_1/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln47_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="33" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln47_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="33" slack="0"/>
<pin id="365" dir="0" index="1" bw="64" slack="2"/>
<pin id="366" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="62" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="0" index="2" bw="3" slack="0"/>
<pin id="372" dir="0" index="3" bw="7" slack="0"/>
<pin id="373" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln47_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="62" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_1/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="gmem_addr_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="0"/>
<pin id="385" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln47_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/13 "/>
</bind>
</comp>

<comp id="391" class="1004" name="wide_trip_count_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="wide_trip_count/13 "/>
</bind>
</comp>

<comp id="395" class="1004" name="shl_ln_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="34" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="1"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/13 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln47_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="34" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_4/13 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln47_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="34" slack="0"/>
<pin id="408" dir="0" index="1" bw="64" slack="12"/>
<pin id="409" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/13 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln47_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="62" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="0"/>
<pin id="414" dir="0" index="2" bw="3" slack="0"/>
<pin id="415" dir="0" index="3" bw="7" slack="0"/>
<pin id="416" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln47_1/13 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln47_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="62" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_2/13 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln47_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="34" slack="0"/>
<pin id="427" dir="0" index="1" bw="64" slack="12"/>
<pin id="428" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_2/13 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln47_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="62" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="0" index="2" bw="3" slack="0"/>
<pin id="434" dir="0" index="3" bw="7" slack="0"/>
<pin id="435" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln47_2/13 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sext_ln47_3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="62" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_3/13 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln47_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="0"/>
<pin id="446" dir="0" index="1" bw="64" slack="1"/>
<pin id="447" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/14 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln47_4_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_4/14 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln51_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="0" index="1" bw="62" slack="1"/>
<pin id="458" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/14 "/>
</bind>
</comp>

<comp id="460" class="1004" name="gmem_addr_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="0"/>
<pin id="462" dir="0" index="1" bw="64" slack="0"/>
<pin id="463" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/14 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln51_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="62" slack="1"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/14 "/>
</bind>
</comp>

<comp id="471" class="1004" name="gmem_addr_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/14 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln47_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_3/14 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln41_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="31" slack="11"/>
<pin id="485" dir="0" index="1" bw="31" slack="13"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/14 "/>
</bind>
</comp>

<comp id="487" class="1004" name="shl_ln1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="34" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="1"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/25 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sext_ln51_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="34" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51/25 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln51_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="34" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="24"/>
<pin id="501" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_2/25 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="62" slack="0"/>
<pin id="505" dir="0" index="1" bw="64" slack="0"/>
<pin id="506" dir="0" index="2" bw="3" slack="0"/>
<pin id="507" dir="0" index="3" bw="7" slack="0"/>
<pin id="508" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/25 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln51_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="62" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51_1/25 "/>
</bind>
</comp>

<comp id="517" class="1004" name="gmem_addr_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="64" slack="0"/>
<pin id="520" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/25 "/>
</bind>
</comp>

<comp id="523" class="1004" name="bitcast_ln51_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="12"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51/35 "/>
</bind>
</comp>

<comp id="527" class="1004" name="bitcast_ln51_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51_1/35 "/>
</bind>
</comp>

<comp id="531" class="1004" name="bitcast_ln54_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln54/44 "/>
</bind>
</comp>

<comp id="536" class="1005" name="row_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="31" slack="0"/>
<pin id="538" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="543" class="1005" name="vector_values_read_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="24"/>
<pin id="545" dir="1" index="1" bw="64" slack="24"/>
</pin_list>
<bind>
<opset="vector_values_read "/>
</bind>
</comp>

<comp id="548" class="1005" name="matrix_values_read_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="12"/>
<pin id="550" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="matrix_values_read "/>
</bind>
</comp>

<comp id="553" class="1005" name="matrix_col_indices_read_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="12"/>
<pin id="555" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="matrix_col_indices_read "/>
</bind>
</comp>

<comp id="558" class="1005" name="matrix_row_pointers_read_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="2"/>
<pin id="560" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="matrix_row_pointers_read "/>
</bind>
</comp>

<comp id="563" class="1005" name="matrix_row_count_read_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="2"/>
<pin id="565" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="matrix_row_count_read "/>
</bind>
</comp>

<comp id="568" class="1005" name="gmem_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="empty_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="31" slack="1"/>
<pin id="576" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="582" class="1005" name="indvars_iv_next7_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="31" slack="11"/>
<pin id="584" dir="1" index="1" bw="31" slack="11"/>
</pin_list>
<bind>
<opset="indvars_iv_next7 "/>
</bind>
</comp>

<comp id="587" class="1005" name="gmem_addr_1_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="i_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="599" class="1005" name="sext_ln47_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="1"/>
<pin id="601" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln47 "/>
</bind>
</comp>

<comp id="604" class="1005" name="wide_trip_count_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="1"/>
<pin id="606" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wide_trip_count "/>
</bind>
</comp>

<comp id="609" class="1005" name="sext_ln47_2_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="1"/>
<pin id="611" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln47_2 "/>
</bind>
</comp>

<comp id="614" class="1005" name="sext_ln47_3_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="1"/>
<pin id="616" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln47_3 "/>
</bind>
</comp>

<comp id="622" class="1005" name="add_ln47_4_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="0"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln47_4 "/>
</bind>
</comp>

<comp id="627" class="1005" name="gmem_addr_2_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="633" class="1005" name="gmem_addr_3_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="2"/>
<pin id="635" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="639" class="1005" name="add_ln47_3_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln47_3 "/>
</bind>
</comp>

<comp id="644" class="1005" name="gmem_addr_2_read_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="12"/>
<pin id="646" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="649" class="1005" name="gmem_addr_3_read_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="654" class="1005" name="gmem_addr_4_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="660" class="1005" name="gmem_addr_4_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="665" class="1005" name="bitcast_ln51_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51 "/>
</bind>
</comp>

<comp id="670" class="1005" name="bitcast_ln51_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="mul_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="680" class="1005" name="sum_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="168" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="88" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="96" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="98" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="100" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="122" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="120" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="122" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="120" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="124" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="124" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="122" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="120" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="124" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="128" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="130" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="244"><net_src comp="132" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="248"><net_src comp="106" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="268"><net_src comp="118" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="281"><net_src comp="265" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="290"><net_src comp="168" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="168" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="138" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="34" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="309"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="0" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="286" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="292" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="38" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="333" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="90" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="92" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="333" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="94" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="32" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="363" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="34" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="36" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="368" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="0" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="195" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="116" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="94" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="32" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="406" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="34" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="36" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="411" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="402" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="436"><net_src comp="32" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="425" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="34" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="36" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="443"><net_src comp="430" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="259" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="249" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="120" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="249" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="0" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="249" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="0" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="259" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="120" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="492"><net_src comp="116" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="94" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="497"><net_src comp="487" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="32" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="498" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="34" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="36" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="516"><net_src comp="503" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="0" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="523" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="530"><net_src comp="527" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="534"><net_src comp="265" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="539"><net_src comp="134" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="546"><net_src comp="144" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="551"><net_src comp="150" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="556"><net_src comp="156" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="561"><net_src comp="162" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="566"><net_src comp="168" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="571"><net_src comp="310" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="577"><net_src comp="316" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="585"><net_src comp="345" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="590"><net_src comp="382" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="596"><net_src comp="195" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="602"><net_src comp="388" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="607"><net_src comp="391" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="612"><net_src comp="421" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="617"><net_src comp="440" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="625"><net_src comp="449" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="630"><net_src comp="460" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="636"><net_src comp="471" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="642"><net_src comp="477" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="647"><net_src comp="214" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="652"><net_src comp="219" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="657"><net_src comp="517" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="663"><net_src comp="231" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="668"><net_src comp="523" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="673"><net_src comp="527" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="678"><net_src comp="282" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="683"><net_src comp="277" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="269" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 44 45 46 47 48 49 }
	Port: out_count | {1 }
 - Input state : 
	Port: csr_vmul : gmem | {4 5 6 7 8 9 10 11 12 13 15 16 17 18 19 20 21 22 23 24 26 27 28 29 30 31 32 33 34 }
	Port: csr_vmul : matrix_row_count | {1 }
	Port: csr_vmul : matrix_row_pointers | {1 }
	Port: csr_vmul : matrix_col_indices | {1 }
	Port: csr_vmul : matrix_values | {1 }
	Port: csr_vmul : vector_values | {1 }
	Port: csr_vmul : out_values | {1 }
  - Chain level:
	State 1
		sext_ln41 : 1
		gmem_addr : 2
		empty : 1
		store_ln41 : 1
	State 2
		empty_25 : 1
	State 3
		zext_ln41_1 : 1
		icmp_ln41_1 : 2
		indvars_iv_next7 : 1
		br_ln41 : 3
		shl_ln47_1 : 1
		zext_ln47 : 2
		add_ln47 : 3
		trunc_ln1 : 4
		sext_ln47_1 : 5
		gmem_addr_1 : 6
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		sext_ln47_4 : 1
		add_ln47_1 : 2
		trunc_ln47_1 : 3
		sext_ln47_2 : 4
		add_ln47_2 : 2
		trunc_ln47_2 : 3
		sext_ln47_3 : 4
	State 14
		icmp_ln47 : 1
		add_ln47_4 : 1
		br_ln47 : 2
		add_ln51 : 1
		gmem_addr_2 : 2
		add_ln51_1 : 1
		gmem_addr_3 : 2
		add_ln47_3 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		sext_ln51 : 1
		add_ln51_2 : 2
		trunc_ln2 : 3
		sext_ln51_1 : 4
		gmem_addr_4 : 5
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		mul : 1
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		write_ln54 : 1
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |        indvars_iv_next7_fu_345       |    0    |    0    |    38   |
|          |            add_ln47_fu_363           |    0    |    0    |    71   |
|          |           add_ln47_1_fu_406          |    0    |    0    |    71   |
|          |           add_ln47_2_fu_425          |    0    |    0    |    71   |
|    add   |           add_ln47_4_fu_449          |    0    |    0    |    71   |
|          |            add_ln51_fu_455           |    0    |    0    |    71   |
|          |           add_ln51_1_fu_466          |    0    |    0    |    71   |
|          |           add_ln47_3_fu_477          |    0    |    0    |    71   |
|          |           add_ln51_2_fu_498          |    0    |    0    |    71   |
|----------|--------------------------------------|---------|---------|---------|
|   fadd   |              grp_fu_277              |    2    |   205   |   390   |
|----------|--------------------------------------|---------|---------|---------|
|   fmul   |              grp_fu_282              |    3    |   143   |   321   |
|----------|--------------------------------------|---------|---------|---------|
|          |           icmp_ln41_fu_286           |    0    |    0    |    39   |
|   icmp   |          icmp_ln41_1_fu_340          |    0    |    0    |    39   |
|          |           icmp_ln47_fu_444           |    0    |    0    |    71   |
|----------|--------------------------------------|---------|---------|---------|
|  select  |             empty_fu_316             |    0    |    0    |    31   |
|----------|--------------------------------------|---------|---------|---------|
|          |      out_values_read_read_fu_138     |    0    |    0    |    0    |
|          |    vector_values_read_read_fu_144    |    0    |    0    |    0    |
|          |    matrix_values_read_read_fu_150    |    0    |    0    |    0    |
|          |  matrix_col_indices_read_read_fu_156 |    0    |    0    |    0    |
|   read   | matrix_row_pointers_read_read_fu_162 |    0    |    0    |    0    |
|          |   matrix_row_count_read_read_fu_168  |    0    |    0    |    0    |
|          |            grp_read_fu_195           |    0    |    0    |    0    |
|          |     gmem_addr_2_read_read_fu_214     |    0    |    0    |    0    |
|          |     gmem_addr_3_read_read_fu_219     |    0    |    0    |    0    |
|          |     gmem_addr_4_read_read_fu_231     |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |        write_ln38_write_fu_174       |    0    |    0    |    0    |
|          |        write_ln54_write_fu_236       |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_182         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |          grp_readreq_fu_188          |    0    |    0    |    0    |
|  readreq |          grp_readreq_fu_200          |    0    |    0    |    0    |
|          |          grp_readreq_fu_207          |    0    |    0    |    0    |
|          |          grp_readreq_fu_224          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln41_fu_292          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |            trunc_ln_fu_296           |    0    |    0    |    0    |
|          |           trunc_ln1_fu_368           |    0    |    0    |    0    |
|partselect|          trunc_ln47_1_fu_411         |    0    |    0    |    0    |
|          |          trunc_ln47_2_fu_430         |    0    |    0    |    0    |
|          |           trunc_ln2_fu_503           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           sext_ln41_fu_306           |    0    |    0    |    0    |
|          |          sext_ln47_1_fu_378          |    0    |    0    |    0    |
|          |           sext_ln47_fu_388           |    0    |    0    |    0    |
|          |        wide_trip_count_fu_391        |    0    |    0    |    0    |
|   sext   |          sext_ln47_4_fu_402          |    0    |    0    |    0    |
|          |          sext_ln47_2_fu_421          |    0    |    0    |    0    |
|          |          sext_ln47_3_fu_440          |    0    |    0    |    0    |
|          |           sext_ln51_fu_494           |    0    |    0    |    0    |
|          |          sext_ln51_1_fu_513          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           zext_ln41_fu_329           |    0    |    0    |    0    |
|   zext   |          zext_ln41_1_fu_336          |    0    |    0    |    0    |
|          |           zext_ln47_fu_359           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           shl_ln47_1_fu_351          |    0    |    0    |    0    |
|bitconcatenate|             shl_ln_fu_395            |    0    |    0    |    0    |
|          |            shl_ln1_fu_487            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    5    |   348   |   1497  |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       add_ln47_3_reg_639       |   64   |
|       add_ln47_4_reg_622       |   64   |
|     bitcast_ln51_1_reg_670     |   32   |
|      bitcast_ln51_reg_665      |   32   |
|          empty_reg_574         |   31   |
|       gmem_addr_1_reg_587      |   32   |
|    gmem_addr_2_read_reg_644    |   32   |
|       gmem_addr_2_reg_627      |   32   |
|    gmem_addr_3_read_reg_649    |   32   |
|       gmem_addr_3_reg_633      |   32   |
|    gmem_addr_4_read_reg_660    |   32   |
|       gmem_addr_4_reg_654      |   32   |
|        gmem_addr_reg_568       |   32   |
|           i_1_reg_256          |   64   |
|            i_reg_593           |   32   |
|         indvar_reg_245         |   64   |
|    indvars_iv_next7_reg_582    |   31   |
| matrix_col_indices_read_reg_553|   64   |
|  matrix_row_count_read_reg_563 |   32   |
|matrix_row_pointers_read_reg_558|   64   |
|   matrix_values_read_reg_548   |   64   |
|           mul_reg_675          |   32   |
|           row_reg_536          |   31   |
|       sext_ln47_2_reg_609      |   64   |
|       sext_ln47_3_reg_614      |   64   |
|        sext_ln47_reg_599       |   64   |
|          sum_1_reg_680         |   32   |
|           sum_reg_265          |   32   |
|   vector_values_read_reg_543   |   64   |
|     wide_trip_count_reg_604    |   64   |
+--------------------------------+--------+
|              Total             |  1341  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
| grp_writeresp_fu_182 |  p0  |   2  |   1  |    2   |
|      sum_reg_265     |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|      grp_fu_282      |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|      grp_fu_282      |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   194  ||  6.352  ||    0    ||    27   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |  1497  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   27   |
|  Register |    -   |    -   |  1341  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |  1689  |  1524  |
+-----------+--------+--------+--------+--------+
