/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  reg [17:0] _04_;
  reg [3:0] _05_;
  reg [9:0] _06_;
  wire [15:0] _07_;
  wire [30:0] _08_;
  wire [3:0] _09_;
  reg [2:0] _10_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [17:0] celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [21:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [4:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [13:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [2:0] celloutsig_0_73z;
  wire [5:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _11_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _11_ <= 3'h0;
    else _11_ <= celloutsig_1_0z[2:0];
  assign { _09_[3], _02_, _09_[1] } = _11_;
  assign celloutsig_0_17z = ~celloutsig_0_13z;
  assign celloutsig_0_46z = ~((celloutsig_0_30z | celloutsig_0_20z) & celloutsig_0_19z[17]);
  assign celloutsig_0_20z = ~((celloutsig_0_4z | celloutsig_0_17z) & celloutsig_0_10z);
  assign celloutsig_0_4z = ~((in_data[48] | in_data[77]) & (celloutsig_0_2z[0] | celloutsig_0_0z[2]));
  assign celloutsig_1_7z = ~((1'h0 | celloutsig_1_5z[0]) & (1'h0 | celloutsig_1_1z[1]));
  assign celloutsig_0_24z = ~((celloutsig_0_2z[1] | celloutsig_0_4z) & (celloutsig_0_6z | celloutsig_0_0z[3]));
  assign celloutsig_0_53z = celloutsig_0_18z[13] | ~(celloutsig_0_3z[0]);
  assign celloutsig_0_72z = celloutsig_0_2z[2] | ~(celloutsig_0_41z);
  assign celloutsig_0_29z = celloutsig_0_4z | ~(celloutsig_0_22z[0]);
  assign celloutsig_0_40z = ~(_00_ ^ celloutsig_0_12z[1]);
  assign celloutsig_0_51z = ~(celloutsig_0_9z ^ celloutsig_0_21z);
  assign celloutsig_0_57z = ~(celloutsig_0_20z ^ _01_);
  assign celloutsig_1_18z = ~(celloutsig_1_0z[0] ^ _02_);
  assign celloutsig_0_34z = _03_ + { celloutsig_0_19z[11], celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_1z[2:0], celloutsig_1_2z } + celloutsig_1_1z[8:5];
  assign celloutsig_0_15z = { celloutsig_0_0z[3], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_14z } + { celloutsig_0_0z[2:0], celloutsig_0_14z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 4'h0;
    else _05_ <= { celloutsig_0_11z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_26z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 10'h000;
    else _06_ <= { _04_[9:2], celloutsig_0_27z, celloutsig_0_9z };
  reg [15:0] _30_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 16'h0000;
    else _30_ <= { in_data[48:45], celloutsig_0_40z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_22z, celloutsig_0_43z };
  assign { _07_[15:8], _01_, _07_[6:0] } = _30_;
  reg [7:0] _31_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _31_ <= 8'h00;
    else _31_ <= { celloutsig_0_40z, celloutsig_0_51z, celloutsig_0_11z, celloutsig_0_73z, celloutsig_0_56z, celloutsig_0_43z };
  assign out_data[39:32] = _31_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _10_ <= 3'h0;
    else _10_ <= { celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_4z };
  reg [7:0] _33_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _33_ <= 8'h00;
    else _33_ <= in_data[10:3];
  assign { _08_[13], _03_, _00_, _08_[6] } = _33_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 18'h00000;
    else _04_ <= { celloutsig_0_19z[17:2], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z } === { celloutsig_0_5z[13:1], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_21z = celloutsig_0_19z[10:0] === celloutsig_0_19z[12:2];
  assign celloutsig_0_42z = { _05_[1:0], celloutsig_0_22z, celloutsig_0_23z } > { celloutsig_0_34z[3:0], celloutsig_0_15z, celloutsig_0_38z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_40z, celloutsig_0_29z };
  assign celloutsig_0_92z = { celloutsig_0_49z, celloutsig_0_42z, celloutsig_0_48z } > celloutsig_0_75z[5:1];
  assign celloutsig_0_41z = { celloutsig_0_12z, celloutsig_0_7z } || { celloutsig_0_22z[3:1], celloutsig_0_33z, celloutsig_0_33z };
  assign celloutsig_0_6z = celloutsig_0_5z[8:2] || { celloutsig_0_3z[9:8], celloutsig_0_2z };
  assign celloutsig_0_27z = _03_[4:2] || { celloutsig_0_19z[0], celloutsig_0_26z, celloutsig_0_9z };
  assign celloutsig_0_31z = { in_data[86:64], celloutsig_0_28z } || { in_data[51:40], celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_33z = { _08_[13], _03_, _00_, _08_[6], celloutsig_0_30z } < { celloutsig_0_22z, celloutsig_0_26z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z } < { celloutsig_0_5z[6:1], _08_[13], _03_, _00_, _08_[6], _08_[13], _03_, _00_, _08_[6], celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_2z[2:0], celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_12z } < { celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_11z };
  assign celloutsig_0_35z = { celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_33z } != { _03_[0], _00_, celloutsig_0_24z };
  assign celloutsig_0_13z = celloutsig_0_3z[16:8] != { celloutsig_0_5z[8:1], celloutsig_0_8z };
  assign celloutsig_0_75z = { celloutsig_0_5z[13:9], celloutsig_0_57z } | { celloutsig_0_55z[3], celloutsig_0_54z, celloutsig_0_72z, celloutsig_0_48z, celloutsig_0_71z, celloutsig_0_35z };
  assign celloutsig_0_43z = | { celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_2z[4:1] };
  assign celloutsig_0_54z = | _07_[12:9];
  assign celloutsig_0_56z = | { celloutsig_0_18z[11:9], celloutsig_0_8z };
  assign celloutsig_1_8z = | { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_11z = | { _03_[1:0], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_14z = | in_data[18:9];
  assign celloutsig_0_16z = | { _03_[1:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z[4:3] };
  assign celloutsig_0_25z = | { _03_[1:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z[4:3] };
  assign celloutsig_0_28z = | celloutsig_0_2z[4:1];
  assign celloutsig_0_8z = ~^ { celloutsig_0_5z[12:11], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_1z = { in_data[191:180], celloutsig_1_0z } >> { in_data[183:172], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_5z[3:2], 1'h0 } >> { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[46:43] << in_data[68:65];
  assign celloutsig_0_55z = celloutsig_0_18z[12:8] << { in_data[47], celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_42z, celloutsig_0_46z };
  assign celloutsig_0_69z = { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_53z } << { celloutsig_0_49z[0], celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_12z = { _03_[2:0], _00_ } << { in_data[91:89], celloutsig_0_11z };
  assign celloutsig_0_18z = { celloutsig_0_5z[12], _08_[13], _03_, _00_, _08_[6], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_13z } << { celloutsig_0_5z[7:6], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_3z = in_data[55:34] <<< { in_data[22:14], _08_[13], _03_, _00_, _08_[6], celloutsig_0_2z };
  assign celloutsig_0_73z = celloutsig_0_22z[5:3] <<< celloutsig_0_69z;
  assign celloutsig_0_49z = { celloutsig_0_10z, celloutsig_0_43z, celloutsig_0_4z } - { celloutsig_0_40z, celloutsig_0_31z, celloutsig_0_10z };
  assign celloutsig_0_5z = { _03_, _00_, _08_[13], _03_, _00_, _08_[6] } - { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_7z } - { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_23z = { _03_[0], _00_, _08_[6] } - { _03_[1:0], _00_ };
  assign celloutsig_1_0z = in_data[131:128] ~^ in_data[124:121];
  assign celloutsig_1_19z = { in_data[180:179], celloutsig_1_1z } ^ { in_data[126:123], celloutsig_1_18z, celloutsig_1_11z[3:2], in_data[153], celloutsig_1_11z[0], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_18z, _10_ };
  assign celloutsig_0_22z = { celloutsig_0_5z[3:1], celloutsig_0_2z } ^ celloutsig_0_3z[17:10];
  assign celloutsig_0_2z = in_data[38:34] ^ { _03_[3:0], _00_ };
  assign celloutsig_0_38z = ~((celloutsig_0_19z[8] & celloutsig_0_7z) | celloutsig_0_26z);
  assign celloutsig_0_48z = ~((celloutsig_0_27z & celloutsig_0_7z) | celloutsig_0_18z[4]);
  assign celloutsig_0_71z = ~((celloutsig_0_40z & _06_[4]) | celloutsig_0_42z);
  assign celloutsig_0_7z = ~((celloutsig_0_0z[1] & _08_[6]) | _03_[4]);
  assign celloutsig_1_2z = ~((in_data[111] & celloutsig_1_1z[4]) | celloutsig_1_1z[4]);
  assign celloutsig_1_4z = ~((in_data[183] & celloutsig_1_1z[4]) | celloutsig_1_0z[1]);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[3] & celloutsig_1_0z[2]) | 1'h0);
  assign celloutsig_1_13z = ~((celloutsig_1_1z[2] & celloutsig_1_1z[14]) | celloutsig_1_5z[0]);
  assign celloutsig_0_30z = ~((celloutsig_0_24z & celloutsig_0_4z) | celloutsig_0_8z);
  assign { celloutsig_1_11z[0], celloutsig_1_11z[2], celloutsig_1_11z[3] } = { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z[12] } | { in_data[152], in_data[154], in_data[155] };
  assign _07_[7] = _01_;
  assign { _08_[30:27], _08_[25:14], _08_[12:7], _08_[5:4], _08_[0] } = { celloutsig_0_53z, celloutsig_0_14z, celloutsig_0_51z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_51z, celloutsig_0_20z, celloutsig_0_35z, _03_, _00_, celloutsig_0_9z, celloutsig_0_56z, celloutsig_0_35z };
  assign { _09_[2], _09_[0] } = { _02_, 1'h0 };
  assign celloutsig_1_11z[1] = in_data[153];
  assign { out_data[128], out_data[113:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z };
endmodule
