dist_data_mem.v,verilog,xil_defaultlib,../../../../core.gen/sources_1/ip/dist_data_mem/sim/dist_data_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
