
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3400
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'fsm_combine_1' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/fsm_combine_1.v:7]
	Parameter S0_changemode bound to: 1'b0 
	Parameter S1_changemode bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_11' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/pipeline_11.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_11' (1#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/pipeline_11.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (2#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_6' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/edge_detector_6.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_6' (3#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/edge_detector_6.v:12]
INFO: [Synth 8-6157] synthesizing module 'input_mode_3' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/input_mode_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_8' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/alu_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_15' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/adder_15.v:7]
INFO: [Synth 8-226] default block is never used [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/adder_15.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_15' (4#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/adder_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_16' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/comparator_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_16' (5#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/comparator_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_17' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/boolean_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_17' (6#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/boolean_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_18' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/shifter_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_18' (7#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/shifter_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'flip_19' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/flip_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'find_neighbor_20' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/find_neighbor_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'find_neighbor_20' (8#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/find_neighbor_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'flip_19' (9#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/flip_19.v:7]
INFO: [Synth 8-226] default block is never used [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/alu_8.v:107]
INFO: [Synth 8-6155] done synthesizing module 'alu_8' (10#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/alu_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'input_mode_3' (11#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/input_mode_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'fsm_test_4' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/fsm_test_4.v:7]
	Parameter S0_fsm_t bound to: 5'b00000 
	Parameter S1_fsm_t bound to: 5'b00001 
	Parameter S2_fsm_t bound to: 5'b00010 
	Parameter S3_fsm_t bound to: 5'b00011 
	Parameter S4_fsm_t bound to: 5'b00100 
	Parameter S5_fsm_t bound to: 5'b00101 
	Parameter S6_fsm_t bound to: 5'b00110 
	Parameter S7_fsm_t bound to: 5'b00111 
	Parameter S8_fsm_t bound to: 5'b01000 
	Parameter S9_fsm_t bound to: 5'b01001 
	Parameter S10_fsm_t bound to: 5'b01010 
	Parameter S11_fsm_t bound to: 5'b01011 
	Parameter S12_fsm_t bound to: 5'b01100 
	Parameter S13_fsm_t bound to: 5'b01101 
	Parameter S14_fsm_t bound to: 5'b01110 
	Parameter S15_fsm_t bound to: 5'b01111 
	Parameter S16_fsm_t bound to: 5'b10000 
	Parameter S17_fsm_t bound to: 5'b10001 
	Parameter S18_fsm_t bound to: 5'b10010 
	Parameter S19_fsm_t bound to: 5'b10011 
	Parameter S20_fsm_t bound to: 5'b10100 
INFO: [Synth 8-6157] synthesizing module 'counter_9' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/counter_9.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_9' (12#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/counter_9.v:14]
INFO: [Synth 8-6157] synthesizing module 'rom_10' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/rom_10.v:7]
	Parameter A bound to: 336'b000000000000000100000000000000011000000000000000011111111111111100000000000011110000000000001111000000000000111110100101111100001010010111110000101001011111000000000000000000010000000001111111100000000000000100000001000000000000000000000010111101011010111111110101101011111000101000001111000001010101111110001010000011110000000000010101 
	Parameter B bound to: 336'b000000000000001000000000000000100111111111111111011111111111111100000000000001010000000000000101000000000000010111110101101011111111010110101111111101011010111100000000000000110000000000000101000000000000001100000000000000000000000110110111000110100001010111110101101011111111010110101111100010100000111100000101010111110000010110000000 
	Parameter AL bound to: 126'b000000000001000001000000011000011110010110011000011110010110100000100001100011111111111111110011110011110101110101110111000010 
	Parameter ZVN bound to: 66'b000001011011000000000000000000000000000000000000000000000000000000 
	Parameter O bound to: 336'b000000000000001111111111111111110000000000000001111111111111111000000000000001010000000000001111000000000000101010100101101000001111010111111111010100000101111100000000000010000000000000000011111100000000000000000001101000000000000110100000000000000000000000000000000000010000000000000001000000000000000000000000000000010111001110000000 
INFO: [Synth 8-6155] done synthesizing module 'rom_10' (13#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/rom_10.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/fsm_test_4.v:117]
INFO: [Synth 8-6155] done synthesizing module 'fsm_test_4' (14#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/fsm_test_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_7' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_12' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/counter_12.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_12' (15#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/counter_12.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_13' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/seven_seg_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_13' (16#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/seven_seg_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_14' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/decoder_14.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_14' (17#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/decoder_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_7' (18#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
INFO: [Synth 8-226] default block is never used [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/fsm_combine_1.v:114]
INFO: [Synth 8-6155] done synthesizing module 'fsm_combine_1' (19#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/fsm_combine_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_2' [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_2' (20#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (21#1) [E:/comp struc/project/alu2/work/vivado/alu2/alu2.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 999.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.863 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 999.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/comp struc/project/alu2/work/constraint/alchitry.xdc]
Finished Parsing XDC File [E:/comp struc/project/alu2/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/comp struc/project/alu2/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/comp struc/project/alu2/work/constraint/io.xdc]
Finished Parsing XDC File [E:/comp struc/project/alu2/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/comp struc/project/alu2/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/comp struc/library/components/au.xdc]
Finished Parsing XDC File [E:/comp struc/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 999.863 ; gain = 0.000
