# âš™ï¸ CSA1414 - Compiler Design for Hardware Synthesis  

Welcome to the official repository for **CSA1414 - Compiler Design for Hardware Synthesis**.  
This repository consolidates **lab experiments, activities, and resources** related to the course, which focuses on bridging **compiler design principles** with **hardware synthesis methodologies** â€” enabling efficient translation from **high-level specifications** into **hardware implementations**.  

---

## ğŸ“‘ Table of Contents
- [ğŸ“– Overview](#-overview)
- [ğŸ¯ Objectives](#-objectives)
- [ğŸ“‚ Repository Structure](#-repository-structure)
- [ğŸš€ Getting Started](#-getting-started)
- [ğŸ¤ Contribution](#-contribution)
- [ğŸ‘¤ Author](#-author)

---

## ğŸ“– Overview
The course **CSA1414 - Compiler Design for Hardware Synthesis** provides a comprehensive understanding of **compiler construction techniques** tailored for **hardware synthesis**.  
By applying compiler principles (lexical analysis, parsing, semantic analysis, code generation) in the context of **HDLs (VHDL/Verilog)**, students learn to implement automated flows for **high-level language â†’ hardware mapping**.

---

## ğŸ¯ Objectives
- Understand **fundamentals of compiler design** with focus on **hardware synthesis**.  
- Explore **translation techniques** for mapping **high-level languages to HDLs**.  
- Implement compiler components such as:  
  - **Lexical Analyzers**  
  - **Parsers**  
  - **Semantic Analyzers**  
  - **Code Generators**  
- Gain **hands-on experience** via lab experiments, assignments, and project-based activities.  
- Develop skills to connect **theory** with **practical hardware synthesis workflows**.  

---

## ğŸ“‚ Repository Structure
```bash
CSA1414---Compiler-Design-for-Hardware-Synthesis/
â”‚
â”œâ”€â”€ Lab_Experiments/   # Source code & outputs of individual lab assignments
â”œâ”€â”€ Resources/         # Study material, references, and course notes
â”œâ”€â”€ Activity/          # Assignments, exercises, and hands-on activities
â””â”€â”€ README.md          # Project documentation (this file)
```

---

## ğŸš€ Getting Started
**ğŸ§° Prerequisites**
- Basic knowledge of compiler design principles
- Familiarity with HDLs (VHDL/Verilog)
- Programming knowledge in C and Lex

---

## ğŸ”§ Setup Instructions
**Clone the repository**

git clone https://github.com/Shreyan1590/CSA1414---Compiler-Design-for-Hardware-Synthesis.git
Navigate into the repo

cd CSA1414---Compiler-Design-for-Hardware-Synthesis
Explore labs, resources, and activities

Browse Lab_Experiments/ for source codes & experiment outputs
Refer Resources/ for study materials
Check Activity/ for exercises & additional tasks

---

## ğŸ¤ Contribution
This repository is primarily intended for academic submission.
However, contributions in the form of:

**Bug fixes**
Improved documentation

Additional references are welcome through Issues or Pull Requests (PRs).

---

## ğŸ‘¤ Author
**Shreyan S**

ğŸ“§ Email: shreyanofficial25@gmail.com

ğŸ”— LinkedIn: https://www.linkedin.com/in/shreyan-s2596/
