// Seed: 3555205276
module module_0 (
    input uwire id_0,
    output wire id_1,
    output supply0 id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wire id_6,
    output tri1 id_7,
    output tri1 id_8,
    input wand id_9,
    output tri id_10,
    input wand id_11,
    output supply0 id_12
);
  assign id_3 = -1'b0 > id_0;
  wire id_14;
  assign module_1.id_2 = 0;
  wire id_15;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1,
    input  wand id_2
);
  wire id_4;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0
  );
endmodule
