/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [9:0] _01_;
  reg [11:0] _02_;
  reg [6:0] _03_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_52z;
  wire [9:0] celloutsig_0_54z;
  wire [18:0] celloutsig_0_5z;
  wire celloutsig_0_65z;
  reg [7:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_21z & celloutsig_0_21z);
  assign celloutsig_1_18z = ~(celloutsig_1_1z[10] & celloutsig_1_0z);
  assign celloutsig_0_12z = ~(celloutsig_0_10z[0] & celloutsig_0_0z);
  assign celloutsig_0_28z = ~(celloutsig_0_3z & celloutsig_0_6z);
  assign celloutsig_0_29z = ~(celloutsig_0_25z & celloutsig_0_8z);
  assign celloutsig_1_19z = !(celloutsig_1_9z[2] ? celloutsig_1_15z[12] : celloutsig_1_15z[4]);
  assign celloutsig_1_0z = ~in_data[146];
  assign celloutsig_1_4z = ~in_data[98];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 12'h000;
    else _02_ <= in_data[79:68];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_7z[3:0], celloutsig_0_42z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 10'h000;
    else _01_ <= { celloutsig_0_42z[1:0], celloutsig_0_42z, celloutsig_0_33z, celloutsig_0_31z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 7'h00;
    else _03_ <= celloutsig_1_1z[9:3];
  assign celloutsig_0_1z = in_data[21:20] == in_data[48:47];
  assign celloutsig_0_15z = { _02_[9:4], celloutsig_0_11z, celloutsig_0_6z } == { in_data[29:20], celloutsig_0_2z };
  assign celloutsig_1_5z = celloutsig_1_1z[14:9] >= _03_[5:0];
  assign celloutsig_1_11z = in_data[109:103] >= { _03_[4:0], celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_9z = { in_data[73:69], celloutsig_0_3z } >= in_data[72:67];
  assign celloutsig_0_13z = celloutsig_0_7z[8:2] >= { celloutsig_0_11z[8:4], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_3z = { in_data[65:63], celloutsig_0_0z } >= { in_data[82:80], celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z } > celloutsig_1_1z[17:5];
  assign celloutsig_0_43z = { celloutsig_0_10z[2:1], celloutsig_0_28z } && celloutsig_0_42z[3:1];
  assign celloutsig_0_52z = ! { celloutsig_0_7z[13:2], celloutsig_0_28z, celloutsig_0_18z, _00_ };
  assign celloutsig_0_25z = ! { _02_[11], celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_21z };
  assign celloutsig_0_6z = { _02_[7:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } < celloutsig_0_5z[15:7];
  assign celloutsig_1_13z = celloutsig_1_4z & ~(celloutsig_1_5z);
  assign celloutsig_0_16z = celloutsig_0_10z[1] & ~(celloutsig_0_6z);
  assign celloutsig_0_19z = celloutsig_0_11z[7] & ~(celloutsig_0_3z);
  assign celloutsig_1_7z = celloutsig_1_1z[17:11] % { 1'h1, celloutsig_1_1z[7:4], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[188], in_data[146], in_data[146], celloutsig_1_8z } % { 1'h1, _03_[3:2], in_data[146] };
  assign celloutsig_0_5z = celloutsig_0_1z ? { in_data[51:45], 1'h1, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } : { celloutsig_0_2z[5:0], _02_, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[103] ? { in_data[146:133], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } : in_data[137:120];
  assign celloutsig_0_22z = celloutsig_0_15z ? celloutsig_0_11z[9:6] : { celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_0_31z = celloutsig_0_7z[10] ? celloutsig_0_10z : celloutsig_0_7z[14:12];
  assign celloutsig_0_17z = { celloutsig_0_5z[16:12], celloutsig_0_15z } != { celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { in_data[63:38], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z } != { celloutsig_0_11z[10], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_40z = { celloutsig_0_11z[4:1], celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_35z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_35z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_15z } !== { celloutsig_0_22z[2], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_18z };
  assign celloutsig_0_0z = | in_data[46:34];
  assign celloutsig_0_65z = | celloutsig_0_54z[4:2];
  assign celloutsig_0_18z = | { celloutsig_0_10z[1], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_21z = | _02_[6:4];
  assign celloutsig_1_10z = celloutsig_1_5z & _03_[0];
  assign celloutsig_1_12z = celloutsig_1_10z & celloutsig_1_0z;
  assign celloutsig_1_8z = | { celloutsig_1_7z[2:1], _03_ };
  assign celloutsig_0_14z = | { celloutsig_0_12z, celloutsig_0_10z, in_data[30:28] };
  assign celloutsig_0_33z = | celloutsig_0_7z[10:8];
  assign celloutsig_0_8z = ~^ in_data[60:53];
  assign celloutsig_0_11z = { celloutsig_0_7z[15:9], celloutsig_0_0z, celloutsig_0_10z } << in_data[60:50];
  assign celloutsig_0_10z = { _02_[4:3], celloutsig_0_6z } <<< { in_data[32:31], celloutsig_0_6z };
  assign celloutsig_0_54z = _01_ >>> { celloutsig_0_17z, celloutsig_0_52z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_52z, celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_43z };
  assign celloutsig_1_15z = { celloutsig_1_1z[17:16], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_8z } >>> { celloutsig_1_7z[2:1], celloutsig_1_4z, in_data[146], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_12z, in_data[146], celloutsig_1_10z };
  assign celloutsig_0_42z = celloutsig_0_11z[10:7] ^ { celloutsig_0_3z, celloutsig_0_40z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_7z = { in_data[92:78], celloutsig_0_1z } ^ { celloutsig_0_2z[5:2], _02_ };
  assign celloutsig_0_2z = in_data[7:0] ^ { in_data[80:75], celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_66z = 8'h00;
    else if (clkin_data[128]) celloutsig_0_66z = _01_[8:1];
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
