0.7
2020.2
Nov 18 2020
09:47:47
H:/FPGA/souce/23_sdram_control/sdram_control.gen/sources_1/ip/fifo_wr/fifo_wr_sim_netlist.v,1690168958,verilog,,H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdr.v,,fifo_wr;fifo_wr_blk_mem_gen_generic_cstr;fifo_wr_blk_mem_gen_prim_width;fifo_wr_blk_mem_gen_prim_wrapper;fifo_wr_blk_mem_gen_top;fifo_wr_blk_mem_gen_v8_4_4;fifo_wr_blk_mem_gen_v8_4_4_synth;fifo_wr_clk_x_pntrs;fifo_wr_fifo_generator_ramfifo;fifo_wr_fifo_generator_top;fifo_wr_fifo_generator_v13_2_5;fifo_wr_fifo_generator_v13_2_5_synth;fifo_wr_memory;fifo_wr_rd_bin_cntr;fifo_wr_rd_dc_as;fifo_wr_rd_fwft;fifo_wr_rd_logic;fifo_wr_rd_status_flags_as;fifo_wr_reset_blk_ramfifo;fifo_wr_wr_bin_cntr;fifo_wr_wr_dc_as;fifo_wr_wr_logic;fifo_wr_wr_status_flags_as;fifo_wr_xpm_cdc_async_rst;fifo_wr_xpm_cdc_async_rst__1;fifo_wr_xpm_cdc_gray;fifo_wr_xpm_cdc_gray__2;fifo_wr_xpm_cdc_single;fifo_wr_xpm_cdc_single__2,,,../../../../sdram_control.srcs/sim_1/new;../../../../sdram_control.srcs/sources_1/new,,,,,
H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdr.v,1689671840,verilog,,H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_control.v,H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdr_paramters.h,sdr,,,../../../../sdram_control.srcs/sim_1/new;../../../../sdram_control.srcs/sources_1/new,,,,,
H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdr_paramters.h,1689673273,verilog,,,,,,,,,,,,
H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdram_control_tb.v,1689923322,verilog,,,H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_params.h,sdram_control_tb,,,../../../../sdram_control.srcs/sim_1/new;../../../../sdram_control.srcs/sources_1/new,,,,,
H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdram_control_top_tb.v,1690169662,verilog,,,H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_params.h,sdram_control_top_tb,,,../../../../sdram_control.srcs/sim_1/new;../../../../sdram_control.srcs/sources_1/new,,,,,
H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdram_init_tb.v,1689733782,verilog,,,H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_params.h,sdram_init_tb,,,../../../../sdram_control.srcs/sim_1/new;../../../../sdram_control.srcs/sources_1/new,,,,,
H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_control.v,1689753665,verilog,,H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_control_top.v,H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_params.h,sdram_control,,,../../../../sdram_control.srcs/sim_1/new;../../../../sdram_control.srcs/sources_1/new,,,,,
H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_control_top.v,1690169624,verilog,,H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_init.v,H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_params.h,sdram_control_top,,,../../../../sdram_control.srcs/sim_1/new;../../../../sdram_control.srcs/sources_1/new,,,,,
H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_init.v,1689923623,verilog,,H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdram_control_top_tb.v,H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_params.h,sdram_init,,,../../../../sdram_control.srcs/sim_1/new;../../../../sdram_control.srcs/sources_1/new,,,,,
H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_params.h,1689733848,verilog,,,,,,,,,,,,
