Fitter report for CPU_TEST_Sim
Mon Apr 08 23:34:12 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Fitter RAM Summary
 22. Interconnect Usage Summary
 23. LAB Logic Elements
 24. LAB-wide Signals
 25. LAB Signals Sourced
 26. LAB Signals Sourced Out
 27. LAB Distinct Inputs
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing
 31. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Mon Apr 08 23:34:12 2013        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; CPU_TEST_Sim                                 ;
; Top-level Entity Name              ; CPU_TEST_Sim                                 ;
; Family                             ; Cyclone II                                   ;
; Device                             ; EP2C35F672C6                                 ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 302 / 33,216 ( < 1 % )                       ;
;     Total combinational functions  ; 301 / 33,216 ( < 1 % )                       ;
;     Dedicated logic registers      ; 72 / 33,216 ( < 1 % )                        ;
; Total registers                    ; 72                                           ;
; Total pins                         ; 209 / 475 ( 44 % )                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 2,048 / 483,840 ( < 1 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                               ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C35F672C6                   ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+-------------------------+--------------------+
; Type                    ; Value              ;
+-------------------------+--------------------+
; Placement               ;                    ;
;     -- Requested        ; 0 / 614 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 614 ( 0.00 % ) ;
;                         ;                    ;
; Routing (by Connection) ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
+-------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 614     ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 302 / 33,216 ( < 1 % )    ;
;     -- Combinational with no register       ; 230                       ;
;     -- Register only                        ; 1                         ;
;     -- Combinational with a register        ; 71                        ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 85                        ;
;     -- 3 input functions                    ; 125                       ;
;     -- <=2 input functions                  ; 91                        ;
;     -- Register only                        ; 1                         ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 239                       ;
;     -- arithmetic mode                      ; 62                        ;
;                                             ;                           ;
; Total registers*                            ; 72 / 34,593 ( < 1 % )     ;
;     -- Dedicated logic registers            ; 72 / 33,216 ( < 1 % )     ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 29 / 2,076 ( 1 % )        ;
; User inserted logic elements                ; 0                         ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 209 / 475 ( 44 % )        ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )            ;
; Global signals                              ; 5                         ;
; M4Ks                                        ; 2 / 105 ( 2 % )           ;
; Total block memory bits                     ; 2,048 / 483,840 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 483,840 ( 2 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%              ;
; Peak interconnect usage (total/H/V)         ; 3% / 3% / 3%              ;
; Maximum fan-out node                        ; cpuClk~clkctrl            ;
; Maximum fan-out                             ; 68                        ;
; Highest non-global fan-out signal           ; ~GND                      ;
; Highest non-global fan-out                  ; 63                        ;
; Total fan-out                               ; 1204                      ;
; Average fan-out                             ; 2.03                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                   ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; cpuClk ; P2    ; 1        ; 0            ; 18           ; 2           ; 4                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memClk ; P1    ; 1        ; 0            ; 18           ; 3           ; 2                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rst    ; C13   ; 3        ; 31           ; 36           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; T_Info[0]      ; K24   ; 5        ; 65           ; 25           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; T_Info[1]      ; B9    ; 3        ; 20           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; T_Info[2]      ; C9    ; 3        ; 16           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addrOut[0]     ; AF7   ; 8        ; 16           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addrOut[1]     ; E2    ; 2        ; 0            ; 30           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addrOut[2]     ; G3    ; 2        ; 0            ; 29           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addrOut[3]     ; J6    ; 2        ; 0            ; 29           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addrOut[4]     ; A10   ; 3        ; 22           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addrOut[5]     ; K8    ; 2        ; 0            ; 29           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; en_mem         ; C8    ; 3        ; 14           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[0]   ; AF17  ; 7        ; 44           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[10]  ; Y24   ; 6        ; 65           ; 7            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[11]  ; W19   ; 7        ; 59           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[12]  ; AE11  ; 8        ; 27           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[13]  ; U12   ; 8        ; 29           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[14]  ; B21   ; 4        ; 59           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[15]  ; AF23  ; 7        ; 63           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[16]  ; G14   ; 4        ; 35           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[17]  ; A23   ; 4        ; 61           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[18]  ; K18   ; 5        ; 65           ; 25           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[19]  ; A14   ; 4        ; 33           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[1]   ; Y21   ; 6        ; 65           ; 3            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[20]  ; T22   ; 6        ; 65           ; 16           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[21]  ; AC23  ; 6        ; 65           ; 2            ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[22]  ; D21   ; 4        ; 63           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[23]  ; L23   ; 5        ; 65           ; 23           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[24]  ; AF8   ; 8        ; 18           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[25]  ; J23   ; 5        ; 65           ; 26           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[26]  ; T17   ; 6        ; 65           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[27]  ; AA14  ; 7        ; 37           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[28]  ; G5    ; 2        ; 0            ; 33           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[29]  ; AD4   ; 8        ; 3            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[2]   ; F26   ; 5        ; 65           ; 29           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[30]  ; AC1   ; 1        ; 0            ; 5            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[31]  ; AA9   ; 8        ; 11           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[3]   ; T8    ; 1        ; 0            ; 7            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[4]   ; C12   ; 3        ; 29           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[5]   ; W10   ; 8        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[6]   ; AD22  ; 7        ; 61           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[7]   ; G26   ; 5        ; 65           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[8]   ; M23   ; 5        ; 65           ; 22           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataIn[9]   ; AA12  ; 8        ; 29           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[0]  ; H6    ; 2        ; 0            ; 31           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[10] ; F7    ; 2        ; 0            ; 32           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[11] ; E8    ; 3        ; 7            ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[12] ; D2    ; 2        ; 0            ; 32           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[13] ; F9    ; 3        ; 9            ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[14] ; F3    ; 2        ; 0            ; 32           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[15] ; B6    ; 3        ; 3            ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[16] ; D6    ; 3        ; 11           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[17] ; G9    ; 3        ; 7            ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[18] ; C2    ; 2        ; 0            ; 33           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[19] ; D7    ; 3        ; 9            ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[1]  ; H8    ; 3        ; 7            ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[20] ; C4    ; 3        ; 5            ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[21] ; K9    ; 3        ; 5            ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[22] ; C7    ; 3        ; 9            ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[23] ; B7    ; 3        ; 11           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[24] ; A8    ; 3        ; 16           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[25] ; G1    ; 2        ; 0            ; 28           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[26] ; F10   ; 3        ; 14           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[27] ; F1    ; 2        ; 0            ; 28           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[28] ; D9    ; 3        ; 16           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[29] ; A7    ; 3        ; 11           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[2]  ; J9    ; 3        ; 5            ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[30] ; F2    ; 2        ; 0            ; 28           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[31] ; G2    ; 2        ; 0            ; 28           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[3]  ; F6    ; 2        ; 0            ; 33           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[4]  ; A5    ; 3        ; 3            ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[5]  ; F4    ; 2        ; 0            ; 32           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[6]  ; D8    ; 3        ; 14           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[7]  ; D1    ; 2        ; 0            ; 32           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[8]  ; H10   ; 3        ; 7            ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memDataOut[9]  ; D5    ; 3        ; 5            ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[0]        ; AA17  ; 7        ; 50           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[10]       ; AA10  ; 8        ; 14           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[11]       ; AB21  ; 7        ; 63           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[12]       ; J10   ; 3        ; 27           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[13]       ; AB20  ; 7        ; 55           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[14]       ; AD19  ; 7        ; 53           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[15]       ; A21   ; 4        ; 59           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[16]       ; Y23   ; 6        ; 65           ; 7            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[17]       ; C24   ; 5        ; 65           ; 32           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[18]       ; AE17  ; 7        ; 44           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[19]       ; AC19  ; 7        ; 53           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[1]        ; AC5   ; 8        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[20]       ; AD10  ; 8        ; 22           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[21]       ; AE23  ; 7        ; 63           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[22]       ; F24   ; 5        ; 65           ; 30           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[23]       ; AA3   ; 1        ; 0            ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[24]       ; AD11  ; 8        ; 27           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[25]       ; A18   ; 4        ; 46           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[26]       ; AC20  ; 7        ; 55           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[27]       ; K21   ; 5        ; 65           ; 25           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[28]       ; V23   ; 6        ; 65           ; 10           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[29]       ; F14   ; 4        ; 35           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[2]        ; AE9   ; 8        ; 20           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[30]       ; G25   ; 5        ; 65           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[31]       ; L7    ; 2        ; 0            ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[3]        ; V3    ; 1        ; 0            ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[4]        ; AE16  ; 7        ; 40           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[5]        ; AC16  ; 7        ; 42           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[6]        ; F23   ; 5        ; 65           ; 30           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[7]        ; B22   ; 4        ; 61           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[8]        ; D15   ; 4        ; 40           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outA[9]        ; V14   ; 8        ; 27           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[0]        ; AF18  ; 7        ; 46           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[10]       ; AC21  ; 7        ; 61           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[11]       ; AF9   ; 8        ; 22           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[12]       ; W11   ; 8        ; 18           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[13]       ; Y13   ; 7        ; 37           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[14]       ; W17   ; 7        ; 50           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[15]       ; U1    ; 1        ; 0            ; 13           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[16]       ; F20   ; 5        ; 65           ; 34           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[17]       ; U9    ; 1        ; 0            ; 13           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[18]       ; AE4   ; 8        ; 1            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[19]       ; AB26  ; 6        ; 65           ; 7            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[1]        ; C6    ; 3        ; 1            ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[20]       ; D14   ; 4        ; 33           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[21]       ; B3    ; 2        ; 0            ; 34           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[22]       ; AA18  ; 7        ; 50           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[23]       ; AB15  ; 7        ; 40           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[24]       ; B18   ; 4        ; 46           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[25]       ; A6    ; 3        ; 3            ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[26]       ; AA23  ; 6        ; 65           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[27]       ; U20   ; 6        ; 65           ; 12           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[28]       ; J17   ; 4        ; 48           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[29]       ; P4    ; 1        ; 0            ; 17           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[2]        ; AC12  ; 8        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[30]       ; F15   ; 4        ; 44           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[31]       ; T7    ; 1        ; 0            ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[3]        ; B16   ; 4        ; 37           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[4]        ; AD15  ; 7        ; 35           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[5]        ; R8    ; 1        ; 0            ; 7            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[6]        ; R17   ; 6        ; 65           ; 15           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[7]        ; AE13  ; 8        ; 31           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[8]        ; Y5    ; 1        ; 0            ; 4            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outB[9]        ; V25   ; 6        ; 65           ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outC           ; H12   ; 3        ; 18           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[0]       ; AA15  ; 7        ; 40           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[10]      ; B19   ; 4        ; 53           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[11]      ; W8    ; 8        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[12]      ; AF4   ; 8        ; 1            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[13]      ; A22   ; 4        ; 61           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[14]      ; T4    ; 1        ; 0            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[15]      ; P3    ; 1        ; 0            ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[16]      ; AC11  ; 8        ; 22           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[17]      ; Y1    ; 1        ; 0            ; 9            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[18]      ; AD12  ; 8        ; 31           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[19]      ; AB3   ; 1        ; 0            ; 3            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[1]       ; AE21  ; 7        ; 55           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[20]      ; AF6   ; 8        ; 11           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[21]      ; AC2   ; 1        ; 0            ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[22]      ; AA4   ; 1        ; 0            ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[23]      ; T19   ; 6        ; 65           ; 12           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[24]      ; AE10  ; 8        ; 24           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[25]      ; U17   ; 7        ; 57           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[26]      ; G17   ; 4        ; 48           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[27]      ; M4    ; 2        ; 0            ; 23           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[28]      ; A20   ; 4        ; 55           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[29]      ; B11   ; 3        ; 29           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[2]       ; T9    ; 1        ; 0            ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[30]      ; N20   ; 5        ; 65           ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[31]      ; AE6   ; 8        ; 11           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[3]       ; T23   ; 6        ; 65           ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[4]       ; AD8   ; 8        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[5]       ; AD21  ; 7        ; 61           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[6]       ; AD16  ; 7        ; 42           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[7]       ; U18   ; 7        ; 57           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[8]       ; P18   ; 5        ; 65           ; 29           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outIR[9]       ; G12   ; 3        ; 27           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[0]       ; Y11   ; 8        ; 16           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[10]      ; B8    ; 3        ; 16           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[11]      ; H2    ; 2        ; 0            ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[12]      ; J4    ; 2        ; 0            ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[13]      ; H1    ; 2        ; 0            ; 27           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[14]      ; F11   ; 3        ; 18           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[15]      ; H4    ; 2        ; 0            ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[16]      ; K2    ; 2        ; 0            ; 25           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[17]      ; J13   ; 3        ; 24           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[18]      ; K3    ; 2        ; 0            ; 26           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[19]      ; E10   ; 3        ; 18           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[1]       ; K7    ; 2        ; 0            ; 29           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[20]      ; K1    ; 2        ; 0            ; 25           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[21]      ; J2    ; 2        ; 0            ; 26           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[22]      ; J1    ; 2        ; 0            ; 26           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[23]      ; L2    ; 2        ; 0            ; 24           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[24]      ; G11   ; 3        ; 22           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[25]      ; L4    ; 2        ; 0            ; 25           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[26]      ; K4    ; 2        ; 0            ; 26           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[27]      ; H11   ; 3        ; 18           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[28]      ; P9    ; 2        ; 0            ; 25           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[29]      ; C10   ; 3        ; 20           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[2]       ; J7    ; 2        ; 0            ; 31           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[30]      ; D10   ; 3        ; 20           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[31]      ; D11   ; 3        ; 22           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[3]       ; H3    ; 2        ; 0            ; 28           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[4]       ; B10   ; 3        ; 22           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[5]       ; J8    ; 2        ; 0            ; 31           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[6]       ; E12   ; 3        ; 24           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[7]       ; N9    ; 2        ; 0            ; 25           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[8]       ; J3    ; 2        ; 0            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outPC[9]       ; D12   ; 3        ; 24           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; outZ           ; A9    ; 3        ; 20           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; wEn            ; J16   ; 4        ; 57           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; wen_mem        ; G10   ; 3        ; 14           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 19 / 64 ( 30 % ) ; 3.3V          ; --           ;
; 2        ; 41 / 59 ( 69 % ) ; 3.3V          ; --           ;
; 3        ; 46 / 56 ( 82 % ) ; 3.3V          ; --           ;
; 4        ; 20 / 58 ( 34 % ) ; 3.3V          ; --           ;
; 5        ; 15 / 65 ( 23 % ) ; 3.3V          ; --           ;
; 6        ; 15 / 59 ( 25 % ) ; 3.3V          ; --           ;
; 7        ; 28 / 58 ( 48 % ) ; 3.3V          ; --           ;
; 8        ; 28 / 56 ( 50 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 482        ; 3        ; memDataOut[4]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 479        ; 3        ; outB[25]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 465        ; 3        ; memDataOut[29]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 457        ; 3        ; memDataOut[24]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 451        ; 3        ; outZ                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 447        ; 3        ; addrOut[4]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A14      ; 427        ; 4        ; memDataIn[19]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 406        ; 4        ; outA[25]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 394        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 390        ; 4        ; outIR[28]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ; 382        ; 4        ; outA[15]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A22      ; 379        ; 4        ; outIR[13]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A23      ; 378        ; 4        ; memDataIn[17]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 106        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 117        ; 1        ; outA[23]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA4      ; 116        ; 1        ; outIR[22]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA5      ; 120        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA6      ; 130        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 129        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; memDataIn[31]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 153        ; 8        ; outA[10]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 155        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 179        ; 8        ; memDataIn[9]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA13     ; 192        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 194        ; 7        ; memDataIn[27]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 197        ; 7        ; outIR[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 209        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 219        ; 7        ; outA[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA18     ; 220        ; 7        ; outB[22]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; outB[26]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA24     ; 255        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 266        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 267        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 115        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 114        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 126        ; 1        ; outIR[19]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB4      ; 127        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; outB[23]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; outA[13]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB21     ; 242        ; 7        ; outA[11]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 257        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 263        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 262        ; 6        ; outB[19]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC1      ; 119        ; 1        ; memDataIn[30]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC2      ; 118        ; 1        ; outIR[21]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC3      ; 128        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; outA[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC6      ; 134        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC7      ; 143        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC8      ; 148        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ; 163        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 164        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC11     ; 168        ; 8        ; outIR[16]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC12     ; 172        ; 8        ; outB[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC13     ; 185        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC14     ; 191        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC15     ; 199        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ; 202        ; 7        ; outA[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC17     ; 207        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 216        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 222        ; 7        ; outA[19]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC20     ; 226        ; 7        ; outA[26]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC21     ; 237        ; 7        ; outB[10]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC22     ; 241        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC23     ; 245        ; 6        ; memDataIn[21]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC24     ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 261        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 123        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 135        ; 8        ; memDataIn[29]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD5      ; 136        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD6      ; 139        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD7      ; 140        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD8      ; 149        ; 8        ; outIR[4]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; outA[20]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD11     ; 173        ; 8        ; outA[24]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD12     ; 181        ; 8        ; outIR[18]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD13     ; 186        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; outB[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD16     ; 201        ; 7        ; outIR[6]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD17     ; 208        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; outA[14]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; outIR[5]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD22     ; 240        ; 7        ; memDataIn[6]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD23     ; 239        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD24     ; 249        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 248        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 125        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 131        ; 8        ; outB[18]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE5      ; 137        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 150        ; 8        ; outIR[31]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE7      ; 157        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 159        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 165        ; 8        ; outA[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE10     ; 169        ; 8        ; outIR[24]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE11     ; 174        ; 8        ; memDataIn[12]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE12     ; 182        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 183        ; 8        ; outB[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE14     ; 188        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AE15     ; 189        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE16     ; 200        ; 7        ; outA[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE17     ; 206        ; 7        ; outA[18]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE18     ; 212        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 214        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 224        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 228        ; 7        ; outIR[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE22     ; 236        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE23     ; 244        ; 7        ; outA[21]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE24     ; 247        ; 6        ; ~LVDS150p/nCEO~                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE25     ; 246        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; outIR[12]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF5      ; 138        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF6      ; 151        ; 8        ; outIR[20]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF7      ; 158        ; 8        ; addrOut[0]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF8      ; 160        ; 8        ; memDataIn[24]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF9      ; 166        ; 8        ; outB[11]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF10     ; 170        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF14     ; 187        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; memDataIn[0]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF18     ; 211        ; 7        ; outB[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF19     ; 213        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 223        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 227        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 235        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 243        ; 7        ; memDataIn[15]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; outB[21]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; B4       ; 483        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 481        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 480        ; 3        ; memDataOut[15]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 466        ; 3        ; memDataOut[23]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 458        ; 3        ; outPC[10]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 452        ; 3        ; T_Info[1]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 448        ; 3        ; outPC[4]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 435        ; 3        ; outIR[29]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 433        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 429        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B14      ; 428        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 420        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 419        ; 4        ; outB[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 411        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 405        ; 4        ; outB[24]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 393        ; 4        ; outIR[10]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B20      ; 389        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 381        ; 4        ; memDataIn[14]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B22      ; 380        ; 4        ; outA[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B23      ; 377        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 363        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 362        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; memDataOut[18]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C3       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 478        ; 3        ; memDataOut[20]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 486        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 485        ; 3        ; outB[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 468        ; 3        ; memDataOut[22]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 463        ; 3        ; en_mem                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 459        ; 3        ; T_Info[2]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 450        ; 3        ; outPC[29]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 436        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C12      ; 434        ; 3        ; memDataIn[4]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 431        ; 3        ; rst                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 418        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 404        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 373        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; outA[17]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C25      ; 361        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; memDataOut[7]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 12         ; 2        ; memDataOut[12]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; memDataOut[9]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 467        ; 3        ; memDataOut[16]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 469        ; 3        ; memDataOut[19]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 464        ; 3        ; memDataOut[6]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 460        ; 3        ; memDataOut[28]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 449        ; 3        ; outPC[30]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 445        ; 3        ; outPC[31]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 443        ; 3        ; outPC[9]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 432        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D14      ; 426        ; 4        ; outB[20]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 417        ; 4        ; outA[8]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 415        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ; 403        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 396        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 392        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 387        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 376        ; 4        ; memDataIn[22]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D26      ; 359        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 19         ; 2        ; addrOut[1]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; memDataOut[11]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; outPC[19]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; outPC[6]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 365        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 356        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 29         ; 2        ; memDataOut[27]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 28         ; 2        ; memDataOut[30]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 10         ; 2        ; memDataOut[14]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 11         ; 2        ; memDataOut[5]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; memDataOut[3]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F7       ; 14         ; 2        ; memDataOut[10]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; memDataOut[13]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 462        ; 3        ; memDataOut[26]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 454        ; 3        ; outPC[14]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 440        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 423        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 425        ; 4        ; outA[29]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F15      ; 409        ; 4        ; outB[30]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F16      ; 408        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 401        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 398        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; outB[16]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ; 371        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; outA[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F24      ; 354        ; 5        ; outA[22]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F25      ; 350        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F26      ; 349        ; 5        ; memDataIn[2]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 30         ; 2        ; memDataOut[25]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 31         ; 2        ; memDataOut[31]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 24         ; 2        ; addrOut[2]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 23         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 8          ; 2        ; memDataIn[28]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G6       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; memDataOut[17]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ; 461        ; 3        ; wen_mem                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 446        ; 3        ; outPC[24]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 439        ; 3        ; outIR[9]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 422        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 424        ; 4        ; memDataIn[16]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 410        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 407        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 402        ; 4        ; outIR[26]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G18      ; 397        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 345        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 343        ; 5        ; outA[30]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G26      ; 342        ; 5        ; memDataIn[7]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 37         ; 2        ; outPC[13]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 36         ; 2        ; outPC[11]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 32         ; 2        ; outPC[3]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 33         ; 2        ; outPC[15]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; memDataOut[0]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; memDataOut[1]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; memDataOut[8]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 456        ; 3        ; outPC[27]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 455        ; 3        ; outC                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 413        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 400        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H24      ; 340        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 337        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 336        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 39         ; 2        ; outPC[22]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 38         ; 2        ; outPC[21]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 34         ; 2        ; outPC[8]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 35         ; 2        ; outPC[12]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ; 15         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J6       ; 25         ; 2        ; addrOut[3]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ; 17         ; 2        ; outPC[2]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J8       ; 16         ; 2        ; outPC[5]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J9       ; 475        ; 3        ; memDataOut[2]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J10      ; 438        ; 3        ; outA[12]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J11      ; 437        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; outPC[17]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J14      ; 441        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; wEn                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J17      ; 399        ; 4        ; outB[28]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J18      ; 383        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 352        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 357        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J23      ; 339        ; 5        ; memDataIn[25]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J24      ; 338        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 327        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 326        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 42         ; 2        ; outPC[20]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 43         ; 2        ; outPC[16]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ; 41         ; 2        ; outPC[18]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K4       ; 40         ; 2        ; outPC[26]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 22         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 21         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 27         ; 2        ; outPC[1]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K8       ; 26         ; 2        ; addrOut[5]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K9       ; 476        ; 3        ; memDataOut[21]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; memDataIn[18]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K19      ; 333        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; outA[27]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 344        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K23      ; 331        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 330        ; 5        ; T_Info[0]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K25      ; 321        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 320        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; outPC[23]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 51         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 44         ; 2        ; outPC[25]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 47         ; 2        ; outA[31]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L8       ; 59         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ; 49         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ; 52         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 328        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 329        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; memDataIn[23]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L24      ; 324        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 323        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 55         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 53         ; 2        ; outIR[27]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M5       ; 54         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 58         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 60         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ; 57         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 316        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 314        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 319        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M23      ; 318        ; 5        ; memDataIn[8]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M24      ; 313        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 312        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 64         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N3       ; 62         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; outPC[7]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; outIR[30]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N24      ; 310        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 309        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N26      ; 308        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 68         ; 1        ; memClk                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 67         ; 1        ; cpuClk                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 69         ; 1        ; outIR[15]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ; 70         ; 1        ; outB[29]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 77         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; outPC[28]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; outIR[8]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P24      ; 304        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 307        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P26      ; 306        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 72         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 73         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 74         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 81         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 82         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 110        ; 1        ; outB[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; outB[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 297        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 303        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 80         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 83         ; 1        ; outIR[14]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 92         ; 1        ; outB[31]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T8       ; 111        ; 1        ; memDataIn[3]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T9       ; 76         ; 1        ; outIR[2]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T10      ; 75         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; memDataIn[26]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T18      ; 290        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 281        ; 6        ; outIR[23]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T20      ; 287        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 288        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 296        ; 6        ; memDataIn[20]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T23      ; 295        ; 6        ; outIR[3]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T24      ; 292        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T25      ; 291        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; outB[15]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U2       ; 84         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 88         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 89         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 100        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 98         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 99         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; outB[17]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U10      ; 87         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; memDataIn[13]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; outIR[25]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U18      ; 232        ; 7        ; outIR[7]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; outB[27]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U21      ; 279        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 270        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U23      ; 284        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 283        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 285        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 286        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 90         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 91         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 95         ; 1        ; outA[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V4       ; 94         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 104        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 105        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 112        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 141        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 177        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 175        ; 8        ; outA[9]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V18      ; 233        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 252        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 259        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V23      ; 275        ; 6        ; outA[28]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V24      ; 276        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 277        ; 6        ; outB[9]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V26      ; 278        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 97         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 96         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 102        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 101        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; outIR[11]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; memDataIn[5]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ; 161        ; 8        ; outB[12]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W12      ; 162        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 204        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 217        ; 7        ; outB[14]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; memDataIn[11]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 271        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 273        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 274        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 103        ; 1        ; outIR[17]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 109        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 121        ; 1        ; outB[8]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 156        ; 8        ; outPC[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y12      ; 180        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ; 193        ; 7        ; outB[13]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 195        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 196        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 210        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; memDataIn[1]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y22      ; 254        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y23      ; 265        ; 6        ; outA[16]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y24      ; 264        ; 6        ; memDataIn[10]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y25      ; 269        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 268        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                    ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------+--------------+
; |CPU_TEST_Sim                             ; 302 (1)     ; 72 (0)                    ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 209  ; 0            ; 230 (1)      ; 1 (0)             ; 71 (0)           ; |CPU_TEST_Sim                                                                                          ; work         ;
;    |cpu1:main_processor|                  ; 301 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 229 (0)      ; 1 (0)             ; 71 (0)           ; |CPU_TEST_Sim|cpu1:main_processor                                                                      ; work         ;
;       |DPandMMD:thedatapath|              ; 216 (0)     ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 184 (0)      ; 0 (0)             ; 32 (0)           ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath                                                 ; work         ;
;          |ALUa:aluman|                    ; 162 (162)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 162 (162)    ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman                                     ; work         ;
;          |pc:dapc|                        ; 54 (54)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 32 (32)          ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc                                         ; work         ;
;       |control:thecontrol|                ; 39 (39)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 1 (1)             ; 6 (6)            ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol                                                   ; work         ;
;       |reset:thereset|                    ; 46 (46)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 33 (33)          ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset                                                       ; work         ;
;    |system_memory:main_memory|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|system_memory:main_memory                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_ped1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+-----+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------------+----------+---------------+---------------+-----------------------+-----+
; outA[0]        ; Output   ; --            ; --            ; --                    ; --  ;
; outA[1]        ; Output   ; --            ; --            ; --                    ; --  ;
; outA[2]        ; Output   ; --            ; --            ; --                    ; --  ;
; outA[3]        ; Output   ; --            ; --            ; --                    ; --  ;
; outA[4]        ; Output   ; --            ; --            ; --                    ; --  ;
; outA[5]        ; Output   ; --            ; --            ; --                    ; --  ;
; outA[6]        ; Output   ; --            ; --            ; --                    ; --  ;
; outA[7]        ; Output   ; --            ; --            ; --                    ; --  ;
; outA[8]        ; Output   ; --            ; --            ; --                    ; --  ;
; outA[9]        ; Output   ; --            ; --            ; --                    ; --  ;
; outA[10]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[11]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[12]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[13]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[14]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[15]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[16]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[17]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[18]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[19]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[20]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[21]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[22]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[23]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[24]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[25]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[26]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[27]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[28]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[29]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[30]       ; Output   ; --            ; --            ; --                    ; --  ;
; outA[31]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[0]        ; Output   ; --            ; --            ; --                    ; --  ;
; outB[1]        ; Output   ; --            ; --            ; --                    ; --  ;
; outB[2]        ; Output   ; --            ; --            ; --                    ; --  ;
; outB[3]        ; Output   ; --            ; --            ; --                    ; --  ;
; outB[4]        ; Output   ; --            ; --            ; --                    ; --  ;
; outB[5]        ; Output   ; --            ; --            ; --                    ; --  ;
; outB[6]        ; Output   ; --            ; --            ; --                    ; --  ;
; outB[7]        ; Output   ; --            ; --            ; --                    ; --  ;
; outB[8]        ; Output   ; --            ; --            ; --                    ; --  ;
; outB[9]        ; Output   ; --            ; --            ; --                    ; --  ;
; outB[10]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[11]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[12]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[13]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[14]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[15]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[16]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[17]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[18]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[19]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[20]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[21]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[22]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[23]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[24]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[25]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[26]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[27]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[28]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[29]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[30]       ; Output   ; --            ; --            ; --                    ; --  ;
; outB[31]       ; Output   ; --            ; --            ; --                    ; --  ;
; outC           ; Output   ; --            ; --            ; --                    ; --  ;
; outZ           ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[8]       ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[9]       ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[10]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[11]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[12]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[13]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[14]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[15]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[16]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[17]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[18]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[19]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[20]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[21]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[22]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[23]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[24]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[25]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[26]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[27]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[28]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[29]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[30]      ; Output   ; --            ; --            ; --                    ; --  ;
; outIR[31]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[8]       ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[9]       ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[10]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[11]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[12]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[13]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[14]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[15]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[16]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[17]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[18]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[19]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[20]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[21]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[22]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[23]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[24]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[25]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[26]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[27]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[28]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[29]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[30]      ; Output   ; --            ; --            ; --                    ; --  ;
; outPC[31]      ; Output   ; --            ; --            ; --                    ; --  ;
; addrOut[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; addrOut[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; addrOut[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; addrOut[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; addrOut[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; addrOut[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; wEn            ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[10] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[11] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[12] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[13] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[14] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[15] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[16] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[17] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[18] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[19] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[20] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[21] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[22] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[23] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[24] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[25] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[26] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[27] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[28] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[29] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[30] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataOut[31] ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[0]   ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[1]   ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[2]   ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[3]   ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[4]   ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[5]   ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[6]   ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[7]   ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[8]   ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[9]   ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[10]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[11]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[12]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[13]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[14]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[15]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[16]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[17]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[18]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[19]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[20]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[21]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[22]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[23]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[24]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[25]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[26]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[27]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[28]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[29]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[30]  ; Output   ; --            ; --            ; --                    ; --  ;
; memDataIn[31]  ; Output   ; --            ; --            ; --                    ; --  ;
; T_Info[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; T_Info[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; T_Info[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; wen_mem        ; Output   ; --            ; --            ; --                    ; --  ;
; en_mem         ; Output   ; --            ; --            ; --                    ; --  ;
; cpuClk         ; Input    ; 0             ; 0             ; --                    ; --  ;
; memClk         ; Input    ; 0             ; 0             ; --                    ; --  ;
; rst            ; Input    ; 0             ; 0             ; --                    ; --  ;
+----------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; cpuClk              ;                   ;         ;
; memClk              ;                   ;         ;
; rst                 ;                   ;         ;
+---------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                           ;
+--------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                         ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~1 ; LCCOMB_X19_Y28_N2  ; 3       ; Latch enable ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~2 ; LCCOMB_X20_Y28_N30 ; 17      ; Latch enable ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~2 ; LCCOMB_X20_Y28_N30 ; 47      ; Latch enable ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[0]~68     ; LCCOMB_X18_Y28_N20 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~70    ; LCCOMB_X18_Y28_N12 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|control:thecontrol|PC_Mux~9              ; LCCOMB_X17_Y28_N2  ; 2       ; Latch enable ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|control:thecontrol|PC_Mux~9              ; LCCOMB_X17_Y28_N2  ; 4       ; Latch enable ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; cpu1:main_processor|reset:thereset|Enable_PD                 ; LCFF_X17_Y21_N5    ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|reset:thereset|Enable_PD                 ; LCFF_X17_Y21_N5    ; 3       ; Async. clear ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; cpu1:main_processor|reset:thereset|count[3]~136              ; LCCOMB_X17_Y21_N26 ; 32      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; cpuClk                                                       ; PIN_P2             ; 4       ; Clock        ; no     ; --                   ; --               ; --                        ;
; cpuClk                                                       ; PIN_P2             ; 68      ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; memClk                                                       ; PIN_P1             ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; memClk                                                       ; PIN_P1             ; 4       ; Clock        ; yes    ; Global Clock         ; GCLK1            ; --                        ;
+--------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                       ;
+--------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                                                         ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~2 ; LCCOMB_X20_Y28_N30 ; 47      ; Global Clock         ; GCLK11           ; --                        ;
; cpu1:main_processor|control:thecontrol|PC_Mux~9              ; LCCOMB_X17_Y28_N2  ; 4       ; Global Clock         ; GCLK8            ; --                        ;
; cpu1:main_processor|reset:thereset|Enable_PD                 ; LCFF_X17_Y21_N5    ; 3       ; Global Clock         ; GCLK2            ; --                        ;
; cpuClk                                                       ; PIN_P2             ; 68      ; Global Clock         ; GCLK3            ; --                        ;
; memClk                                                       ; PIN_P1             ; 4       ; Global Clock         ; GCLK1            ; --                        ;
+--------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                            ;
+--------------------------------------------------------------------------------------------------+---------+
; Name                                                                                             ; Fan-Out ;
+--------------------------------------------------------------------------------------------------+---------+
; ~GND                                                                                             ; 63      ;
; cpu1:main_processor|control:thecontrol|ALU_op[2]                                                 ; 57      ;
; cpu1:main_processor|control:thecontrol|IM_MUX2[0]                                                ; 54      ;
; cpu1:main_processor|control:thecontrol|ALU_op[1]                                                 ; 54      ;
; cpu1:main_processor|reset:thereset|count[3]~136                                                  ; 32      ;
; cpu1:main_processor|control:thecontrol|ALU_op[0]                                                 ; 24      ;
; cpu1:main_processor|control:thecontrol|inc_PC~9                                                  ; 17      ;
; cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~70                                        ; 16      ;
; cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[0]~68                                         ; 16      ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~2                                     ; 16      ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux70~2                                     ; 15      ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux70~1                                     ; 15      ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[29] ; 9       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[30] ; 9       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[31] ; 9       ;
; cpu1:main_processor|control:thecontrol|present_state.state_1                                     ; 8       ;
; cpu1:main_processor|control:thecontrol|present_state.state_2                                     ; 8       ;
; cpu1:main_processor|reset:thereset|Enable_PD                                                     ; 8       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[28] ; 8       ;
; cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[5]                                            ; 6       ;
; cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[4]                                            ; 6       ;
; cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[3]                                            ; 6       ;
; cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[2]                                            ; 6       ;
; cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[1]                                            ; 6       ;
; cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[0]                                            ; 6       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[25] ; 6       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[26] ; 6       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[27] ; 6       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[24] ; 6       ;
; cpu1:main_processor|control:thecontrol|Equal0~0                                                  ; 5       ;
; cpu1:main_processor|control:thecontrol|ALU_op[2]~6                                               ; 5       ;
; cpu1:main_processor|control:thecontrol|PC_Mux~0                                                  ; 4       ;
; cpu1:main_processor|control:thecontrol|Mux16~0                                                   ; 4       ;
; rst                                                                                              ; 3       ;
; cpuClk                                                                                           ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[29]                                    ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[11]                                    ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[10]                                    ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[28]                                    ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[7]                                     ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[6]                                     ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[5]                                     ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[4]                                     ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[9]                                     ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[27]                                    ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[26]                                    ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[25]                                    ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[24]                                    ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[23]                                    ; 3       ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[22]                                    ; 3       ;
+--------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+--------------------------+
; Name                                                                                                ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF              ; Location                 ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+--------------------------+
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048 ; 64                          ; 32                          ; --                          ; --                          ; 2048                ; 2    ; CPU_TEST_Sim.mif ; M4K_X13_Y32, M4K_X13_Y28 ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+--------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 423 / 94,460 ( < 1 % ) ;
; C16 interconnects          ; 1 / 3,315 ( < 1 % )    ;
; C4 interconnects           ; 204 / 60,840 ( < 1 % ) ;
; Direct links               ; 100 / 94,460 ( < 1 % ) ;
; Global clocks              ; 5 / 16 ( 31 % )        ;
; Local interconnects        ; 202 / 33,216 ( < 1 % ) ;
; R24 interconnects          ; 8 / 3,091 ( < 1 % )    ;
; R4 interconnects           ; 353 / 81,294 ( < 1 % ) ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 10.41) ; Number of LABs  (Total = 29) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 9                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 1                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 16                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.45) ; Number of LABs  (Total = 29) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 2                            ;
; 1 Clock                            ; 6                            ;
; 1 Clock enable                     ; 2                            ;
; 1 Sync. load                       ; 2                            ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 12.86) ; Number of LABs  (Total = 29) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 9                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 2                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 12                           ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.45) ; Number of LABs  (Total = 29) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 9                            ;
; 2                                               ; 1                            ;
; 3                                               ; 2                            ;
; 4                                               ; 2                            ;
; 5                                               ; 1                            ;
; 6                                               ; 2                            ;
; 7                                               ; 1                            ;
; 8                                               ; 3                            ;
; 9                                               ; 0                            ;
; 10                                              ; 0                            ;
; 11                                              ; 2                            ;
; 12                                              ; 1                            ;
; 13                                              ; 0                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 5                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 9.14) ; Number of LABs  (Total = 29) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 7                            ;
; 3                                           ; 0                            ;
; 4                                           ; 3                            ;
; 5                                           ; 1                            ;
; 6                                           ; 3                            ;
; 7                                           ; 2                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 0                            ;
; 14                                          ; 2                            ;
; 15                                          ; 2                            ;
; 16                                          ; 0                            ;
; 17                                          ; 1                            ;
; 18                                          ; 0                            ;
; 19                                          ; 1                            ;
; 20                                          ; 0                            ;
; 21                                          ; 0                            ;
; 22                                          ; 1                            ;
; 23                                          ; 0                            ;
; 24                                          ; 1                            ;
; 25                                          ; 0                            ;
; 26                                          ; 0                            ;
; 27                                          ; 0                            ;
; 28                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 08 23:34:07 2013
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim
Info: Selected device EP2C35F672C6 for design "CPU_TEST_Sim"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a0" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a1" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a2" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a3" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a4" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a5" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a6" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a7" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a8" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a9" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a10" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a11" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a12" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a13" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a14" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a15" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a16" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a17" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a18" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a19" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a20" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a21" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a22" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a23" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a25" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a26" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a27" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a28" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a29" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a30" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
    Info: Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a31" is instantiated as RAM, but it actually implements ROM function because the write is always disabled
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C50F672C6 is compatible
    Info: Device EP2C70F672C6 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location E3
    Info: Pin ~nCSO~ is reserved at location D3
    Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: No exact pin location assignment(s) for 209 pins of 209 total pins
    Info: Pin outA[0] not assigned to an exact location on the device
    Info: Pin outA[1] not assigned to an exact location on the device
    Info: Pin outA[2] not assigned to an exact location on the device
    Info: Pin outA[3] not assigned to an exact location on the device
    Info: Pin outA[4] not assigned to an exact location on the device
    Info: Pin outA[5] not assigned to an exact location on the device
    Info: Pin outA[6] not assigned to an exact location on the device
    Info: Pin outA[7] not assigned to an exact location on the device
    Info: Pin outA[8] not assigned to an exact location on the device
    Info: Pin outA[9] not assigned to an exact location on the device
    Info: Pin outA[10] not assigned to an exact location on the device
    Info: Pin outA[11] not assigned to an exact location on the device
    Info: Pin outA[12] not assigned to an exact location on the device
    Info: Pin outA[13] not assigned to an exact location on the device
    Info: Pin outA[14] not assigned to an exact location on the device
    Info: Pin outA[15] not assigned to an exact location on the device
    Info: Pin outA[16] not assigned to an exact location on the device
    Info: Pin outA[17] not assigned to an exact location on the device
    Info: Pin outA[18] not assigned to an exact location on the device
    Info: Pin outA[19] not assigned to an exact location on the device
    Info: Pin outA[20] not assigned to an exact location on the device
    Info: Pin outA[21] not assigned to an exact location on the device
    Info: Pin outA[22] not assigned to an exact location on the device
    Info: Pin outA[23] not assigned to an exact location on the device
    Info: Pin outA[24] not assigned to an exact location on the device
    Info: Pin outA[25] not assigned to an exact location on the device
    Info: Pin outA[26] not assigned to an exact location on the device
    Info: Pin outA[27] not assigned to an exact location on the device
    Info: Pin outA[28] not assigned to an exact location on the device
    Info: Pin outA[29] not assigned to an exact location on the device
    Info: Pin outA[30] not assigned to an exact location on the device
    Info: Pin outA[31] not assigned to an exact location on the device
    Info: Pin outB[0] not assigned to an exact location on the device
    Info: Pin outB[1] not assigned to an exact location on the device
    Info: Pin outB[2] not assigned to an exact location on the device
    Info: Pin outB[3] not assigned to an exact location on the device
    Info: Pin outB[4] not assigned to an exact location on the device
    Info: Pin outB[5] not assigned to an exact location on the device
    Info: Pin outB[6] not assigned to an exact location on the device
    Info: Pin outB[7] not assigned to an exact location on the device
    Info: Pin outB[8] not assigned to an exact location on the device
    Info: Pin outB[9] not assigned to an exact location on the device
    Info: Pin outB[10] not assigned to an exact location on the device
    Info: Pin outB[11] not assigned to an exact location on the device
    Info: Pin outB[12] not assigned to an exact location on the device
    Info: Pin outB[13] not assigned to an exact location on the device
    Info: Pin outB[14] not assigned to an exact location on the device
    Info: Pin outB[15] not assigned to an exact location on the device
    Info: Pin outB[16] not assigned to an exact location on the device
    Info: Pin outB[17] not assigned to an exact location on the device
    Info: Pin outB[18] not assigned to an exact location on the device
    Info: Pin outB[19] not assigned to an exact location on the device
    Info: Pin outB[20] not assigned to an exact location on the device
    Info: Pin outB[21] not assigned to an exact location on the device
    Info: Pin outB[22] not assigned to an exact location on the device
    Info: Pin outB[23] not assigned to an exact location on the device
    Info: Pin outB[24] not assigned to an exact location on the device
    Info: Pin outB[25] not assigned to an exact location on the device
    Info: Pin outB[26] not assigned to an exact location on the device
    Info: Pin outB[27] not assigned to an exact location on the device
    Info: Pin outB[28] not assigned to an exact location on the device
    Info: Pin outB[29] not assigned to an exact location on the device
    Info: Pin outB[30] not assigned to an exact location on the device
    Info: Pin outB[31] not assigned to an exact location on the device
    Info: Pin outC not assigned to an exact location on the device
    Info: Pin outZ not assigned to an exact location on the device
    Info: Pin outIR[0] not assigned to an exact location on the device
    Info: Pin outIR[1] not assigned to an exact location on the device
    Info: Pin outIR[2] not assigned to an exact location on the device
    Info: Pin outIR[3] not assigned to an exact location on the device
    Info: Pin outIR[4] not assigned to an exact location on the device
    Info: Pin outIR[5] not assigned to an exact location on the device
    Info: Pin outIR[6] not assigned to an exact location on the device
    Info: Pin outIR[7] not assigned to an exact location on the device
    Info: Pin outIR[8] not assigned to an exact location on the device
    Info: Pin outIR[9] not assigned to an exact location on the device
    Info: Pin outIR[10] not assigned to an exact location on the device
    Info: Pin outIR[11] not assigned to an exact location on the device
    Info: Pin outIR[12] not assigned to an exact location on the device
    Info: Pin outIR[13] not assigned to an exact location on the device
    Info: Pin outIR[14] not assigned to an exact location on the device
    Info: Pin outIR[15] not assigned to an exact location on the device
    Info: Pin outIR[16] not assigned to an exact location on the device
    Info: Pin outIR[17] not assigned to an exact location on the device
    Info: Pin outIR[18] not assigned to an exact location on the device
    Info: Pin outIR[19] not assigned to an exact location on the device
    Info: Pin outIR[20] not assigned to an exact location on the device
    Info: Pin outIR[21] not assigned to an exact location on the device
    Info: Pin outIR[22] not assigned to an exact location on the device
    Info: Pin outIR[23] not assigned to an exact location on the device
    Info: Pin outIR[24] not assigned to an exact location on the device
    Info: Pin outIR[25] not assigned to an exact location on the device
    Info: Pin outIR[26] not assigned to an exact location on the device
    Info: Pin outIR[27] not assigned to an exact location on the device
    Info: Pin outIR[28] not assigned to an exact location on the device
    Info: Pin outIR[29] not assigned to an exact location on the device
    Info: Pin outIR[30] not assigned to an exact location on the device
    Info: Pin outIR[31] not assigned to an exact location on the device
    Info: Pin outPC[0] not assigned to an exact location on the device
    Info: Pin outPC[1] not assigned to an exact location on the device
    Info: Pin outPC[2] not assigned to an exact location on the device
    Info: Pin outPC[3] not assigned to an exact location on the device
    Info: Pin outPC[4] not assigned to an exact location on the device
    Info: Pin outPC[5] not assigned to an exact location on the device
    Info: Pin outPC[6] not assigned to an exact location on the device
    Info: Pin outPC[7] not assigned to an exact location on the device
    Info: Pin outPC[8] not assigned to an exact location on the device
    Info: Pin outPC[9] not assigned to an exact location on the device
    Info: Pin outPC[10] not assigned to an exact location on the device
    Info: Pin outPC[11] not assigned to an exact location on the device
    Info: Pin outPC[12] not assigned to an exact location on the device
    Info: Pin outPC[13] not assigned to an exact location on the device
    Info: Pin outPC[14] not assigned to an exact location on the device
    Info: Pin outPC[15] not assigned to an exact location on the device
    Info: Pin outPC[16] not assigned to an exact location on the device
    Info: Pin outPC[17] not assigned to an exact location on the device
    Info: Pin outPC[18] not assigned to an exact location on the device
    Info: Pin outPC[19] not assigned to an exact location on the device
    Info: Pin outPC[20] not assigned to an exact location on the device
    Info: Pin outPC[21] not assigned to an exact location on the device
    Info: Pin outPC[22] not assigned to an exact location on the device
    Info: Pin outPC[23] not assigned to an exact location on the device
    Info: Pin outPC[24] not assigned to an exact location on the device
    Info: Pin outPC[25] not assigned to an exact location on the device
    Info: Pin outPC[26] not assigned to an exact location on the device
    Info: Pin outPC[27] not assigned to an exact location on the device
    Info: Pin outPC[28] not assigned to an exact location on the device
    Info: Pin outPC[29] not assigned to an exact location on the device
    Info: Pin outPC[30] not assigned to an exact location on the device
    Info: Pin outPC[31] not assigned to an exact location on the device
    Info: Pin addrOut[0] not assigned to an exact location on the device
    Info: Pin addrOut[1] not assigned to an exact location on the device
    Info: Pin addrOut[2] not assigned to an exact location on the device
    Info: Pin addrOut[3] not assigned to an exact location on the device
    Info: Pin addrOut[4] not assigned to an exact location on the device
    Info: Pin addrOut[5] not assigned to an exact location on the device
    Info: Pin wEn not assigned to an exact location on the device
    Info: Pin memDataOut[0] not assigned to an exact location on the device
    Info: Pin memDataOut[1] not assigned to an exact location on the device
    Info: Pin memDataOut[2] not assigned to an exact location on the device
    Info: Pin memDataOut[3] not assigned to an exact location on the device
    Info: Pin memDataOut[4] not assigned to an exact location on the device
    Info: Pin memDataOut[5] not assigned to an exact location on the device
    Info: Pin memDataOut[6] not assigned to an exact location on the device
    Info: Pin memDataOut[7] not assigned to an exact location on the device
    Info: Pin memDataOut[8] not assigned to an exact location on the device
    Info: Pin memDataOut[9] not assigned to an exact location on the device
    Info: Pin memDataOut[10] not assigned to an exact location on the device
    Info: Pin memDataOut[11] not assigned to an exact location on the device
    Info: Pin memDataOut[12] not assigned to an exact location on the device
    Info: Pin memDataOut[13] not assigned to an exact location on the device
    Info: Pin memDataOut[14] not assigned to an exact location on the device
    Info: Pin memDataOut[15] not assigned to an exact location on the device
    Info: Pin memDataOut[16] not assigned to an exact location on the device
    Info: Pin memDataOut[17] not assigned to an exact location on the device
    Info: Pin memDataOut[18] not assigned to an exact location on the device
    Info: Pin memDataOut[19] not assigned to an exact location on the device
    Info: Pin memDataOut[20] not assigned to an exact location on the device
    Info: Pin memDataOut[21] not assigned to an exact location on the device
    Info: Pin memDataOut[22] not assigned to an exact location on the device
    Info: Pin memDataOut[23] not assigned to an exact location on the device
    Info: Pin memDataOut[24] not assigned to an exact location on the device
    Info: Pin memDataOut[25] not assigned to an exact location on the device
    Info: Pin memDataOut[26] not assigned to an exact location on the device
    Info: Pin memDataOut[27] not assigned to an exact location on the device
    Info: Pin memDataOut[28] not assigned to an exact location on the device
    Info: Pin memDataOut[29] not assigned to an exact location on the device
    Info: Pin memDataOut[30] not assigned to an exact location on the device
    Info: Pin memDataOut[31] not assigned to an exact location on the device
    Info: Pin memDataIn[0] not assigned to an exact location on the device
    Info: Pin memDataIn[1] not assigned to an exact location on the device
    Info: Pin memDataIn[2] not assigned to an exact location on the device
    Info: Pin memDataIn[3] not assigned to an exact location on the device
    Info: Pin memDataIn[4] not assigned to an exact location on the device
    Info: Pin memDataIn[5] not assigned to an exact location on the device
    Info: Pin memDataIn[6] not assigned to an exact location on the device
    Info: Pin memDataIn[7] not assigned to an exact location on the device
    Info: Pin memDataIn[8] not assigned to an exact location on the device
    Info: Pin memDataIn[9] not assigned to an exact location on the device
    Info: Pin memDataIn[10] not assigned to an exact location on the device
    Info: Pin memDataIn[11] not assigned to an exact location on the device
    Info: Pin memDataIn[12] not assigned to an exact location on the device
    Info: Pin memDataIn[13] not assigned to an exact location on the device
    Info: Pin memDataIn[14] not assigned to an exact location on the device
    Info: Pin memDataIn[15] not assigned to an exact location on the device
    Info: Pin memDataIn[16] not assigned to an exact location on the device
    Info: Pin memDataIn[17] not assigned to an exact location on the device
    Info: Pin memDataIn[18] not assigned to an exact location on the device
    Info: Pin memDataIn[19] not assigned to an exact location on the device
    Info: Pin memDataIn[20] not assigned to an exact location on the device
    Info: Pin memDataIn[21] not assigned to an exact location on the device
    Info: Pin memDataIn[22] not assigned to an exact location on the device
    Info: Pin memDataIn[23] not assigned to an exact location on the device
    Info: Pin memDataIn[24] not assigned to an exact location on the device
    Info: Pin memDataIn[25] not assigned to an exact location on the device
    Info: Pin memDataIn[26] not assigned to an exact location on the device
    Info: Pin memDataIn[27] not assigned to an exact location on the device
    Info: Pin memDataIn[28] not assigned to an exact location on the device
    Info: Pin memDataIn[29] not assigned to an exact location on the device
    Info: Pin memDataIn[30] not assigned to an exact location on the device
    Info: Pin memDataIn[31] not assigned to an exact location on the device
    Info: Pin T_Info[0] not assigned to an exact location on the device
    Info: Pin T_Info[1] not assigned to an exact location on the device
    Info: Pin T_Info[2] not assigned to an exact location on the device
    Info: Pin wen_mem not assigned to an exact location on the device
    Info: Pin en_mem not assigned to an exact location on the device
    Info: Pin cpuClk not assigned to an exact location on the device
    Info: Pin memClk not assigned to an exact location on the device
    Info: Pin rst not assigned to an exact location on the device
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node cpuClk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cpu1:main_processor|reset:thereset|Enable_PD
        Info: Destination node cpu1:main_processor|control:thecontrol|present_state.state_2
        Info: Destination node cpu1:main_processor|control:thecontrol|wen~6
Info: Automatically promoted node memClk (placed in PIN P1 (CLK3, LVDSCLK1n, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a24
        Info: Destination node system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a25
        Info: Destination node system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a26
        Info: Destination node system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a27
        Info: Destination node system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a28
        Info: Destination node system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a29
        Info: Destination node system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a30
        Info: Destination node system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ram_block1a31
Info: Automatically promoted node cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~2 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[13]
        Info: Destination node cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[14]
        Info: Destination node cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[15]
        Info: Destination node cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[16]
        Info: Destination node cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[17]
        Info: Destination node cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[18]
        Info: Destination node cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[19]
        Info: Destination node cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[20]
        Info: Destination node cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[21]
        Info: Destination node cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[22]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node cpu1:main_processor|control:thecontrol|PC_Mux~9 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cpu1:main_processor|control:thecontrol|ALU_op[0]
Info: Automatically promoted node cpu1:main_processor|reset:thereset|Enable_PD 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cpu1:main_processor|control:thecontrol|T[2]
        Info: Destination node cpu1:main_processor|control:thecontrol|T[1]
        Info: Destination node cpu1:main_processor|control:thecontrol|PC_Mux~0
        Info: Destination node cpu1:main_processor|control:thecontrol|comb~0
        Info: Destination node cpu1:main_processor|control:thecontrol|IM_MUX1~2
        Info: Destination node cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~67
        Info: Destination node cpu1:main_processor|control:thecontrol|inc_PC~9
        Info: Destination node cpu1:main_processor|reset:thereset|Enable_PD~14
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 207 (unused VREF, 3.3V VCCIO, 1 input, 206 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_27" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_CMD" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[10]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[11]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[12]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[13]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[14]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[15]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[8]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATA[9]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_INT" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_RD_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_RST_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_WR_N" is assigned to location or region, but does not exist in design
    Warning: Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning: Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning: Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning: Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning: Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning: Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DACK0_N" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DACK1_N" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DREQ0" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_DREQ1" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_INT0" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_INT1" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning: Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning: Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning: Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning: Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning: Node "TCK" is assigned to location or region, but does not exist in design
    Warning: Node "TCS" is assigned to location or region, but does not exist in design
    Warning: Node "TDI" is assigned to location or region, but does not exist in design
    Warning: Node "TDO" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning: Node "TD_RESET" is assigned to location or region, but does not exist in design
    Warning: Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning: Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning: Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_BLANK" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[8]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[9]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[8]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[9]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[8]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[9]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_SYNC" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_VS" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Estimated most critical path is register to register delay of 14.068 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y27; Fanout = 1; REG Node = 'cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[20]'
    Info: 2: + IC(0.415 ns) + CELL(0.150 ns) = 0.565 ns; Loc. = LAB_X18_Y27; Fanout = 1; COMB Node = 'cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~3'
    Info: 3: + IC(0.621 ns) + CELL(0.393 ns) = 1.579 ns; Loc. = LAB_X19_Y28; Fanout = 8; COMB Node = 'cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~6'
    Info: 4: + IC(0.000 ns) + CELL(8.834 ns) = 10.413 ns; Loc. = LAB_X18_Y28; Fanout = 3; COMB LOOP Node = 'cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~0'
        Info: Loc. = LAB_X19_Y28; Node "cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~1"
        Info: Loc. = LAB_X17_Y28; Node "cpu1:main_processor|control:thecontrol|ALU_op[1]~10"
        Info: Loc. = LAB_X17_Y28; Node "cpu1:main_processor|control:thecontrol|PC_Mux~9"
        Info: Loc. = LAB_X19_Y28; Node "cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~1"
        Info: Loc. = LAB_X18_Y28; Node "cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11~0"
        Info: Loc. = LAB_X18_Y28; Node "cpu1:main_processor|control:thecontrol|ALU_op[1]"
        Info: Loc. = CLKCTRL_G8; Node "cpu1:main_processor|control:thecontrol|PC_Mux~9clkctrl"
        Info: Loc. = LAB_X17_Y28; Node "cpu1:main_processor|control:thecontrol|PC_Mux~8"
        Info: Loc. = LAB_X19_Y28; Node "cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~11"
        Info: Loc. = LAB_X18_Y28; Node "cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux12~10"
    Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 10.978 ns; Loc. = LAB_X18_Y28; Fanout = 2; COMB Node = 'cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~64'
    Info: 6: + IC(0.290 ns) + CELL(0.275 ns) = 11.543 ns; Loc. = LAB_X18_Y28; Fanout = 1; COMB Node = 'cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~66'
    Info: 7: + IC(0.415 ns) + CELL(0.150 ns) = 12.108 ns; Loc. = LAB_X18_Y28; Fanout = 2; COMB Node = 'cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~67'
    Info: 8: + IC(0.127 ns) + CELL(0.438 ns) = 12.673 ns; Loc. = LAB_X18_Y28; Fanout = 16; COMB Node = 'cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]~70'
    Info: 9: + IC(0.735 ns) + CELL(0.660 ns) = 14.068 ns; Loc. = LAB_X18_Y26; Fanout = 3; REG Node = 'cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[16]'
    Info: Total cell delay = 11.050 ns ( 78.55 % )
    Info: Total interconnect delay = 3.018 ns ( 21.45 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 0% of the available device resources
    Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 206 output pins without output pin load capacitance assignment
    Info: Pin "outA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outA[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outB[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outZ" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outIR[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outPC[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addrOut[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addrOut[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addrOut[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addrOut[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addrOut[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addrOut[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "wEn" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataOut[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memDataIn[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "T_Info[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "T_Info[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "T_Info[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "wen_mem" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "en_mem" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Following 130 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin outA[0] has GND driving its datain port
    Info: Pin outA[1] has GND driving its datain port
    Info: Pin outA[2] has GND driving its datain port
    Info: Pin outA[3] has GND driving its datain port
    Info: Pin outA[4] has GND driving its datain port
    Info: Pin outA[5] has GND driving its datain port
    Info: Pin outA[6] has GND driving its datain port
    Info: Pin outA[7] has GND driving its datain port
    Info: Pin outA[8] has GND driving its datain port
    Info: Pin outA[9] has GND driving its datain port
    Info: Pin outA[10] has GND driving its datain port
    Info: Pin outA[11] has GND driving its datain port
    Info: Pin outA[12] has GND driving its datain port
    Info: Pin outA[13] has GND driving its datain port
    Info: Pin outA[14] has GND driving its datain port
    Info: Pin outA[15] has GND driving its datain port
    Info: Pin outA[16] has GND driving its datain port
    Info: Pin outA[17] has GND driving its datain port
    Info: Pin outA[18] has GND driving its datain port
    Info: Pin outA[19] has GND driving its datain port
    Info: Pin outA[20] has GND driving its datain port
    Info: Pin outA[21] has GND driving its datain port
    Info: Pin outA[22] has GND driving its datain port
    Info: Pin outA[23] has GND driving its datain port
    Info: Pin outA[24] has GND driving its datain port
    Info: Pin outA[25] has GND driving its datain port
    Info: Pin outA[26] has GND driving its datain port
    Info: Pin outA[27] has GND driving its datain port
    Info: Pin outA[28] has GND driving its datain port
    Info: Pin outA[29] has GND driving its datain port
    Info: Pin outA[30] has GND driving its datain port
    Info: Pin outA[31] has GND driving its datain port
    Info: Pin outB[0] has GND driving its datain port
    Info: Pin outB[1] has GND driving its datain port
    Info: Pin outB[2] has GND driving its datain port
    Info: Pin outB[3] has GND driving its datain port
    Info: Pin outB[4] has GND driving its datain port
    Info: Pin outB[5] has GND driving its datain port
    Info: Pin outB[6] has GND driving its datain port
    Info: Pin outB[7] has GND driving its datain port
    Info: Pin outB[8] has GND driving its datain port
    Info: Pin outB[9] has GND driving its datain port
    Info: Pin outB[10] has GND driving its datain port
    Info: Pin outB[11] has GND driving its datain port
    Info: Pin outB[12] has GND driving its datain port
    Info: Pin outB[13] has GND driving its datain port
    Info: Pin outB[14] has GND driving its datain port
    Info: Pin outB[15] has GND driving its datain port
    Info: Pin outB[16] has GND driving its datain port
    Info: Pin outB[17] has GND driving its datain port
    Info: Pin outB[18] has GND driving its datain port
    Info: Pin outB[19] has GND driving its datain port
    Info: Pin outB[20] has GND driving its datain port
    Info: Pin outB[21] has GND driving its datain port
    Info: Pin outB[22] has GND driving its datain port
    Info: Pin outB[23] has GND driving its datain port
    Info: Pin outB[24] has GND driving its datain port
    Info: Pin outB[25] has GND driving its datain port
    Info: Pin outB[26] has GND driving its datain port
    Info: Pin outB[27] has GND driving its datain port
    Info: Pin outB[28] has GND driving its datain port
    Info: Pin outB[29] has GND driving its datain port
    Info: Pin outB[30] has GND driving its datain port
    Info: Pin outB[31] has GND driving its datain port
    Info: Pin outIR[0] has GND driving its datain port
    Info: Pin outIR[1] has GND driving its datain port
    Info: Pin outIR[2] has GND driving its datain port
    Info: Pin outIR[3] has GND driving its datain port
    Info: Pin outIR[4] has GND driving its datain port
    Info: Pin outIR[5] has GND driving its datain port
    Info: Pin outIR[6] has GND driving its datain port
    Info: Pin outIR[7] has GND driving its datain port
    Info: Pin outIR[8] has GND driving its datain port
    Info: Pin outIR[9] has GND driving its datain port
    Info: Pin outIR[10] has GND driving its datain port
    Info: Pin outIR[11] has GND driving its datain port
    Info: Pin outIR[12] has GND driving its datain port
    Info: Pin outIR[13] has GND driving its datain port
    Info: Pin outIR[14] has GND driving its datain port
    Info: Pin outIR[15] has GND driving its datain port
    Info: Pin outIR[16] has GND driving its datain port
    Info: Pin outIR[17] has GND driving its datain port
    Info: Pin outIR[18] has GND driving its datain port
    Info: Pin outIR[19] has GND driving its datain port
    Info: Pin outIR[20] has GND driving its datain port
    Info: Pin outIR[21] has GND driving its datain port
    Info: Pin outIR[22] has GND driving its datain port
    Info: Pin outIR[23] has GND driving its datain port
    Info: Pin outIR[24] has GND driving its datain port
    Info: Pin outIR[25] has GND driving its datain port
    Info: Pin outIR[26] has GND driving its datain port
    Info: Pin outIR[27] has GND driving its datain port
    Info: Pin outIR[28] has GND driving its datain port
    Info: Pin outIR[29] has GND driving its datain port
    Info: Pin outIR[30] has GND driving its datain port
    Info: Pin outIR[31] has GND driving its datain port
    Info: Pin wEn has GND driving its datain port
    Info: Pin memDataIn[0] has GND driving its datain port
    Info: Pin memDataIn[1] has GND driving its datain port
    Info: Pin memDataIn[2] has GND driving its datain port
    Info: Pin memDataIn[3] has GND driving its datain port
    Info: Pin memDataIn[4] has GND driving its datain port
    Info: Pin memDataIn[5] has GND driving its datain port
    Info: Pin memDataIn[6] has GND driving its datain port
    Info: Pin memDataIn[7] has GND driving its datain port
    Info: Pin memDataIn[8] has GND driving its datain port
    Info: Pin memDataIn[9] has GND driving its datain port
    Info: Pin memDataIn[10] has GND driving its datain port
    Info: Pin memDataIn[11] has GND driving its datain port
    Info: Pin memDataIn[12] has GND driving its datain port
    Info: Pin memDataIn[13] has GND driving its datain port
    Info: Pin memDataIn[14] has GND driving its datain port
    Info: Pin memDataIn[15] has GND driving its datain port
    Info: Pin memDataIn[16] has GND driving its datain port
    Info: Pin memDataIn[17] has GND driving its datain port
    Info: Pin memDataIn[18] has GND driving its datain port
    Info: Pin memDataIn[19] has GND driving its datain port
    Info: Pin memDataIn[20] has GND driving its datain port
    Info: Pin memDataIn[21] has GND driving its datain port
    Info: Pin memDataIn[22] has GND driving its datain port
    Info: Pin memDataIn[23] has GND driving its datain port
    Info: Pin memDataIn[24] has GND driving its datain port
    Info: Pin memDataIn[25] has GND driving its datain port
    Info: Pin memDataIn[26] has GND driving its datain port
    Info: Pin memDataIn[27] has GND driving its datain port
    Info: Pin memDataIn[28] has GND driving its datain port
    Info: Pin memDataIn[29] has GND driving its datain port
    Info: Pin memDataIn[30] has GND driving its datain port
    Info: Pin memDataIn[31] has GND driving its datain port
    Info: Pin T_Info[0] has GND driving its datain port
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 431 warnings
    Info: Peak virtual memory: 272 megabytes
    Info: Processing ended: Mon Apr 08 23:34:12 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


