

================================================================
== Vivado HLS Report for 'generic_sincos_14_6_s'
================================================================
* Date:           Thu Feb 23 14:36:38 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.349 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                        |                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                Instance                |            Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_cordic_circ_apfixed_16_3_0_s_fu_66  |cordic_circ_apfixed_16_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      2|        -|        -|    -|
|Expression           |        -|      -|        0|      187|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|      208|     2347|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        9|    -|
|Register             |        0|      -|      283|       96|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|      491|     2639|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |                Instance                |            Module            | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |grp_cordic_circ_apfixed_16_3_0_s_fu_66  |cordic_circ_apfixed_16_3_0_s  |        0|      0|  208|  2347|    0|
    +----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |Total                                   |                              |        0|      0|  208|  2347|    0|
    +----------------------------------------+------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +----------------------------------------------+-------------------------------------------+--------------+
    |                   Instance                   |                   Module                  |  Expression  |
    +----------------------------------------------+-------------------------------------------+--------------+
    |myproject_mac_mulsub_6ns_17ns_21ns_23_1_0_U3  |myproject_mac_mulsub_6ns_17ns_21ns_23_1_0  | i0 - i1 * i2 |
    |myproject_mul_mul_14ns_22ns_35_1_0_U2         |myproject_mul_mul_14ns_22ns_35_1_0         |    i0 * i1   |
    +----------------------------------------------+-------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |inabs_V_fu_77_p2        |     -    |      0|  0|  21|           1|          14|
    |ret_V_51_fu_158_p2      |     -    |      0|  0|  23|          15|          16|
    |sub_ln1253_fu_211_p2    |     -    |      0|  0|  24|           1|          17|
    |sub_ln703_fu_250_p2     |     -    |      0|  0|  17|           1|          10|
    |and_ln879_fu_238_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln251_fu_174_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_1_fu_193_p2  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_fu_136_p2    |   icmp   |      0|  0|   8|           2|           1|
    |sign0_V_fu_71_p2        |   icmp   |      0|  0|  13|          14|           1|
    |or_ln251_fu_179_p2      |    or    |      0|  0|   2|           1|           1|
    |p_Val2_49_fu_243_p3     |  select  |      0|  0|  10|           1|          10|
    |p_Val2_50_fu_256_p3     |  select  |      0|  0|  10|           1|          10|
    |p_Val2_s_fu_83_p3       |  select  |      0|  0|  14|           1|          14|
    |select_ln879_fu_227_p3  |  select  |      0|  0|  10|           1|          10|
    |z_V_1_fu_185_p3         |  select  |      0|  0|  15|           1|          15|
    |xor_ln879_fu_233_p2     |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 187|          46|         125|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   10|         20|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   10|         20|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_ce_reg             |   1|   0|    1|          0|
    |ap_return_int_reg     |  10|   0|   10|          0|
    |icmp_ln879_1_reg_313  |   1|   0|    1|          0|
    |icmp_ln879_reg_303    |   1|   0|    1|          0|
    |in_V_int_reg          |  14|   0|   14|          0|
    |k_V_reg_296           |   2|   0|    2|          0|
    |p_Val2_s_reg_286      |  14|   0|   14|          0|
    |ret_V_reg_291         |   6|   0|    6|          0|
    |sign0_V_reg_281       |   1|   0|    1|          0|
    |trunc_ln_reg_324      |  10|   0|   10|          0|
    |y_V_reg_319           |  16|   0|   16|          0|
    |z_V_1_reg_308         |  15|   0|   15|          0|
    |icmp_ln879_1_reg_313  |  64|  32|    1|          0|
    |icmp_ln879_reg_303    |  64|  32|    1|          0|
    |sign0_V_reg_281       |  64|  32|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 283|  96|   94|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------+-----+-----+------------+-----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | generic_sincos<14, 6> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | generic_sincos<14, 6> | return value |
|ap_return  | out |   10| ap_ctrl_hs | generic_sincos<14, 6> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | generic_sincos<14, 6> | return value |
|in_V       |  in |   14|   ap_none  |          in_V         |    scalar    |
+-----------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %in_V)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:230]   --->   Operation 9 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "%sign0_V = icmp sgt i14 %in_V_read, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:230]   --->   Operation 10 'icmp' 'sign0_V' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.76ns)   --->   "%inabs_V = sub i14 0, %in_V_read" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:237]   --->   Operation 11 'sub' 'inabs_V' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.34ns)   --->   "%p_Val2_s = select i1 %sign0_V, i14 %in_V_read, i14 %inabs_V" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:234]   --->   Operation 12 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_V = zext i14 %p_Val2_s to i35" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:64->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 13 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_39 = mul i35 %r_V, 1335088" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:64->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 14 'mul' 'r_V_39' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ret_V = call i6 @_ssdm_op_PartSelect.i6.i35.i32.i32(i35 %r_V_39, i32 29, i32 34)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:65->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 15 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k_V = call i2 @_ssdm_op_PartSelect.i2.i35.i32.i32(i35 %r_V_39, i32 29, i32 30)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:67->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 16 'partselect' 'k_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_V_36 = zext i6 %ret_V to i22" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 17 'zext' 'r_V_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.49ns) (grouped into DSP with root node ret_V_50)   --->   "%r_V_40 = mul i22 %r_V_36, 51471" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 18 'mul' 'r_V_40' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lhs_V = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %p_Val2_s, i7 0)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 19 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i21 %lhs_V to i23" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 20 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into DSP with root node ret_V_50)   --->   "%rhs_V = zext i22 %r_V_40 to i23" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 21 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_50 = sub i23 %zext_ln728, %rhs_V" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 22 'sub' 'ret_V_50' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_46 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %ret_V_50, i32 1, i32 15)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 23 'partselect' 'p_Val2_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.34ns)   --->   "%icmp_ln879 = icmp eq i2 %k_V, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 24 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%rhs_V_10 = zext i15 %p_Val2_46 to i16" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:257]   --->   Operation 25 'zext' 'rhs_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node z_V_1)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %ret_V_50, i32 2, i32 15)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:257]   --->   Operation 26 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node z_V_1)   --->   "%z_V = zext i14 %trunc_ln708_s to i15" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:257]   --->   Operation 27 'zext' 'z_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%ret_V_51 = sub i16 25735, %rhs_V_10" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:254]   --->   Operation 28 'sub' 'ret_V_51' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node z_V_1)   --->   "%trunc_ln708_16 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %ret_V_51, i32 1, i32 15)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:254]   --->   Operation 29 'partselect' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.34ns)   --->   "%icmp_ln251 = icmp eq i2 %k_V, -1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 30 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node z_V_1)   --->   "%or_ln251 = or i1 %icmp_ln251, %icmp_ln879" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 31 'or' 'or_ln251' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.29ns) (out node of the LUT)   --->   "%z_V_1 = select i1 %or_ln251, i15 %trunc_ln708_16, i15 %z_V" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 32 'select' 'z_V_1' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.34ns)   --->   "%icmp_ln879_1 = icmp eq i2 %k_V, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:274]   --->   Operation 33 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.34>
ST_3 : Operation 34 [5/5] (4.34ns)   --->   "%y_V = call fastcc i16 @"cordic_circ_apfixed<16, 3, 0>"(i15 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 34 'call' 'y_V' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.34>
ST_4 : Operation 35 [4/5] (4.34ns)   --->   "%y_V = call fastcc i16 @"cordic_circ_apfixed<16, 3, 0>"(i15 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 35 'call' 'y_V' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.34>
ST_5 : Operation 36 [3/5] (4.34ns)   --->   "%y_V = call fastcc i16 @"cordic_circ_apfixed<16, 3, 0>"(i15 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 36 'call' 'y_V' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.34>
ST_6 : Operation 37 [2/5] (4.34ns)   --->   "%y_V = call fastcc i16 @"cordic_circ_apfixed<16, 3, 0>"(i15 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 37 'call' 'y_V' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 38 [1/5] (3.57ns)   --->   "%y_V = call fastcc i16 @"cordic_circ_apfixed<16, 3, 0>"(i15 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 38 'call' 'y_V' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %y_V, i32 5, i32 14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:275]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.11>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i16 %y_V to i17" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:283]   --->   Operation 40 'zext' 'zext_ln703' <Predicate = (!icmp_ln879_1)> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.78ns)   --->   "%sub_ln1253 = sub i17 0, %zext_ln703" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:283]   --->   Operation 41 'sub' 'sub_ln1253' <Predicate = (!icmp_ln879_1)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%trunc_ln708_17 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1253, i32 5, i32 14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:283]   --->   Operation 42 'partselect' 'trunc_ln708_17' <Predicate = (!icmp_ln879_1)> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%select_ln879 = select i1 %icmp_ln879_1, i10 %trunc_ln, i10 %trunc_ln708_17" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:274]   --->   Operation 43 'select' 'select_ln879' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%xor_ln879 = xor i1 %icmp_ln879_1, true" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:274]   --->   Operation 44 'xor' 'xor_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%and_ln879 = and i1 %icmp_ln879, %xor_ln879" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 45 'and' 'and_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 46 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Val2_49 = select i1 %and_ln879, i10 %trunc_ln, i10 %select_ln879" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 46 'select' 'p_Val2_49' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (0.72ns)   --->   "%sub_ln703 = sub i10 0, %p_Val2_49" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:292]   --->   Operation 47 'sub' 'sub_ln703' <Predicate = (!sign0_V)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (0.30ns)   --->   "%p_Val2_50 = select i1 %sign0_V, i10 %p_Val2_49, i10 %sub_ln703" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:291]   --->   Operation 48 'select' 'p_Val2_50' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "ret i10 %p_Val2_50" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:291]   --->   Operation 49 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_V_read      (read          ) [ 000000000]
sign0_V        (icmp          ) [ 011111111]
inabs_V        (sub           ) [ 000000000]
p_Val2_s       (select        ) [ 011000000]
r_V            (zext          ) [ 000000000]
r_V_39         (mul           ) [ 000000000]
ret_V          (partselect    ) [ 011000000]
k_V            (partselect    ) [ 011000000]
r_V_36         (zext          ) [ 000000000]
r_V_40         (mul           ) [ 000000000]
lhs_V          (bitconcatenate) [ 000000000]
zext_ln728     (zext          ) [ 000000000]
rhs_V          (zext          ) [ 000000000]
ret_V_50       (sub           ) [ 000000000]
p_Val2_46      (partselect    ) [ 000000000]
icmp_ln879     (icmp          ) [ 010111111]
rhs_V_10       (zext          ) [ 000000000]
trunc_ln708_s  (partselect    ) [ 000000000]
z_V            (zext          ) [ 000000000]
ret_V_51       (sub           ) [ 000000000]
trunc_ln708_16 (partselect    ) [ 000000000]
icmp_ln251     (icmp          ) [ 000000000]
or_ln251       (or            ) [ 000000000]
z_V_1          (select        ) [ 010111110]
icmp_ln879_1   (icmp          ) [ 010111111]
y_V            (call          ) [ 010000001]
trunc_ln       (partselect    ) [ 010000001]
zext_ln703     (zext          ) [ 000000000]
sub_ln1253     (sub           ) [ 000000000]
trunc_ln708_17 (partselect    ) [ 000000000]
select_ln879   (select        ) [ 000000000]
xor_ln879      (xor           ) [ 000000000]
and_ln879      (and           ) [ 000000000]
p_Val2_49      (select        ) [ 000000000]
sub_ln703      (sub           ) [ 000000000]
p_Val2_50      (select        ) [ 000000000]
ret_ln291      (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i14.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_circ_apfixed<16, 3, 0>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="in_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="14" slack="0"/>
<pin id="62" dir="0" index="1" bw="14" slack="0"/>
<pin id="63" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_cordic_circ_apfixed_16_3_0_s_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="15" slack="1"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="y_V/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="sign0_V_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="14" slack="0"/>
<pin id="73" dir="0" index="1" bw="14" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sign0_V/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="inabs_V_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="14" slack="0"/>
<pin id="80" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="inabs_V/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="p_Val2_s_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="14" slack="0"/>
<pin id="86" dir="0" index="2" bw="14" slack="0"/>
<pin id="87" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="r_V_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="14" slack="0"/>
<pin id="93" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="ret_V_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="6" slack="0"/>
<pin id="97" dir="0" index="1" bw="35" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="0" index="3" bw="7" slack="0"/>
<pin id="100" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="k_V_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="0"/>
<pin id="106" dir="0" index="1" bw="35" slack="0"/>
<pin id="107" dir="0" index="2" bw="6" slack="0"/>
<pin id="108" dir="0" index="3" bw="6" slack="0"/>
<pin id="109" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="r_V_36_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="1"/>
<pin id="115" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_36/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="lhs_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="21" slack="0"/>
<pin id="118" dir="0" index="1" bw="14" slack="1"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln728_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="21" slack="0"/>
<pin id="125" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_Val2_46_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="15" slack="0"/>
<pin id="129" dir="0" index="1" bw="23" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="0" index="3" bw="5" slack="0"/>
<pin id="132" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_46/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln879_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="1"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="rhs_V_10_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="15" slack="0"/>
<pin id="143" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_10/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln708_s_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="0"/>
<pin id="147" dir="0" index="1" bw="23" slack="0"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="0" index="3" bw="5" slack="0"/>
<pin id="150" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="z_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="z_V/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="ret_V_51_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="15" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_51/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln708_16_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="15" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="5" slack="0"/>
<pin id="169" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_16/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln251_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="1"/>
<pin id="176" dir="0" index="1" bw="2" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="or_ln251_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln251/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="z_V_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="15" slack="0"/>
<pin id="188" dir="0" index="2" bw="15" slack="0"/>
<pin id="189" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_V_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln879_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="1"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="5" slack="0"/>
<pin id="203" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln703_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="1"/>
<pin id="210" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/8 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sub_ln1253_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1253/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln708_17_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="17" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="0" index="3" bw="5" slack="0"/>
<pin id="222" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_17/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln879_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="6"/>
<pin id="229" dir="0" index="1" bw="10" slack="1"/>
<pin id="230" dir="0" index="2" bw="10" slack="0"/>
<pin id="231" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/8 "/>
</bind>
</comp>

<comp id="233" class="1004" name="xor_ln879_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="6"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="and_ln879_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="6"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/8 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Val2_49_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="1"/>
<pin id="246" dir="0" index="2" bw="10" slack="0"/>
<pin id="247" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_49/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sub_ln703_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="10" slack="0"/>
<pin id="253" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_Val2_50_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="7"/>
<pin id="258" dir="0" index="1" bw="10" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_50/8 "/>
</bind>
</comp>

<comp id="263" class="1007" name="r_V_39_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="0"/>
<pin id="265" dir="0" index="1" bw="35" slack="0"/>
<pin id="266" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_39/1 "/>
</bind>
</comp>

<comp id="271" class="1007" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="22" slack="0"/>
<pin id="274" dir="0" index="2" bw="21" slack="0"/>
<pin id="275" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="r_V_40/2 rhs_V/2 ret_V_50/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="sign0_V_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="7"/>
<pin id="283" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="sign0_V "/>
</bind>
</comp>

<comp id="286" class="1005" name="p_Val2_s_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="14" slack="1"/>
<pin id="288" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="291" class="1005" name="ret_V_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="1"/>
<pin id="293" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="296" class="1005" name="k_V_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="1"/>
<pin id="298" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="303" class="1005" name="icmp_ln879_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="6"/>
<pin id="305" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="308" class="1005" name="z_V_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="15" slack="1"/>
<pin id="310" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="z_V_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="icmp_ln879_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="6"/>
<pin id="315" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="y_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="1"/>
<pin id="321" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="324" class="1005" name="trunc_ln_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="1"/>
<pin id="326" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="44" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="60" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="60" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="71" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="60" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="77" pin="2"/><net_sink comp="83" pin=2"/></net>

<net id="94"><net_src comp="83" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="126"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="127" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="157"><net_src comp="145" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="141" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="158" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="174" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="136" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="164" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="154" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="66" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="211" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="232"><net_src comp="217" pin="4"/><net_sink comp="227" pin=2"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="233" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="227" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="58" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="243" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="250" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="91" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="6" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="263" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="270"><net_src comp="263" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="276"><net_src comp="113" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="123" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="279"><net_src comp="271" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="280"><net_src comp="271" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="284"><net_src comp="71" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="289"><net_src comp="83" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="294"><net_src comp="95" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="299"><net_src comp="104" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="306"><net_src comp="136" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="311"><net_src comp="185" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="316"><net_src comp="193" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="322"><net_src comp="66" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="327"><net_src comp="198" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="243" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V | {}
 - Input state : 
	Port: generic_sincos<14, 6> : in_V | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		r_V : 2
		r_V_39 : 3
		ret_V : 4
		k_V : 4
	State 2
		r_V_40 : 1
		zext_ln728 : 1
		rhs_V : 2
		ret_V_50 : 3
		p_Val2_46 : 4
		rhs_V_10 : 5
		trunc_ln708_s : 4
		z_V : 5
		ret_V_51 : 6
		trunc_ln708_16 : 7
		or_ln251 : 1
		z_V_1 : 8
	State 3
	State 4
	State 5
	State 6
	State 7
		trunc_ln : 1
	State 8
		sub_ln1253 : 1
		trunc_ln708_17 : 2
		select_ln879 : 3
		p_Val2_49 : 4
		sub_ln703 : 5
		p_Val2_50 : 6
		ret_ln291 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|   call   | grp_cordic_circ_apfixed_16_3_0_s_fu_66 |    0    |   211   |   2473  |
|----------|----------------------------------------|---------|---------|---------|
|          |              inabs_V_fu_77             |    0    |    0    |    21   |
|    sub   |             ret_V_51_fu_158            |    0    |    0    |    23   |
|          |            sub_ln1253_fu_211           |    0    |    0    |    23   |
|          |            sub_ln703_fu_250            |    0    |    0    |    17   |
|----------|----------------------------------------|---------|---------|---------|
|          |             p_Val2_s_fu_83             |    0    |    0    |    14   |
|          |              z_V_1_fu_185              |    0    |    0    |    15   |
|  select  |           select_ln879_fu_227          |    0    |    0    |    10   |
|          |            p_Val2_49_fu_243            |    0    |    0    |    10   |
|          |            p_Val2_50_fu_256            |    0    |    0    |    10   |
|----------|----------------------------------------|---------|---------|---------|
|          |              sign0_V_fu_71             |    0    |    0    |    13   |
|   icmp   |            icmp_ln879_fu_136           |    0    |    0    |    8    |
|          |            icmp_ln251_fu_174           |    0    |    0    |    8    |
|          |           icmp_ln879_1_fu_193          |    0    |    0    |    8    |
|----------|----------------------------------------|---------|---------|---------|
|    or    |             or_ln251_fu_179            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    xor   |            xor_ln879_fu_233            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    and   |            and_ln879_fu_238            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    mul   |              r_V_39_fu_263             |    1    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|  mulsub  |               grp_fu_271               |    1    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   read   |          in_V_read_read_fu_60          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |                r_V_fu_91               |    0    |    0    |    0    |
|          |              r_V_36_fu_113             |    0    |    0    |    0    |
|   zext   |            zext_ln728_fu_123           |    0    |    0    |    0    |
|          |             rhs_V_10_fu_141            |    0    |    0    |    0    |
|          |               z_V_fu_154               |    0    |    0    |    0    |
|          |            zext_ln703_fu_208           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |               ret_V_fu_95              |    0    |    0    |    0    |
|          |               k_V_fu_104               |    0    |    0    |    0    |
|          |            p_Val2_46_fu_127            |    0    |    0    |    0    |
|partselect|          trunc_ln708_s_fu_145          |    0    |    0    |    0    |
|          |          trunc_ln708_16_fu_164         |    0    |    0    |    0    |
|          |             trunc_ln_fu_198            |    0    |    0    |    0    |
|          |          trunc_ln708_17_fu_217         |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|bitconcatenate|              lhs_V_fu_116              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    2    |   211   |   2659  |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|icmp_ln879_1_reg_313|    1   |
| icmp_ln879_reg_303 |    1   |
|     k_V_reg_296    |    2   |
|  p_Val2_s_reg_286  |   14   |
|    ret_V_reg_291   |    6   |
|   sign0_V_reg_281  |    1   |
|  trunc_ln_reg_324  |   10   |
|     y_V_reg_319    |   16   |
|    z_V_1_reg_308   |   15   |
+--------------------+--------+
|        Total       |   66   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |   211  |  2659  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   66   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   277  |  2659  |
+-----------+--------+--------+--------+
