/**
 * \file
 * \brief Generated by ifgen (4.7.3).
 */

#pragma once
#ifndef RP2040_STRUCTS_INTERRUPT_CLUSTER_H
#define RP2040_STRUCTS_INTERRUPT_CLUSTER_H

#include "../ifgen/common.h"

namespace RP2040
{

struct interrupt_cluster
{
    /* Constant attributes. */
    static constexpr struct_id_t id =
        1; /*!< interrupt_cluster's identifier. */
    static constexpr std::size_t size =
        12; /*!< interrupt_cluster's size in bytes. */

    /* Fields. */
    uint32_t E; /*!< (read-write) Interrupt Enables for IRQ 0/1 */
    uint32_t F; /*!< (read-write) Force Interrupts */
    uint32_t S; /*!< (read-write) Interrupt Status for IRQ 0/1 */

    /* Methods. */

    /**
     * Get E's E field.
     *
     * Set bit n to pass interrupts from channel n to DMA IRQ 0/1.
     */
    inline uint16_t get_E() volatile
    {
        return E & 0xffffu;
    }

    /**
     * Set E's E field.
     *
     * Set bit n to pass interrupts from channel n to DMA IRQ 0/1.
     */
    inline void set_E(uint16_t value) volatile
    {
        uint32_t curr = E;

        curr &= ~(0xffffu);
        curr |= (value & 0xffffu);

        E = curr;
    }

    /**
     * Get F's F field.
     *
     * Write 1s to force the corresponding bits in INTE. The interrupt remains
     * asserted until INTF is cleared.
     */
    inline uint16_t get_F() volatile
    {
        return F & 0xffffu;
    }

    /**
     * Set F's F field.
     *
     * Write 1s to force the corresponding bits in INTE. The interrupt remains
     * asserted until INTF is cleared.
     */
    inline void set_F(uint16_t value) volatile
    {
        uint32_t curr = F;

        curr &= ~(0xffffu);
        curr |= (value & 0xffffu);

        F = curr;
    }

    /**
     * Get S's S field.
     *
     * Indicates active channel interrupt requests which are currently causing
     * IRQ 0/1 to be asserted. Channel interrupts can be cleared by writing a
     * bit mask here.
     */
    inline uint16_t get_S() volatile
    {
        return S & 0xffffu;
    }

    /**
     * Set S's S field.
     *
     * Indicates active channel interrupt requests which are currently causing
     * IRQ 0/1 to be asserted. Channel interrupts can be cleared by writing a
     * bit mask here.
     */
    inline void set_S(uint16_t value) volatile
    {
        uint32_t curr = S;

        curr &= ~(0xffffu);
        curr |= (value & 0xffffu);

        S = curr;
    }
};

static_assert(sizeof(interrupt_cluster) == interrupt_cluster::size);
static_assert(ifgen_struct<interrupt_cluster>);

static volatile interrupt_cluster *const INTERRUPT_CLUSTER_NULL =
    reinterpret_cast<interrupt_cluster *>(0x00000000);

}; // namespace RP2040

#endif
