TimeQuest Timing Analyzer report for FPALU
Mon Oct  9 16:13:40 2017
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'iclock'
 12. Slow Model Hold: 'iclock'
 13. Slow Model Minimum Pulse Width: 'iclock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'iclock'
 24. Fast Model Hold: 'iclock'
 25. Fast Model Minimum Pulse Width: 'iclock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; FPALU                                              ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C70F896C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; iclock     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iclock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 206.7 MHz ; 206.7 MHz       ; iclock     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; iclock ; -3.838 ; -368.770      ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; iclock ; 0.516 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; iclock ; -1.380 ; -256.380             ;
+--------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iclock'                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.838 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 4.874      ;
; -3.807 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.014      ; 4.857      ;
; -3.723 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 4.759      ;
; -3.660 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[26] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 4.696      ;
; -3.613 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[23] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 4.649      ;
; -3.587 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 4.623      ;
; -3.483 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[29] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 4.519      ;
; -3.446 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.494      ;
; -3.415 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.026      ; 4.477      ;
; -3.407 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[22]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.416      ;
; -3.378 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[29] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.426      ;
; -3.364 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[30] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 4.400      ;
; -3.356 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[25]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.365      ;
; -3.355 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[27]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.364      ;
; -3.351 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[23]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.360      ;
; -3.351 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[26]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.360      ;
; -3.350 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[24]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.359      ;
; -3.347 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[29] ; iclock       ; iclock      ; 1.000        ; 0.026      ; 4.409      ;
; -3.331 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.379      ;
; -3.309 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[2]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[22]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.318      ;
; -3.307 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[28] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.355      ;
; -3.296 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[26] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.344      ;
; -3.276 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[28] ; iclock       ; iclock      ; 1.000        ; 0.026      ; 4.338      ;
; -3.268 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[26] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.316      ;
; -3.265 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[26] ; iclock       ; iclock      ; 1.000        ; 0.026      ; 4.327      ;
; -3.263 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[29] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.311      ;
; -3.258 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[2]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[25]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.267      ;
; -3.257 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[2]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[27]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.266      ;
; -3.253 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[2]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[23]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.262      ;
; -3.253 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[2]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[26]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.262      ;
; -3.252 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[2]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[24]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.261      ;
; -3.237 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[3]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[22]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.246      ;
; -3.232 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[27] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.280      ;
; -3.221 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[31] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 4.257      ;
; -3.221 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[23] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.269      ;
; -3.201 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[27] ; iclock       ; iclock      ; 1.000        ; 0.026      ; 4.263      ;
; -3.200 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[26] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[29] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.248      ;
; -3.195 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.243      ;
; -3.192 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[28] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.240      ;
; -3.190 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[4]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[22]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.199      ;
; -3.186 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[3]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[25]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.195      ;
; -3.185 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[3]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[27]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.194      ;
; -3.181 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[0]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[22]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 4.191      ;
; -3.181 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[3]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[23]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.190      ;
; -3.181 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[3]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[26]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.190      ;
; -3.181 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[26] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.229      ;
; -3.180 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[3]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[24]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.189      ;
; -3.158 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[17]                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[30]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.167      ;
; -3.153 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[23] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[29] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.201      ;
; -3.151 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[32] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 4.187      ;
; -3.139 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[4]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[25]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.148      ;
; -3.138 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[4]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[27]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.147      ;
; -3.134 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[4]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[23]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.143      ;
; -3.134 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[4]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[26]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.143      ;
; -3.133 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[4]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[24]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.142      ;
; -3.130 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[0]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[25]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 4.140      ;
; -3.129 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[0]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[27]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 4.139      ;
; -3.129 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[26] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[28] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.177      ;
; -3.127 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[29] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.175      ;
; -3.125 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[0]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[23]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 4.135      ;
; -3.125 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[0]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[26]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 4.135      ;
; -3.124 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[0]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[24]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 4.134      ;
; -3.118 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[26] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[26] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.166      ;
; -3.117 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[27] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.165      ;
; -3.097 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[25] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.145      ;
; -3.091 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[29] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.139      ;
; -3.091 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[5]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[22]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.100      ;
; -3.090 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[33] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 4.126      ;
; -3.082 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[23] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[28] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.130      ;
; -3.079 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[16] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[24] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.127      ;
; -3.079 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[16] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[27] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.127      ;
; -3.073 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[16] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[25] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.121      ;
; -3.071 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[23] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[26] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.119      ;
; -3.070 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[20]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.079      ;
; -3.070 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[28]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.079      ;
; -3.070 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[9]  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[24] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.118      ;
; -3.070 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[9]  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[27] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.118      ;
; -3.069 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[29]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.078      ;
; -3.068 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[16] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[20] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.116      ;
; -3.066 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[25] ; iclock       ; iclock      ; 1.000        ; 0.026      ; 4.128      ;
; -3.065 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[21]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.074      ;
; -3.064 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[9]  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[25] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.112      ;
; -3.063 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[30]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.072      ;
; -3.059 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[9]  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[20] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.107      ;
; -3.056 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[28] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.104      ;
; -3.054 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[26] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[27] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.102      ;
; -3.054 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[18]                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[30]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.063      ;
; -3.053 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[14] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[24] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.101      ;
; -3.053 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[14] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[27] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.101      ;
; -3.052 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[8]  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[24] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.100      ;
; -3.052 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[8]  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[27] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.100      ;
; -3.047 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[22]                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[30]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.056      ;
; -3.047 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[14] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[25] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.095      ;
; -3.046 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[8]  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[25] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.094      ;
; -3.045 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[26] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.093      ;
; -3.042 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|man_or_reg4                                                   ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[26]  ; iclock       ; iclock      ; 1.000        ; -0.015     ; 4.063      ;
; -3.042 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[14] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[20] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.090      ;
; -3.041 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[8]  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[20] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 4.089      ;
; -3.040 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[5]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[25]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.049      ;
; -3.039 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[5]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[27]  ; iclock       ; iclock      ; 1.000        ; -0.027     ; 4.048      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iclock'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.516 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg1                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg2                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.782      ;
; 0.519 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|int_or2_reg1                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|int_or_reg2                                                   ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.785      ;
; 0.521 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg2                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg3                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.787      ;
; 0.523 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg2                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg3                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg1                                                   ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg2                                                   ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.790      ;
; 0.526 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[31]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg1                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg1                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg2                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exceed_upper_limit_reg1                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exceed_upper_limit_reg2                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg3                                                   ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg4                                                   ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.794      ;
; 0.531 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[22]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[29] ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.797      ;
; 0.535 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg4                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|overflow_reg                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.801      ;
; 0.619 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[5]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_reg                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.885      ;
; 0.659 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg1                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg2                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.925      ;
; 0.663 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[21]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[21]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exceed_upper_limit_reg4                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|overflow_reg                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.930      ;
; 0.666 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[19]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[19]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.932      ;
; 0.668 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg3                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|equal_upper_limit_reg2                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|equal_upper_limit_reg3                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.935      ;
; 0.670 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg1                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg2                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.936      ;
; 0.670 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[15]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[15]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg3                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg4                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.937      ;
; 0.673 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[1]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[1]                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.939      ;
; 0.678 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[9]                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.944      ;
; 0.679 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[10]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.945      ;
; 0.724 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[23]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[0]                                           ; iclock       ; iclock      ; 0.000        ; -0.002     ; 0.988      ;
; 0.728 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[0]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[0]                                         ; iclock       ; iclock      ; 0.000        ; -0.002     ; 0.992      ;
; 0.790 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exceed_upper_limit_reg3                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exceed_upper_limit_reg4                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.056      ;
; 0.791 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec3r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[6]  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.057      ;
; 0.794 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[45] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[22]                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[4]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_reg                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec3r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[7]  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.062      ;
; 0.799 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[26]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[3]                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.065      ;
; 0.800 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|overflow_reg                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.066      ;
; 0.817 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[27]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[4]                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.083      ;
; 0.817 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[4]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[4]                                         ; iclock       ; iclock      ; 0.000        ; -0.002     ; 1.081      ;
; 0.819 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[25]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[2]                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.085      ;
; 0.838 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|equal_upper_limit_reg3                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exceed_upper_limit_reg4                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.104      ;
; 0.840 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[24]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[1]                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.106      ;
; 0.840 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|man_or_reg4                                                   ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|overflow_reg                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.106      ;
; 0.845 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[22]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[22]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.111      ;
; 0.847 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[20]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[20]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.113      ;
; 0.850 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[7]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[7]                                         ; iclock       ; iclock      ; 0.000        ; -0.002     ; 1.114      ;
; 0.851 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[5]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[5]                                         ; iclock       ; iclock      ; 0.000        ; -0.002     ; 1.115      ;
; 0.873 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[0]                                         ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[0]  ; iclock       ; iclock      ; 0.000        ; -0.002     ; 1.137      ;
; 0.897 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[3]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec3r1d    ; iclock       ; iclock      ; 0.000        ; 0.025      ; 1.188      ;
; 0.912 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[3]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_reg                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.178      ;
; 0.927 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[19] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; iclock       ; iclock      ; 0.000        ; 0.032      ; 1.225      ;
; 0.938 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[1]  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; iclock       ; iclock      ; 0.000        ; 0.032      ; 1.236      ;
; 0.945 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[6]  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[22] ; iclock       ; iclock      ; 0.000        ; 0.025      ; 1.236      ;
; 0.948 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[5]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[5]                                           ; iclock       ; iclock      ; 0.000        ; -0.007     ; 1.207      ;
; 0.951 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[5]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; iclock       ; iclock      ; 0.000        ; -0.007     ; 1.210      ;
; 0.958 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[5]  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[29] ; iclock       ; iclock      ; 0.000        ; 0.032      ; 1.256      ;
; 0.981 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[43] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[20]                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.247      ;
; 0.984 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[28]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[5]                                           ; iclock       ; iclock      ; 0.000        ; -0.002     ; 1.248      ;
; 0.994 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|lowest_int_sel_reg                                            ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[31]                                        ; iclock       ; iclock      ; 0.000        ; -0.001     ; 1.259      ;
; 0.998 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[23]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[1]                                           ; iclock       ; iclock      ; 0.000        ; -0.002     ; 1.262      ;
; 1.015 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|int_or_reg3                                                   ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|man_or_reg4                                                   ; iclock       ; iclock      ; 0.000        ; 0.014      ; 1.295      ;
; 1.024 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[15]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|int_or1_reg1                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.290      ;
; 1.044 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[1]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_reg                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.310      ;
; 1.064 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[23]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg1                                                   ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.330      ;
; 1.065 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[2]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[2]  ; iclock       ; iclock      ; 0.000        ; -0.014     ; 1.317      ;
; 1.073 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg4                                                   ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[31]                                        ; iclock       ; iclock      ; 0.000        ; -0.001     ; 1.338      ;
; 1.079 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[21] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[29] ; iclock       ; iclock      ; 0.000        ; 0.032      ; 1.377      ;
; 1.080 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[9]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[9]                                         ; iclock       ; iclock      ; 0.000        ; -0.002     ; 1.344      ;
; 1.084 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[18]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[18]                                        ; iclock       ; iclock      ; 0.000        ; -0.002     ; 1.348      ;
; 1.085 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[6]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[6]                                         ; iclock       ; iclock      ; 0.000        ; -0.002     ; 1.349      ;
; 1.093 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[40] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[17]                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.359      ;
; 1.094 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[4]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec4r1d    ; iclock       ; iclock      ; 0.000        ; -0.007     ; 1.353      ;
; 1.096 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[31]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.362      ;
; 1.096 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[5]                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.362      ;
; 1.096 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[6]                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.362      ;
; 1.098 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[23]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg1                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.364      ;
; 1.098 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[2]                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.364      ;
; 1.101 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[0]                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.367      ;
; 1.104 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[23]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg1                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.370      ;
; 1.104 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[4]                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.370      ;
; 1.105 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[23]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg1                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.371      ;
; 1.112 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[8]  ; iclock       ; iclock      ; 0.000        ; 0.032      ; 1.410      ;
; 1.113 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[7]  ; iclock       ; iclock      ; 0.000        ; 0.032      ; 1.411      ;
; 1.118 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[6]  ; iclock       ; iclock      ; 0.000        ; 0.032      ; 1.416      ;
; 1.119 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|lowest_int_sel_reg                                            ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|underflow_reg                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.385      ;
; 1.126 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[1]                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.392      ;
; 1.130 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[0]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[0]                                           ; iclock       ; iclock      ; 0.000        ; -0.007     ; 1.389      ;
; 1.131 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[0]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[30] ; iclock       ; iclock      ; 0.000        ; -0.007     ; 1.390      ;
; 1.134 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[5]                                         ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[8]  ; iclock       ; iclock      ; 0.000        ; -0.002     ; 1.398      ;
; 1.136 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[4]                                        ; iclock       ; iclock      ; 0.000        ; 0.012      ; 1.414      ;
; 1.137 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[5]                                         ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[6]  ; iclock       ; iclock      ; 0.000        ; -0.002     ; 1.401      ;
; 1.140 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[17] ; iclock       ; iclock      ; 0.000        ; 0.032      ; 1.438      ;
; 1.141 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg2                                                   ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg3                                                   ; iclock       ; iclock      ; 0.000        ; 0.023      ; 1.430      ;
; 1.142 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[3]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[3]                                         ; iclock       ; iclock      ; 0.000        ; -0.002     ; 1.406      ;
; 1.144 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[8]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[8]                                         ; iclock       ; iclock      ; 0.000        ; -0.002     ; 1.408      ;
; 1.146 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg3                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg4                                                  ; iclock       ; iclock      ; 0.000        ; 0.023      ; 1.435      ;
; 1.146 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[16] ; iclock       ; iclock      ; 0.000        ; 0.032      ; 1.444      ;
; 1.148 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg2                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg3                                       ; iclock       ; iclock      ; 0.000        ; 0.023      ; 1.437      ;
; 1.148 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[14] ; iclock       ; iclock      ; 0.000        ; 0.032      ; 1.446      ;
; 1.150 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg2                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg3                                       ; iclock       ; iclock      ; 0.000        ; 0.023      ; 1.439      ;
; 1.150 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[46] ; iclock       ; iclock      ; 0.000        ; 0.032      ; 1.448      ;
; 1.156 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[2]                                        ; iclock       ; iclock      ; 0.000        ; 0.012      ; 1.434      ;
; 1.157 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[0]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_reg                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 1.423      ;
; 1.165 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[10]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[12] ; iclock       ; iclock      ; 0.000        ; -0.002     ; 1.429      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iclock'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; iclock ; Rise       ; iclock                                                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[0]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[0]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[1]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[1]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[2]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[2]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[3]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[3]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[4]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[4]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[5]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[5]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg1                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg1                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg2                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg2                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg3                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg3                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg1                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg1                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg2                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg2                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg3                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg3                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg4                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg4                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[14] ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; idataa[*]   ; iclock     ; 4.072 ; 4.072 ; Rise       ; iclock          ;
;  idataa[0]  ; iclock     ; 3.561 ; 3.561 ; Rise       ; iclock          ;
;  idataa[1]  ; iclock     ; 3.872 ; 3.872 ; Rise       ; iclock          ;
;  idataa[2]  ; iclock     ; 3.334 ; 3.334 ; Rise       ; iclock          ;
;  idataa[3]  ; iclock     ; 3.683 ; 3.683 ; Rise       ; iclock          ;
;  idataa[4]  ; iclock     ; 3.709 ; 3.709 ; Rise       ; iclock          ;
;  idataa[5]  ; iclock     ; 3.372 ; 3.372 ; Rise       ; iclock          ;
;  idataa[6]  ; iclock     ; 3.348 ; 3.348 ; Rise       ; iclock          ;
;  idataa[7]  ; iclock     ; 3.790 ; 3.790 ; Rise       ; iclock          ;
;  idataa[8]  ; iclock     ; 3.792 ; 3.792 ; Rise       ; iclock          ;
;  idataa[9]  ; iclock     ; 3.490 ; 3.490 ; Rise       ; iclock          ;
;  idataa[10] ; iclock     ; 3.364 ; 3.364 ; Rise       ; iclock          ;
;  idataa[11] ; iclock     ; 3.395 ; 3.395 ; Rise       ; iclock          ;
;  idataa[12] ; iclock     ; 3.243 ; 3.243 ; Rise       ; iclock          ;
;  idataa[13] ; iclock     ; 3.371 ; 3.371 ; Rise       ; iclock          ;
;  idataa[14] ; iclock     ; 3.361 ; 3.361 ; Rise       ; iclock          ;
;  idataa[15] ; iclock     ; 3.488 ; 3.488 ; Rise       ; iclock          ;
;  idataa[16] ; iclock     ; 3.404 ; 3.404 ; Rise       ; iclock          ;
;  idataa[17] ; iclock     ; 3.283 ; 3.283 ; Rise       ; iclock          ;
;  idataa[18] ; iclock     ; 3.321 ; 3.321 ; Rise       ; iclock          ;
;  idataa[19] ; iclock     ; 3.767 ; 3.767 ; Rise       ; iclock          ;
;  idataa[20] ; iclock     ; 3.678 ; 3.678 ; Rise       ; iclock          ;
;  idataa[21] ; iclock     ; 3.715 ; 3.715 ; Rise       ; iclock          ;
;  idataa[22] ; iclock     ; 3.790 ; 3.790 ; Rise       ; iclock          ;
;  idataa[23] ; iclock     ; 4.072 ; 4.072 ; Rise       ; iclock          ;
;  idataa[24] ; iclock     ; 3.418 ; 3.418 ; Rise       ; iclock          ;
;  idataa[25] ; iclock     ; 3.872 ; 3.872 ; Rise       ; iclock          ;
;  idataa[26] ; iclock     ; 3.562 ; 3.562 ; Rise       ; iclock          ;
;  idataa[27] ; iclock     ; 3.887 ; 3.887 ; Rise       ; iclock          ;
;  idataa[28] ; iclock     ; 3.458 ; 3.458 ; Rise       ; iclock          ;
;  idataa[29] ; iclock     ; 3.436 ; 3.436 ; Rise       ; iclock          ;
;  idataa[30] ; iclock     ; 3.250 ; 3.250 ; Rise       ; iclock          ;
;  idataa[31] ; iclock     ; 3.546 ; 3.546 ; Rise       ; iclock          ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; idataa[*]   ; iclock     ; -3.013 ; -3.013 ; Rise       ; iclock          ;
;  idataa[0]  ; iclock     ; -3.331 ; -3.331 ; Rise       ; iclock          ;
;  idataa[1]  ; iclock     ; -3.642 ; -3.642 ; Rise       ; iclock          ;
;  idataa[2]  ; iclock     ; -3.104 ; -3.104 ; Rise       ; iclock          ;
;  idataa[3]  ; iclock     ; -3.453 ; -3.453 ; Rise       ; iclock          ;
;  idataa[4]  ; iclock     ; -3.479 ; -3.479 ; Rise       ; iclock          ;
;  idataa[5]  ; iclock     ; -3.142 ; -3.142 ; Rise       ; iclock          ;
;  idataa[6]  ; iclock     ; -3.118 ; -3.118 ; Rise       ; iclock          ;
;  idataa[7]  ; iclock     ; -3.560 ; -3.560 ; Rise       ; iclock          ;
;  idataa[8]  ; iclock     ; -3.562 ; -3.562 ; Rise       ; iclock          ;
;  idataa[9]  ; iclock     ; -3.260 ; -3.260 ; Rise       ; iclock          ;
;  idataa[10] ; iclock     ; -3.134 ; -3.134 ; Rise       ; iclock          ;
;  idataa[11] ; iclock     ; -3.165 ; -3.165 ; Rise       ; iclock          ;
;  idataa[12] ; iclock     ; -3.013 ; -3.013 ; Rise       ; iclock          ;
;  idataa[13] ; iclock     ; -3.141 ; -3.141 ; Rise       ; iclock          ;
;  idataa[14] ; iclock     ; -3.131 ; -3.131 ; Rise       ; iclock          ;
;  idataa[15] ; iclock     ; -3.258 ; -3.258 ; Rise       ; iclock          ;
;  idataa[16] ; iclock     ; -3.174 ; -3.174 ; Rise       ; iclock          ;
;  idataa[17] ; iclock     ; -3.053 ; -3.053 ; Rise       ; iclock          ;
;  idataa[18] ; iclock     ; -3.091 ; -3.091 ; Rise       ; iclock          ;
;  idataa[19] ; iclock     ; -3.537 ; -3.537 ; Rise       ; iclock          ;
;  idataa[20] ; iclock     ; -3.448 ; -3.448 ; Rise       ; iclock          ;
;  idataa[21] ; iclock     ; -3.485 ; -3.485 ; Rise       ; iclock          ;
;  idataa[22] ; iclock     ; -3.560 ; -3.560 ; Rise       ; iclock          ;
;  idataa[23] ; iclock     ; -3.842 ; -3.842 ; Rise       ; iclock          ;
;  idataa[24] ; iclock     ; -3.188 ; -3.188 ; Rise       ; iclock          ;
;  idataa[25] ; iclock     ; -3.642 ; -3.642 ; Rise       ; iclock          ;
;  idataa[26] ; iclock     ; -3.332 ; -3.332 ; Rise       ; iclock          ;
;  idataa[27] ; iclock     ; -3.657 ; -3.657 ; Rise       ; iclock          ;
;  idataa[28] ; iclock     ; -3.228 ; -3.228 ; Rise       ; iclock          ;
;  idataa[29] ; iclock     ; -3.206 ; -3.206 ; Rise       ; iclock          ;
;  idataa[30] ; iclock     ; -3.020 ; -3.020 ; Rise       ; iclock          ;
;  idataa[31] ; iclock     ; -3.316 ; -3.316 ; Rise       ; iclock          ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; onan         ; iclock     ; 7.213  ; 7.213  ; Rise       ; iclock          ;
; ooverflow    ; iclock     ; 7.427  ; 7.427  ; Rise       ; iclock          ;
; oresult[*]   ; iclock     ; 8.191  ; 8.191  ; Rise       ; iclock          ;
;  oresult[0]  ; iclock     ; 7.490  ; 7.490  ; Rise       ; iclock          ;
;  oresult[1]  ; iclock     ; 7.638  ; 7.638  ; Rise       ; iclock          ;
;  oresult[2]  ; iclock     ; 7.511  ; 7.511  ; Rise       ; iclock          ;
;  oresult[3]  ; iclock     ; 7.440  ; 7.440  ; Rise       ; iclock          ;
;  oresult[4]  ; iclock     ; 7.656  ; 7.656  ; Rise       ; iclock          ;
;  oresult[5]  ; iclock     ; 7.335  ; 7.335  ; Rise       ; iclock          ;
;  oresult[6]  ; iclock     ; 7.793  ; 7.793  ; Rise       ; iclock          ;
;  oresult[7]  ; iclock     ; 7.730  ; 7.730  ; Rise       ; iclock          ;
;  oresult[8]  ; iclock     ; 7.092  ; 7.092  ; Rise       ; iclock          ;
;  oresult[9]  ; iclock     ; 7.886  ; 7.886  ; Rise       ; iclock          ;
;  oresult[10] ; iclock     ; 7.694  ; 7.694  ; Rise       ; iclock          ;
;  oresult[11] ; iclock     ; 7.474  ; 7.474  ; Rise       ; iclock          ;
;  oresult[12] ; iclock     ; 7.177  ; 7.177  ; Rise       ; iclock          ;
;  oresult[13] ; iclock     ; 7.778  ; 7.778  ; Rise       ; iclock          ;
;  oresult[14] ; iclock     ; 8.017  ; 8.017  ; Rise       ; iclock          ;
;  oresult[15] ; iclock     ; 7.448  ; 7.448  ; Rise       ; iclock          ;
;  oresult[16] ; iclock     ; 7.851  ; 7.851  ; Rise       ; iclock          ;
;  oresult[17] ; iclock     ; 7.614  ; 7.614  ; Rise       ; iclock          ;
;  oresult[18] ; iclock     ; 8.191  ; 8.191  ; Rise       ; iclock          ;
;  oresult[19] ; iclock     ; 7.470  ; 7.470  ; Rise       ; iclock          ;
;  oresult[20] ; iclock     ; 7.404  ; 7.404  ; Rise       ; iclock          ;
;  oresult[21] ; iclock     ; 7.948  ; 7.948  ; Rise       ; iclock          ;
;  oresult[22] ; iclock     ; 7.406  ; 7.406  ; Rise       ; iclock          ;
;  oresult[23] ; iclock     ; 7.427  ; 7.427  ; Rise       ; iclock          ;
;  oresult[24] ; iclock     ; 7.905  ; 7.905  ; Rise       ; iclock          ;
;  oresult[25] ; iclock     ; 7.985  ; 7.985  ; Rise       ; iclock          ;
;  oresult[26] ; iclock     ; 8.007  ; 8.007  ; Rise       ; iclock          ;
;  oresult[27] ; iclock     ; 7.406  ; 7.406  ; Rise       ; iclock          ;
;  oresult[28] ; iclock     ; 8.109  ; 8.109  ; Rise       ; iclock          ;
;  oresult[29] ; iclock     ; 8.080  ; 8.080  ; Rise       ; iclock          ;
;  oresult[30] ; iclock     ; 7.642  ; 7.642  ; Rise       ; iclock          ;
;  oresult[31] ; iclock     ; 7.422  ; 7.422  ; Rise       ; iclock          ;
; ounderflow   ; iclock     ; 7.412  ; 7.412  ; Rise       ; iclock          ;
; ozero        ; iclock     ; 10.358 ; 10.358 ; Rise       ; iclock          ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; onan         ; iclock     ; 7.213 ; 7.213 ; Rise       ; iclock          ;
; ooverflow    ; iclock     ; 7.427 ; 7.427 ; Rise       ; iclock          ;
; oresult[*]   ; iclock     ; 7.092 ; 7.092 ; Rise       ; iclock          ;
;  oresult[0]  ; iclock     ; 7.490 ; 7.490 ; Rise       ; iclock          ;
;  oresult[1]  ; iclock     ; 7.638 ; 7.638 ; Rise       ; iclock          ;
;  oresult[2]  ; iclock     ; 7.511 ; 7.511 ; Rise       ; iclock          ;
;  oresult[3]  ; iclock     ; 7.440 ; 7.440 ; Rise       ; iclock          ;
;  oresult[4]  ; iclock     ; 7.656 ; 7.656 ; Rise       ; iclock          ;
;  oresult[5]  ; iclock     ; 7.335 ; 7.335 ; Rise       ; iclock          ;
;  oresult[6]  ; iclock     ; 7.793 ; 7.793 ; Rise       ; iclock          ;
;  oresult[7]  ; iclock     ; 7.730 ; 7.730 ; Rise       ; iclock          ;
;  oresult[8]  ; iclock     ; 7.092 ; 7.092 ; Rise       ; iclock          ;
;  oresult[9]  ; iclock     ; 7.886 ; 7.886 ; Rise       ; iclock          ;
;  oresult[10] ; iclock     ; 7.694 ; 7.694 ; Rise       ; iclock          ;
;  oresult[11] ; iclock     ; 7.474 ; 7.474 ; Rise       ; iclock          ;
;  oresult[12] ; iclock     ; 7.177 ; 7.177 ; Rise       ; iclock          ;
;  oresult[13] ; iclock     ; 7.778 ; 7.778 ; Rise       ; iclock          ;
;  oresult[14] ; iclock     ; 8.017 ; 8.017 ; Rise       ; iclock          ;
;  oresult[15] ; iclock     ; 7.448 ; 7.448 ; Rise       ; iclock          ;
;  oresult[16] ; iclock     ; 7.851 ; 7.851 ; Rise       ; iclock          ;
;  oresult[17] ; iclock     ; 7.614 ; 7.614 ; Rise       ; iclock          ;
;  oresult[18] ; iclock     ; 8.191 ; 8.191 ; Rise       ; iclock          ;
;  oresult[19] ; iclock     ; 7.470 ; 7.470 ; Rise       ; iclock          ;
;  oresult[20] ; iclock     ; 7.404 ; 7.404 ; Rise       ; iclock          ;
;  oresult[21] ; iclock     ; 7.948 ; 7.948 ; Rise       ; iclock          ;
;  oresult[22] ; iclock     ; 7.406 ; 7.406 ; Rise       ; iclock          ;
;  oresult[23] ; iclock     ; 7.427 ; 7.427 ; Rise       ; iclock          ;
;  oresult[24] ; iclock     ; 7.905 ; 7.905 ; Rise       ; iclock          ;
;  oresult[25] ; iclock     ; 7.985 ; 7.985 ; Rise       ; iclock          ;
;  oresult[26] ; iclock     ; 8.007 ; 8.007 ; Rise       ; iclock          ;
;  oresult[27] ; iclock     ; 7.406 ; 7.406 ; Rise       ; iclock          ;
;  oresult[28] ; iclock     ; 8.109 ; 8.109 ; Rise       ; iclock          ;
;  oresult[29] ; iclock     ; 8.080 ; 8.080 ; Rise       ; iclock          ;
;  oresult[30] ; iclock     ; 7.642 ; 7.642 ; Rise       ; iclock          ;
;  oresult[31] ; iclock     ; 7.422 ; 7.422 ; Rise       ; iclock          ;
; ounderflow   ; iclock     ; 7.412 ; 7.412 ; Rise       ; iclock          ;
; ozero        ; iclock     ; 8.553 ; 8.553 ; Rise       ; iclock          ;
+--------------+------------+-------+-------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; iclock ; -1.308 ; -74.891       ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; iclock ; 0.237 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; iclock ; -1.380 ; -256.380             ;
+--------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iclock'                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.308 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 2.340      ;
; -1.277 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.013      ; 2.322      ;
; -1.260 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 2.292      ;
; -1.224 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[26] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 2.256      ;
; -1.209 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[23] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 2.241      ;
; -1.189 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 2.221      ;
; -1.135 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[29] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 2.167      ;
; -1.099 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 2.143      ;
; -1.078 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[30] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 2.110      ;
; -1.068 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.025      ; 2.125      ;
; -1.066 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[29] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 2.110      ;
; -1.051 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 2.095      ;
; -1.046 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[22]  ; iclock       ; iclock      ; 1.000        ; -0.025     ; 2.053      ;
; -1.035 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[29] ; iclock       ; iclock      ; 1.000        ; 0.025      ; 2.092      ;
; -1.031 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[28] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 2.075      ;
; -1.022 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[25]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 2.028      ;
; -1.022 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[27]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 2.028      ;
; -1.018 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[29] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 2.062      ;
; -1.017 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[23]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 2.023      ;
; -1.017 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[26]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 2.023      ;
; -1.016 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[24]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 2.022      ;
; -1.015 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[26] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 2.059      ;
; -1.014 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[26] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 2.058      ;
; -1.002 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[2]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[22]  ; iclock       ; iclock      ; 1.000        ; -0.025     ; 2.009      ;
; -1.000 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[23] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 2.044      ;
; -1.000 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[28] ; iclock       ; iclock      ; 1.000        ; 0.025      ; 2.057      ;
; -0.995 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[31] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 2.027      ;
; -0.994 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[27] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 2.038      ;
; -0.983 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[28] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 2.027      ;
; -0.983 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[26] ; iclock       ; iclock      ; 1.000        ; 0.025      ; 2.040      ;
; -0.982 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[26] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[29] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 2.026      ;
; -0.980 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 2.024      ;
; -0.978 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[2]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[25]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.984      ;
; -0.978 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[2]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[27]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.984      ;
; -0.973 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[2]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[23]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.979      ;
; -0.973 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[2]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[26]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.979      ;
; -0.972 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[2]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[24]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.978      ;
; -0.967 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[23] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[29] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 2.011      ;
; -0.967 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[3]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[22]  ; iclock       ; iclock      ; 1.000        ; -0.025     ; 1.974      ;
; -0.966 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[26] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 2.010      ;
; -0.963 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[27] ; iclock       ; iclock      ; 1.000        ; 0.025      ; 2.020      ;
; -0.959 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[32] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 1.991      ;
; -0.947 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[29] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.991      ;
; -0.947 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[26] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[28] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.991      ;
; -0.946 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[27] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.990      ;
; -0.945 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[0]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[22]  ; iclock       ; iclock      ; 1.000        ; -0.025     ; 1.952      ;
; -0.943 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[3]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[25]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.949      ;
; -0.943 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[3]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[27]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.949      ;
; -0.938 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[4]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[22]  ; iclock       ; iclock      ; 1.000        ; -0.025     ; 1.945      ;
; -0.938 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[3]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[23]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.944      ;
; -0.938 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[3]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[26]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.944      ;
; -0.937 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[3]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[24]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.943      ;
; -0.932 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[23] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[28] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.976      ;
; -0.930 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[26] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[26] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.974      ;
; -0.929 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[33] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 1.961      ;
; -0.928 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[25] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.972      ;
; -0.926 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[29] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.970      ;
; -0.921 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[0]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[25]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.927      ;
; -0.921 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[0]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[27]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.927      ;
; -0.916 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[0]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[23]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.922      ;
; -0.916 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[0]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[26]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.922      ;
; -0.915 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[0]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[24]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.921      ;
; -0.915 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[23] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[26] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.959      ;
; -0.914 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[4]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[25]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.920      ;
; -0.914 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[4]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[27]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.920      ;
; -0.912 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[28] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.956      ;
; -0.910 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[26] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[27] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.954      ;
; -0.909 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[4]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[23]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.915      ;
; -0.909 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[4]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[26]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.915      ;
; -0.908 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[4]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[24]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.914      ;
; -0.897 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[25] ; iclock       ; iclock      ; 1.000        ; 0.025      ; 1.954      ;
; -0.895 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[5]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[22]  ; iclock       ; iclock      ; 1.000        ; -0.025     ; 1.902      ;
; -0.895 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[26] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.939      ;
; -0.895 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[23] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[27] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.939      ;
; -0.893 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[29] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[29] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.937      ;
; -0.891 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[24] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.935      ;
; -0.888 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[17]                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[30]  ; iclock       ; iclock      ; 1.000        ; -0.025     ; 1.895      ;
; -0.886 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[34] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 1.918      ;
; -0.880 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[25] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.924      ;
; -0.879 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[28]  ; iclock       ; iclock      ; 1.000        ; -0.025     ; 1.886      ;
; -0.878 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[20]  ; iclock       ; iclock      ; 1.000        ; -0.025     ; 1.885      ;
; -0.878 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[29]  ; iclock       ; iclock      ; 1.000        ; -0.025     ; 1.885      ;
; -0.876 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[21]  ; iclock       ; iclock      ; 1.000        ; -0.025     ; 1.883      ;
; -0.875 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[27] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.919      ;
; -0.871 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[5]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[25]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.877      ;
; -0.871 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[5]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[27]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.877      ;
; -0.871 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[1]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[30]  ; iclock       ; iclock      ; 1.000        ; -0.025     ; 1.878      ;
; -0.869 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[30] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[30] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.913      ;
; -0.866 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[5]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[23]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.872      ;
; -0.866 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[5]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[26]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.872      ;
; -0.865 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[5]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[24]  ; iclock       ; iclock      ; 1.000        ; -0.026     ; 1.871      ;
; -0.864 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[35] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg  ; iclock       ; iclock      ; 1.000        ; 0.000      ; 1.896      ;
; -0.860 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[24] ; iclock       ; iclock      ; 1.000        ; 0.025      ; 1.917      ;
; -0.858 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[29] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[28] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.902      ;
; -0.851 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[6]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[22]  ; iclock       ; iclock      ; 1.000        ; -0.025     ; 1.858      ;
; -0.845 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[18]                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[30]  ; iclock       ; iclock      ; 1.000        ; -0.025     ; 1.852      ;
; -0.844 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[26] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[25] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.888      ;
; -0.843 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[24] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[23] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.887      ;
; -0.843 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[24] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.887      ;
; -0.841 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[29] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[26] ; iclock       ; iclock      ; 1.000        ; 0.012      ; 1.885      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iclock'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.237 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg1                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg2                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|int_or2_reg1                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|int_or_reg2                                                   ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg2                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg3                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg2                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg3                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg1                                                   ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg2                                                   ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exceed_upper_limit_reg1                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exceed_upper_limit_reg2                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[31]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg1                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg3                                                   ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg4                                                   ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg1                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg2                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[22]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[29] ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg4                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|overflow_reg                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.401      ;
; 0.287 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[5]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_reg                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.439      ;
; 0.298 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exceed_upper_limit_reg4                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|overflow_reg                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.450      ;
; 0.305 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[9]                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.457      ;
; 0.306 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[10]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.458      ;
; 0.324 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg1                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg2                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.476      ;
; 0.327 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[21]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[21]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg3                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[19]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[19]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.480      ;
; 0.331 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg3                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg4                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|equal_upper_limit_reg2                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|equal_upper_limit_reg3                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg1                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg2                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[15]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[15]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[1]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[1]                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.486      ;
; 0.337 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[0]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[0]                                         ; iclock       ; iclock      ; 0.000        ; -0.003     ; 0.486      ;
; 0.353 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[23]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[0]                                           ; iclock       ; iclock      ; 0.000        ; -0.001     ; 0.504      ;
; 0.357 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[26]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[3]                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[45] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[22]                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[4]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_reg                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_exceeder_reg                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|overflow_reg                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.511      ;
; 0.369 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[27]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[4]                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.521      ;
; 0.372 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[25]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[2]                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.524      ;
; 0.375 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|equal_upper_limit_reg3                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exceed_upper_limit_reg4                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|man_or_reg4                                                   ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|overflow_reg                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[24]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[1]                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec3r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[6]  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.530      ;
; 0.382 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exceed_upper_limit_reg3                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exceed_upper_limit_reg4                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec3r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[7]  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.535      ;
; 0.403 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[4]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[4]                                         ; iclock       ; iclock      ; 0.000        ; -0.003     ; 0.552      ;
; 0.403 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[3]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_reg                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.555      ;
; 0.406 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[19] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; iclock       ; iclock      ; 0.000        ; 0.033      ; 0.591      ;
; 0.408 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[3]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec3r1d    ; iclock       ; iclock      ; 0.000        ; 0.024      ; 0.584      ;
; 0.408 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[22]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[22]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.560      ;
; 0.409 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[20]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[20]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.561      ;
; 0.411 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[5]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[5]                                         ; iclock       ; iclock      ; 0.000        ; -0.003     ; 0.560      ;
; 0.413 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[1]  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; iclock       ; iclock      ; 0.000        ; 0.033      ; 0.598      ;
; 0.414 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[7]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[7]                                         ; iclock       ; iclock      ; 0.000        ; -0.003     ; 0.563      ;
; 0.420 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[0]                                         ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[0]  ; iclock       ; iclock      ; 0.000        ; -0.001     ; 0.571      ;
; 0.423 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[6]  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[22] ; iclock       ; iclock      ; 0.000        ; 0.024      ; 0.599      ;
; 0.424 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[5]  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[29] ; iclock       ; iclock      ; 0.000        ; 0.033      ; 0.609      ;
; 0.438 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[5]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[5]                                           ; iclock       ; iclock      ; 0.000        ; -0.010     ; 0.580      ;
; 0.441 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[28]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[5]                                           ; iclock       ; iclock      ; 0.000        ; -0.001     ; 0.592      ;
; 0.442 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[5]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; iclock       ; iclock      ; 0.000        ; -0.010     ; 0.584      ;
; 0.444 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[43] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[20]                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.596      ;
; 0.453 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[23]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[1]                                           ; iclock       ; iclock      ; 0.000        ; -0.001     ; 0.604      ;
; 0.457 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|int_or_reg3                                                   ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|man_or_reg4                                                   ; iclock       ; iclock      ; 0.000        ; 0.013      ; 0.622      ;
; 0.460 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[15]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|int_or1_reg1                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.612      ;
; 0.468 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[21] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[29] ; iclock       ; iclock      ; 0.000        ; 0.033      ; 0.653      ;
; 0.471 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|lowest_int_sel_reg                                            ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[31]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.623      ;
; 0.475 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg4                                                   ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[31]                                        ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.627      ;
; 0.478 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[1]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_reg                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.630      ;
; 0.486 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[8]  ; iclock       ; iclock      ; 0.000        ; 0.034      ; 0.672      ;
; 0.487 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[40] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[17]                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.639      ;
; 0.487 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[7]  ; iclock       ; iclock      ; 0.000        ; 0.034      ; 0.673      ;
; 0.493 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[23]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg1                                                   ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[6]  ; iclock       ; iclock      ; 0.000        ; 0.034      ; 0.680      ;
; 0.497 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[23]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg1                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.649      ;
; 0.499 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[2]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[2]  ; iclock       ; iclock      ; 0.000        ; -0.014     ; 0.637      ;
; 0.500 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[27] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[4]                                        ; iclock       ; iclock      ; 0.000        ; 0.012      ; 0.664      ;
; 0.501 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[23]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg1                                       ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.653      ;
; 0.504 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[5]                                         ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[8]  ; iclock       ; iclock      ; 0.000        ; -0.001     ; 0.655      ;
; 0.504 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[51] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[28]                                       ; iclock       ; iclock      ; 0.000        ; 0.048      ; 0.704      ;
; 0.505 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg2                                                   ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_or_reg3                                                   ; iclock       ; iclock      ; 0.000        ; 0.022      ; 0.679      ;
; 0.505 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[17] ; iclock       ; iclock      ; 0.000        ; 0.033      ; 0.690      ;
; 0.506 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[5]                                         ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[6]  ; iclock       ; iclock      ; 0.000        ; -0.001     ; 0.657      ;
; 0.507 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[27]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[5]                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg3                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg4                                                  ; iclock       ; iclock      ; 0.000        ; 0.022      ; 0.683      ;
; 0.510 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg2                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg3                                       ; iclock       ; iclock      ; 0.000        ; 0.022      ; 0.684      ;
; 0.510 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg2                                       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg3                                       ; iclock       ; iclock      ; 0.000        ; 0.022      ; 0.684      ;
; 0.510 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[16] ; iclock       ; iclock      ; 0.000        ; 0.033      ; 0.695      ;
; 0.510 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[25] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_rounded_reg[2]                                        ; iclock       ; iclock      ; 0.000        ; 0.012      ; 0.674      ;
; 0.510 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[25]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[3]                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.662      ;
; 0.513 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[14] ; iclock       ; iclock      ; 0.000        ; 0.033      ; 0.698      ;
; 0.514 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[18]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[18]                                        ; iclock       ; iclock      ; 0.000        ; -0.001     ; 0.665      ;
; 0.514 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[9]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[9]                                         ; iclock       ; iclock      ; 0.000        ; -0.003     ; 0.663      ;
; 0.515 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[6]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[6]                                         ; iclock       ; iclock      ; 0.000        ; -0.003     ; 0.664      ;
; 0.515 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec5r1d    ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[46] ; iclock       ; iclock      ; 0.000        ; 0.033      ; 0.700      ;
; 0.518 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[24]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[2]                                           ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.670      ;
; 0.520 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[0]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[0]                                           ; iclock       ; iclock      ; 0.000        ; -0.010     ; 0.662      ;
; 0.522 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[6]                                                  ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|int_or2_reg1                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.674      ;
; 0.522 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[20] ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[28] ; iclock       ; iclock      ; 0.000        ; 0.024      ; 0.698      ;
; 0.523 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[10]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[10] ; iclock       ; iclock      ; 0.000        ; -0.001     ; 0.674      ;
; 0.524 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|mantissa_input_reg[10]                                        ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[12] ; iclock       ; iclock      ; 0.000        ; -0.001     ; 0.675      ;
; 0.524 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[5]                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.676      ;
; 0.524 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[6]                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.676      ;
; 0.524 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[0]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|max_shift_reg                                                 ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.676      ;
; 0.525 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|dataa_reg[23]                                                 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|exp_and_reg1                                                  ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.677      ;
; 0.526 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[2]                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.678      ;
; 0.527 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|power2_value_reg[4]                                           ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sel_pipec4r1d    ; iclock       ; iclock      ; 0.000        ; -0.010     ; 0.669      ;
; 0.527 ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|sign_input_reg4                                               ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|integer_result_reg[1]                                         ; iclock       ; iclock      ; 0.000        ; 0.000      ; 0.679      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iclock'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; iclock ; Rise       ; iclock                                                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[0]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[0]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[1]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[1]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[2]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[2]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[3]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[3]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[4]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[4]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[5]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|added_power2_reg[5]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg1                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg1                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg2                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg2                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg3                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit1_reg3                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg1                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg1                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg2                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg2                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg3                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg3                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg4                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|below_lower_limit2_reg4                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper1d[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iclock ; Rise       ; cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_a4p:cvt_w_s_altfp_convert_a4p_component|cvt_w_s_altbarrel_shift_grf:altbarrel_shift6|sbit_piper2d[14] ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; idataa[*]   ; iclock     ; 2.167 ; 2.167 ; Rise       ; iclock          ;
;  idataa[0]  ; iclock     ; 1.955 ; 1.955 ; Rise       ; iclock          ;
;  idataa[1]  ; iclock     ; 2.111 ; 2.111 ; Rise       ; iclock          ;
;  idataa[2]  ; iclock     ; 1.804 ; 1.804 ; Rise       ; iclock          ;
;  idataa[3]  ; iclock     ; 1.991 ; 1.991 ; Rise       ; iclock          ;
;  idataa[4]  ; iclock     ; 2.014 ; 2.014 ; Rise       ; iclock          ;
;  idataa[5]  ; iclock     ; 1.854 ; 1.854 ; Rise       ; iclock          ;
;  idataa[6]  ; iclock     ; 1.836 ; 1.836 ; Rise       ; iclock          ;
;  idataa[7]  ; iclock     ; 2.029 ; 2.029 ; Rise       ; iclock          ;
;  idataa[8]  ; iclock     ; 2.028 ; 2.028 ; Rise       ; iclock          ;
;  idataa[9]  ; iclock     ; 1.898 ; 1.898 ; Rise       ; iclock          ;
;  idataa[10] ; iclock     ; 1.829 ; 1.829 ; Rise       ; iclock          ;
;  idataa[11] ; iclock     ; 1.849 ; 1.849 ; Rise       ; iclock          ;
;  idataa[12] ; iclock     ; 1.749 ; 1.749 ; Rise       ; iclock          ;
;  idataa[13] ; iclock     ; 1.833 ; 1.833 ; Rise       ; iclock          ;
;  idataa[14] ; iclock     ; 1.833 ; 1.833 ; Rise       ; iclock          ;
;  idataa[15] ; iclock     ; 1.916 ; 1.916 ; Rise       ; iclock          ;
;  idataa[16] ; iclock     ; 1.862 ; 1.862 ; Rise       ; iclock          ;
;  idataa[17] ; iclock     ; 1.776 ; 1.776 ; Rise       ; iclock          ;
;  idataa[18] ; iclock     ; 1.805 ; 1.805 ; Rise       ; iclock          ;
;  idataa[19] ; iclock     ; 2.030 ; 2.030 ; Rise       ; iclock          ;
;  idataa[20] ; iclock     ; 1.984 ; 1.984 ; Rise       ; iclock          ;
;  idataa[21] ; iclock     ; 2.013 ; 2.013 ; Rise       ; iclock          ;
;  idataa[22] ; iclock     ; 2.067 ; 2.067 ; Rise       ; iclock          ;
;  idataa[23] ; iclock     ; 2.167 ; 2.167 ; Rise       ; iclock          ;
;  idataa[24] ; iclock     ; 1.829 ; 1.829 ; Rise       ; iclock          ;
;  idataa[25] ; iclock     ; 2.094 ; 2.094 ; Rise       ; iclock          ;
;  idataa[26] ; iclock     ; 1.948 ; 1.948 ; Rise       ; iclock          ;
;  idataa[27] ; iclock     ; 2.092 ; 2.092 ; Rise       ; iclock          ;
;  idataa[28] ; iclock     ; 1.884 ; 1.884 ; Rise       ; iclock          ;
;  idataa[29] ; iclock     ; 1.846 ; 1.846 ; Rise       ; iclock          ;
;  idataa[30] ; iclock     ; 1.758 ; 1.758 ; Rise       ; iclock          ;
;  idataa[31] ; iclock     ; 1.931 ; 1.931 ; Rise       ; iclock          ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; idataa[*]   ; iclock     ; -1.629 ; -1.629 ; Rise       ; iclock          ;
;  idataa[0]  ; iclock     ; -1.835 ; -1.835 ; Rise       ; iclock          ;
;  idataa[1]  ; iclock     ; -1.991 ; -1.991 ; Rise       ; iclock          ;
;  idataa[2]  ; iclock     ; -1.684 ; -1.684 ; Rise       ; iclock          ;
;  idataa[3]  ; iclock     ; -1.871 ; -1.871 ; Rise       ; iclock          ;
;  idataa[4]  ; iclock     ; -1.894 ; -1.894 ; Rise       ; iclock          ;
;  idataa[5]  ; iclock     ; -1.734 ; -1.734 ; Rise       ; iclock          ;
;  idataa[6]  ; iclock     ; -1.716 ; -1.716 ; Rise       ; iclock          ;
;  idataa[7]  ; iclock     ; -1.909 ; -1.909 ; Rise       ; iclock          ;
;  idataa[8]  ; iclock     ; -1.908 ; -1.908 ; Rise       ; iclock          ;
;  idataa[9]  ; iclock     ; -1.778 ; -1.778 ; Rise       ; iclock          ;
;  idataa[10] ; iclock     ; -1.709 ; -1.709 ; Rise       ; iclock          ;
;  idataa[11] ; iclock     ; -1.729 ; -1.729 ; Rise       ; iclock          ;
;  idataa[12] ; iclock     ; -1.629 ; -1.629 ; Rise       ; iclock          ;
;  idataa[13] ; iclock     ; -1.713 ; -1.713 ; Rise       ; iclock          ;
;  idataa[14] ; iclock     ; -1.713 ; -1.713 ; Rise       ; iclock          ;
;  idataa[15] ; iclock     ; -1.796 ; -1.796 ; Rise       ; iclock          ;
;  idataa[16] ; iclock     ; -1.742 ; -1.742 ; Rise       ; iclock          ;
;  idataa[17] ; iclock     ; -1.656 ; -1.656 ; Rise       ; iclock          ;
;  idataa[18] ; iclock     ; -1.685 ; -1.685 ; Rise       ; iclock          ;
;  idataa[19] ; iclock     ; -1.910 ; -1.910 ; Rise       ; iclock          ;
;  idataa[20] ; iclock     ; -1.864 ; -1.864 ; Rise       ; iclock          ;
;  idataa[21] ; iclock     ; -1.893 ; -1.893 ; Rise       ; iclock          ;
;  idataa[22] ; iclock     ; -1.947 ; -1.947 ; Rise       ; iclock          ;
;  idataa[23] ; iclock     ; -2.047 ; -2.047 ; Rise       ; iclock          ;
;  idataa[24] ; iclock     ; -1.709 ; -1.709 ; Rise       ; iclock          ;
;  idataa[25] ; iclock     ; -1.974 ; -1.974 ; Rise       ; iclock          ;
;  idataa[26] ; iclock     ; -1.828 ; -1.828 ; Rise       ; iclock          ;
;  idataa[27] ; iclock     ; -1.972 ; -1.972 ; Rise       ; iclock          ;
;  idataa[28] ; iclock     ; -1.764 ; -1.764 ; Rise       ; iclock          ;
;  idataa[29] ; iclock     ; -1.726 ; -1.726 ; Rise       ; iclock          ;
;  idataa[30] ; iclock     ; -1.638 ; -1.638 ; Rise       ; iclock          ;
;  idataa[31] ; iclock     ; -1.811 ; -1.811 ; Rise       ; iclock          ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; onan         ; iclock     ; 4.087 ; 4.087 ; Rise       ; iclock          ;
; ooverflow    ; iclock     ; 4.182 ; 4.182 ; Rise       ; iclock          ;
; oresult[*]   ; iclock     ; 4.474 ; 4.474 ; Rise       ; iclock          ;
;  oresult[0]  ; iclock     ; 4.225 ; 4.225 ; Rise       ; iclock          ;
;  oresult[1]  ; iclock     ; 4.261 ; 4.261 ; Rise       ; iclock          ;
;  oresult[2]  ; iclock     ; 4.242 ; 4.242 ; Rise       ; iclock          ;
;  oresult[3]  ; iclock     ; 4.172 ; 4.172 ; Rise       ; iclock          ;
;  oresult[4]  ; iclock     ; 4.314 ; 4.314 ; Rise       ; iclock          ;
;  oresult[5]  ; iclock     ; 4.078 ; 4.078 ; Rise       ; iclock          ;
;  oresult[6]  ; iclock     ; 4.351 ; 4.351 ; Rise       ; iclock          ;
;  oresult[7]  ; iclock     ; 4.317 ; 4.317 ; Rise       ; iclock          ;
;  oresult[8]  ; iclock     ; 3.984 ; 3.984 ; Rise       ; iclock          ;
;  oresult[9]  ; iclock     ; 4.384 ; 4.384 ; Rise       ; iclock          ;
;  oresult[10] ; iclock     ; 4.311 ; 4.311 ; Rise       ; iclock          ;
;  oresult[11] ; iclock     ; 4.188 ; 4.188 ; Rise       ; iclock          ;
;  oresult[12] ; iclock     ; 4.035 ; 4.035 ; Rise       ; iclock          ;
;  oresult[13] ; iclock     ; 4.355 ; 4.355 ; Rise       ; iclock          ;
;  oresult[14] ; iclock     ; 4.474 ; 4.474 ; Rise       ; iclock          ;
;  oresult[15] ; iclock     ; 4.153 ; 4.153 ; Rise       ; iclock          ;
;  oresult[16] ; iclock     ; 4.304 ; 4.304 ; Rise       ; iclock          ;
;  oresult[17] ; iclock     ; 4.219 ; 4.219 ; Rise       ; iclock          ;
;  oresult[18] ; iclock     ; 4.470 ; 4.470 ; Rise       ; iclock          ;
;  oresult[19] ; iclock     ; 4.208 ; 4.208 ; Rise       ; iclock          ;
;  oresult[20] ; iclock     ; 4.126 ; 4.126 ; Rise       ; iclock          ;
;  oresult[21] ; iclock     ; 4.427 ; 4.427 ; Rise       ; iclock          ;
;  oresult[22] ; iclock     ; 4.147 ; 4.147 ; Rise       ; iclock          ;
;  oresult[23] ; iclock     ; 4.167 ; 4.167 ; Rise       ; iclock          ;
;  oresult[24] ; iclock     ; 4.391 ; 4.391 ; Rise       ; iclock          ;
;  oresult[25] ; iclock     ; 4.448 ; 4.448 ; Rise       ; iclock          ;
;  oresult[26] ; iclock     ; 4.453 ; 4.453 ; Rise       ; iclock          ;
;  oresult[27] ; iclock     ; 4.141 ; 4.141 ; Rise       ; iclock          ;
;  oresult[28] ; iclock     ; 4.415 ; 4.415 ; Rise       ; iclock          ;
;  oresult[29] ; iclock     ; 4.379 ; 4.379 ; Rise       ; iclock          ;
;  oresult[30] ; iclock     ; 4.258 ; 4.258 ; Rise       ; iclock          ;
;  oresult[31] ; iclock     ; 4.172 ; 4.172 ; Rise       ; iclock          ;
; ounderflow   ; iclock     ; 4.172 ; 4.172 ; Rise       ; iclock          ;
; ozero        ; iclock     ; 5.507 ; 5.507 ; Rise       ; iclock          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; onan         ; iclock     ; 4.087 ; 4.087 ; Rise       ; iclock          ;
; ooverflow    ; iclock     ; 4.182 ; 4.182 ; Rise       ; iclock          ;
; oresult[*]   ; iclock     ; 3.984 ; 3.984 ; Rise       ; iclock          ;
;  oresult[0]  ; iclock     ; 4.225 ; 4.225 ; Rise       ; iclock          ;
;  oresult[1]  ; iclock     ; 4.261 ; 4.261 ; Rise       ; iclock          ;
;  oresult[2]  ; iclock     ; 4.242 ; 4.242 ; Rise       ; iclock          ;
;  oresult[3]  ; iclock     ; 4.172 ; 4.172 ; Rise       ; iclock          ;
;  oresult[4]  ; iclock     ; 4.314 ; 4.314 ; Rise       ; iclock          ;
;  oresult[5]  ; iclock     ; 4.078 ; 4.078 ; Rise       ; iclock          ;
;  oresult[6]  ; iclock     ; 4.351 ; 4.351 ; Rise       ; iclock          ;
;  oresult[7]  ; iclock     ; 4.317 ; 4.317 ; Rise       ; iclock          ;
;  oresult[8]  ; iclock     ; 3.984 ; 3.984 ; Rise       ; iclock          ;
;  oresult[9]  ; iclock     ; 4.384 ; 4.384 ; Rise       ; iclock          ;
;  oresult[10] ; iclock     ; 4.311 ; 4.311 ; Rise       ; iclock          ;
;  oresult[11] ; iclock     ; 4.188 ; 4.188 ; Rise       ; iclock          ;
;  oresult[12] ; iclock     ; 4.035 ; 4.035 ; Rise       ; iclock          ;
;  oresult[13] ; iclock     ; 4.355 ; 4.355 ; Rise       ; iclock          ;
;  oresult[14] ; iclock     ; 4.474 ; 4.474 ; Rise       ; iclock          ;
;  oresult[15] ; iclock     ; 4.153 ; 4.153 ; Rise       ; iclock          ;
;  oresult[16] ; iclock     ; 4.304 ; 4.304 ; Rise       ; iclock          ;
;  oresult[17] ; iclock     ; 4.219 ; 4.219 ; Rise       ; iclock          ;
;  oresult[18] ; iclock     ; 4.470 ; 4.470 ; Rise       ; iclock          ;
;  oresult[19] ; iclock     ; 4.208 ; 4.208 ; Rise       ; iclock          ;
;  oresult[20] ; iclock     ; 4.126 ; 4.126 ; Rise       ; iclock          ;
;  oresult[21] ; iclock     ; 4.427 ; 4.427 ; Rise       ; iclock          ;
;  oresult[22] ; iclock     ; 4.147 ; 4.147 ; Rise       ; iclock          ;
;  oresult[23] ; iclock     ; 4.167 ; 4.167 ; Rise       ; iclock          ;
;  oresult[24] ; iclock     ; 4.391 ; 4.391 ; Rise       ; iclock          ;
;  oresult[25] ; iclock     ; 4.448 ; 4.448 ; Rise       ; iclock          ;
;  oresult[26] ; iclock     ; 4.453 ; 4.453 ; Rise       ; iclock          ;
;  oresult[27] ; iclock     ; 4.141 ; 4.141 ; Rise       ; iclock          ;
;  oresult[28] ; iclock     ; 4.415 ; 4.415 ; Rise       ; iclock          ;
;  oresult[29] ; iclock     ; 4.379 ; 4.379 ; Rise       ; iclock          ;
;  oresult[30] ; iclock     ; 4.258 ; 4.258 ; Rise       ; iclock          ;
;  oresult[31] ; iclock     ; 4.172 ; 4.172 ; Rise       ; iclock          ;
; ounderflow   ; iclock     ; 4.172 ; 4.172 ; Rise       ; iclock          ;
; ozero        ; iclock     ; 4.696 ; 4.696 ; Rise       ; iclock          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.838   ; 0.237 ; N/A      ; N/A     ; -1.380              ;
;  iclock          ; -3.838   ; 0.237 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -368.77  ; 0.0   ; 0.0      ; 0.0     ; -256.38             ;
;  iclock          ; -368.770 ; 0.000 ; N/A      ; N/A     ; -256.380            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; idataa[*]   ; iclock     ; 4.072 ; 4.072 ; Rise       ; iclock          ;
;  idataa[0]  ; iclock     ; 3.561 ; 3.561 ; Rise       ; iclock          ;
;  idataa[1]  ; iclock     ; 3.872 ; 3.872 ; Rise       ; iclock          ;
;  idataa[2]  ; iclock     ; 3.334 ; 3.334 ; Rise       ; iclock          ;
;  idataa[3]  ; iclock     ; 3.683 ; 3.683 ; Rise       ; iclock          ;
;  idataa[4]  ; iclock     ; 3.709 ; 3.709 ; Rise       ; iclock          ;
;  idataa[5]  ; iclock     ; 3.372 ; 3.372 ; Rise       ; iclock          ;
;  idataa[6]  ; iclock     ; 3.348 ; 3.348 ; Rise       ; iclock          ;
;  idataa[7]  ; iclock     ; 3.790 ; 3.790 ; Rise       ; iclock          ;
;  idataa[8]  ; iclock     ; 3.792 ; 3.792 ; Rise       ; iclock          ;
;  idataa[9]  ; iclock     ; 3.490 ; 3.490 ; Rise       ; iclock          ;
;  idataa[10] ; iclock     ; 3.364 ; 3.364 ; Rise       ; iclock          ;
;  idataa[11] ; iclock     ; 3.395 ; 3.395 ; Rise       ; iclock          ;
;  idataa[12] ; iclock     ; 3.243 ; 3.243 ; Rise       ; iclock          ;
;  idataa[13] ; iclock     ; 3.371 ; 3.371 ; Rise       ; iclock          ;
;  idataa[14] ; iclock     ; 3.361 ; 3.361 ; Rise       ; iclock          ;
;  idataa[15] ; iclock     ; 3.488 ; 3.488 ; Rise       ; iclock          ;
;  idataa[16] ; iclock     ; 3.404 ; 3.404 ; Rise       ; iclock          ;
;  idataa[17] ; iclock     ; 3.283 ; 3.283 ; Rise       ; iclock          ;
;  idataa[18] ; iclock     ; 3.321 ; 3.321 ; Rise       ; iclock          ;
;  idataa[19] ; iclock     ; 3.767 ; 3.767 ; Rise       ; iclock          ;
;  idataa[20] ; iclock     ; 3.678 ; 3.678 ; Rise       ; iclock          ;
;  idataa[21] ; iclock     ; 3.715 ; 3.715 ; Rise       ; iclock          ;
;  idataa[22] ; iclock     ; 3.790 ; 3.790 ; Rise       ; iclock          ;
;  idataa[23] ; iclock     ; 4.072 ; 4.072 ; Rise       ; iclock          ;
;  idataa[24] ; iclock     ; 3.418 ; 3.418 ; Rise       ; iclock          ;
;  idataa[25] ; iclock     ; 3.872 ; 3.872 ; Rise       ; iclock          ;
;  idataa[26] ; iclock     ; 3.562 ; 3.562 ; Rise       ; iclock          ;
;  idataa[27] ; iclock     ; 3.887 ; 3.887 ; Rise       ; iclock          ;
;  idataa[28] ; iclock     ; 3.458 ; 3.458 ; Rise       ; iclock          ;
;  idataa[29] ; iclock     ; 3.436 ; 3.436 ; Rise       ; iclock          ;
;  idataa[30] ; iclock     ; 3.250 ; 3.250 ; Rise       ; iclock          ;
;  idataa[31] ; iclock     ; 3.546 ; 3.546 ; Rise       ; iclock          ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; idataa[*]   ; iclock     ; -1.629 ; -1.629 ; Rise       ; iclock          ;
;  idataa[0]  ; iclock     ; -1.835 ; -1.835 ; Rise       ; iclock          ;
;  idataa[1]  ; iclock     ; -1.991 ; -1.991 ; Rise       ; iclock          ;
;  idataa[2]  ; iclock     ; -1.684 ; -1.684 ; Rise       ; iclock          ;
;  idataa[3]  ; iclock     ; -1.871 ; -1.871 ; Rise       ; iclock          ;
;  idataa[4]  ; iclock     ; -1.894 ; -1.894 ; Rise       ; iclock          ;
;  idataa[5]  ; iclock     ; -1.734 ; -1.734 ; Rise       ; iclock          ;
;  idataa[6]  ; iclock     ; -1.716 ; -1.716 ; Rise       ; iclock          ;
;  idataa[7]  ; iclock     ; -1.909 ; -1.909 ; Rise       ; iclock          ;
;  idataa[8]  ; iclock     ; -1.908 ; -1.908 ; Rise       ; iclock          ;
;  idataa[9]  ; iclock     ; -1.778 ; -1.778 ; Rise       ; iclock          ;
;  idataa[10] ; iclock     ; -1.709 ; -1.709 ; Rise       ; iclock          ;
;  idataa[11] ; iclock     ; -1.729 ; -1.729 ; Rise       ; iclock          ;
;  idataa[12] ; iclock     ; -1.629 ; -1.629 ; Rise       ; iclock          ;
;  idataa[13] ; iclock     ; -1.713 ; -1.713 ; Rise       ; iclock          ;
;  idataa[14] ; iclock     ; -1.713 ; -1.713 ; Rise       ; iclock          ;
;  idataa[15] ; iclock     ; -1.796 ; -1.796 ; Rise       ; iclock          ;
;  idataa[16] ; iclock     ; -1.742 ; -1.742 ; Rise       ; iclock          ;
;  idataa[17] ; iclock     ; -1.656 ; -1.656 ; Rise       ; iclock          ;
;  idataa[18] ; iclock     ; -1.685 ; -1.685 ; Rise       ; iclock          ;
;  idataa[19] ; iclock     ; -1.910 ; -1.910 ; Rise       ; iclock          ;
;  idataa[20] ; iclock     ; -1.864 ; -1.864 ; Rise       ; iclock          ;
;  idataa[21] ; iclock     ; -1.893 ; -1.893 ; Rise       ; iclock          ;
;  idataa[22] ; iclock     ; -1.947 ; -1.947 ; Rise       ; iclock          ;
;  idataa[23] ; iclock     ; -2.047 ; -2.047 ; Rise       ; iclock          ;
;  idataa[24] ; iclock     ; -1.709 ; -1.709 ; Rise       ; iclock          ;
;  idataa[25] ; iclock     ; -1.974 ; -1.974 ; Rise       ; iclock          ;
;  idataa[26] ; iclock     ; -1.828 ; -1.828 ; Rise       ; iclock          ;
;  idataa[27] ; iclock     ; -1.972 ; -1.972 ; Rise       ; iclock          ;
;  idataa[28] ; iclock     ; -1.764 ; -1.764 ; Rise       ; iclock          ;
;  idataa[29] ; iclock     ; -1.726 ; -1.726 ; Rise       ; iclock          ;
;  idataa[30] ; iclock     ; -1.638 ; -1.638 ; Rise       ; iclock          ;
;  idataa[31] ; iclock     ; -1.811 ; -1.811 ; Rise       ; iclock          ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; onan         ; iclock     ; 7.213  ; 7.213  ; Rise       ; iclock          ;
; ooverflow    ; iclock     ; 7.427  ; 7.427  ; Rise       ; iclock          ;
; oresult[*]   ; iclock     ; 8.191  ; 8.191  ; Rise       ; iclock          ;
;  oresult[0]  ; iclock     ; 7.490  ; 7.490  ; Rise       ; iclock          ;
;  oresult[1]  ; iclock     ; 7.638  ; 7.638  ; Rise       ; iclock          ;
;  oresult[2]  ; iclock     ; 7.511  ; 7.511  ; Rise       ; iclock          ;
;  oresult[3]  ; iclock     ; 7.440  ; 7.440  ; Rise       ; iclock          ;
;  oresult[4]  ; iclock     ; 7.656  ; 7.656  ; Rise       ; iclock          ;
;  oresult[5]  ; iclock     ; 7.335  ; 7.335  ; Rise       ; iclock          ;
;  oresult[6]  ; iclock     ; 7.793  ; 7.793  ; Rise       ; iclock          ;
;  oresult[7]  ; iclock     ; 7.730  ; 7.730  ; Rise       ; iclock          ;
;  oresult[8]  ; iclock     ; 7.092  ; 7.092  ; Rise       ; iclock          ;
;  oresult[9]  ; iclock     ; 7.886  ; 7.886  ; Rise       ; iclock          ;
;  oresult[10] ; iclock     ; 7.694  ; 7.694  ; Rise       ; iclock          ;
;  oresult[11] ; iclock     ; 7.474  ; 7.474  ; Rise       ; iclock          ;
;  oresult[12] ; iclock     ; 7.177  ; 7.177  ; Rise       ; iclock          ;
;  oresult[13] ; iclock     ; 7.778  ; 7.778  ; Rise       ; iclock          ;
;  oresult[14] ; iclock     ; 8.017  ; 8.017  ; Rise       ; iclock          ;
;  oresult[15] ; iclock     ; 7.448  ; 7.448  ; Rise       ; iclock          ;
;  oresult[16] ; iclock     ; 7.851  ; 7.851  ; Rise       ; iclock          ;
;  oresult[17] ; iclock     ; 7.614  ; 7.614  ; Rise       ; iclock          ;
;  oresult[18] ; iclock     ; 8.191  ; 8.191  ; Rise       ; iclock          ;
;  oresult[19] ; iclock     ; 7.470  ; 7.470  ; Rise       ; iclock          ;
;  oresult[20] ; iclock     ; 7.404  ; 7.404  ; Rise       ; iclock          ;
;  oresult[21] ; iclock     ; 7.948  ; 7.948  ; Rise       ; iclock          ;
;  oresult[22] ; iclock     ; 7.406  ; 7.406  ; Rise       ; iclock          ;
;  oresult[23] ; iclock     ; 7.427  ; 7.427  ; Rise       ; iclock          ;
;  oresult[24] ; iclock     ; 7.905  ; 7.905  ; Rise       ; iclock          ;
;  oresult[25] ; iclock     ; 7.985  ; 7.985  ; Rise       ; iclock          ;
;  oresult[26] ; iclock     ; 8.007  ; 8.007  ; Rise       ; iclock          ;
;  oresult[27] ; iclock     ; 7.406  ; 7.406  ; Rise       ; iclock          ;
;  oresult[28] ; iclock     ; 8.109  ; 8.109  ; Rise       ; iclock          ;
;  oresult[29] ; iclock     ; 8.080  ; 8.080  ; Rise       ; iclock          ;
;  oresult[30] ; iclock     ; 7.642  ; 7.642  ; Rise       ; iclock          ;
;  oresult[31] ; iclock     ; 7.422  ; 7.422  ; Rise       ; iclock          ;
; ounderflow   ; iclock     ; 7.412  ; 7.412  ; Rise       ; iclock          ;
; ozero        ; iclock     ; 10.358 ; 10.358 ; Rise       ; iclock          ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; onan         ; iclock     ; 4.087 ; 4.087 ; Rise       ; iclock          ;
; ooverflow    ; iclock     ; 4.182 ; 4.182 ; Rise       ; iclock          ;
; oresult[*]   ; iclock     ; 3.984 ; 3.984 ; Rise       ; iclock          ;
;  oresult[0]  ; iclock     ; 4.225 ; 4.225 ; Rise       ; iclock          ;
;  oresult[1]  ; iclock     ; 4.261 ; 4.261 ; Rise       ; iclock          ;
;  oresult[2]  ; iclock     ; 4.242 ; 4.242 ; Rise       ; iclock          ;
;  oresult[3]  ; iclock     ; 4.172 ; 4.172 ; Rise       ; iclock          ;
;  oresult[4]  ; iclock     ; 4.314 ; 4.314 ; Rise       ; iclock          ;
;  oresult[5]  ; iclock     ; 4.078 ; 4.078 ; Rise       ; iclock          ;
;  oresult[6]  ; iclock     ; 4.351 ; 4.351 ; Rise       ; iclock          ;
;  oresult[7]  ; iclock     ; 4.317 ; 4.317 ; Rise       ; iclock          ;
;  oresult[8]  ; iclock     ; 3.984 ; 3.984 ; Rise       ; iclock          ;
;  oresult[9]  ; iclock     ; 4.384 ; 4.384 ; Rise       ; iclock          ;
;  oresult[10] ; iclock     ; 4.311 ; 4.311 ; Rise       ; iclock          ;
;  oresult[11] ; iclock     ; 4.188 ; 4.188 ; Rise       ; iclock          ;
;  oresult[12] ; iclock     ; 4.035 ; 4.035 ; Rise       ; iclock          ;
;  oresult[13] ; iclock     ; 4.355 ; 4.355 ; Rise       ; iclock          ;
;  oresult[14] ; iclock     ; 4.474 ; 4.474 ; Rise       ; iclock          ;
;  oresult[15] ; iclock     ; 4.153 ; 4.153 ; Rise       ; iclock          ;
;  oresult[16] ; iclock     ; 4.304 ; 4.304 ; Rise       ; iclock          ;
;  oresult[17] ; iclock     ; 4.219 ; 4.219 ; Rise       ; iclock          ;
;  oresult[18] ; iclock     ; 4.470 ; 4.470 ; Rise       ; iclock          ;
;  oresult[19] ; iclock     ; 4.208 ; 4.208 ; Rise       ; iclock          ;
;  oresult[20] ; iclock     ; 4.126 ; 4.126 ; Rise       ; iclock          ;
;  oresult[21] ; iclock     ; 4.427 ; 4.427 ; Rise       ; iclock          ;
;  oresult[22] ; iclock     ; 4.147 ; 4.147 ; Rise       ; iclock          ;
;  oresult[23] ; iclock     ; 4.167 ; 4.167 ; Rise       ; iclock          ;
;  oresult[24] ; iclock     ; 4.391 ; 4.391 ; Rise       ; iclock          ;
;  oresult[25] ; iclock     ; 4.448 ; 4.448 ; Rise       ; iclock          ;
;  oresult[26] ; iclock     ; 4.453 ; 4.453 ; Rise       ; iclock          ;
;  oresult[27] ; iclock     ; 4.141 ; 4.141 ; Rise       ; iclock          ;
;  oresult[28] ; iclock     ; 4.415 ; 4.415 ; Rise       ; iclock          ;
;  oresult[29] ; iclock     ; 4.379 ; 4.379 ; Rise       ; iclock          ;
;  oresult[30] ; iclock     ; 4.258 ; 4.258 ; Rise       ; iclock          ;
;  oresult[31] ; iclock     ; 4.172 ; 4.172 ; Rise       ; iclock          ;
; ounderflow   ; iclock     ; 4.172 ; 4.172 ; Rise       ; iclock          ;
; ozero        ; iclock     ; 4.696 ; 4.696 ; Rise       ; iclock          ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iclock     ; iclock   ; 3626     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iclock     ; iclock   ; 3626     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 67    ; 67   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Oct  9 16:13:39 2017
Info: Command: quartus_sta FPALU -c FPALU
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name iclock iclock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.838
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.838      -368.770 iclock 
Info (332146): Worst-case hold slack is 0.516
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.516         0.000 iclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380      -256.380 iclock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.308
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.308       -74.891 iclock 
Info (332146): Worst-case hold slack is 0.237
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.237         0.000 iclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380      -256.380 iclock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 309 megabytes
    Info: Processing ended: Mon Oct  9 16:13:40 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


