#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Oct  6 19:40:46 2021
# Process ID: 11832
# Current directory: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17788 C:\Users\Caetano\Desktop\PED1\Semana 11\somadorsub\somadorsub\somador\somador.xpr
# Log file: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/vivado.log
# Journal file: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.047 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'somasub4_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj somasub4_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'somasub4_tb'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.047 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.sim/sim_1/behav/xsim'
"xelab -wto c68969ed815f42fbaa2f9ccb69cbcbb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot somasub4_tb_behav xil_defaultlib.somasub4_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c68969ed815f42fbaa2f9ccb69cbcbb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot somasub4_tb_behav xil_defaultlib.somasub4_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3290] entity port 'a' does not match with type std_logic_vector of component port [C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sources_1/new/somasub4.vhd:16]
ERROR: [VRFC 10-3290] entity port 'b' does not match with type std_logic_vector of component port [C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sources_1/new/somasub4.vhd:17]
ERROR: [VRFC 10-3290] entity port 's' does not match with type std_logic_vector of component port [C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sources_1/new/somasub4.vhd:20]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit somasub4_tb in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.047 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'somasub4_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj somasub4_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sources_1/new/somasub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'somasub'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sources_1/new/somasub4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'somasub4'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.047 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.sim/sim_1/behav/xsim'
"xelab -wto c68969ed815f42fbaa2f9ccb69cbcbb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot somasub4_tb_behav xil_defaultlib.somasub4_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c68969ed815f42fbaa2f9ccb69cbcbb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot somasub4_tb_behav xil_defaultlib.somasub4_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.somasub [somasub_default]
Compiling architecture behavioral of entity xil_defaultlib.somasub4 [somasub4_default]
Compiling architecture behavioral of entity xil_defaultlib.somasub4_tb
Built simulation snapshot somasub4_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Caetano/Desktop/PED1/Semana -notrace
couldn't read file "C:/Users/Caetano/Desktop/PED1/Semana": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  6 20:12:28 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "somasub4_tb_behav -key {Behavioral:sim_1:Functional:somasub4_tb} -tclbatch {somasub4_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source somasub4_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Caso 2: 6 + 5 ? 6 Overflow (1011
Time: 100 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 3: 5 + -2 ? 3 (0011)
Time: 200 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 8: -5 + 3 ? -2 (1110)
Time: 300 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 11: -5 + -6 ? 5 Overflow(1011) Overflow
Time: 400 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 12: 5 - 3 ? 2 (1011)
Time: 500 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 15: 5 - -2 ? 7 (1011)
Time: 600 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 18: -6 - 7 ? 3 Overflow (1011)
Time: 700 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 2: 6 + 5 ? 6 Overflow (1011
Time: 800 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 3: 5 + -2 ? 3 (0011)
Time: 900 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 8: -5 + 3 ? -2 (1110)
Time: 1 us  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.047 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'somasub4_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1000.047 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 ns
Error: Caso 2: 6 + 5 ? 6 Overflow (1011
Time: 100 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 3: 5 + -2 ? 3 (0011)
Time: 200 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 8: -5 + 3 ? -2 (1110)
Time: 300 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 11: -5 + -6 ? 5 Overflow(1011) Overflow
Time: 400 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 12: 5 - 3 ? 2 (1011)
Time: 500 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 15: 5 - -2 ? 7 (1011)
Time: 600 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
Error: Caso 18: -6 - 7 ? 3 Overflow (1011)
Time: 700 ns  Iteration: 0  Process: /somasub4_tb/line__25  File: C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somador.srcs/sim_1/imports/somador/somasub4_tb.vhd
save_wave_config {C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somasub4_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somasub4_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/Caetano/Desktop/PED1/Semana 11/somadorsub/somadorsub/somador/somasub4_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.047 ; gain = 0.000
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  6 20:23:26 2021...
