

================================================================
== Vitis HLS Report for 'run_head_group'
================================================================
* Date:           Mon Nov 24 22:56:58 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        run_head_group
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.606 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        7|  50.000 ns|  70.000 ns|    6|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:10]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i46 %head_ctx_ref, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i46 %head_ctx_ref"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i140 %res"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i140 %res, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_idx"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_idx, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %group_idx"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_idx, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %reset_resources"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reset_resources, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_ready"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_ready, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dma_done"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dma_done, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_ready"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_ready, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_done"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_done, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_ready"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_ready, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_done"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_done, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_start"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_start, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_addr_sel"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_addr_sel, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_layer"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_layer, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_head"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_head, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_tile"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_tile, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_start"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_start, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compute_op"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compute_op, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_start"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_start, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %requant_op"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %requant_op, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%compute_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_done" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 51 'read' 'compute_done_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%compute_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_ready" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 52 'read' 'compute_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%reset_resources_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %reset_resources" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 53 'read' 'reset_resources_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%group_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %group_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 54 'read' 'group_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 55 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%res_read = read i140 @_ssdm_op_Read.ap_auto.i140P0A, i140 %res" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:46]   --->   Operation 56 'read' 'res_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.49ns)   --->   "%select_ln40 = select i1 %reset_resources_read, i140 5444517869467364834075230244500712456190, i140 %res_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:40]   --->   Operation 57 'select' 'select_ln40' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%br_ln46 = br i1 %compute_done_read, void %if.end19_ifconv, void %land.lhs.true" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:46]   --->   Operation 58 'br' 'br_ln46' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %select_ln40, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:46]   --->   Operation 59 'bitselect' 'tmp' <Predicate = (compute_done_read)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln46 = br i1 %tmp, void %if.end19_ifconv, void %if.then9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:46]   --->   Operation 60 'br' 'br_ln46' <Predicate = (compute_done_read)> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i140.i32.i32, i140 %select_ln40, i32 42, i32 48" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:47]   --->   Operation 61 'partselect' 'trunc_ln1' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i7 %trunc_ln1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:47]   --->   Operation 62 'zext' 'zext_ln47' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%head_ctx_ref_addr = getelementptr i46 %head_ctx_ref, i64 0, i64 %zext_ln47" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:48]   --->   Operation 63 'getelementptr' 'head_ctx_ref_addr' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.67ns)   --->   "%head_ctx_ref_load = load i3 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:48]   --->   Operation 64 'load' 'head_ctx_ref_load' <Predicate = (compute_done_read & tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 65 [1/2] ( I:0.67ns O:0.67ns )   --->   "%head_ctx_ref_load = load i3 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:48]   --->   Operation 65 'load' 'head_ctx_ref_load' <Predicate = (compute_done_read & tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %head_ctx_ref_load, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:48]   --->   Operation 66 'bitselect' 'tmp_1' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i46 %head_ctx_ref_load" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:48]   --->   Operation 67 'trunc' 'trunc_ln48' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i44, i1 %tmp_1, i1 1, i44 %trunc_ln48" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:48]   --->   Operation 68 'bitconcatenate' 'or_ln' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln48 = store i46 %or_ln, i3 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:48]   --->   Operation 69 'store' 'store_ln48' <Predicate = (compute_done_read & tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_2 : Operation 70 [1/1] (0.77ns)   --->   "%add_ln50 = add i7 %trunc_ln1, i7 90" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:50]   --->   Operation 70 'add' 'add_ln50' <Predicate = (compute_done_read & tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i7 %add_ln50" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:50]   --->   Operation 71 'zext' 'zext_ln50' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.73ns)   --->   "%shl_ln50 = shl i98 1, i98 %zext_ln50" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:50]   --->   Operation 72 'shl' 'shl_ln50' <Predicate = (compute_done_read & tmp)> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln52)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i98.i32.i32, i98 %shl_ln50, i32 82, i32 97" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52]   --->   Operation 73 'partselect' 'tmp_2' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln52)   --->   "%trunc_ln52 = trunc i98 %shl_ln50" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52]   --->   Operation 74 'trunc' 'trunc_ln52' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln52)   --->   "%and_ln = bitconcatenate i98 @_ssdm_op_BitConcatenate.i98.i16.i41.i41, i16 %tmp_2, i41 0, i41 %trunc_ln52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52]   --->   Operation 75 'bitconcatenate' 'and_ln' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln52)   --->   "%zext_ln52 = zext i98 %and_ln" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52]   --->   Operation 76 'zext' 'zext_ln52' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln52)   --->   "%xor_ln52 = xor i100 %zext_ln52, i100 950733114467893594804851834879" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52]   --->   Operation 77 'xor' 'xor_ln52' <Predicate = (compute_done_read & tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln52)   --->   "%sext_ln52 = sext i100 %xor_ln52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52]   --->   Operation 78 'sext' 'sext_ln52' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln52 = and i140 %sext_ln52, i140 %select_ln40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52]   --->   Operation 79 'and' 'and_ln52' <Predicate = (compute_done_read & tmp)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i66 @_ssdm_op_PartSelect.i66.i140.i32.i32, i140 %and_ln52, i32 74, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52]   --->   Operation 80 'partselect' 'tmp_4' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = trunc i140 %and_ln52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52]   --->   Operation 81 'trunc' 'trunc_ln52_1' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i66.i32.i42, i66 %tmp_4, i32 4294967295, i42 %trunc_ln52_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52]   --->   Operation 82 'bitconcatenate' 'or_ln1' <Predicate = (compute_done_read & tmp)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%br_ln54 = br void %if.end19_ifconv" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:54]   --->   Operation 83 'br' 'br_ln54' <Predicate = (compute_done_read & tmp)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i32 %group_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:56]   --->   Operation 84 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%head_base = shl i32 %group_idx_read, i32 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:56]   --->   Operation 85 'shl' 'head_base' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %group_idx_read, i32 2, i32 30" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:63]   --->   Operation 86 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.98ns)   --->   "%icmp_ln63 = icmp_sgt  i29 %tmp_5, i29 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:63]   --->   Operation 87 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i32 %head_base" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 88 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.01ns)   --->   "%add_ln67 = add i33 %sext_ln67, i33 90" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 89 'add' 'add_ln67' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i33 %add_ln67" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 90 'sext' 'sext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i64 %sext_ln67_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 91 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.53ns)   --->   "%shl_ln67 = shl i140 1, i140 %zext_ln67_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 92 'shl' 'shl_ln67' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%head_idx = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln56, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:62]   --->   Operation 93 'bitconcatenate' 'head_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i32 %head_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 94 'sext' 'sext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.01ns)   --->   "%add_ln67_1 = add i33 %sext_ln67_2, i33 90" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 95 'add' 'add_ln67_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln67_3 = sext i33 %add_ln67_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 96 'sext' 'sext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i64 %sext_ln67_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 97 'zext' 'zext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.53ns)   --->   "%shl_ln67_1 = shl i140 1, i140 %zext_ln67_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 98 'shl' 'shl_ln67_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node res_flag_5)   --->   "%res_flag_1 = phi i1 1, void %if.then9, i1 %reset_resources_read, void %land.lhs.true, i1 %reset_resources_read, void %entry" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 99 'phi' 'res_flag_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node res_new_4)   --->   "%res_new_1 = phi i140 %or_ln1, void %if.then9, i140 5444517869467364834075230244500712456190, void %land.lhs.true, i140 5444517869467364834075230244500712456190, void %entry" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52]   --->   Operation 100 'phi' 'res_new_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%res_loc_1 = phi i140 %or_ln1, void %if.then9, i140 %select_ln40, void %land.lhs.true, i140 %select_ln40, void %entry" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52]   --->   Operation 101 'phi' 'res_loc_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %res_loc_1, i32 98" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:59]   --->   Operation 102 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.28ns)   --->   "%or_ln63 = or i1 %icmp_ln63, i1 %tmp_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:63]   --->   Operation 103 'or' 'or_ln63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i32 %head_base" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 104 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_1)   --->   "%xor_ln67 = xor i140 %shl_ln67, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 105 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node res_flag_5)   --->   "%not_or_ln63 = xor i1 %or_ln63, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:63]   --->   Operation 106 'xor' 'not_or_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node res_flag_5)   --->   "%res_flag_2 = or i1 %res_flag_1, i1 %not_or_ln63" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 107 'or' 'res_flag_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_1)   --->   "%and_ln67 = select i1 %or_ln63, i140 1393796574908163946345982392040522594123775, i140 %xor_ln67" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:63]   --->   Operation 108 'select' 'and_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_1)   --->   "%empty = and i140 %res_loc_1, i140 %and_ln67" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52]   --->   Operation 109 'and' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i32 %head_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 110 'zext' 'zext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_1)   --->   "%xor_ln67_1 = xor i140 %shl_ln67_1, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 111 'xor' 'xor_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.49ns) (out node of the LUT)   --->   "%and_ln67_1 = and i140 %empty, i140 %xor_ln67_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67]   --->   Operation 112 'and' 'and_ln67_1' <Predicate = true> <Delay = 0.49> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node res_new_4)   --->   "%res_new_3 = select i1 %or_ln63, i140 %res_new_1, i140 %and_ln67_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:63]   --->   Operation 113 'select' 'res_new_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.49ns)   --->   "%empty_13 = select i1 %or_ln63, i140 %res_loc_1, i140 %and_ln67_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:63]   --->   Operation 114 'select' 'empty_13' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_13, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:70]   --->   Operation 115 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_13, i32 98" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:70]   --->   Operation 116 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln78)   --->   "%xor_ln70 = xor i1 %tmp_8, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:70]   --->   Operation 117 'xor' 'xor_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln78)   --->   "%xor_ln70_1 = xor i1 %tmp_6, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:70]   --->   Operation 118 'xor' 'xor_ln70_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln74_2)   --->   "%xor_ln74 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:74]   --->   Operation 119 'xor' 'xor_ln74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln74_2)   --->   "%or_ln74 = or i1 %tmp_6, i1 %xor_ln74" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:74]   --->   Operation 120 'or' 'or_ln74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln74_2)   --->   "%or_ln74_1 = or i1 %tmp_8, i1 %icmp_ln63" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:74]   --->   Operation 121 'or' 'or_ln74_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln74_2 = or i1 %or_ln74_1, i1 %or_ln74" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:74]   --->   Operation 122 'or' 'or_ln74_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln78)   --->   "%and_ln74_1 = and i1 %compute_ready_read, i1 %xor_ln70" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:74]   --->   Operation 123 'and' 'and_ln74_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln78)   --->   "%and_ln74_2 = and i1 %icmp_ln63, i1 %xor_ln70_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:74]   --->   Operation 124 'and' 'and_ln74_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln78)   --->   "%and_ln74 = and i1 %and_ln74_2, i1 %and_ln74_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:74]   --->   Operation 125 'and' 'and_ln74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (1.01ns)   --->   "%add_ln78 = add i33 %sext_ln67, i33 82" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 126 'add' 'add_ln78' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i33 %add_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 127 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i64 %sext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 128 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.51ns)   --->   "%lshr_ln78 = lshr i140 %empty_13, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 129 'lshr' 'lshr_ln78' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i140 %lshr_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 130 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln80)   --->   "%xor_ln80 = xor i140 %shl_ln67, i140 1393796574907847033695925334690148418322431" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:80]   --->   Operation 131 'xor' 'xor_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln80)   --->   "%and_ln80 = and i140 %empty_13, i140 %xor_ln80" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:80]   --->   Operation 132 'and' 'and_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.35ns) (out node of the LUT)   --->   "%or_ln80 = or i140 %and_ln80, i140 %shl_ln67" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:80]   --->   Operation 133 'or' 'or_ln80' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i41 @_ssdm_op_PartSelect.i41.i140.i32.i32, i140 %or_ln80, i32 99, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:80]   --->   Operation 134 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i140 %or_ln80" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:80]   --->   Operation 135 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln80_1 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i41.i1.i98, i41 %tmp_7, i1 1, i98 %trunc_ln80" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:80]   --->   Operation 136 'bitconcatenate' 'or_ln80_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln78)   --->   "%xor_ln78 = xor i1 %trunc_ln78, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 137 'xor' 'xor_ln78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln78 = or i1 %or_ln74_2, i1 %xor_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 138 'or' 'or_ln78' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node not_sel_tmp1)   --->   "%or_ln74_2_not = xor i1 %or_ln74_2, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:74]   --->   Operation 139 'xor' 'or_ln74_2_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.28ns) (out node of the LUT)   --->   "%not_sel_tmp1 = and i1 %trunc_ln78, i1 %or_ln74_2_not" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 140 'and' 'not_sel_tmp1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node res_flag_5)   --->   "%res_flag_4 = or i1 %res_flag_2, i1 %not_sel_tmp1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 141 'or' 'res_flag_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.49ns) (out node of the LUT)   --->   "%res_new_4 = select i1 %or_ln78, i140 %res_new_3, i140 %or_ln80_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 142 'select' 'res_new_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.49ns)   --->   "%empty_14 = select i1 %or_ln78, i140 %empty_13, i140 %or_ln80_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 143 'select' 'empty_14' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln78)   --->   "%sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %or_ln74_2, i1 %not_sel_tmp1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:74]   --->   Operation 144 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln78)   --->   "%can_grant = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln74, i2 1, i1 0, i2 0, i1 1, i1 0, i2 %sel_tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:74]   --->   Operation 145 'sparsemux' 'can_grant' <Predicate = true> <Delay = 0.00> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (1.01ns)   --->   "%add_ln78_1 = add i33 %sext_ln67_2, i33 82" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 146 'add' 'add_ln78_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln78_1 = sext i33 %add_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 147 'sext' 'sext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i64 %sext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 148 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.51ns)   --->   "%lshr_ln78_1 = lshr i140 %empty_14, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 149 'lshr' 'lshr_ln78_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln78)   --->   "%trunc_ln78_1 = trunc i140 %lshr_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 150 'trunc' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln80_2)   --->   "%xor_ln80_1 = xor i140 %shl_ln67_1, i140 1393796574907847033695925334690148418322431" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:80]   --->   Operation 151 'xor' 'xor_ln80_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln80_2)   --->   "%and_ln80_1 = and i140 %empty_14, i140 %xor_ln80_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:80]   --->   Operation 152 'and' 'and_ln80_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.35ns) (out node of the LUT)   --->   "%or_ln80_2 = or i140 %and_ln80_1, i140 %shl_ln67_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:80]   --->   Operation 153 'or' 'or_ln80_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i41 @_ssdm_op_PartSelect.i41.i140.i32.i32, i140 %or_ln80_2, i32 99, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:80]   --->   Operation 154 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i140 %or_ln80_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:80]   --->   Operation 155 'trunc' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%or_ln80_3 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i41.i1.i98, i41 %tmp_9, i1 1, i98 %trunc_ln80_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:80]   --->   Operation 156 'bitconcatenate' 'or_ln80_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.42ns) (out node of the LUT)   --->   "%and_ln78 = and i1 %can_grant, i1 %trunc_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 157 'and' 'and_ln78' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln78_1)   --->   "%xor_ln78_1 = xor i1 %and_ln78, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 158 'xor' 'xor_ln78_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln78_1 = or i1 %icmp_ln63, i1 %xor_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 159 'or' 'or_ln78_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node res_flag_5)   --->   "%icmp_ln63_1_not = xor i1 %icmp_ln63, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:63]   --->   Operation 160 'xor' 'icmp_ln63_1_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node res_flag_5)   --->   "%not_sel_tmp14 = and i1 %and_ln78, i1 %icmp_ln63_1_not" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 161 'and' 'not_sel_tmp14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_5 = or i1 %res_flag_4, i1 %not_sel_tmp14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 162 'or' 'res_flag_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.49ns) (out node of the LUT)   --->   "%res_new_5 = select i1 %or_ln78_1, i140 %res_new_4, i140 %or_ln80_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 163 'select' 'res_new_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.49ns)   --->   "%empty_15 = select i1 %or_ln78_1, i140 %empty_14, i140 %or_ln80_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 164 'select' 'empty_15' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_15, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:87]   --->   Operation 165 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.28ns)   --->   "%resources_idle = xor i1 %tmp_10, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:87]   --->   Operation 166 'xor' 'resources_idle' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.77ns)   --->   "%br_ln92 = br i1 %icmp_ln63, void %if.end72, void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:92]   --->   Operation 167 'br' 'br_ln92' <Predicate = true> <Delay = 0.77>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%head_ctx_ref_addr_1 = getelementptr i46 %head_ctx_ref, i64 0, i64 %zext_ln67" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:96]   --->   Operation 168 'getelementptr' 'head_ctx_ref_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 169 [2/2] (0.67ns)   --->   "%head_ctx_ref_load_1 = load i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:96]   --->   Operation 169 'load' 'head_ctx_ref_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 4.97>
ST_5 : Operation 170 [1/2] ( I:0.67ns O:0.67ns )   --->   "%head_ctx_ref_load_1 = load i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:96]   --->   Operation 170 'load' 'head_ctx_ref_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i46 %head_ctx_ref_load_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:96]   --->   Operation 171 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (1.01ns)   --->   "%icmp_ln96 = icmp_eq  i32 %trunc_ln96, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:96]   --->   Operation 172 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.42ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %if.then77, void %if.end78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:96]   --->   Operation 173 'br' 'br_ln96' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:131->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:97]   --->   Operation 174 'zext' 'zext_ln131' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln138 = store i46 %zext_ln131, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:138->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:97]   --->   Operation 175 'store' 'store_ln138' <Predicate = (!icmp_ln96)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_5 : Operation 176 [1/1] (0.42ns)   --->   "%br_ln98 = br void %if.end78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:98]   --->   Operation 176 'br' 'br_ln98' <Predicate = (!icmp_ln96)> <Delay = 0.42>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%empty_16 = phi i46 %zext_ln131, void %if.then77, i46 %head_ctx_ref_load_1, void %if.end72" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:131->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:97]   --->   Operation 177 'phi' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i46.i32.i32, i46 %empty_16, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:100]   --->   Operation 178 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.76ns)   --->   "%icmp_ln100 = icmp_eq  i8 %trunc_ln7, i8 13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:100]   --->   Operation 179 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i46.i32.i32, i46 %empty_16, i32 42, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:173->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 180 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i46 %empty_16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:173->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 181 'trunc' 'trunc_ln173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i4.i1.i41, i4 %tmp_s, i1 1, i41 %trunc_ln173" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:173->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 182 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.77ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %if.then80, void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:100]   --->   Operation 183 'br' 'br_ln100' <Predicate = true> <Delay = 0.77>
ST_5 : Operation 184 [1/1] (0.77ns)   --->   "%switch_ln169 = switch i8 %trunc_ln7, void %for.inc85, i8 0, void %sw.bb.i, i8 1, void %sw.bb9.i, i8 2, void %sw.bb24.i, i8 3, void %sw.bb26.i, i8 4, void %sw.bb28.i, i8 5, void %sw.bb43.i, i8 6, void %sw.bb45.i, i8 7, void %sw.bb47.i, i8 8, void %sw.bb49.i, i8 9, void %sw.bb64.i, i8 10, void %sw.bb79.i, i8 11, void %sw.bb94.i, i8 12, void %sw.bb109.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:169->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 184 'switch' 'switch_ln169' <Predicate = (!icmp_ln100)> <Delay = 0.77>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:268->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 185 'bitselect' 'tmp_22' <Predicate = (!icmp_ln100 & trunc_ln7 == 11)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %tmp_22, void %if.then96.i_ifconv, void %if.else101.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:268->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 186 'br' 'br_ln268' <Predicate = (!icmp_ln100 & trunc_ln7 == 11)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (1.51ns)   --->   "%lshr_ln326_6 = lshr i140 %empty_15, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 187 'lshr' 'lshr_ln326_6' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & !tmp_22)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln326_6 = trunc i140 %lshr_ln326_6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 188 'trunc' 'trunc_ln326_6' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & !tmp_22)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (1.53ns)   --->   "%shl_ln327_6 = shl i140 1, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 189 'shl' 'shl_ln327_6' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & !tmp_22)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.35ns)   --->   "%or_ln327_6 = or i140 %empty_15, i140 %shl_ln327_6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 190 'or' 'or_ln327_6' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & !tmp_22)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node res_flag_12)   --->   "%not_trunc_ln326_6 = xor i1 %trunc_ln326_6, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 191 'xor' 'not_trunc_ln326_6' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & !tmp_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_12 = or i1 %res_flag_5, i1 %not_trunc_ln326_6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 192 'or' 'res_flag_12' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & !tmp_22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.49ns)   --->   "%res_new_12 = select i1 %trunc_ln326_6, i140 %res_new_5, i140 %or_ln327_6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 193 'select' 'res_new_12' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & !tmp_22)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.49ns)   --->   "%empty_23 = select i1 %trunc_ln326_6, i140 %empty_15, i140 %or_ln327_6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 194 'select' 'empty_23' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & !tmp_22)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_23, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 195 'bitselect' 'tmp_41' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & !tmp_22)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.77ns)   --->   "%br_ln329 = br i1 %tmp_41, void %if.end5.i12.i, void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 196 'br' 'br_ln329' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & !tmp_22)> <Delay = 0.77>
ST_5 : Operation 197 [1/1] (1.51ns)   --->   "%lshr_ln331_6 = lshr i140 %empty_23, i140 %zext_ln67_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 197 'lshr' 'lshr_ln331_6' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & !tmp_22 & !tmp_41)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln331_6 = trunc i140 %lshr_ln331_6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 198 'trunc' 'trunc_ln331_6' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & !tmp_22 & !tmp_41)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.28ns)   --->   "%and_ln331_6 = and i1 %trunc_ln331_6, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 199 'and' 'and_ln331_6' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & !tmp_22 & !tmp_41)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.77ns)   --->   "%br_ln331 = br i1 %and_ln331_6, void %for.inc85, void %if.end11.i21.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 200 'br' 'br_ln331' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & !tmp_22 & !tmp_41)> <Delay = 0.77>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:273->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 201 'bitselect' 'tmp_40' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & tmp_22)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %tmp_40, void %if.end107.i, void %if.then103.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:273->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 202 'br' 'br_ln273' <Predicate = (!icmp_ln100 & trunc_ln7 == 11 & tmp_22)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:255->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 203 'bitselect' 'tmp_21' <Predicate = (!icmp_ln100 & trunc_ln7 == 10)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln255 = br i1 %tmp_21, void %if.then81.i_ifconv, void %if.else86.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:255->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 204 'br' 'br_ln255' <Predicate = (!icmp_ln100 & trunc_ln7 == 10)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (1.51ns)   --->   "%lshr_ln326_5 = lshr i140 %empty_15, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 205 'lshr' 'lshr_ln326_5' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & !tmp_21)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln326_5 = trunc i140 %lshr_ln326_5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 206 'trunc' 'trunc_ln326_5' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & !tmp_21)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (1.53ns)   --->   "%shl_ln327_5 = shl i140 1, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 207 'shl' 'shl_ln327_5' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & !tmp_21)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.35ns)   --->   "%or_ln327_5 = or i140 %empty_15, i140 %shl_ln327_5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 208 'or' 'or_ln327_5' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & !tmp_21)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node res_flag_11)   --->   "%not_trunc_ln326_5 = xor i1 %trunc_ln326_5, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 209 'xor' 'not_trunc_ln326_5' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & !tmp_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_11 = or i1 %res_flag_5, i1 %not_trunc_ln326_5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 210 'or' 'res_flag_11' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & !tmp_21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.49ns)   --->   "%res_new_11 = select i1 %trunc_ln326_5, i140 %res_new_5, i140 %or_ln327_5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 211 'select' 'res_new_11' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & !tmp_21)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.49ns)   --->   "%empty_22 = select i1 %trunc_ln326_5, i140 %empty_15, i140 %or_ln327_5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 212 'select' 'empty_22' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & !tmp_21)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_22, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 213 'bitselect' 'tmp_39' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & !tmp_21)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.77ns)   --->   "%br_ln329 = br i1 %tmp_39, void %if.end5.i35.i, void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 214 'br' 'br_ln329' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & !tmp_21)> <Delay = 0.77>
ST_5 : Operation 215 [1/1] (1.51ns)   --->   "%lshr_ln331_5 = lshr i140 %empty_22, i140 %zext_ln67_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 215 'lshr' 'lshr_ln331_5' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & !tmp_21 & !tmp_39)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln331_5 = trunc i140 %lshr_ln331_5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 216 'trunc' 'trunc_ln331_5' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & !tmp_21 & !tmp_39)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.28ns)   --->   "%and_ln331_5 = and i1 %trunc_ln331_5, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 217 'and' 'and_ln331_5' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & !tmp_21 & !tmp_39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.77ns)   --->   "%br_ln331 = br i1 %and_ln331_5, void %for.inc85, void %if.end11.i44.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 218 'br' 'br_ln331' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & !tmp_21 & !tmp_39)> <Delay = 0.77>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:260->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 219 'bitselect' 'tmp_37' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & tmp_21)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %tmp_37, void %if.end92.i, void %if.then88.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:260->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 220 'br' 'br_ln260' <Predicate = (!icmp_ln100 & trunc_ln7 == 10 & tmp_21)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:242->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 221 'bitselect' 'tmp_20' <Predicate = (!icmp_ln100 & trunc_ln7 == 9)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %tmp_20, void %if.then66.i_ifconv, void %if.else71.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:242->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 222 'br' 'br_ln242' <Predicate = (!icmp_ln100 & trunc_ln7 == 9)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (1.51ns)   --->   "%lshr_ln326_4 = lshr i140 %empty_15, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 223 'lshr' 'lshr_ln326_4' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & !tmp_20)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln326_4 = trunc i140 %lshr_ln326_4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 224 'trunc' 'trunc_ln326_4' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & !tmp_20)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (1.53ns)   --->   "%shl_ln327_4 = shl i140 1, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 225 'shl' 'shl_ln327_4' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & !tmp_20)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.35ns)   --->   "%or_ln327_4 = or i140 %empty_15, i140 %shl_ln327_4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 226 'or' 'or_ln327_4' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & !tmp_20)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node res_flag_10)   --->   "%not_trunc_ln326_4 = xor i1 %trunc_ln326_4, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 227 'xor' 'not_trunc_ln326_4' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & !tmp_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_10 = or i1 %res_flag_5, i1 %not_trunc_ln326_4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 228 'or' 'res_flag_10' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & !tmp_20)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.49ns)   --->   "%res_new_10 = select i1 %trunc_ln326_4, i140 %res_new_5, i140 %or_ln327_4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 229 'select' 'res_new_10' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & !tmp_20)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.49ns)   --->   "%empty_21 = select i1 %trunc_ln326_4, i140 %empty_15, i140 %or_ln327_4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 230 'select' 'empty_21' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & !tmp_20)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_21, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 231 'bitselect' 'tmp_36' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & !tmp_20)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.77ns)   --->   "%br_ln329 = br i1 %tmp_36, void %if.end5.i58.i, void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 232 'br' 'br_ln329' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & !tmp_20)> <Delay = 0.77>
ST_5 : Operation 233 [1/1] (1.51ns)   --->   "%lshr_ln331_4 = lshr i140 %empty_21, i140 %zext_ln67_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 233 'lshr' 'lshr_ln331_4' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & !tmp_20 & !tmp_36)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln331_4 = trunc i140 %lshr_ln331_4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 234 'trunc' 'trunc_ln331_4' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & !tmp_20 & !tmp_36)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.28ns)   --->   "%and_ln331_4 = and i1 %trunc_ln331_4, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 235 'and' 'and_ln331_4' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & !tmp_20 & !tmp_36)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.77ns)   --->   "%br_ln331 = br i1 %and_ln331_4, void %for.inc85, void %if.end11.i67.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 236 'br' 'br_ln331' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & !tmp_20 & !tmp_36)> <Delay = 0.77>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:247->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 237 'bitselect' 'tmp_35' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & tmp_20)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %tmp_35, void %if.end77.i, void %if.then73.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:247->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 238 'br' 'br_ln247' <Predicate = (!icmp_ln100 & trunc_ln7 == 9 & tmp_20)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:229->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 239 'bitselect' 'tmp_19' <Predicate = (!icmp_ln100 & trunc_ln7 == 8)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %tmp_19, void %if.then51.i_ifconv, void %if.else56.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:229->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 240 'br' 'br_ln229' <Predicate = (!icmp_ln100 & trunc_ln7 == 8)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (1.51ns)   --->   "%lshr_ln326_3 = lshr i140 %empty_15, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 241 'lshr' 'lshr_ln326_3' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & !tmp_19)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln326_3 = trunc i140 %lshr_ln326_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 242 'trunc' 'trunc_ln326_3' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & !tmp_19)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (1.53ns)   --->   "%shl_ln327_3 = shl i140 1, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 243 'shl' 'shl_ln327_3' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & !tmp_19)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.35ns)   --->   "%or_ln327_3 = or i140 %empty_15, i140 %shl_ln327_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 244 'or' 'or_ln327_3' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & !tmp_19)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node res_flag_9)   --->   "%not_trunc_ln326_3 = xor i1 %trunc_ln326_3, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 245 'xor' 'not_trunc_ln326_3' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & !tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_9 = or i1 %res_flag_5, i1 %not_trunc_ln326_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 246 'or' 'res_flag_9' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & !tmp_19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.49ns)   --->   "%res_new_9 = select i1 %trunc_ln326_3, i140 %res_new_5, i140 %or_ln327_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 247 'select' 'res_new_9' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & !tmp_19)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.49ns)   --->   "%empty_20 = select i1 %trunc_ln326_3, i140 %empty_15, i140 %or_ln327_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 248 'select' 'empty_20' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & !tmp_19)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_20, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 249 'bitselect' 'tmp_33' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & !tmp_19)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.77ns)   --->   "%br_ln329 = br i1 %tmp_33, void %if.end5.i81.i, void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 250 'br' 'br_ln329' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & !tmp_19)> <Delay = 0.77>
ST_5 : Operation 251 [1/1] (1.51ns)   --->   "%lshr_ln331_3 = lshr i140 %empty_20, i140 %zext_ln67_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 251 'lshr' 'lshr_ln331_3' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & !tmp_19 & !tmp_33)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln331_3 = trunc i140 %lshr_ln331_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 252 'trunc' 'trunc_ln331_3' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & !tmp_19 & !tmp_33)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.28ns)   --->   "%and_ln331_3 = and i1 %trunc_ln331_3, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 253 'and' 'and_ln331_3' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & !tmp_19 & !tmp_33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.77ns)   --->   "%br_ln331 = br i1 %and_ln331_3, void %for.inc85, void %if.end11.i90.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 254 'br' 'br_ln331' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & !tmp_19 & !tmp_33)> <Delay = 0.77>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:234->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 255 'bitselect' 'tmp_32' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & tmp_19)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %tmp_32, void %if.end62.i, void %if.then58.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:234->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 256 'br' 'br_ln234' <Predicate = (!icmp_ln100 & trunc_ln7 == 8 & tmp_19)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:204->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 257 'bitselect' 'tmp_15' <Predicate = (!icmp_ln100 & trunc_ln7 == 4)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %tmp_15, void %if.then30.i_ifconv, void %if.else35.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:204->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 258 'br' 'br_ln204' <Predicate = (!icmp_ln100 & trunc_ln7 == 4)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (1.51ns)   --->   "%lshr_ln326_2 = lshr i140 %empty_15, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 259 'lshr' 'lshr_ln326_2' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & !tmp_15)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln326_2 = trunc i140 %lshr_ln326_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 260 'trunc' 'trunc_ln326_2' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & !tmp_15)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (1.53ns)   --->   "%shl_ln327_2 = shl i140 1, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 261 'shl' 'shl_ln327_2' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & !tmp_15)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.35ns)   --->   "%or_ln327_2 = or i140 %empty_15, i140 %shl_ln327_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 262 'or' 'or_ln327_2' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & !tmp_15)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node res_flag_8)   --->   "%not_trunc_ln326_2 = xor i1 %trunc_ln326_2, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 263 'xor' 'not_trunc_ln326_2' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & !tmp_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_8 = or i1 %res_flag_5, i1 %not_trunc_ln326_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 264 'or' 'res_flag_8' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & !tmp_15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.49ns)   --->   "%res_new_8 = select i1 %trunc_ln326_2, i140 %res_new_5, i140 %or_ln327_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 265 'select' 'res_new_8' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & !tmp_15)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.49ns)   --->   "%empty_19 = select i1 %trunc_ln326_2, i140 %empty_15, i140 %or_ln327_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 266 'select' 'empty_19' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & !tmp_15)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_19, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 267 'bitselect' 'tmp_31' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & !tmp_15)> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.77ns)   --->   "%br_ln329 = br i1 %tmp_31, void %if.end5.i104.i, void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 268 'br' 'br_ln329' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & !tmp_15)> <Delay = 0.77>
ST_5 : Operation 269 [1/1] (1.51ns)   --->   "%lshr_ln331_2 = lshr i140 %empty_19, i140 %zext_ln67_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 269 'lshr' 'lshr_ln331_2' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & !tmp_15 & !tmp_31)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln331_2 = trunc i140 %lshr_ln331_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 270 'trunc' 'trunc_ln331_2' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & !tmp_15 & !tmp_31)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.28ns)   --->   "%and_ln331_2 = and i1 %trunc_ln331_2, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 271 'and' 'and_ln331_2' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & !tmp_15 & !tmp_31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.77ns)   --->   "%br_ln331 = br i1 %and_ln331_2, void %for.inc85, void %if.end11.i113.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 272 'br' 'br_ln331' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & !tmp_15 & !tmp_31)> <Delay = 0.77>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:209->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 273 'bitselect' 'tmp_29' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & tmp_15)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %tmp_29, void %if.end41.i, void %if.then37.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:209->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 274 'br' 'br_ln209' <Predicate = (!icmp_ln100 & trunc_ln7 == 4 & tmp_15)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:183->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 275 'bitselect' 'tmp_12' <Predicate = (!icmp_ln100 & trunc_ln7 == 1)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %tmp_12, void %if.then11.i_ifconv, void %if.else16.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:183->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 276 'br' 'br_ln183' <Predicate = (!icmp_ln100 & trunc_ln7 == 1)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (1.51ns)   --->   "%lshr_ln326_1 = lshr i140 %empty_15, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 277 'lshr' 'lshr_ln326_1' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & !tmp_12)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln326_1 = trunc i140 %lshr_ln326_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 278 'trunc' 'trunc_ln326_1' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & !tmp_12)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (1.53ns)   --->   "%shl_ln327_1 = shl i140 1, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 279 'shl' 'shl_ln327_1' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & !tmp_12)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.35ns)   --->   "%or_ln327_1 = or i140 %empty_15, i140 %shl_ln327_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 280 'or' 'or_ln327_1' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & !tmp_12)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node res_flag_7)   --->   "%not_trunc_ln326_1 = xor i1 %trunc_ln326_1, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 281 'xor' 'not_trunc_ln326_1' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & !tmp_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_7 = or i1 %res_flag_5, i1 %not_trunc_ln326_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 282 'or' 'res_flag_7' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & !tmp_12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.49ns)   --->   "%res_new_7 = select i1 %trunc_ln326_1, i140 %res_new_5, i140 %or_ln327_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 283 'select' 'res_new_7' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & !tmp_12)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (0.49ns)   --->   "%empty_18 = select i1 %trunc_ln326_1, i140 %empty_15, i140 %or_ln327_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 284 'select' 'empty_18' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & !tmp_12)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_18, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 285 'bitselect' 'tmp_28' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & !tmp_12)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.77ns)   --->   "%br_ln329 = br i1 %tmp_28, void %if.end5.i127.i, void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 286 'br' 'br_ln329' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & !tmp_12)> <Delay = 0.77>
ST_5 : Operation 287 [1/1] (1.51ns)   --->   "%lshr_ln331_1 = lshr i140 %empty_18, i140 %zext_ln67_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 287 'lshr' 'lshr_ln331_1' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & !tmp_12 & !tmp_28)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln331_1 = trunc i140 %lshr_ln331_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 288 'trunc' 'trunc_ln331_1' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & !tmp_12 & !tmp_28)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.28ns)   --->   "%and_ln331_1 = and i1 %trunc_ln331_1, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 289 'and' 'and_ln331_1' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & !tmp_12 & !tmp_28)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.77ns)   --->   "%br_ln331 = br i1 %and_ln331_1, void %for.inc85, void %if.end11.i136.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 290 'br' 'br_ln331' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & !tmp_12 & !tmp_28)> <Delay = 0.77>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:188->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 291 'bitselect' 'tmp_27' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & tmp_12)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %tmp_27, void %if.end22.i, void %if.then18.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:188->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 292 'br' 'br_ln188' <Predicate = (!icmp_ln100 & trunc_ln7 == 1 & tmp_12)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:171->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 293 'bitselect' 'tmp_11' <Predicate = (!icmp_ln100 & trunc_ln7 == 0)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %tmp_11, void %if.then.i_ifconv, void %if.else.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:171->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 294 'br' 'br_ln171' <Predicate = (!icmp_ln100 & trunc_ln7 == 0)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (1.51ns)   --->   "%lshr_ln326 = lshr i140 %empty_15, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 295 'lshr' 'lshr_ln326' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & !tmp_11)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i140 %lshr_ln326" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 296 'trunc' 'trunc_ln326' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & !tmp_11)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (1.53ns)   --->   "%shl_ln327 = shl i140 1, i140 %zext_ln78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 297 'shl' 'shl_ln327' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & !tmp_11)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.35ns)   --->   "%or_ln327 = or i140 %empty_15, i140 %shl_ln327" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 298 'or' 'or_ln327' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & !tmp_11)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node res_flag_6)   --->   "%not_trunc_ln326 = xor i1 %trunc_ln326, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 299 'xor' 'not_trunc_ln326' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & !tmp_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_6 = or i1 %res_flag_5, i1 %not_trunc_ln326" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 300 'or' 'res_flag_6' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & !tmp_11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.49ns)   --->   "%res_new_6 = select i1 %trunc_ln326, i140 %res_new_5, i140 %or_ln327" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 301 'select' 'res_new_6' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & !tmp_11)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.49ns)   --->   "%empty_17 = select i1 %trunc_ln326, i140 %empty_15, i140 %or_ln327" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 302 'select' 'empty_17' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & !tmp_11)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_17, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 303 'bitselect' 'tmp_25' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & !tmp_11)> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.77ns)   --->   "%br_ln329 = br i1 %tmp_25, void %if.end5.i.i, void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 304 'br' 'br_ln329' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & !tmp_11)> <Delay = 0.77>
ST_5 : Operation 305 [1/1] (1.51ns)   --->   "%lshr_ln331 = lshr i140 %empty_17, i140 %zext_ln67_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 305 'lshr' 'lshr_ln331' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & !tmp_11 & !tmp_25)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln331 = trunc i140 %lshr_ln331" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 306 'trunc' 'trunc_ln331' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & !tmp_11 & !tmp_25)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.28ns)   --->   "%and_ln331 = and i1 %trunc_ln331, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 307 'and' 'and_ln331' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & !tmp_11 & !tmp_25)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.77ns)   --->   "%br_ln331 = br i1 %and_ln331, void %for.inc85, void %if.end11.i.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 308 'br' 'br_ln331' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & !tmp_11 & !tmp_25)> <Delay = 0.77>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:175->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 309 'bitselect' 'tmp_24' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & tmp_11)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %tmp_24, void %if.end7.i, void %if.then3.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:175->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 310 'br' 'br_ln175' <Predicate = (!icmp_ln100 & trunc_ln7 == 0 & tmp_11)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.12>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_16, i32 40, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:281->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 311 'partselect' 'tmp_23' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 12)> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i46 %empty_16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:281->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 312 'trunc' 'trunc_ln281' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 12)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_23, i8 13, i32 %trunc_ln281" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:281->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 313 'bitconcatenate' 'or_ln8' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 12)> <Delay = 0.00>
ST_6 : Operation 314 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln281 = store i46 %or_ln8, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:281->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 314 'store' 'store_ln281' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 315 [1/1] (0.77ns)   --->   "%br_ln282 = br void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:282->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 315 'br' 'br_ln282' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 12)> <Delay = 0.77>
ST_6 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_6)   --->   "%tmp_65 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_23, i32 82, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 316 'partselect' 'tmp_65' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & !tmp_22 & !tmp_41 & and_ln331_6)> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_6)   --->   "%trunc_ln342_6 = trunc i140 %empty_23" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 317 'trunc' 'trunc_ln342_6' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & !tmp_22 & !tmp_41 & and_ln331_6)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_6)   --->   "%or_ln342_2 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_65, i8 7, i31 %trunc_ln56, i2 1, i41 %trunc_ln342_6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 318 'bitconcatenate' 'or_ln342_2' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & !tmp_22 & !tmp_41 & and_ln331_6)> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_6)   --->   "%xor_ln342_6 = xor i140 %shl_ln327_6, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 319 'xor' 'xor_ln342_6' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & !tmp_22 & !tmp_41 & and_ln331_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 320 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln342_6 = and i140 %or_ln342_2, i140 %xor_ln342_6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 320 'and' 'and_ln342_6' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & !tmp_22 & !tmp_41 & and_ln331_6)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 321 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln271 = store i46 %or_ln2, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:271->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 321 'store' 'store_ln271' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & !tmp_22 & !tmp_41 & and_ln331_6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 322 [1/1] (0.77ns)   --->   "%br_ln272 = br void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:272->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 322 'br' 'br_ln272' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & !tmp_22 & !tmp_41 & and_ln331_6)> <Delay = 0.77>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:274->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 323 'bitselect' 'tmp_62' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & tmp_22 & tmp_40)> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_16, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:274->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 324 'partselect' 'tmp_50' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & tmp_22 & tmp_40)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:274->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 325 'bitselect' 'tmp_64' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & tmp_22 & tmp_40)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln274 = trunc i46 %empty_16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:274->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 326 'trunc' 'trunc_ln274' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & tmp_22 & tmp_40)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln15 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_62, i1 0, i2 %tmp_50, i1 0, i1 %tmp_64, i8 12, i32 %trunc_ln274" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:276->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 327 'bitconcatenate' 'or_ln15' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & tmp_22 & tmp_40)> <Delay = 0.00>
ST_6 : Operation 328 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln276 = store i46 %or_ln15, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:276->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 328 'store' 'store_ln276' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & tmp_22 & tmp_40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln277 = br void %if.end107.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:277->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 329 'br' 'br_ln277' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & tmp_22 & tmp_40)> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.77ns)   --->   "%br_ln0 = br void %for.inc85"   --->   Operation 330 'br' 'br_ln0' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 11 & tmp_22)> <Delay = 0.77>
ST_6 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_5)   --->   "%tmp_63 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_22, i32 82, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 331 'partselect' 'tmp_63' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & !tmp_21 & !tmp_39 & and_ln331_5)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_5)   --->   "%trunc_ln342_5 = trunc i140 %empty_22" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 332 'trunc' 'trunc_ln342_5' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & !tmp_21 & !tmp_39 & and_ln331_5)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_5)   --->   "%or_ln342_s = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_63, i8 6, i31 %trunc_ln56, i2 1, i41 %trunc_ln342_5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 333 'bitconcatenate' 'or_ln342_s' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & !tmp_21 & !tmp_39 & and_ln331_5)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_5)   --->   "%xor_ln342_5 = xor i140 %shl_ln327_5, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 334 'xor' 'xor_ln342_5' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & !tmp_21 & !tmp_39 & and_ln331_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln342_5 = and i140 %or_ln342_s, i140 %xor_ln342_5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 335 'and' 'and_ln342_5' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & !tmp_21 & !tmp_39 & and_ln331_5)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln258 = store i46 %or_ln2, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:258->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 336 'store' 'store_ln258' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & !tmp_21 & !tmp_39 & and_ln331_5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 337 [1/1] (0.77ns)   --->   "%br_ln259 = br void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:259->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 337 'br' 'br_ln259' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & !tmp_21 & !tmp_39 & and_ln331_5)> <Delay = 0.77>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:261->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 338 'bitselect' 'tmp_58' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & tmp_21 & tmp_37)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_16, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:261->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 339 'partselect' 'tmp_46' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & tmp_21 & tmp_37)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:261->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 340 'bitselect' 'tmp_60' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & tmp_21 & tmp_37)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i46 %empty_16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:261->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 341 'trunc' 'trunc_ln261' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & tmp_21 & tmp_37)> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%or_ln14 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_58, i1 0, i2 %tmp_46, i1 0, i1 %tmp_60, i8 11, i32 %trunc_ln261" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:263->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 342 'bitconcatenate' 'or_ln14' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & tmp_21 & tmp_37)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln263 = store i46 %or_ln14, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:263->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 343 'store' 'store_ln263' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & tmp_21 & tmp_37)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln264 = br void %if.end92.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:264->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 344 'br' 'br_ln264' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & tmp_21 & tmp_37)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.77ns)   --->   "%br_ln0 = br void %for.inc85"   --->   Operation 345 'br' 'br_ln0' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 10 & tmp_21)> <Delay = 0.77>
ST_6 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_4)   --->   "%tmp_61 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_21, i32 82, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 346 'partselect' 'tmp_61' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & !tmp_20 & !tmp_36 & and_ln331_4)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_4)   --->   "%trunc_ln342_4 = trunc i140 %empty_21" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 347 'trunc' 'trunc_ln342_4' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & !tmp_20 & !tmp_36 & and_ln331_4)> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_4)   --->   "%or_ln342_9 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_61, i8 5, i31 %trunc_ln56, i2 1, i41 %trunc_ln342_4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 348 'bitconcatenate' 'or_ln342_9' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & !tmp_20 & !tmp_36 & and_ln331_4)> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_4)   --->   "%xor_ln342_4 = xor i140 %shl_ln327_4, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 349 'xor' 'xor_ln342_4' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & !tmp_20 & !tmp_36 & and_ln331_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln342_4 = and i140 %or_ln342_9, i140 %xor_ln342_4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 350 'and' 'and_ln342_4' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & !tmp_20 & !tmp_36 & and_ln331_4)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln245 = store i46 %or_ln2, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:245->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 351 'store' 'store_ln245' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & !tmp_20 & !tmp_36 & and_ln331_4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 352 [1/1] (0.77ns)   --->   "%br_ln246 = br void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:246->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 352 'br' 'br_ln246' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & !tmp_20 & !tmp_36 & and_ln331_4)> <Delay = 0.77>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:248->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 353 'bitselect' 'tmp_54' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & tmp_20 & tmp_35)> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_16, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:248->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 354 'partselect' 'tmp_42' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & tmp_20 & tmp_35)> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:248->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 355 'bitselect' 'tmp_56' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & tmp_20 & tmp_35)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i46 %empty_16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:248->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 356 'trunc' 'trunc_ln248' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & tmp_20 & tmp_35)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%or_ln13 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_54, i1 0, i2 %tmp_42, i1 0, i1 %tmp_56, i8 10, i32 %trunc_ln248" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:250->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 357 'bitconcatenate' 'or_ln13' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & tmp_20 & tmp_35)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln250 = store i46 %or_ln13, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:250->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 358 'store' 'store_ln250' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & tmp_20 & tmp_35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln251 = br void %if.end77.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:251->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 359 'br' 'br_ln251' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & tmp_20 & tmp_35)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.77ns)   --->   "%br_ln0 = br void %for.inc85"   --->   Operation 360 'br' 'br_ln0' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 9 & tmp_20)> <Delay = 0.77>
ST_6 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_3)   --->   "%tmp_59 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_20, i32 82, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 361 'partselect' 'tmp_59' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & !tmp_19 & !tmp_33 & and_ln331_3)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_3)   --->   "%trunc_ln342_3 = trunc i140 %empty_20" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 362 'trunc' 'trunc_ln342_3' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & !tmp_19 & !tmp_33 & and_ln331_3)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_3)   --->   "%or_ln342_7 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_59, i8 4, i31 %trunc_ln56, i2 1, i41 %trunc_ln342_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 363 'bitconcatenate' 'or_ln342_7' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & !tmp_19 & !tmp_33 & and_ln331_3)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_3)   --->   "%xor_ln342_3 = xor i140 %shl_ln327_3, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 364 'xor' 'xor_ln342_3' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & !tmp_19 & !tmp_33 & and_ln331_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 365 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln342_3 = and i140 %or_ln342_7, i140 %xor_ln342_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 365 'and' 'and_ln342_3' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & !tmp_19 & !tmp_33 & and_ln331_3)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 366 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln232 = store i46 %or_ln2, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:232->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 366 'store' 'store_ln232' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & !tmp_19 & !tmp_33 & and_ln331_3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 367 [1/1] (0.77ns)   --->   "%br_ln233 = br void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:233->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 367 'br' 'br_ln233' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & !tmp_19 & !tmp_33 & and_ln331_3)> <Delay = 0.77>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:235->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 368 'bitselect' 'tmp_51' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & tmp_19 & tmp_32)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_16, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:235->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 369 'partselect' 'tmp_38' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & tmp_19 & tmp_32)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:235->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 370 'bitselect' 'tmp_52' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & tmp_19 & tmp_32)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln235 = trunc i46 %empty_16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:235->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 371 'trunc' 'trunc_ln235' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & tmp_19 & tmp_32)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%or_ln12 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_51, i1 0, i2 %tmp_38, i1 0, i1 %tmp_52, i8 9, i32 %trunc_ln235" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:237->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 372 'bitconcatenate' 'or_ln12' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & tmp_19 & tmp_32)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln237 = store i46 %or_ln12, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:237->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 373 'store' 'store_ln237' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & tmp_19 & tmp_32)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln238 = br void %if.end62.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:238->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 374 'br' 'br_ln238' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & tmp_19 & tmp_32)> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (0.77ns)   --->   "%br_ln0 = br void %for.inc85"   --->   Operation 375 'br' 'br_ln0' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 8 & tmp_19)> <Delay = 0.77>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_16, i32 40, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:225->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 376 'partselect' 'tmp_18' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 7)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i46 %empty_16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:225->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 377 'trunc' 'trunc_ln225' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 7)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_18, i8 8, i32 %trunc_ln225" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:225->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 378 'bitconcatenate' 'or_ln7' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 7)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln225 = store i46 %or_ln7, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:225->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 379 'store' 'store_ln225' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 380 [1/1] (0.77ns)   --->   "%br_ln226 = br void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:226->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 380 'br' 'br_ln226' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 7)> <Delay = 0.77>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_16, i32 40, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:221->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 381 'partselect' 'tmp_17' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 6)> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln221 = trunc i46 %empty_16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:221->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 382 'trunc' 'trunc_ln221' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 6)> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_17, i8 7, i32 %trunc_ln221" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:221->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 383 'bitconcatenate' 'or_ln6' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 6)> <Delay = 0.00>
ST_6 : Operation 384 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln221 = store i46 %or_ln6, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:221->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 384 'store' 'store_ln221' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 385 [1/1] (0.77ns)   --->   "%br_ln222 = br void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:222->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 385 'br' 'br_ln222' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 6)> <Delay = 0.77>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_16, i32 40, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:217->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 386 'partselect' 'tmp_16' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 5)> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i46 %empty_16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:217->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 387 'trunc' 'trunc_ln217' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 5)> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_16, i8 6, i32 %trunc_ln217" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:217->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 388 'bitconcatenate' 'or_ln5' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 5)> <Delay = 0.00>
ST_6 : Operation 389 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln217 = store i46 %or_ln5, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:217->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 389 'store' 'store_ln217' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 390 [1/1] (0.77ns)   --->   "%br_ln218 = br void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:218->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 390 'br' 'br_ln218' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 5)> <Delay = 0.77>
ST_6 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_2)   --->   "%tmp_57 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_19, i32 82, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 391 'partselect' 'tmp_57' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & !tmp_15 & !tmp_31 & and_ln331_2)> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_2)   --->   "%trunc_ln342_2 = trunc i140 %empty_19" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 392 'trunc' 'trunc_ln342_2' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & !tmp_15 & !tmp_31 & and_ln331_2)> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_2)   --->   "%or_ln342_5 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_57, i8 3, i31 %trunc_ln56, i2 1, i41 %trunc_ln342_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 393 'bitconcatenate' 'or_ln342_5' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & !tmp_15 & !tmp_31 & and_ln331_2)> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_2)   --->   "%xor_ln342_2 = xor i140 %shl_ln327_2, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 394 'xor' 'xor_ln342_2' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & !tmp_15 & !tmp_31 & and_ln331_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 395 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln342_2 = and i140 %or_ln342_5, i140 %xor_ln342_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 395 'and' 'and_ln342_2' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & !tmp_15 & !tmp_31 & and_ln331_2)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 396 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln207 = store i46 %or_ln2, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:207->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 396 'store' 'store_ln207' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & !tmp_15 & !tmp_31 & and_ln331_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 397 [1/1] (0.77ns)   --->   "%br_ln208 = br void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:208->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 397 'br' 'br_ln208' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & !tmp_15 & !tmp_31 & and_ln331_2)> <Delay = 0.77>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:210->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 398 'bitselect' 'tmp_48' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & tmp_15 & tmp_29)> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_16, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:210->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 399 'partselect' 'tmp_34' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & tmp_15 & tmp_29)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:210->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 400 'bitselect' 'tmp_49' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & tmp_15 & tmp_29)> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i46 %empty_16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:210->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 401 'trunc' 'trunc_ln210' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & tmp_15 & tmp_29)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%or_ln11 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_48, i1 0, i2 %tmp_34, i1 0, i1 %tmp_49, i8 5, i32 %trunc_ln210" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:212->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 402 'bitconcatenate' 'or_ln11' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & tmp_15 & tmp_29)> <Delay = 0.00>
ST_6 : Operation 403 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln212 = store i46 %or_ln11, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:212->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 403 'store' 'store_ln212' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & tmp_15 & tmp_29)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln213 = br void %if.end41.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:213->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 404 'br' 'br_ln213' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & tmp_15 & tmp_29)> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (0.77ns)   --->   "%br_ln0 = br void %for.inc85"   --->   Operation 405 'br' 'br_ln0' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 4 & tmp_15)> <Delay = 0.77>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_16, i32 40, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:200->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 406 'partselect' 'tmp_14' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 3)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i46 %empty_16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:200->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 407 'trunc' 'trunc_ln200' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 3)> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_14, i8 4, i32 %trunc_ln200" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:200->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 408 'bitconcatenate' 'or_ln4' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 3)> <Delay = 0.00>
ST_6 : Operation 409 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln200 = store i46 %or_ln4, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:200->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 409 'store' 'store_ln200' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 410 [1/1] (0.77ns)   --->   "%br_ln201 = br void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:201->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 410 'br' 'br_ln201' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 3)> <Delay = 0.77>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_16, i32 40, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:196->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 411 'partselect' 'tmp_13' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 2)> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i46 %empty_16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:196->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 412 'trunc' 'trunc_ln196' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 2)> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_13, i8 3, i32 %trunc_ln196" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:196->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 413 'bitconcatenate' 'or_ln3' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 2)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln196 = store i46 %or_ln3, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:196->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 414 'store' 'store_ln196' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 415 [1/1] (0.77ns)   --->   "%br_ln197 = br void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:197->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 415 'br' 'br_ln197' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 2)> <Delay = 0.77>
ST_6 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_1)   --->   "%tmp_55 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_18, i32 82, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 416 'partselect' 'tmp_55' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & !tmp_12 & !tmp_28 & and_ln331_1)> <Delay = 0.00>
ST_6 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_1)   --->   "%trunc_ln342_1 = trunc i140 %empty_18" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 417 'trunc' 'trunc_ln342_1' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & !tmp_12 & !tmp_28 & and_ln331_1)> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_1)   --->   "%or_ln342_3 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_55, i8 2, i31 %trunc_ln56, i2 1, i41 %trunc_ln342_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 418 'bitconcatenate' 'or_ln342_3' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & !tmp_12 & !tmp_28 & and_ln331_1)> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_1)   --->   "%xor_ln342_1 = xor i140 %shl_ln327_1, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 419 'xor' 'xor_ln342_1' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & !tmp_12 & !tmp_28 & and_ln331_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln342_1 = and i140 %or_ln342_3, i140 %xor_ln342_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 420 'and' 'and_ln342_1' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & !tmp_12 & !tmp_28 & and_ln331_1)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 421 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln186 = store i46 %or_ln2, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:186->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 421 'store' 'store_ln186' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & !tmp_12 & !tmp_28 & and_ln331_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 422 [1/1] (0.77ns)   --->   "%br_ln187 = br void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:187->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 422 'br' 'br_ln187' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & !tmp_12 & !tmp_28 & and_ln331_1)> <Delay = 0.77>
ST_6 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:189->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 423 'bitselect' 'tmp_45' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & tmp_12 & tmp_27)> <Delay = 0.00>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_16, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:189->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 424 'partselect' 'tmp_30' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & tmp_12 & tmp_27)> <Delay = 0.00>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:189->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 425 'bitselect' 'tmp_47' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & tmp_12 & tmp_27)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i46 %empty_16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:189->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 426 'trunc' 'trunc_ln189' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & tmp_12 & tmp_27)> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%or_ln10 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_45, i1 0, i2 %tmp_30, i1 0, i1 %tmp_47, i8 2, i32 %trunc_ln189" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:191->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 427 'bitconcatenate' 'or_ln10' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & tmp_12 & tmp_27)> <Delay = 0.00>
ST_6 : Operation 428 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln191 = store i46 %or_ln10, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:191->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 428 'store' 'store_ln191' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & tmp_12 & tmp_27)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln192 = br void %if.end22.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:192->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 429 'br' 'br_ln192' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & tmp_12 & tmp_27)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.77ns)   --->   "%br_ln0 = br void %for.inc85"   --->   Operation 430 'br' 'br_ln0' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 1 & tmp_12)> <Delay = 0.77>
ST_6 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln342)   --->   "%tmp_53 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_17, i32 82, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 431 'partselect' 'tmp_53' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & !tmp_11 & !tmp_25 & and_ln331)> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln342)   --->   "%trunc_ln342 = trunc i140 %empty_17" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 432 'trunc' 'trunc_ln342' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & !tmp_11 & !tmp_25 & and_ln331)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln342)   --->   "%or_ln342_1 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_53, i8 1, i31 %trunc_ln56, i2 1, i41 %trunc_ln342" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 433 'bitconcatenate' 'or_ln342_1' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & !tmp_11 & !tmp_25 & and_ln331)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln342)   --->   "%xor_ln342 = xor i140 %shl_ln327, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 434 'xor' 'xor_ln342' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & !tmp_11 & !tmp_25 & and_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 435 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln342 = and i140 %or_ln342_1, i140 %xor_ln342" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 435 'and' 'and_ln342' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & !tmp_11 & !tmp_25 & and_ln331)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 436 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln173 = store i46 %or_ln2, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:173->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 436 'store' 'store_ln173' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & !tmp_11 & !tmp_25 & and_ln331)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 437 [1/1] (0.77ns)   --->   "%br_ln174 = br void %for.inc85" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:174->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 437 'br' 'br_ln174' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & !tmp_11 & !tmp_25 & and_ln331)> <Delay = 0.77>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:176->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 438 'bitselect' 'tmp_43' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & tmp_11 & tmp_24)> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_16, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:176->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 439 'partselect' 'tmp_26' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & tmp_11 & tmp_24)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_16, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:176->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 440 'bitselect' 'tmp_44' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & tmp_11 & tmp_24)> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i46 %empty_16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:176->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 441 'trunc' 'trunc_ln176' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & tmp_11 & tmp_24)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_43, i1 0, i2 %tmp_26, i1 0, i1 %tmp_44, i8 1, i32 %trunc_ln176" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:178->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 442 'bitconcatenate' 'or_ln9' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & tmp_11 & tmp_24)> <Delay = 0.00>
ST_6 : Operation 443 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln178 = store i46 %or_ln9, i3 %head_ctx_ref_addr_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:178->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 443 'store' 'store_ln178' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & tmp_11 & tmp_24)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln179 = br void %if.end7.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:179->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 444 'br' 'br_ln179' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & tmp_11 & tmp_24)> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (0.77ns)   --->   "%br_ln0 = br void %for.inc85"   --->   Operation 445 'br' 'br_ln0' <Predicate = (!icmp_ln63 & !icmp_ln100 & trunc_ln7 == 0 & tmp_11)> <Delay = 0.77>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%compute_start_new_0 = phi i1 0, void %if.end19_ifconv, i1 0, void %if.end78, i1 0, void %if.then80, i1 0, void %sw.bb109.i, i1 0, void %if.end107.i, i1 0, void %if.then96.i_ifconv, i1 1, void %if.end11.i21.i, i1 0, void %if.end5.i12.i, i1 0, void %if.end92.i, i1 0, void %if.then81.i_ifconv, i1 1, void %if.end11.i44.i, i1 0, void %if.end5.i35.i, i1 0, void %if.end77.i, i1 0, void %if.then66.i_ifconv, i1 1, void %if.end11.i67.i, i1 0, void %if.end5.i58.i, i1 0, void %if.end62.i, i1 0, void %if.then51.i_ifconv, i1 1, void %if.end11.i90.i, i1 0, void %if.end5.i81.i, i1 0, void %sw.bb47.i, i1 0, void %sw.bb45.i, i1 0, void %sw.bb43.i, i1 0, void %if.end41.i, i1 0, void %if.then30.i_ifconv, i1 1, void %if.end11.i113.i, i1 0, void %if.end5.i104.i, i1 0, void %sw.bb26.i, i1 0, void %sw.bb24.i, i1 0, void %if.end22.i, i1 0, void %if.then11.i_ifconv, i1 1, void %if.end11.i136.i, i1 0, void %if.end5.i127.i, i1 0, void %if.end7.i, i1 0, void %if.then.i_ifconv, i1 1, void %if.end11.i.i, i1 0, void %if.end5.i.i"   --->   Operation 446 'phi' 'compute_start_new_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%compute_op_new_0 = phi i3 0, void %if.end19_ifconv, i3 0, void %if.end78, i3 0, void %if.then80, i3 0, void %sw.bb109.i, i3 0, void %if.end107.i, i3 0, void %if.then96.i_ifconv, i3 7, void %if.end11.i21.i, i3 0, void %if.end5.i12.i, i3 0, void %if.end92.i, i3 0, void %if.then81.i_ifconv, i3 6, void %if.end11.i44.i, i3 0, void %if.end5.i35.i, i3 0, void %if.end77.i, i3 0, void %if.then66.i_ifconv, i3 5, void %if.end11.i67.i, i3 0, void %if.end5.i58.i, i3 0, void %if.end62.i, i3 0, void %if.then51.i_ifconv, i3 4, void %if.end11.i90.i, i3 0, void %if.end5.i81.i, i3 0, void %sw.bb47.i, i3 0, void %sw.bb45.i, i3 0, void %sw.bb43.i, i3 0, void %if.end41.i, i3 0, void %if.then30.i_ifconv, i3 3, void %if.end11.i113.i, i3 0, void %if.end5.i104.i, i3 0, void %sw.bb26.i, i3 0, void %sw.bb24.i, i3 0, void %if.end22.i, i3 0, void %if.then11.i_ifconv, i3 2, void %if.end11.i136.i, i3 0, void %if.end5.i127.i, i3 0, void %if.end7.i, i3 0, void %if.then.i_ifconv, i3 1, void %if.end11.i.i, i3 0, void %if.end5.i.i"   --->   Operation 447 'phi' 'compute_op_new_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%res_flag_13 = phi i1 %res_flag_5, void %if.end19_ifconv, i1 %res_flag_5, void %if.end78, i1 %res_flag_5, void %if.then80, i1 %res_flag_5, void %sw.bb109.i, i1 %res_flag_5, void %if.end107.i, i1 %res_flag_12, void %if.then96.i_ifconv, i1 1, void %if.end11.i21.i, i1 %res_flag_12, void %if.end5.i12.i, i1 %res_flag_5, void %if.end92.i, i1 %res_flag_11, void %if.then81.i_ifconv, i1 1, void %if.end11.i44.i, i1 %res_flag_11, void %if.end5.i35.i, i1 %res_flag_5, void %if.end77.i, i1 %res_flag_10, void %if.then66.i_ifconv, i1 1, void %if.end11.i67.i, i1 %res_flag_10, void %if.end5.i58.i, i1 %res_flag_5, void %if.end62.i, i1 %res_flag_9, void %if.then51.i_ifconv, i1 1, void %if.end11.i90.i, i1 %res_flag_9, void %if.end5.i81.i, i1 %res_flag_5, void %sw.bb47.i, i1 %res_flag_5, void %sw.bb45.i, i1 %res_flag_5, void %sw.bb43.i, i1 %res_flag_5, void %if.end41.i, i1 %res_flag_8, void %if.then30.i_ifconv, i1 1, void %if.end11.i113.i, i1 %res_flag_8, void %if.end5.i104.i, i1 %res_flag_5, void %sw.bb26.i, i1 %res_flag_5, void %sw.bb24.i, i1 %res_flag_5, void %if.end22.i, i1 %res_flag_7, void %if.then11.i_ifconv, i1 1, void %if.end11.i136.i, i1 %res_flag_7, void %if.end5.i127.i, i1 %res_flag_5, void %if.end7.i, i1 %res_flag_6, void %if.then.i_ifconv, i1 1, void %if.end11.i.i, i1 %res_flag_6, void %if.end5.i.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 448 'phi' 'res_flag_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%res_new_13 = phi i140 %res_new_5, void %if.end19_ifconv, i140 %res_new_5, void %if.end78, i140 %res_new_5, void %if.then80, i140 %res_new_5, void %sw.bb109.i, i140 %res_new_5, void %if.end107.i, i140 %res_new_12, void %if.then96.i_ifconv, i140 %and_ln342_6, void %if.end11.i21.i, i140 %res_new_12, void %if.end5.i12.i, i140 %res_new_5, void %if.end92.i, i140 %res_new_11, void %if.then81.i_ifconv, i140 %and_ln342_5, void %if.end11.i44.i, i140 %res_new_11, void %if.end5.i35.i, i140 %res_new_5, void %if.end77.i, i140 %res_new_10, void %if.then66.i_ifconv, i140 %and_ln342_4, void %if.end11.i67.i, i140 %res_new_10, void %if.end5.i58.i, i140 %res_new_5, void %if.end62.i, i140 %res_new_9, void %if.then51.i_ifconv, i140 %and_ln342_3, void %if.end11.i90.i, i140 %res_new_9, void %if.end5.i81.i, i140 %res_new_5, void %sw.bb47.i, i140 %res_new_5, void %sw.bb45.i, i140 %res_new_5, void %sw.bb43.i, i140 %res_new_5, void %if.end41.i, i140 %res_new_8, void %if.then30.i_ifconv, i140 %and_ln342_2, void %if.end11.i113.i, i140 %res_new_8, void %if.end5.i104.i, i140 %res_new_5, void %sw.bb26.i, i140 %res_new_5, void %sw.bb24.i, i140 %res_new_5, void %if.end22.i, i140 %res_new_7, void %if.then11.i_ifconv, i140 %and_ln342_1, void %if.end11.i136.i, i140 %res_new_7, void %if.end5.i127.i, i140 %res_new_5, void %if.end7.i, i140 %res_new_6, void %if.then.i_ifconv, i140 %and_ln342, void %if.end11.i.i, i140 %res_new_6, void %if.end5.i.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 449 'phi' 'res_new_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%wl_addr_sel_flag_0 = phi i1 0, void %if.end19_ifconv, i1 0, void %if.end78, i1 1, void %if.then80, i1 1, void %sw.bb109.i, i1 1, void %if.end107.i, i1 1, void %if.then96.i_ifconv, i1 1, void %if.end11.i21.i, i1 1, void %if.end5.i12.i, i1 1, void %if.end92.i, i1 1, void %if.then81.i_ifconv, i1 1, void %if.end11.i44.i, i1 1, void %if.end5.i35.i, i1 1, void %if.end77.i, i1 1, void %if.then66.i_ifconv, i1 1, void %if.end11.i67.i, i1 1, void %if.end5.i58.i, i1 1, void %if.end62.i, i1 1, void %if.then51.i_ifconv, i1 1, void %if.end11.i90.i, i1 1, void %if.end5.i81.i, i1 1, void %sw.bb47.i, i1 1, void %sw.bb45.i, i1 1, void %sw.bb43.i, i1 1, void %if.end41.i, i1 1, void %if.then30.i_ifconv, i1 1, void %if.end11.i113.i, i1 1, void %if.end5.i104.i, i1 1, void %sw.bb26.i, i1 1, void %sw.bb24.i, i1 1, void %if.end22.i, i1 1, void %if.then11.i_ifconv, i1 1, void %if.end11.i136.i, i1 1, void %if.end5.i127.i, i1 1, void %if.end7.i, i1 1, void %if.then.i_ifconv, i1 1, void %if.end11.i.i, i1 1, void %if.end5.i.i"   --->   Operation 450 'phi' 'wl_addr_sel_flag_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%empty_24 = phi i140 %empty_15, void %if.end19_ifconv, i140 %empty_15, void %if.end78, i140 %empty_15, void %if.then80, i140 %empty_15, void %sw.bb109.i, i140 %empty_15, void %if.end107.i, i140 %empty_23, void %if.then96.i_ifconv, i140 %and_ln342_6, void %if.end11.i21.i, i140 %empty_23, void %if.end5.i12.i, i140 %empty_15, void %if.end92.i, i140 %empty_22, void %if.then81.i_ifconv, i140 %and_ln342_5, void %if.end11.i44.i, i140 %empty_22, void %if.end5.i35.i, i140 %empty_15, void %if.end77.i, i140 %empty_21, void %if.then66.i_ifconv, i140 %and_ln342_4, void %if.end11.i67.i, i140 %empty_21, void %if.end5.i58.i, i140 %empty_15, void %if.end62.i, i140 %empty_20, void %if.then51.i_ifconv, i140 %and_ln342_3, void %if.end11.i90.i, i140 %empty_20, void %if.end5.i81.i, i140 %empty_15, void %sw.bb47.i, i140 %empty_15, void %sw.bb45.i, i140 %empty_15, void %sw.bb43.i, i140 %empty_15, void %if.end41.i, i140 %empty_19, void %if.then30.i_ifconv, i140 %and_ln342_2, void %if.end11.i113.i, i140 %empty_19, void %if.end5.i104.i, i140 %empty_15, void %sw.bb26.i, i140 %empty_15, void %sw.bb24.i, i140 %empty_15, void %if.end22.i, i140 %empty_18, void %if.then11.i_ifconv, i140 %and_ln342_1, void %if.end11.i136.i, i140 %empty_18, void %if.end5.i127.i, i140 %empty_15, void %if.end7.i, i140 %empty_17, void %if.then.i_ifconv, i140 %and_ln342, void %if.end11.i.i, i140 %empty_17, void %if.end5.i.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 451 'phi' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (0.00ns)   --->   "%group_finished = phi i1 1, void %if.end19_ifconv, i1 1, void %if.end78, i1 0, void %if.then80, i1 0, void %sw.bb109.i, i1 0, void %if.end107.i, i1 0, void %if.then96.i_ifconv, i1 0, void %if.end11.i21.i, i1 0, void %if.end5.i12.i, i1 0, void %if.end92.i, i1 0, void %if.then81.i_ifconv, i1 0, void %if.end11.i44.i, i1 0, void %if.end5.i35.i, i1 0, void %if.end77.i, i1 0, void %if.then66.i_ifconv, i1 0, void %if.end11.i67.i, i1 0, void %if.end5.i58.i, i1 0, void %if.end62.i, i1 0, void %if.then51.i_ifconv, i1 0, void %if.end11.i90.i, i1 0, void %if.end5.i81.i, i1 0, void %sw.bb47.i, i1 0, void %sw.bb45.i, i1 0, void %sw.bb43.i, i1 0, void %if.end41.i, i1 0, void %if.then30.i_ifconv, i1 0, void %if.end11.i113.i, i1 0, void %if.end5.i104.i, i1 0, void %sw.bb26.i, i1 0, void %sw.bb24.i, i1 0, void %if.end22.i, i1 0, void %if.then11.i_ifconv, i1 0, void %if.end11.i136.i, i1 0, void %if.end5.i127.i, i1 0, void %if.end7.i, i1 0, void %if.then.i_ifconv, i1 0, void %if.end11.i.i, i1 0, void %if.end5.i.i"   --->   Operation 452 'phi' 'group_finished' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln63, void %if.end72.1, void %for.end88" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:92]   --->   Operation 453 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (0.00ns)   --->   "%head_ctx_ref_addr_2 = getelementptr i46 %head_ctx_ref, i64 0, i64 %zext_ln67_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:96]   --->   Operation 454 'getelementptr' 'head_ctx_ref_addr_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 455 [2/2] (0.67ns)   --->   "%head_ctx_ref_load_2 = load i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:96]   --->   Operation 455 'load' 'head_ctx_ref_load_2' <Predicate = (!icmp_ln63)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 4.97>
ST_7 : Operation 456 [1/2] ( I:0.67ns O:0.67ns )   --->   "%head_ctx_ref_load_2 = load i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:96]   --->   Operation 456 'load' 'head_ctx_ref_load_2' <Predicate = (!icmp_ln63)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_7 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i46 %head_ctx_ref_load_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:96]   --->   Operation 457 'trunc' 'trunc_ln96_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 458 [1/1] (1.01ns)   --->   "%icmp_ln96_1 = icmp_eq  i32 %trunc_ln96_1, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:96]   --->   Operation 458 'icmp' 'icmp_ln96_1' <Predicate = (!icmp_ln63)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 459 [1/1] (0.42ns)   --->   "%br_ln96 = br i1 %icmp_ln96_1, void %if.then77.1, void %if.end78.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:96]   --->   Operation 459 'br' 'br_ln96' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_7 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:131->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:97]   --->   Operation 460 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln63 & !icmp_ln96_1)> <Delay = 0.00>
ST_7 : Operation 461 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln138 = store i46 %zext_ln131_1, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:138->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:97]   --->   Operation 461 'store' 'store_ln138' <Predicate = (!icmp_ln63 & !icmp_ln96_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_7 : Operation 462 [1/1] (0.42ns)   --->   "%br_ln98 = br void %if.end78.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:98]   --->   Operation 462 'br' 'br_ln98' <Predicate = (!icmp_ln63 & !icmp_ln96_1)> <Delay = 0.42>
ST_7 : Operation 463 [1/1] (0.00ns)   --->   "%empty_26 = phi i46 %zext_ln131_1, void %if.then77.1, i46 %head_ctx_ref_load_2, void %if.end72.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:131->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:97]   --->   Operation 463 'phi' 'empty_26' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = partselect i8 @_ssdm_op_PartSelect.i8.i46.i32.i32, i46 %empty_26, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:100]   --->   Operation 464 'partselect' 'trunc_ln100_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 465 [1/1] (0.76ns)   --->   "%icmp_ln100_1 = icmp_eq  i8 %trunc_ln100_1, i8 13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:100]   --->   Operation 465 'icmp' 'icmp_ln100_1' <Predicate = (!icmp_ln63)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i4 @_ssdm_op_PartSelect.i4.i46.i32.i32, i46 %empty_26, i32 42, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:271->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 466 'partselect' 'tmp_66' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln271 = trunc i46 %empty_26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:271->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 467 'trunc' 'trunc_ln271' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 468 [1/1] (0.00ns)   --->   "%or_ln16 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i4.i1.i41, i4 %tmp_66, i1 1, i41 %trunc_ln271" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:271->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 468 'bitconcatenate' 'or_ln16' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100_1, void %if.then80.1, void %for.end88" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:100]   --->   Operation 469 'br' 'br_ln100' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 470 [1/1] (0.77ns)   --->   "%switch_ln169 = switch i8 %trunc_ln100_1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, i8 0, void %sw.bb.i.1, i8 1, void %sw.bb9.i.1, i8 2, void %sw.bb24.i.1, i8 3, void %sw.bb26.i.1, i8 4, void %sw.bb28.i.1, i8 5, void %sw.bb43.i.1, i8 6, void %sw.bb45.i.1, i8 7, void %sw.bb47.i.1, i8 8, void %sw.bb49.i.1, i8 9, void %sw.bb64.i.1, i8 10, void %sw.bb79.i.1, i8 11, void %sw.bb94.i.1, i8 12, void %sw.bb109.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:169->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 470 'switch' 'switch_ln169' <Predicate = (!icmp_ln63 & !icmp_ln100_1)> <Delay = 0.77>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:268->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 471 'bitselect' 'tmp_78' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11)> <Delay = 0.00>
ST_7 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %tmp_78, void %if.then96.i.1_ifconv, void %if.else101.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:268->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 472 'br' 'br_ln268' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11)> <Delay = 0.00>
ST_7 : Operation 473 [1/1] (1.51ns)   --->   "%lshr_ln326_13 = lshr i140 %empty_24, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 473 'lshr' 'lshr_ln326_13' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln326_13 = trunc i140 %lshr_ln326_13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 474 'trunc' 'trunc_ln326_13' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78)> <Delay = 0.00>
ST_7 : Operation 475 [1/1] (1.53ns)   --->   "%shl_ln327_13 = shl i140 1, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 475 'shl' 'shl_ln327_13' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 476 [1/1] (0.35ns)   --->   "%or_ln327_13 = or i140 %empty_24, i140 %shl_ln327_13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 476 'or' 'or_ln327_13' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node res_flag_15)   --->   "%not_trunc_ln326_13 = xor i1 %trunc_ln326_13, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 477 'xor' 'not_trunc_ln326_13' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 478 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_15 = or i1 %res_flag_13, i1 %not_trunc_ln326_13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 478 'or' 'res_flag_15' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 479 [1/1] (0.49ns)   --->   "%res_new_15 = select i1 %trunc_ln326_13, i140 %res_new_13, i140 %or_ln327_13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 479 'select' 'res_new_15' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 480 [1/1] (0.49ns)   --->   "%empty_27 = select i1 %trunc_ln326_13, i140 %empty_24, i140 %or_ln327_13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 480 'select' 'empty_27' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_27, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 481 'bitselect' 'tmp_97' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78)> <Delay = 0.00>
ST_7 : Operation 482 [1/1] (0.28ns)   --->   "%or_ln329_6 = or i1 %compute_start_new_0, i1 %tmp_97" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 482 'or' 'or_ln329_6' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 483 [1/1] (0.77ns)   --->   "%br_ln329 = br i1 %or_ln329_6, void %if.end5.i12.i.1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 483 'br' 'br_ln329' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78)> <Delay = 0.77>
ST_7 : Operation 484 [1/1] (1.51ns)   --->   "%lshr_ln331_13 = lshr i140 %empty_27, i140 %zext_ln67_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 484 'lshr' 'lshr_ln331_13' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78 & !or_ln329_6)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln331_13 = trunc i140 %lshr_ln331_13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 485 'trunc' 'trunc_ln331_13' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78 & !or_ln329_6)> <Delay = 0.00>
ST_7 : Operation 486 [1/1] (0.28ns)   --->   "%and_ln331_13 = and i1 %trunc_ln331_13, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 486 'and' 'and_ln331_13' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78 & !or_ln329_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 487 [1/1] (0.77ns)   --->   "%br_ln331 = br i1 %and_ln331_13, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, void %if.end11.i21.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 487 'br' 'br_ln331' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78 & !or_ln329_6)> <Delay = 0.77>
ST_7 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_13)   --->   "%tmp_121 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_27, i32 82, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 488 'partselect' 'tmp_121' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78 & !or_ln329_6 & and_ln331_13)> <Delay = 0.00>
ST_7 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_13)   --->   "%trunc_ln342_13 = trunc i140 %empty_27" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 489 'trunc' 'trunc_ln342_13' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78 & !or_ln329_6 & and_ln331_13)> <Delay = 0.00>
ST_7 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_13)   --->   "%or_ln342_13 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_121, i8 7, i31 %trunc_ln56, i2 3, i41 %trunc_ln342_13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 490 'bitconcatenate' 'or_ln342_13' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78 & !or_ln329_6 & and_ln331_13)> <Delay = 0.00>
ST_7 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_13)   --->   "%xor_ln342_13 = xor i140 %shl_ln327_13, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 491 'xor' 'xor_ln342_13' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78 & !or_ln329_6 & and_ln331_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 492 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln342_13 = and i140 %or_ln342_13, i140 %xor_ln342_13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 492 'and' 'and_ln342_13' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78 & !or_ln329_6 & and_ln331_13)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:273->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 493 'bitselect' 'tmp_96' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & tmp_78)> <Delay = 0.00>
ST_7 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %tmp_96, void %if.end107.i.1, void %if.then103.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:273->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 494 'br' 'br_ln273' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & tmp_78)> <Delay = 0.00>
ST_7 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:255->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 495 'bitselect' 'tmp_77' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10)> <Delay = 0.00>
ST_7 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln255 = br i1 %tmp_77, void %if.then81.i.1_ifconv, void %if.else86.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:255->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 496 'br' 'br_ln255' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10)> <Delay = 0.00>
ST_7 : Operation 497 [1/1] (1.51ns)   --->   "%lshr_ln326_12 = lshr i140 %empty_24, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 497 'lshr' 'lshr_ln326_12' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln326_12 = trunc i140 %lshr_ln326_12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 498 'trunc' 'trunc_ln326_12' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77)> <Delay = 0.00>
ST_7 : Operation 499 [1/1] (1.53ns)   --->   "%shl_ln327_12 = shl i140 1, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 499 'shl' 'shl_ln327_12' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 500 [1/1] (0.35ns)   --->   "%or_ln327_12 = or i140 %empty_24, i140 %shl_ln327_12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 500 'or' 'or_ln327_12' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node res_flag_18)   --->   "%not_trunc_ln326_12 = xor i1 %trunc_ln326_12, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 501 'xor' 'not_trunc_ln326_12' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 502 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_18 = or i1 %res_flag_13, i1 %not_trunc_ln326_12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 502 'or' 'res_flag_18' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 503 [1/1] (0.49ns)   --->   "%res_new_18 = select i1 %trunc_ln326_12, i140 %res_new_13, i140 %or_ln327_12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 503 'select' 'res_new_18' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 504 [1/1] (0.49ns)   --->   "%empty_28 = select i1 %trunc_ln326_12, i140 %empty_24, i140 %or_ln327_12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 504 'select' 'empty_28' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_28, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 505 'bitselect' 'tmp_95' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77)> <Delay = 0.00>
ST_7 : Operation 506 [1/1] (0.28ns)   --->   "%or_ln329_5 = or i1 %compute_start_new_0, i1 %tmp_95" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 506 'or' 'or_ln329_5' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 507 [1/1] (0.77ns)   --->   "%br_ln329 = br i1 %or_ln329_5, void %if.end5.i35.i.1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 507 'br' 'br_ln329' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77)> <Delay = 0.77>
ST_7 : Operation 508 [1/1] (1.51ns)   --->   "%lshr_ln331_12 = lshr i140 %empty_28, i140 %zext_ln67_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 508 'lshr' 'lshr_ln331_12' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77 & !or_ln329_5)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln331_12 = trunc i140 %lshr_ln331_12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 509 'trunc' 'trunc_ln331_12' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77 & !or_ln329_5)> <Delay = 0.00>
ST_7 : Operation 510 [1/1] (0.28ns)   --->   "%and_ln331_12 = and i1 %trunc_ln331_12, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 510 'and' 'and_ln331_12' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77 & !or_ln329_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 511 [1/1] (0.77ns)   --->   "%br_ln331 = br i1 %and_ln331_12, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, void %if.end11.i44.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 511 'br' 'br_ln331' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77 & !or_ln329_5)> <Delay = 0.77>
ST_7 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_12)   --->   "%tmp_119 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_28, i32 82, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 512 'partselect' 'tmp_119' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77 & !or_ln329_5 & and_ln331_12)> <Delay = 0.00>
ST_7 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_12)   --->   "%trunc_ln342_12 = trunc i140 %empty_28" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 513 'trunc' 'trunc_ln342_12' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77 & !or_ln329_5 & and_ln331_12)> <Delay = 0.00>
ST_7 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_12)   --->   "%or_ln342_12 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_119, i8 6, i31 %trunc_ln56, i2 3, i41 %trunc_ln342_12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 514 'bitconcatenate' 'or_ln342_12' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77 & !or_ln329_5 & and_ln331_12)> <Delay = 0.00>
ST_7 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_12)   --->   "%xor_ln342_12 = xor i140 %shl_ln327_12, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 515 'xor' 'xor_ln342_12' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77 & !or_ln329_5 & and_ln331_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 516 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln342_12 = and i140 %or_ln342_12, i140 %xor_ln342_12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 516 'and' 'and_ln342_12' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77 & !or_ln329_5 & and_ln331_12)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:260->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 517 'bitselect' 'tmp_93' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & tmp_77)> <Delay = 0.00>
ST_7 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %tmp_93, void %if.end92.i.1, void %if.then88.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:260->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 518 'br' 'br_ln260' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & tmp_77)> <Delay = 0.00>
ST_7 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:242->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 519 'bitselect' 'tmp_76' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9)> <Delay = 0.00>
ST_7 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %tmp_76, void %if.then66.i.1_ifconv, void %if.else71.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:242->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 520 'br' 'br_ln242' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9)> <Delay = 0.00>
ST_7 : Operation 521 [1/1] (1.51ns)   --->   "%lshr_ln326_11 = lshr i140 %empty_24, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 521 'lshr' 'lshr_ln326_11' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln326_11 = trunc i140 %lshr_ln326_11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 522 'trunc' 'trunc_ln326_11' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76)> <Delay = 0.00>
ST_7 : Operation 523 [1/1] (1.53ns)   --->   "%shl_ln327_11 = shl i140 1, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 523 'shl' 'shl_ln327_11' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 524 [1/1] (0.35ns)   --->   "%or_ln327_11 = or i140 %empty_24, i140 %shl_ln327_11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 524 'or' 'or_ln327_11' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node res_flag_21)   --->   "%not_trunc_ln326_11 = xor i1 %trunc_ln326_11, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 525 'xor' 'not_trunc_ln326_11' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 526 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_21 = or i1 %res_flag_13, i1 %not_trunc_ln326_11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 526 'or' 'res_flag_21' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 527 [1/1] (0.49ns)   --->   "%res_new_21 = select i1 %trunc_ln326_11, i140 %res_new_13, i140 %or_ln327_11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 527 'select' 'res_new_21' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 528 [1/1] (0.49ns)   --->   "%empty_29 = select i1 %trunc_ln326_11, i140 %empty_24, i140 %or_ln327_11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 528 'select' 'empty_29' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_29, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 529 'bitselect' 'tmp_92' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76)> <Delay = 0.00>
ST_7 : Operation 530 [1/1] (0.28ns)   --->   "%or_ln329_4 = or i1 %compute_start_new_0, i1 %tmp_92" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 530 'or' 'or_ln329_4' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 531 [1/1] (0.77ns)   --->   "%br_ln329 = br i1 %or_ln329_4, void %if.end5.i58.i.1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 531 'br' 'br_ln329' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76)> <Delay = 0.77>
ST_7 : Operation 532 [1/1] (1.51ns)   --->   "%lshr_ln331_11 = lshr i140 %empty_29, i140 %zext_ln67_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 532 'lshr' 'lshr_ln331_11' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76 & !or_ln329_4)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln331_11 = trunc i140 %lshr_ln331_11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 533 'trunc' 'trunc_ln331_11' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76 & !or_ln329_4)> <Delay = 0.00>
ST_7 : Operation 534 [1/1] (0.28ns)   --->   "%and_ln331_11 = and i1 %trunc_ln331_11, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 534 'and' 'and_ln331_11' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76 & !or_ln329_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 535 [1/1] (0.77ns)   --->   "%br_ln331 = br i1 %and_ln331_11, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, void %if.end11.i67.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 535 'br' 'br_ln331' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76 & !or_ln329_4)> <Delay = 0.77>
ST_7 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_11)   --->   "%tmp_117 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_29, i32 82, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 536 'partselect' 'tmp_117' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76 & !or_ln329_4 & and_ln331_11)> <Delay = 0.00>
ST_7 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_11)   --->   "%trunc_ln342_11 = trunc i140 %empty_29" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 537 'trunc' 'trunc_ln342_11' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76 & !or_ln329_4 & and_ln331_11)> <Delay = 0.00>
ST_7 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_11)   --->   "%or_ln342_11 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_117, i8 5, i31 %trunc_ln56, i2 3, i41 %trunc_ln342_11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 538 'bitconcatenate' 'or_ln342_11' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76 & !or_ln329_4 & and_ln331_11)> <Delay = 0.00>
ST_7 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_11)   --->   "%xor_ln342_11 = xor i140 %shl_ln327_11, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 539 'xor' 'xor_ln342_11' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76 & !or_ln329_4 & and_ln331_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 540 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln342_11 = and i140 %or_ln342_11, i140 %xor_ln342_11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 540 'and' 'and_ln342_11' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76 & !or_ln329_4 & and_ln331_11)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:247->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 541 'bitselect' 'tmp_91' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & tmp_76)> <Delay = 0.00>
ST_7 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %tmp_91, void %if.end77.i.1, void %if.then73.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:247->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 542 'br' 'br_ln247' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & tmp_76)> <Delay = 0.00>
ST_7 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:229->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 543 'bitselect' 'tmp_75' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8)> <Delay = 0.00>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %tmp_75, void %if.then51.i.1_ifconv, void %if.else56.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:229->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 544 'br' 'br_ln229' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8)> <Delay = 0.00>
ST_7 : Operation 545 [1/1] (1.51ns)   --->   "%lshr_ln326_10 = lshr i140 %empty_24, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 545 'lshr' 'lshr_ln326_10' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln326_10 = trunc i140 %lshr_ln326_10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 546 'trunc' 'trunc_ln326_10' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75)> <Delay = 0.00>
ST_7 : Operation 547 [1/1] (1.53ns)   --->   "%shl_ln327_10 = shl i140 1, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 547 'shl' 'shl_ln327_10' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 548 [1/1] (0.35ns)   --->   "%or_ln327_10 = or i140 %empty_24, i140 %shl_ln327_10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 548 'or' 'or_ln327_10' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node res_flag_24)   --->   "%not_trunc_ln326_10 = xor i1 %trunc_ln326_10, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 549 'xor' 'not_trunc_ln326_10' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 550 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_24 = or i1 %res_flag_13, i1 %not_trunc_ln326_10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 550 'or' 'res_flag_24' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 551 [1/1] (0.49ns)   --->   "%res_new_24 = select i1 %trunc_ln326_10, i140 %res_new_13, i140 %or_ln327_10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 551 'select' 'res_new_24' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 552 [1/1] (0.49ns)   --->   "%empty_30 = select i1 %trunc_ln326_10, i140 %empty_24, i140 %or_ln327_10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 552 'select' 'empty_30' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_30, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 553 'bitselect' 'tmp_89' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75)> <Delay = 0.00>
ST_7 : Operation 554 [1/1] (0.28ns)   --->   "%or_ln329_3 = or i1 %compute_start_new_0, i1 %tmp_89" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 554 'or' 'or_ln329_3' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 555 [1/1] (0.77ns)   --->   "%br_ln329 = br i1 %or_ln329_3, void %if.end5.i81.i.1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 555 'br' 'br_ln329' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75)> <Delay = 0.77>
ST_7 : Operation 556 [1/1] (1.51ns)   --->   "%lshr_ln331_10 = lshr i140 %empty_30, i140 %zext_ln67_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 556 'lshr' 'lshr_ln331_10' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75 & !or_ln329_3)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln331_10 = trunc i140 %lshr_ln331_10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 557 'trunc' 'trunc_ln331_10' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75 & !or_ln329_3)> <Delay = 0.00>
ST_7 : Operation 558 [1/1] (0.28ns)   --->   "%and_ln331_10 = and i1 %trunc_ln331_10, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 558 'and' 'and_ln331_10' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75 & !or_ln329_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 559 [1/1] (0.77ns)   --->   "%br_ln331 = br i1 %and_ln331_10, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, void %if.end11.i90.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 559 'br' 'br_ln331' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75 & !or_ln329_3)> <Delay = 0.77>
ST_7 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_10)   --->   "%tmp_115 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_30, i32 82, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 560 'partselect' 'tmp_115' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75 & !or_ln329_3 & and_ln331_10)> <Delay = 0.00>
ST_7 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_10)   --->   "%trunc_ln342_10 = trunc i140 %empty_30" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 561 'trunc' 'trunc_ln342_10' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75 & !or_ln329_3 & and_ln331_10)> <Delay = 0.00>
ST_7 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_10)   --->   "%or_ln342_10 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_115, i8 4, i31 %trunc_ln56, i2 3, i41 %trunc_ln342_10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 562 'bitconcatenate' 'or_ln342_10' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75 & !or_ln329_3 & and_ln331_10)> <Delay = 0.00>
ST_7 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_10)   --->   "%xor_ln342_10 = xor i140 %shl_ln327_10, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 563 'xor' 'xor_ln342_10' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75 & !or_ln329_3 & and_ln331_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 564 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln342_10 = and i140 %or_ln342_10, i140 %xor_ln342_10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 564 'and' 'and_ln342_10' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75 & !or_ln329_3 & and_ln331_10)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:234->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 565 'bitselect' 'tmp_88' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & tmp_75)> <Delay = 0.00>
ST_7 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %tmp_88, void %if.end62.i.1, void %if.then58.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:234->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 566 'br' 'br_ln234' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & tmp_75)> <Delay = 0.00>
ST_7 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:204->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 567 'bitselect' 'tmp_71' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4)> <Delay = 0.00>
ST_7 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %tmp_71, void %if.then30.i.1_ifconv, void %if.else35.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:204->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 568 'br' 'br_ln204' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4)> <Delay = 0.00>
ST_7 : Operation 569 [1/1] (1.51ns)   --->   "%lshr_ln326_9 = lshr i140 %empty_24, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 569 'lshr' 'lshr_ln326_9' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln326_9 = trunc i140 %lshr_ln326_9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 570 'trunc' 'trunc_ln326_9' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71)> <Delay = 0.00>
ST_7 : Operation 571 [1/1] (1.53ns)   --->   "%shl_ln327_9 = shl i140 1, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 571 'shl' 'shl_ln327_9' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 572 [1/1] (0.35ns)   --->   "%or_ln327_9 = or i140 %empty_24, i140 %shl_ln327_9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 572 'or' 'or_ln327_9' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node res_flag_27)   --->   "%not_trunc_ln326_9 = xor i1 %trunc_ln326_9, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 573 'xor' 'not_trunc_ln326_9' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 574 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_27 = or i1 %res_flag_13, i1 %not_trunc_ln326_9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 574 'or' 'res_flag_27' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 575 [1/1] (0.49ns)   --->   "%res_new_27 = select i1 %trunc_ln326_9, i140 %res_new_13, i140 %or_ln327_9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 575 'select' 'res_new_27' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 576 [1/1] (0.49ns)   --->   "%empty_31 = select i1 %trunc_ln326_9, i140 %empty_24, i140 %or_ln327_9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 576 'select' 'empty_31' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_31, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 577 'bitselect' 'tmp_87' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71)> <Delay = 0.00>
ST_7 : Operation 578 [1/1] (0.28ns)   --->   "%or_ln329_2 = or i1 %compute_start_new_0, i1 %tmp_87" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 578 'or' 'or_ln329_2' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 579 [1/1] (0.77ns)   --->   "%br_ln329 = br i1 %or_ln329_2, void %if.end5.i104.i.1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 579 'br' 'br_ln329' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71)> <Delay = 0.77>
ST_7 : Operation 580 [1/1] (1.51ns)   --->   "%lshr_ln331_9 = lshr i140 %empty_31, i140 %zext_ln67_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 580 'lshr' 'lshr_ln331_9' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71 & !or_ln329_2)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln331_9 = trunc i140 %lshr_ln331_9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 581 'trunc' 'trunc_ln331_9' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71 & !or_ln329_2)> <Delay = 0.00>
ST_7 : Operation 582 [1/1] (0.28ns)   --->   "%and_ln331_9 = and i1 %trunc_ln331_9, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 582 'and' 'and_ln331_9' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71 & !or_ln329_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 583 [1/1] (0.77ns)   --->   "%br_ln331 = br i1 %and_ln331_9, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, void %if.end11.i113.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 583 'br' 'br_ln331' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71 & !or_ln329_2)> <Delay = 0.77>
ST_7 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_9)   --->   "%tmp_113 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_31, i32 82, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 584 'partselect' 'tmp_113' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71 & !or_ln329_2 & and_ln331_9)> <Delay = 0.00>
ST_7 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_9)   --->   "%trunc_ln342_9 = trunc i140 %empty_31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 585 'trunc' 'trunc_ln342_9' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71 & !or_ln329_2 & and_ln331_9)> <Delay = 0.00>
ST_7 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_9)   --->   "%or_ln342_8 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_113, i8 3, i31 %trunc_ln56, i2 3, i41 %trunc_ln342_9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 586 'bitconcatenate' 'or_ln342_8' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71 & !or_ln329_2 & and_ln331_9)> <Delay = 0.00>
ST_7 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_9)   --->   "%xor_ln342_9 = xor i140 %shl_ln327_9, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 587 'xor' 'xor_ln342_9' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71 & !or_ln329_2 & and_ln331_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln342_9 = and i140 %or_ln342_8, i140 %xor_ln342_9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 588 'and' 'and_ln342_9' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71 & !or_ln329_2 & and_ln331_9)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:209->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 589 'bitselect' 'tmp_85' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & tmp_71)> <Delay = 0.00>
ST_7 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %tmp_85, void %if.end41.i.1, void %if.then37.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:209->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 590 'br' 'br_ln209' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & tmp_71)> <Delay = 0.00>
ST_7 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:183->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 591 'bitselect' 'tmp_68' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1)> <Delay = 0.00>
ST_7 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %tmp_68, void %if.then11.i.1_ifconv, void %if.else16.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:183->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 592 'br' 'br_ln183' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1)> <Delay = 0.00>
ST_7 : Operation 593 [1/1] (1.51ns)   --->   "%lshr_ln326_8 = lshr i140 %empty_24, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 593 'lshr' 'lshr_ln326_8' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln326_8 = trunc i140 %lshr_ln326_8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 594 'trunc' 'trunc_ln326_8' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68)> <Delay = 0.00>
ST_7 : Operation 595 [1/1] (1.53ns)   --->   "%shl_ln327_8 = shl i140 1, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 595 'shl' 'shl_ln327_8' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 596 [1/1] (0.35ns)   --->   "%or_ln327_8 = or i140 %empty_24, i140 %shl_ln327_8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 596 'or' 'or_ln327_8' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node res_flag_30)   --->   "%not_trunc_ln326_8 = xor i1 %trunc_ln326_8, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 597 'xor' 'not_trunc_ln326_8' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 598 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_30 = or i1 %res_flag_13, i1 %not_trunc_ln326_8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 598 'or' 'res_flag_30' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 599 [1/1] (0.49ns)   --->   "%res_new_30 = select i1 %trunc_ln326_8, i140 %res_new_13, i140 %or_ln327_8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 599 'select' 'res_new_30' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 600 [1/1] (0.49ns)   --->   "%empty_32 = select i1 %trunc_ln326_8, i140 %empty_24, i140 %or_ln327_8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 600 'select' 'empty_32' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_32, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 601 'bitselect' 'tmp_84' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68)> <Delay = 0.00>
ST_7 : Operation 602 [1/1] (0.28ns)   --->   "%or_ln329_1 = or i1 %compute_start_new_0, i1 %tmp_84" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 602 'or' 'or_ln329_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 603 [1/1] (0.77ns)   --->   "%br_ln329 = br i1 %or_ln329_1, void %if.end5.i127.i.1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 603 'br' 'br_ln329' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68)> <Delay = 0.77>
ST_7 : Operation 604 [1/1] (1.51ns)   --->   "%lshr_ln331_8 = lshr i140 %empty_32, i140 %zext_ln67_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 604 'lshr' 'lshr_ln331_8' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68 & !or_ln329_1)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln331_8 = trunc i140 %lshr_ln331_8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 605 'trunc' 'trunc_ln331_8' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68 & !or_ln329_1)> <Delay = 0.00>
ST_7 : Operation 606 [1/1] (0.28ns)   --->   "%and_ln331_8 = and i1 %trunc_ln331_8, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 606 'and' 'and_ln331_8' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68 & !or_ln329_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 607 [1/1] (0.77ns)   --->   "%br_ln331 = br i1 %and_ln331_8, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, void %if.end11.i136.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 607 'br' 'br_ln331' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68 & !or_ln329_1)> <Delay = 0.77>
ST_7 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_8)   --->   "%tmp_111 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_32, i32 82, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 608 'partselect' 'tmp_111' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68 & !or_ln329_1 & and_ln331_8)> <Delay = 0.00>
ST_7 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_8)   --->   "%trunc_ln342_8 = trunc i140 %empty_32" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 609 'trunc' 'trunc_ln342_8' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68 & !or_ln329_1 & and_ln331_8)> <Delay = 0.00>
ST_7 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_8)   --->   "%or_ln342_6 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_111, i8 2, i31 %trunc_ln56, i2 3, i41 %trunc_ln342_8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 610 'bitconcatenate' 'or_ln342_6' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68 & !or_ln329_1 & and_ln331_8)> <Delay = 0.00>
ST_7 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_8)   --->   "%xor_ln342_8 = xor i140 %shl_ln327_8, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 611 'xor' 'xor_ln342_8' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68 & !or_ln329_1 & and_ln331_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 612 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln342_8 = and i140 %or_ln342_6, i140 %xor_ln342_8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 612 'and' 'and_ln342_8' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68 & !or_ln329_1 & and_ln331_8)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:188->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 613 'bitselect' 'tmp_83' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & tmp_68)> <Delay = 0.00>
ST_7 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %tmp_83, void %if.end22.i.1, void %if.then18.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:188->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 614 'br' 'br_ln188' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & tmp_68)> <Delay = 0.00>
ST_7 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:171->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 615 'bitselect' 'tmp_67' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0)> <Delay = 0.00>
ST_7 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %tmp_67, void %if.then.i.1_ifconv, void %if.else.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:171->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 616 'br' 'br_ln171' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0)> <Delay = 0.00>
ST_7 : Operation 617 [1/1] (1.51ns)   --->   "%lshr_ln326_7 = lshr i140 %empty_24, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 617 'lshr' 'lshr_ln326_7' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln326_7 = trunc i140 %lshr_ln326_7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 618 'trunc' 'trunc_ln326_7' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67)> <Delay = 0.00>
ST_7 : Operation 619 [1/1] (1.53ns)   --->   "%shl_ln327_7 = shl i140 1, i140 %zext_ln78_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 619 'shl' 'shl_ln327_7' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 620 [1/1] (0.35ns)   --->   "%or_ln327_7 = or i140 %empty_24, i140 %shl_ln327_7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 620 'or' 'or_ln327_7' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node res_flag_33)   --->   "%not_trunc_ln326_7 = xor i1 %trunc_ln326_7, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 621 'xor' 'not_trunc_ln326_7' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 622 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_flag_33 = or i1 %res_flag_13, i1 %not_trunc_ln326_7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 622 'or' 'res_flag_33' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 623 [1/1] (0.49ns)   --->   "%res_new_33 = select i1 %trunc_ln326_7, i140 %res_new_13, i140 %or_ln327_7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 623 'select' 'res_new_33' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 624 [1/1] (0.49ns)   --->   "%empty_33 = select i1 %trunc_ln326_7, i140 %empty_24, i140 %or_ln327_7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 624 'select' 'empty_33' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i140.i32, i140 %empty_33, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 625 'bitselect' 'tmp_81' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67)> <Delay = 0.00>
ST_7 : Operation 626 [1/1] (0.28ns)   --->   "%or_ln329 = or i1 %compute_start_new_0, i1 %tmp_81" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 626 'or' 'or_ln329' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 627 [1/1] (0.77ns)   --->   "%br_ln329 = br i1 %or_ln329, void %if.end5.i.i.1, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:329->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 627 'br' 'br_ln329' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67)> <Delay = 0.77>
ST_7 : Operation 628 [1/1] (1.51ns)   --->   "%lshr_ln331_7 = lshr i140 %empty_33, i140 %zext_ln67_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 628 'lshr' 'lshr_ln331_7' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67 & !or_ln329)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln331_7 = trunc i140 %lshr_ln331_7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 629 'trunc' 'trunc_ln331_7' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67 & !or_ln329)> <Delay = 0.00>
ST_7 : Operation 630 [1/1] (0.28ns)   --->   "%and_ln331_7 = and i1 %trunc_ln331_7, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 630 'and' 'and_ln331_7' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67 & !or_ln329)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 631 [1/1] (0.77ns)   --->   "%br_ln331 = br i1 %and_ln331_7, void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1, void %if.end11.i.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 631 'br' 'br_ln331' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67 & !or_ln329)> <Delay = 0.77>
ST_7 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_7)   --->   "%tmp_109 = partselect i58 @_ssdm_op_PartSelect.i58.i140.i32.i32, i140 %empty_33, i32 82, i32 139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 632 'partselect' 'tmp_109' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67 & !or_ln329 & and_ln331_7)> <Delay = 0.00>
ST_7 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_7)   --->   "%trunc_ln342_7 = trunc i140 %empty_33" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 633 'trunc' 'trunc_ln342_7' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67 & !or_ln329 & and_ln331_7)> <Delay = 0.00>
ST_7 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_7)   --->   "%or_ln342_4 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i58.i8.i31.i2.i41, i58 %tmp_109, i8 1, i31 %trunc_ln56, i2 3, i41 %trunc_ln342_7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 634 'bitconcatenate' 'or_ln342_4' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67 & !or_ln329 & and_ln331_7)> <Delay = 0.00>
ST_7 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_7)   --->   "%xor_ln342_7 = xor i140 %shl_ln327_7, i140 1393796574908163946345982392040522594123775" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 635 'xor' 'xor_ln342_7' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67 & !or_ln329 & and_ln331_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 636 [1/1] (0.35ns) (out node of the LUT)   --->   "%and_ln342_7 = and i140 %or_ln342_4, i140 %xor_ln342_7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 636 'and' 'and_ln342_7' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67 & !or_ln329 & and_ln331_7)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:175->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 637 'bitselect' 'tmp_80' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & tmp_67)> <Delay = 0.00>
ST_7 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %tmp_80, void %if.end7.i.1, void %if.then3.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:175->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 638 'br' 'br_ln175' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & tmp_67)> <Delay = 0.00>
ST_7 : Operation 639 [1/1] (0.28ns)   --->   "%and_ln122 = and i1 %group_finished, i1 %resources_idle" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:122]   --->   Operation 639 'and' 'and_ln122' <Predicate = (icmp_ln100_1) | (icmp_ln63)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 640 [1/1] (0.77ns)   --->   "%br_ln122 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:122]   --->   Operation 640 'br' 'br_ln122' <Predicate = (icmp_ln100_1) | (icmp_ln63)> <Delay = 0.77>

State 8 <SV = 7> <Delay = 0.77>
ST_8 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_26, i32 40, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:281->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 641 'partselect' 'tmp_79' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 12)> <Delay = 0.00>
ST_8 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln281_1 = trunc i46 %empty_26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:281->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 642 'trunc' 'trunc_ln281_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 12)> <Delay = 0.00>
ST_8 : Operation 643 [1/1] (0.00ns)   --->   "%or_ln281_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_79, i8 13, i32 %trunc_ln281_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:281->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 643 'bitconcatenate' 'or_ln281_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 12)> <Delay = 0.00>
ST_8 : Operation 644 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln281 = store i46 %or_ln281_1, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:281->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 644 'store' 'store_ln281' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 645 [1/1] (0.77ns)   --->   "%br_ln282 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:282->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 645 'br' 'br_ln282' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 12)> <Delay = 0.77>
ST_8 : Operation 646 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln271 = store i46 %or_ln16, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:271->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 646 'store' 'store_ln271' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78 & !or_ln329_6 & and_ln331_13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 647 [1/1] (0.77ns)   --->   "%br_ln272 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:272->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 647 'br' 'br_ln272' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & !tmp_78 & !or_ln329_6 & and_ln331_13)> <Delay = 0.77>
ST_8 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:274->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 648 'bitselect' 'tmp_118' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & tmp_78 & tmp_96)> <Delay = 0.00>
ST_8 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_26, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:274->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 649 'partselect' 'tmp_106' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & tmp_78 & tmp_96)> <Delay = 0.00>
ST_8 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:274->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 650 'bitselect' 'tmp_120' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & tmp_78 & tmp_96)> <Delay = 0.00>
ST_8 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln274_1 = trunc i46 %empty_26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:274->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 651 'trunc' 'trunc_ln274_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & tmp_78 & tmp_96)> <Delay = 0.00>
ST_8 : Operation 652 [1/1] (0.00ns)   --->   "%or_ln276_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_118, i1 0, i2 %tmp_106, i1 0, i1 %tmp_120, i8 12, i32 %trunc_ln274_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:276->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 652 'bitconcatenate' 'or_ln276_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & tmp_78 & tmp_96)> <Delay = 0.00>
ST_8 : Operation 653 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln276 = store i46 %or_ln276_1, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:276->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 653 'store' 'store_ln276' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & tmp_78 & tmp_96)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 654 [1/1] (0.00ns)   --->   "%br_ln277 = br void %if.end107.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:277->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 654 'br' 'br_ln277' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & tmp_78 & tmp_96)> <Delay = 0.00>
ST_8 : Operation 655 [1/1] (0.77ns)   --->   "%br_ln0 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1"   --->   Operation 655 'br' 'br_ln0' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 11 & tmp_78)> <Delay = 0.77>
ST_8 : Operation 656 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln258 = store i46 %or_ln16, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:258->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 656 'store' 'store_ln258' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77 & !or_ln329_5 & and_ln331_12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 657 [1/1] (0.77ns)   --->   "%br_ln259 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:259->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 657 'br' 'br_ln259' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & !tmp_77 & !or_ln329_5 & and_ln331_12)> <Delay = 0.77>
ST_8 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:261->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 658 'bitselect' 'tmp_114' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & tmp_77 & tmp_93)> <Delay = 0.00>
ST_8 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_26, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:261->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 659 'partselect' 'tmp_102' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & tmp_77 & tmp_93)> <Delay = 0.00>
ST_8 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:261->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 660 'bitselect' 'tmp_116' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & tmp_77 & tmp_93)> <Delay = 0.00>
ST_8 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln261_1 = trunc i46 %empty_26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:261->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 661 'trunc' 'trunc_ln261_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & tmp_77 & tmp_93)> <Delay = 0.00>
ST_8 : Operation 662 [1/1] (0.00ns)   --->   "%or_ln263_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_114, i1 0, i2 %tmp_102, i1 0, i1 %tmp_116, i8 11, i32 %trunc_ln261_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:263->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 662 'bitconcatenate' 'or_ln263_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & tmp_77 & tmp_93)> <Delay = 0.00>
ST_8 : Operation 663 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln263 = store i46 %or_ln263_1, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:263->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 663 'store' 'store_ln263' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & tmp_77 & tmp_93)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln264 = br void %if.end92.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:264->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 664 'br' 'br_ln264' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & tmp_77 & tmp_93)> <Delay = 0.00>
ST_8 : Operation 665 [1/1] (0.77ns)   --->   "%br_ln0 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1"   --->   Operation 665 'br' 'br_ln0' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 10 & tmp_77)> <Delay = 0.77>
ST_8 : Operation 666 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln245 = store i46 %or_ln16, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:245->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 666 'store' 'store_ln245' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76 & !or_ln329_4 & and_ln331_11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 667 [1/1] (0.77ns)   --->   "%br_ln246 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:246->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 667 'br' 'br_ln246' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & !tmp_76 & !or_ln329_4 & and_ln331_11)> <Delay = 0.77>
ST_8 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:248->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 668 'bitselect' 'tmp_110' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & tmp_76 & tmp_91)> <Delay = 0.00>
ST_8 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_26, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:248->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 669 'partselect' 'tmp_98' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & tmp_76 & tmp_91)> <Delay = 0.00>
ST_8 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:248->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 670 'bitselect' 'tmp_112' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & tmp_76 & tmp_91)> <Delay = 0.00>
ST_8 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln248_1 = trunc i46 %empty_26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:248->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 671 'trunc' 'trunc_ln248_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & tmp_76 & tmp_91)> <Delay = 0.00>
ST_8 : Operation 672 [1/1] (0.00ns)   --->   "%or_ln250_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_110, i1 0, i2 %tmp_98, i1 0, i1 %tmp_112, i8 10, i32 %trunc_ln248_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:250->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 672 'bitconcatenate' 'or_ln250_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & tmp_76 & tmp_91)> <Delay = 0.00>
ST_8 : Operation 673 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln250 = store i46 %or_ln250_1, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:250->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 673 'store' 'store_ln250' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & tmp_76 & tmp_91)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 674 [1/1] (0.00ns)   --->   "%br_ln251 = br void %if.end77.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:251->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 674 'br' 'br_ln251' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & tmp_76 & tmp_91)> <Delay = 0.00>
ST_8 : Operation 675 [1/1] (0.77ns)   --->   "%br_ln0 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1"   --->   Operation 675 'br' 'br_ln0' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 9 & tmp_76)> <Delay = 0.77>
ST_8 : Operation 676 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln232 = store i46 %or_ln16, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:232->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 676 'store' 'store_ln232' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75 & !or_ln329_3 & and_ln331_10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 677 [1/1] (0.77ns)   --->   "%br_ln233 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:233->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 677 'br' 'br_ln233' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & !tmp_75 & !or_ln329_3 & and_ln331_10)> <Delay = 0.77>
ST_8 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:235->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 678 'bitselect' 'tmp_107' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & tmp_75 & tmp_88)> <Delay = 0.00>
ST_8 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_26, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:235->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 679 'partselect' 'tmp_94' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & tmp_75 & tmp_88)> <Delay = 0.00>
ST_8 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:235->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 680 'bitselect' 'tmp_108' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & tmp_75 & tmp_88)> <Delay = 0.00>
ST_8 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln235_1 = trunc i46 %empty_26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:235->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 681 'trunc' 'trunc_ln235_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & tmp_75 & tmp_88)> <Delay = 0.00>
ST_8 : Operation 682 [1/1] (0.00ns)   --->   "%or_ln237_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_107, i1 0, i2 %tmp_94, i1 0, i1 %tmp_108, i8 9, i32 %trunc_ln235_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:237->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 682 'bitconcatenate' 'or_ln237_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & tmp_75 & tmp_88)> <Delay = 0.00>
ST_8 : Operation 683 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln237 = store i46 %or_ln237_1, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:237->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 683 'store' 'store_ln237' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & tmp_75 & tmp_88)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 684 [1/1] (0.00ns)   --->   "%br_ln238 = br void %if.end62.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:238->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 684 'br' 'br_ln238' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & tmp_75 & tmp_88)> <Delay = 0.00>
ST_8 : Operation 685 [1/1] (0.77ns)   --->   "%br_ln0 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1"   --->   Operation 685 'br' 'br_ln0' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 8 & tmp_75)> <Delay = 0.77>
ST_8 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_26, i32 40, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:225->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 686 'partselect' 'tmp_74' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 7)> <Delay = 0.00>
ST_8 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln225_1 = trunc i46 %empty_26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:225->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 687 'trunc' 'trunc_ln225_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 7)> <Delay = 0.00>
ST_8 : Operation 688 [1/1] (0.00ns)   --->   "%or_ln225_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_74, i8 8, i32 %trunc_ln225_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:225->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 688 'bitconcatenate' 'or_ln225_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 7)> <Delay = 0.00>
ST_8 : Operation 689 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln225 = store i46 %or_ln225_1, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:225->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 689 'store' 'store_ln225' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 690 [1/1] (0.77ns)   --->   "%br_ln226 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:226->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 690 'br' 'br_ln226' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 7)> <Delay = 0.77>
ST_8 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_26, i32 40, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:221->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 691 'partselect' 'tmp_73' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 6)> <Delay = 0.00>
ST_8 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln221_1 = trunc i46 %empty_26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:221->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 692 'trunc' 'trunc_ln221_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 6)> <Delay = 0.00>
ST_8 : Operation 693 [1/1] (0.00ns)   --->   "%or_ln221_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_73, i8 7, i32 %trunc_ln221_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:221->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 693 'bitconcatenate' 'or_ln221_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 6)> <Delay = 0.00>
ST_8 : Operation 694 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln221 = store i46 %or_ln221_1, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:221->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 694 'store' 'store_ln221' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 695 [1/1] (0.77ns)   --->   "%br_ln222 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:222->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 695 'br' 'br_ln222' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 6)> <Delay = 0.77>
ST_8 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_26, i32 40, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:217->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 696 'partselect' 'tmp_72' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 5)> <Delay = 0.00>
ST_8 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln217_1 = trunc i46 %empty_26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:217->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 697 'trunc' 'trunc_ln217_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 5)> <Delay = 0.00>
ST_8 : Operation 698 [1/1] (0.00ns)   --->   "%or_ln217_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_72, i8 6, i32 %trunc_ln217_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:217->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 698 'bitconcatenate' 'or_ln217_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 5)> <Delay = 0.00>
ST_8 : Operation 699 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln217 = store i46 %or_ln217_1, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:217->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 699 'store' 'store_ln217' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 700 [1/1] (0.77ns)   --->   "%br_ln218 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:218->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 700 'br' 'br_ln218' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 5)> <Delay = 0.77>
ST_8 : Operation 701 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln207 = store i46 %or_ln16, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:207->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 701 'store' 'store_ln207' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71 & !or_ln329_2 & and_ln331_9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 702 [1/1] (0.77ns)   --->   "%br_ln208 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:208->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 702 'br' 'br_ln208' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & !tmp_71 & !or_ln329_2 & and_ln331_9)> <Delay = 0.77>
ST_8 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:210->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 703 'bitselect' 'tmp_104' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & tmp_71 & tmp_85)> <Delay = 0.00>
ST_8 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_26, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:210->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 704 'partselect' 'tmp_90' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & tmp_71 & tmp_85)> <Delay = 0.00>
ST_8 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:210->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 705 'bitselect' 'tmp_105' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & tmp_71 & tmp_85)> <Delay = 0.00>
ST_8 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln210_1 = trunc i46 %empty_26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:210->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 706 'trunc' 'trunc_ln210_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & tmp_71 & tmp_85)> <Delay = 0.00>
ST_8 : Operation 707 [1/1] (0.00ns)   --->   "%or_ln212_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_104, i1 0, i2 %tmp_90, i1 0, i1 %tmp_105, i8 5, i32 %trunc_ln210_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:212->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 707 'bitconcatenate' 'or_ln212_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & tmp_71 & tmp_85)> <Delay = 0.00>
ST_8 : Operation 708 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln212 = store i46 %or_ln212_1, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:212->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 708 'store' 'store_ln212' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & tmp_71 & tmp_85)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 709 [1/1] (0.00ns)   --->   "%br_ln213 = br void %if.end41.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:213->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 709 'br' 'br_ln213' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & tmp_71 & tmp_85)> <Delay = 0.00>
ST_8 : Operation 710 [1/1] (0.77ns)   --->   "%br_ln0 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1"   --->   Operation 710 'br' 'br_ln0' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 4 & tmp_71)> <Delay = 0.77>
ST_8 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_26, i32 40, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:200->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 711 'partselect' 'tmp_70' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 3)> <Delay = 0.00>
ST_8 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = trunc i46 %empty_26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:200->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 712 'trunc' 'trunc_ln200_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 3)> <Delay = 0.00>
ST_8 : Operation 713 [1/1] (0.00ns)   --->   "%or_ln200_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_70, i8 4, i32 %trunc_ln200_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:200->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 713 'bitconcatenate' 'or_ln200_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 3)> <Delay = 0.00>
ST_8 : Operation 714 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln200 = store i46 %or_ln200_1, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:200->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 714 'store' 'store_ln200' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 715 [1/1] (0.77ns)   --->   "%br_ln201 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:201->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 715 'br' 'br_ln201' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 3)> <Delay = 0.77>
ST_8 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i6 @_ssdm_op_PartSelect.i6.i46.i32.i32, i46 %empty_26, i32 40, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:196->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 716 'partselect' 'tmp_69' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 2)> <Delay = 0.00>
ST_8 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i46 %empty_26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:196->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 717 'trunc' 'trunc_ln196_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 2)> <Delay = 0.00>
ST_8 : Operation 718 [1/1] (0.00ns)   --->   "%or_ln196_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i6.i8.i32, i6 %tmp_69, i8 3, i32 %trunc_ln196_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:196->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 718 'bitconcatenate' 'or_ln196_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 2)> <Delay = 0.00>
ST_8 : Operation 719 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln196 = store i46 %or_ln196_1, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:196->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 719 'store' 'store_ln196' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 720 [1/1] (0.77ns)   --->   "%br_ln197 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:197->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 720 'br' 'br_ln197' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 2)> <Delay = 0.77>
ST_8 : Operation 721 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln186 = store i46 %or_ln16, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:186->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 721 'store' 'store_ln186' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68 & !or_ln329_1 & and_ln331_8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 722 [1/1] (0.77ns)   --->   "%br_ln187 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:187->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 722 'br' 'br_ln187' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & !tmp_68 & !or_ln329_1 & and_ln331_8)> <Delay = 0.77>
ST_8 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:189->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 723 'bitselect' 'tmp_101' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & tmp_68 & tmp_83)> <Delay = 0.00>
ST_8 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_26, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:189->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 724 'partselect' 'tmp_86' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & tmp_68 & tmp_83)> <Delay = 0.00>
ST_8 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:189->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 725 'bitselect' 'tmp_103' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & tmp_68 & tmp_83)> <Delay = 0.00>
ST_8 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i46 %empty_26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:189->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 726 'trunc' 'trunc_ln189_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & tmp_68 & tmp_83)> <Delay = 0.00>
ST_8 : Operation 727 [1/1] (0.00ns)   --->   "%or_ln191_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_101, i1 0, i2 %tmp_86, i1 0, i1 %tmp_103, i8 2, i32 %trunc_ln189_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:191->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 727 'bitconcatenate' 'or_ln191_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & tmp_68 & tmp_83)> <Delay = 0.00>
ST_8 : Operation 728 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln191 = store i46 %or_ln191_1, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:191->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 728 'store' 'store_ln191' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & tmp_68 & tmp_83)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 729 [1/1] (0.00ns)   --->   "%br_ln192 = br void %if.end22.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:192->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 729 'br' 'br_ln192' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & tmp_68 & tmp_83)> <Delay = 0.00>
ST_8 : Operation 730 [1/1] (0.77ns)   --->   "%br_ln0 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1"   --->   Operation 730 'br' 'br_ln0' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 1 & tmp_68)> <Delay = 0.77>
ST_8 : Operation 731 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln173 = store i46 %or_ln16, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:173->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 731 'store' 'store_ln173' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67 & !or_ln329 & and_ln331_7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 732 [1/1] (0.77ns)   --->   "%br_ln174 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:174->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 732 'br' 'br_ln174' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & !tmp_67 & !or_ln329 & and_ln331_7)> <Delay = 0.77>
ST_8 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:176->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 733 'bitselect' 'tmp_99' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & tmp_67 & tmp_80)> <Delay = 0.00>
ST_8 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %empty_26, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:176->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 734 'partselect' 'tmp_82' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & tmp_67 & tmp_80)> <Delay = 0.00>
ST_8 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %empty_26, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:176->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 735 'bitselect' 'tmp_100' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & tmp_67 & tmp_80)> <Delay = 0.00>
ST_8 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln176_1 = trunc i46 %empty_26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:176->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 736 'trunc' 'trunc_ln176_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & tmp_67 & tmp_80)> <Delay = 0.00>
ST_8 : Operation 737 [1/1] (0.00ns)   --->   "%or_ln178_1 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i1.i1.i2.i1.i1.i8.i32, i1 %tmp_99, i1 0, i2 %tmp_82, i1 0, i1 %tmp_100, i8 1, i32 %trunc_ln176_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:178->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 737 'bitconcatenate' 'or_ln178_1' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & tmp_67 & tmp_80)> <Delay = 0.00>
ST_8 : Operation 738 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln178 = store i46 %or_ln178_1, i3 %head_ctx_ref_addr_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:178->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 738 'store' 'store_ln178' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & tmp_67 & tmp_80)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8> <RAM>
ST_8 : Operation 739 [1/1] (0.00ns)   --->   "%br_ln179 = br void %if.end7.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:179->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 739 'br' 'br_ln179' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & tmp_67 & tmp_80)> <Delay = 0.00>
ST_8 : Operation 740 [1/1] (0.77ns)   --->   "%br_ln0 = br void %_Z16drive_head_phaseR7HeadCtxiibbbR13HeadResourcesRbRiS4_S4_S4_S3_S4_S3_S4_.exit.1"   --->   Operation 740 'br' 'br_ln0' <Predicate = (!icmp_ln63 & !icmp_ln100_1 & trunc_ln100_1 == 0 & tmp_67)> <Delay = 0.77>
ST_8 : Operation 741 [1/1] (0.00ns)   --->   "%compute_start_new_1 = phi i1 %compute_start_new_0, void %for.end88, i1 %compute_start_new_0, void %if.then80.1, i1 %compute_start_new_0, void %sw.bb109.i.1, i1 %compute_start_new_0, void %sw.bb47.i.1, i1 %compute_start_new_0, void %sw.bb45.i.1, i1 %compute_start_new_0, void %sw.bb43.i.1, i1 %compute_start_new_0, void %sw.bb26.i.1, i1 %compute_start_new_0, void %sw.bb24.i.1, i1 %compute_start_new_0, void %if.end107.i.1, i1 %compute_start_new_0, void %if.then96.i.1_ifconv, i1 1, void %if.end11.i21.i.1, i1 0, void %if.end5.i12.i.1, i1 %compute_start_new_0, void %if.end92.i.1, i1 %compute_start_new_0, void %if.then81.i.1_ifconv, i1 1, void %if.end11.i44.i.1, i1 0, void %if.end5.i35.i.1, i1 %compute_start_new_0, void %if.end77.i.1, i1 %compute_start_new_0, void %if.then66.i.1_ifconv, i1 1, void %if.end11.i67.i.1, i1 0, void %if.end5.i58.i.1, i1 %compute_start_new_0, void %if.end62.i.1, i1 %compute_start_new_0, void %if.then51.i.1_ifconv, i1 1, void %if.end11.i90.i.1, i1 0, void %if.end5.i81.i.1, i1 %compute_start_new_0, void %if.end41.i.1, i1 %compute_start_new_0, void %if.then30.i.1_ifconv, i1 1, void %if.end11.i113.i.1, i1 0, void %if.end5.i104.i.1, i1 %compute_start_new_0, void %if.end22.i.1, i1 %compute_start_new_0, void %if.then11.i.1_ifconv, i1 1, void %if.end11.i136.i.1, i1 0, void %if.end5.i127.i.1, i1 %compute_start_new_0, void %if.end7.i.1, i1 %compute_start_new_0, void %if.then.i.1_ifconv, i1 1, void %if.end11.i.i.1, i1 0, void %if.end5.i.i.1"   --->   Operation 741 'phi' 'compute_start_new_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 742 [1/1] (0.00ns)   --->   "%compute_op_new_1 = phi i3 %compute_op_new_0, void %for.end88, i3 %compute_op_new_0, void %if.then80.1, i3 %compute_op_new_0, void %sw.bb109.i.1, i3 %compute_op_new_0, void %sw.bb47.i.1, i3 %compute_op_new_0, void %sw.bb45.i.1, i3 %compute_op_new_0, void %sw.bb43.i.1, i3 %compute_op_new_0, void %sw.bb26.i.1, i3 %compute_op_new_0, void %sw.bb24.i.1, i3 %compute_op_new_0, void %if.end107.i.1, i3 %compute_op_new_0, void %if.then96.i.1_ifconv, i3 7, void %if.end11.i21.i.1, i3 %compute_op_new_0, void %if.end5.i12.i.1, i3 %compute_op_new_0, void %if.end92.i.1, i3 %compute_op_new_0, void %if.then81.i.1_ifconv, i3 6, void %if.end11.i44.i.1, i3 %compute_op_new_0, void %if.end5.i35.i.1, i3 %compute_op_new_0, void %if.end77.i.1, i3 %compute_op_new_0, void %if.then66.i.1_ifconv, i3 5, void %if.end11.i67.i.1, i3 %compute_op_new_0, void %if.end5.i58.i.1, i3 %compute_op_new_0, void %if.end62.i.1, i3 %compute_op_new_0, void %if.then51.i.1_ifconv, i3 4, void %if.end11.i90.i.1, i3 %compute_op_new_0, void %if.end5.i81.i.1, i3 %compute_op_new_0, void %if.end41.i.1, i3 %compute_op_new_0, void %if.then30.i.1_ifconv, i3 3, void %if.end11.i113.i.1, i3 %compute_op_new_0, void %if.end5.i104.i.1, i3 %compute_op_new_0, void %if.end22.i.1, i3 %compute_op_new_0, void %if.then11.i.1_ifconv, i3 2, void %if.end11.i136.i.1, i3 %compute_op_new_0, void %if.end5.i127.i.1, i3 %compute_op_new_0, void %if.end7.i.1, i3 %compute_op_new_0, void %if.then.i.1_ifconv, i3 1, void %if.end11.i.i.1, i3 %compute_op_new_0, void %if.end5.i.i.1"   --->   Operation 742 'phi' 'compute_op_new_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 743 [1/1] (0.00ns)   --->   "%res_flag_14 = phi i1 %res_flag_13, void %for.end88, i1 %res_flag_13, void %if.then80.1, i1 %res_flag_13, void %sw.bb109.i.1, i1 %res_flag_13, void %sw.bb47.i.1, i1 %res_flag_13, void %sw.bb45.i.1, i1 %res_flag_13, void %sw.bb43.i.1, i1 %res_flag_13, void %sw.bb26.i.1, i1 %res_flag_13, void %sw.bb24.i.1, i1 %res_flag_13, void %if.end107.i.1, i1 %res_flag_15, void %if.then96.i.1_ifconv, i1 1, void %if.end11.i21.i.1, i1 %res_flag_15, void %if.end5.i12.i.1, i1 %res_flag_13, void %if.end92.i.1, i1 %res_flag_18, void %if.then81.i.1_ifconv, i1 1, void %if.end11.i44.i.1, i1 %res_flag_18, void %if.end5.i35.i.1, i1 %res_flag_13, void %if.end77.i.1, i1 %res_flag_21, void %if.then66.i.1_ifconv, i1 1, void %if.end11.i67.i.1, i1 %res_flag_21, void %if.end5.i58.i.1, i1 %res_flag_13, void %if.end62.i.1, i1 %res_flag_24, void %if.then51.i.1_ifconv, i1 1, void %if.end11.i90.i.1, i1 %res_flag_24, void %if.end5.i81.i.1, i1 %res_flag_13, void %if.end41.i.1, i1 %res_flag_27, void %if.then30.i.1_ifconv, i1 1, void %if.end11.i113.i.1, i1 %res_flag_27, void %if.end5.i104.i.1, i1 %res_flag_13, void %if.end22.i.1, i1 %res_flag_30, void %if.then11.i.1_ifconv, i1 1, void %if.end11.i136.i.1, i1 %res_flag_30, void %if.end5.i127.i.1, i1 %res_flag_13, void %if.end7.i.1, i1 %res_flag_33, void %if.then.i.1_ifconv, i1 1, void %if.end11.i.i.1, i1 %res_flag_33, void %if.end5.i.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 743 'phi' 'res_flag_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 744 [1/1] (0.00ns)   --->   "%res_new_14 = phi i140 %res_new_13, void %for.end88, i140 %res_new_13, void %if.then80.1, i140 %res_new_13, void %sw.bb109.i.1, i140 %res_new_13, void %sw.bb47.i.1, i140 %res_new_13, void %sw.bb45.i.1, i140 %res_new_13, void %sw.bb43.i.1, i140 %res_new_13, void %sw.bb26.i.1, i140 %res_new_13, void %sw.bb24.i.1, i140 %res_new_13, void %if.end107.i.1, i140 %res_new_15, void %if.then96.i.1_ifconv, i140 %and_ln342_13, void %if.end11.i21.i.1, i140 %res_new_15, void %if.end5.i12.i.1, i140 %res_new_13, void %if.end92.i.1, i140 %res_new_18, void %if.then81.i.1_ifconv, i140 %and_ln342_12, void %if.end11.i44.i.1, i140 %res_new_18, void %if.end5.i35.i.1, i140 %res_new_13, void %if.end77.i.1, i140 %res_new_21, void %if.then66.i.1_ifconv, i140 %and_ln342_11, void %if.end11.i67.i.1, i140 %res_new_21, void %if.end5.i58.i.1, i140 %res_new_13, void %if.end62.i.1, i140 %res_new_24, void %if.then51.i.1_ifconv, i140 %and_ln342_10, void %if.end11.i90.i.1, i140 %res_new_24, void %if.end5.i81.i.1, i140 %res_new_13, void %if.end41.i.1, i140 %res_new_27, void %if.then30.i.1_ifconv, i140 %and_ln342_9, void %if.end11.i113.i.1, i140 %res_new_27, void %if.end5.i104.i.1, i140 %res_new_13, void %if.end22.i.1, i140 %res_new_30, void %if.then11.i.1_ifconv, i140 %and_ln342_8, void %if.end11.i136.i.1, i140 %res_new_30, void %if.end5.i127.i.1, i140 %res_new_13, void %if.end7.i.1, i140 %res_new_33, void %if.then.i.1_ifconv, i140 %and_ln342_7, void %if.end11.i.i.1, i140 %res_new_33, void %if.end5.i.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78]   --->   Operation 744 'phi' 'res_new_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 745 [1/1] (0.00ns)   --->   "%wl_addr_sel_flag_1 = phi i1 %wl_addr_sel_flag_0, void %for.end88, i1 1, void %if.then80.1, i1 1, void %sw.bb109.i.1, i1 1, void %sw.bb47.i.1, i1 1, void %sw.bb45.i.1, i1 1, void %sw.bb43.i.1, i1 1, void %sw.bb26.i.1, i1 1, void %sw.bb24.i.1, i1 1, void %if.end107.i.1, i1 1, void %if.then96.i.1_ifconv, i1 1, void %if.end11.i21.i.1, i1 1, void %if.end5.i12.i.1, i1 1, void %if.end92.i.1, i1 1, void %if.then81.i.1_ifconv, i1 1, void %if.end11.i44.i.1, i1 1, void %if.end5.i35.i.1, i1 1, void %if.end77.i.1, i1 1, void %if.then66.i.1_ifconv, i1 1, void %if.end11.i67.i.1, i1 1, void %if.end5.i58.i.1, i1 1, void %if.end62.i.1, i1 1, void %if.then51.i.1_ifconv, i1 1, void %if.end11.i90.i.1, i1 1, void %if.end5.i81.i.1, i1 1, void %if.end41.i.1, i1 1, void %if.then30.i.1_ifconv, i1 1, void %if.end11.i113.i.1, i1 1, void %if.end5.i104.i.1, i1 1, void %if.end22.i.1, i1 1, void %if.then11.i.1_ifconv, i1 1, void %if.end11.i136.i.1, i1 1, void %if.end5.i127.i.1, i1 1, void %if.end7.i.1, i1 1, void %if.then.i.1_ifconv, i1 1, void %if.end11.i.i.1, i1 1, void %if.end5.i.i.1"   --->   Operation 745 'phi' 'wl_addr_sel_flag_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 746 [1/1] (0.00ns)   --->   "%wl_head_new_1 = phi i32 %head_base, void %for.end88, i32 %head_idx, void %if.then80.1, i32 %head_idx, void %sw.bb109.i.1, i32 %head_idx, void %sw.bb47.i.1, i32 %head_idx, void %sw.bb45.i.1, i32 %head_idx, void %sw.bb43.i.1, i32 %head_idx, void %sw.bb26.i.1, i32 %head_idx, void %sw.bb24.i.1, i32 %head_idx, void %if.end107.i.1, i32 %head_idx, void %if.then96.i.1_ifconv, i32 %head_idx, void %if.end11.i21.i.1, i32 %head_idx, void %if.end5.i12.i.1, i32 %head_idx, void %if.end92.i.1, i32 %head_idx, void %if.then81.i.1_ifconv, i32 %head_idx, void %if.end11.i44.i.1, i32 %head_idx, void %if.end5.i35.i.1, i32 %head_idx, void %if.end77.i.1, i32 %head_idx, void %if.then66.i.1_ifconv, i32 %head_idx, void %if.end11.i67.i.1, i32 %head_idx, void %if.end5.i58.i.1, i32 %head_idx, void %if.end62.i.1, i32 %head_idx, void %if.then51.i.1_ifconv, i32 %head_idx, void %if.end11.i90.i.1, i32 %head_idx, void %if.end5.i81.i.1, i32 %head_idx, void %if.end41.i.1, i32 %head_idx, void %if.then30.i.1_ifconv, i32 %head_idx, void %if.end11.i113.i.1, i32 %head_idx, void %if.end5.i104.i.1, i32 %head_idx, void %if.end22.i.1, i32 %head_idx, void %if.then11.i.1_ifconv, i32 %head_idx, void %if.end11.i136.i.1, i32 %head_idx, void %if.end5.i127.i.1, i32 %head_idx, void %if.end7.i.1, i32 %head_idx, void %if.then.i.1_ifconv, i32 %head_idx, void %if.end11.i.i.1, i32 %head_idx, void %if.end5.i.i.1"   --->   Operation 746 'phi' 'wl_head_new_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 747 [1/1] (0.00ns)   --->   "%empty_25 = phi i1 %and_ln122, void %for.end88, i1 0, void %if.then80.1, i1 0, void %sw.bb109.i.1, i1 0, void %sw.bb47.i.1, i1 0, void %sw.bb45.i.1, i1 0, void %sw.bb43.i.1, i1 0, void %sw.bb26.i.1, i1 0, void %sw.bb24.i.1, i1 0, void %if.end107.i.1, i1 0, void %if.then96.i.1_ifconv, i1 0, void %if.end11.i21.i.1, i1 0, void %if.end5.i12.i.1, i1 0, void %if.end92.i.1, i1 0, void %if.then81.i.1_ifconv, i1 0, void %if.end11.i44.i.1, i1 0, void %if.end5.i35.i.1, i1 0, void %if.end77.i.1, i1 0, void %if.then66.i.1_ifconv, i1 0, void %if.end11.i67.i.1, i1 0, void %if.end5.i58.i.1, i1 0, void %if.end62.i.1, i1 0, void %if.then51.i.1_ifconv, i1 0, void %if.end11.i90.i.1, i1 0, void %if.end5.i81.i.1, i1 0, void %if.end41.i.1, i1 0, void %if.then30.i.1_ifconv, i1 0, void %if.end11.i113.i.1, i1 0, void %if.end5.i104.i.1, i1 0, void %if.end22.i.1, i1 0, void %if.then11.i.1_ifconv, i1 0, void %if.end11.i136.i.1, i1 0, void %if.end5.i127.i.1, i1 0, void %if.end7.i.1, i1 0, void %if.then.i.1_ifconv, i1 0, void %if.end11.i.i.1, i1 0, void %if.end5.i.i.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:122]   --->   Operation 747 'phi' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 748 [1/1] (0.00ns)   --->   "%compute_op_new_1_cast = zext i3 %compute_op_new_1"   --->   Operation 748 'zext' 'compute_op_new_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 749 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %wl_addr_sel_flag_1, void %.new12, void %mergeST17"   --->   Operation 749 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 750 [1/1] (0.00ns)   --->   "%write_ln165 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_tile, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:165->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 750 'write' 'write_ln165' <Predicate = (wl_addr_sel_flag_1)> <Delay = 0.00>
ST_8 : Operation 751 [1/1] (0.00ns)   --->   "%write_ln164 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_head, i32 %wl_head_new_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:164->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 751 'write' 'write_ln164' <Predicate = (wl_addr_sel_flag_1)> <Delay = 0.00>
ST_8 : Operation 752 [1/1] (0.00ns)   --->   "%write_ln163 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_layer, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:163->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 752 'write' 'write_ln163' <Predicate = (wl_addr_sel_flag_1)> <Delay = 0.00>
ST_8 : Operation 753 [1/1] (0.00ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_addr_sel, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:162->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102]   --->   Operation 753 'write' 'write_ln162' <Predicate = (wl_addr_sel_flag_1)> <Delay = 0.00>
ST_8 : Operation 754 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.new12"   --->   Operation 754 'br' 'br_ln0' <Predicate = (wl_addr_sel_flag_1)> <Delay = 0.00>
ST_8 : Operation 755 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %res_flag_14, void %.new10, void %mergeST9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13]   --->   Operation 755 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 756 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_auto.i140P0A, i140 %res, i140 %res_new_14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:41]   --->   Operation 756 'write' 'write_ln41' <Predicate = (res_flag_14)> <Delay = 0.00>
ST_8 : Operation 757 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.new10"   --->   Operation 757 'br' 'br_ln0' <Predicate = (res_flag_14)> <Delay = 0.00>
ST_8 : Operation 758 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %requant_op, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:38]   --->   Operation 758 'write' 'write_ln38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 759 [1/1] (0.00ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compute_op, i32 %compute_op_new_1_cast" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:37]   --->   Operation 759 'write' 'write_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 760 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %requant_start, i1 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:36]   --->   Operation 760 'write' 'write_ln36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 761 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %compute_start, i1 %compute_start_new_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:35]   --->   Operation 761 'write' 'write_ln35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 762 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %wl_start, i1 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:34]   --->   Operation 762 'write' 'write_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 763 [1/1] (0.00ns)   --->   "%ret_ln124 = ret i1 %empty_25" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:124]   --->   Operation 763 'ret' 'ret_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.175ns
The critical path consists of the following:
	wire read operation ('reset_resources_read', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13) on port 'reset_resources' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:13) [65]  (0.000 ns)
	'select' operation 140 bit ('select_ln40', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:40) [69]  (0.498 ns)
	'getelementptr' operation 3 bit ('head_ctx_ref_addr', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:48) [77]  (0.000 ns)
	'load' operation 46 bit ('head_ctx_ref_load', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:48) on array 'head_ctx_ref' [78]  (0.677 ns)

 <State 2>: 2.552ns
The critical path consists of the following:
	'shl' operation 32 bit ('head_base', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:56) [102]  (0.000 ns)
	'add' operation 33 bit ('add_ln67', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67) [109]  (1.016 ns)
	'shl' operation 140 bit ('shl_ln67', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67) [112]  (1.536 ns)

 <State 3>: 6.606ns
The critical path consists of the following:
	'phi' operation 140 bit ('res_loc_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52) with incoming values : ('select_ln40', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:40) ('or_ln1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52) [100]  (0.000 ns)
	'or' operation 1 bit ('or_ln63', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:63) [106]  (0.287 ns)
	'select' operation 140 bit ('and_ln67', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:63) [116]  (0.000 ns)
	'and' operation 140 bit ('empty', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:52) [117]  (0.000 ns)
	'and' operation 140 bit ('and_ln67_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:67) [126]  (0.498 ns)
	'select' operation 140 bit ('empty_13', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:63) [128]  (0.498 ns)
	'lshr' operation 140 bit ('lshr_ln78', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78) [143]  (1.519 ns)
	'xor' operation 1 bit ('xor_ln78', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78) [151]  (0.000 ns)
	'or' operation 1 bit ('or_ln78', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78) [152]  (0.287 ns)
	'select' operation 140 bit ('empty_14', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78) [157]  (0.498 ns)
	'lshr' operation 140 bit ('lshr_ln78_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78) [163]  (1.519 ns)
	'and' operation 1 bit ('and_ln78', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78) [171]  (0.427 ns)
	'xor' operation 1 bit ('xor_ln78_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78) [172]  (0.000 ns)
	'or' operation 1 bit ('or_ln78_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78) [173]  (0.287 ns)
	'select' operation 140 bit ('empty_15', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78) [178]  (0.498 ns)
	'xor' operation 1 bit ('resources_idle', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:87) [180]  (0.287 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 4.970ns
The critical path consists of the following:
	'shl' operation 140 bit ('shl_ln327_6', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) [214]  (1.536 ns)
	'or' operation 140 bit ('or_ln327_6', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) [215]  (0.359 ns)
	'select' operation 140 bit ('empty_23', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) [219]  (0.498 ns)
	'lshr' operation 140 bit ('lshr_ln331_6', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) [223]  (1.519 ns)
	'and' operation 1 bit ('and_ln331_6', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) [225]  (0.287 ns)
	multiplexor before 'phi' operation 1 bit ('compute_start_new_0') [519]  (0.770 ns)

 <State 6>: 1.129ns
The critical path consists of the following:
	'and' operation 140 bit ('and_ln342_6', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) [232]  (0.359 ns)
	multiplexor before 'phi' operation 140 bit ('res_new_13', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78) with incoming values : ('res_new_5', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78) ('res_new_12', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('and_ln342_6', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('res_new_11', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('and_ln342_5', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('res_new_10', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('and_ln342_4', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('res_new_9', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('and_ln342_3', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('res_new_8', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('and_ln342_2', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('res_new_7', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('and_ln342_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('res_new_6', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('and_ln342', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) [522]  (0.770 ns)
	'phi' operation 140 bit ('res_new_13', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78) with incoming values : ('res_new_5', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:78) ('res_new_12', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('and_ln342_6', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:269->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('res_new_11', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('and_ln342_5', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:256->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('res_new_10', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('and_ln342_4', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:243->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('res_new_9', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('and_ln342_3', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:230->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('res_new_8', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('and_ln342_2', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:205->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('res_new_7', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('and_ln342_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:184->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('res_new_6', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) ('and_ln342', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:342->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) [522]  (0.000 ns)

 <State 7>: 4.970ns
The critical path consists of the following:
	'shl' operation 140 bit ('shl_ln327_7', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) [835]  (1.536 ns)
	'or' operation 140 bit ('or_ln327_7', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:327->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) [836]  (0.359 ns)
	'select' operation 140 bit ('empty_33', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:326->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) [840]  (0.498 ns)
	'lshr' operation 140 bit ('lshr_ln331_7', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) [845]  (1.519 ns)
	'and' operation 1 bit ('and_ln331_7', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:331->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:172->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp:102) [847]  (0.287 ns)
	multiplexor before 'phi' operation 1 bit ('compute_start_new_1') [874]  (0.770 ns)

 <State 8>: 0.770ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('compute_start_new_1') [874]  (0.770 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
