Analysis & Synthesis report for minimig_de0_nano
Tue May 22 18:32:06 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|kstate
 11. State Machine - |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|wr_state
 12. State Machine - |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mstate
 13. State Machine - |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|audio_state
 14. State Machine - |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|audio_state
 15. State Machine - |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|audio_state
 16. State Machine - |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|audio_state
 17. State Machine - |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|dskstate
 18. State Machine - |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|uart:pu1|rx_state
 19. State Machine - |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|uart:pu1|tx_state
 20. State Machine - |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|blt_state
 21. State Machine - |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|copper:cp1|copper_state
 22. State Machine - |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|state
 23. State Machine - |minimig_de0_nano_top|TG68K:tg68k|sync_state
 24. State Machine - |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state
 25. State Machine - |minimig_de0_nano_top|qmem_bridge:qmem_bridge|state
 26. State Machine - |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state
 27. State Machine - |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state
 28. State Machine - |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|state
 29. Registers Removed During Synthesis
 30. Removed Registers Triggering Further Register Optimizations
 31. General Register Statistics
 32. Inverted Register Statistics
 33. Registers Added for RAM Pass-Through Logic
 34. Registers Packed Into Inferred Megafunctions
 35. Multiplexer Restructuring Statistics (Restructuring Performed)
 36. Source assignments for sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_c4p1:auto_generated
 37. Source assignments for sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component|altsyncram_q5r1:auto_generated
 38. Source assignments for sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component|altsyncram_q5r1:auto_generated
 39. Source assignments for TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0|altsyncram_vrd1:auto_generated
 40. Source assignments for TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1|altsyncram_vrd1:auto_generated
 41. Source assignments for Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0|altsyncram_rb91:auto_generated
 42. Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0|altsyncram_00h1:auto_generated
 43. Source assignments for Minimig1:minimig|userio:USERIO1|osd:osd1|altsyncram:osdbuf_rtl_0|altsyncram_66d1:auto_generated
 44. Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0|altsyncram_a5h1:auto_generated
 45. Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0|altsyncram_4pd1:auto_generated
 46. Source assignments for Minimig1:minimig|Amber:AMBER1|altsyncram:sd_lbuf_rtl_0|altsyncram_i5h1:auto_generated
 47. Source assignments for Minimig1:minimig|Amber:AMBER1|altsyncram:vi_lbuf_rtl_0|altsyncram_fg81:auto_generated
 48. Source assignments for ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0|altsyncram_n181:auto_generated
 49. Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0|altsyncram_4pd1:auto_generated
 50. Source assignments for Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|altsyncram:mem_rtl_0|altsyncram_u5h1:auto_generated
 51. Source assignments for Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated
 52. Parameter Settings for User Entity Instance: i_sync:i_sync_sw_28
 53. Parameter Settings for User Entity Instance: i_sync:i_sync_key_28
 54. Parameter Settings for User Entity Instance: i_sync:i_sync_ctrl_50
 55. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component
 56. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus
 57. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder
 58. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder
 59. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter
 60. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter
 61. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu
 62. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0
 63. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.ibus_bridge
 64. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.dbus_bridge
 65. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu
 66. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu
 67. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino
 68. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache
 69. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram
 70. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram
 71. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode:mor1kx_decode
 72. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino
 73. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_branch_prediction:mor1kx_branch_prediction
 74. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu
 75. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino
 76. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino
 77. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino
 78. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa
 79. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb
 80. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino
 81. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino
 82. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs
 83. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|ctrl_regs:ctrl_regs
 84. Parameter Settings for User Entity Instance: qmem_bridge:qmem_bridge
 85. Parameter Settings for User Entity Instance: amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component
 86. Parameter Settings for User Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst
 87. Parameter Settings for User Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU
 88. Parameter Settings for User Entity Instance: sdram_ctrl:sdram
 89. Parameter Settings for User Entity Instance: sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component
 90. Parameter Settings for User Entity Instance: sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component
 91. Parameter Settings for User Entity Instance: sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component
 92. Parameter Settings for User Entity Instance: Minimig1:minimig
 93. Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1
 94. Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1
 95. Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1
 96. Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1
 97. Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1|copper:cp1
 98. Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1|blitter:bl1
 99. Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1
100. Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1
101. Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1
102. Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1|intcontroller:pi1
103. Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1|floppy:pf1
104. Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1
105. Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0
106. Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1
107. Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2
108. Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3
109. Parameter Settings for User Entity Instance: Minimig1:minimig|userio:USERIO1
110. Parameter Settings for User Entity Instance: Minimig1:minimig|userio:USERIO1|osd:osd1|sync_fifo:wr_fifo
111. Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1
112. Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0
113. Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0
114. Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps0
115. Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps1
116. Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps2
117. Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps3
118. Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps4
119. Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps5
120. Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps6
121. Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps7
122. Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|colortable:clut0
123. Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0
124. Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|collision:col0
125. Parameter Settings for Inferred Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0
126. Parameter Settings for Inferred Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1
127. Parameter Settings for Inferred Entity Instance: Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0
128. Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0
129. Parameter Settings for Inferred Entity Instance: Minimig1:minimig|userio:USERIO1|osd:osd1|altsyncram:osdbuf_rtl_0
130. Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0
131. Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0
132. Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Amber:AMBER1|altsyncram:sd_lbuf_rtl_0
133. Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Amber:AMBER1|altsyncram:vi_lbuf_rtl_0
134. Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0
135. Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0
136. Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|altsyncram:mem_rtl_0
137. Parameter Settings for Inferred Entity Instance: Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|altsyncram:mem_rtl_0
138. Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv1|lpm_mult:Mult0
139. Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv2|lpm_mult:Mult0
140. Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv0|lpm_mult:Mult0
141. Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv3|lpm_mult:Mult0
142. Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult0
143. Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1
144. Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult0
145. Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1
146. altpll Parameter Settings by Entity Instance
147. altsyncram Parameter Settings by Entity Instance
148. lpm_mult Parameter Settings by Entity Instance
149. Port Connectivity Checks: "Minimig1:minimig|gary:GARY1"
150. Port Connectivity Checks: "Minimig1:minimig|m68k_bridge:CPU1"
151. Port Connectivity Checks: "Minimig1:minimig|ciab:CIAB1|timera:tmra"
152. Port Connectivity Checks: "Minimig1:minimig|ciab:CIAB1|ciaint:cnt"
153. Port Connectivity Checks: "Minimig1:minimig|ciab:CIAB1"
154. Port Connectivity Checks: "Minimig1:minimig|ciaa:CIAA1|ciaint:cnt"
155. Port Connectivity Checks: "Minimig1:minimig|ciaa:CIAA1"
156. Port Connectivity Checks: "Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps6"
157. Port Connectivity Checks: "Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps4"
158. Port Connectivity Checks: "Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps2"
159. Port Connectivity Checks: "Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps0"
160. Port Connectivity Checks: "Minimig1:minimig|userio:USERIO1|osd:osd1|spi8:spi0"
161. Port Connectivity Checks: "Minimig1:minimig|userio:USERIO1|osd:osd1"
162. Port Connectivity Checks: "Minimig1:minimig|userio:USERIO1"
163. Port Connectivity Checks: "Minimig1:minimig"
164. Port Connectivity Checks: "sdram_ctrl:sdram|cpu_cache:cpu_cache"
165. Port Connectivity Checks: "sdram_ctrl:sdram"
166. Port Connectivity Checks: "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU"
167. Port Connectivity Checks: "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"
168. Port Connectivity Checks: "TG68K:tg68k"
169. Port Connectivity Checks: "audio_top:audio_top"
170. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"
171. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"
172. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino"
173. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram"
174. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram"
175. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu"
176. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.ibus_bridge"
177. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"
178. Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"
179. Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"
180. Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"
181. Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"
182. Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus"
183. Port Connectivity Checks: "ctrl_top:ctrl_top|ctrl_clk:ctrl_clk"
184. Port Connectivity Checks: "ctrl_top:ctrl_top"
185. Port Connectivity Checks: "i_sync:i_sync_key_28"
186. Port Connectivity Checks: "i_sync:i_sync_sw_28"
187. Post-Synthesis Netlist Statistics for Top Partition
188. Elapsed Time Per Partition
189. Analysis & Synthesis Messages
190. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 22 18:32:06 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; minimig_de0_nano                            ;
; Top-level Entity Name              ; minimig_de0_nano_top                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 19,149                                      ;
;     Total combinational functions  ; 15,441                                      ;
;     Dedicated logic registers      ; 8,009                                       ;
; Total registers                    ; 8009                                        ;
; Total pins                         ; 98                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 251,008                                     ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                     ; Setting              ; Default Value      ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                     ; EP4CE22F17C8         ;                    ;
; Top-level entity name                                                      ; minimig_de0_nano_top ; minimig_de0_nano   ;
; Family name                                                                ; Cyclone IV E         ; Cyclone V          ;
; Use smart compilation                                                      ; On                   ; Off                ;
; Power-Up Don't Care                                                        ; Off                  ; On                 ;
; Timing-Driven Synthesis                                                    ; Off                  ; On                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                                ; Off                  ; Off                ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                ;
; Preserve fewer node names                                                  ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable               ; Enable             ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                 ; Auto               ;
; Safe State Machine                                                         ; Off                  ; Off                ;
; Extract Verilog State Machines                                             ; On                   ; On                 ;
; Extract VHDL State Machines                                                ; On                   ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                 ;
; Parallel Synthesis                                                         ; On                   ; On                 ;
; DSP Block Balancing                                                        ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                         ; On                   ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                ;
; Remove Duplicate Registers                                                 ; On                   ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                        ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                ;
; Optimization Technique                                                     ; Balanced             ; Balanced           ;
; Carry Chain Length                                                         ; 70                   ; 70                 ;
; Auto Carry Chains                                                          ; On                   ; On                 ;
; Auto Open-Drain Pins                                                       ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                ;
; Auto ROM Replacement                                                       ; On                   ; On                 ;
; Auto RAM Replacement                                                       ; On                   ; On                 ;
; Auto DSP Block Replacement                                                 ; On                   ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                   ; On                 ;
; Strict RAM Replacement                                                     ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                          ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                ;
; Auto RAM Block Balancing                                                   ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                      ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                ;
; Report Parameter Settings                                                  ; On                   ; On                 ;
; Report Source Assignments                                                  ; On                   ; On                 ;
; Report Connectivity Checks                                                 ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation   ; Normal compilation ;
; HDL message level                                                          ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                ;
; Clock MUX Protection                                                       ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                ;
; Block Design Naming                                                        ; Auto                 ; Auto               ;
; SDC constraint protection                                                  ; Off                  ; Off                ;
; Synthesis Effort                                                           ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                 ;
+----------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; ../../rtl/soc/minimig_de0_nano_top.v                     ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v                                         ;         ;
; ../../rtl/ctrl/qmem_decoder.v                            ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v                                                ;         ;
; ../../rtl/ctrl/qmem_bus.v                                ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bus.v                                                    ;         ;
; ../../rtl/ctrl/qmem_arbiter.v                            ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v                                                ;         ;
; ../../rtl/ctrl/ctrl_top.v                                ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v                                                    ;         ;
; ../../rtl/ctrl/ctrl_rst.v                                ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_rst.v                                                    ;         ;
; ../../rtl/ctrl/qmem_bridge.v                             ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bridge.v                                                 ;         ;
; ../../rtl/ctrl/ctrl_regs.v                               ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v                                                   ;         ;
; ../../rtl/ctrl/ctrl_clk.v                                ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk.v                                                    ;         ;
; ../../rtl/ctrl/ctrl_clk_altera.v                         ; yes             ; User Wizard-Generated File                            ; E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk_altera.v                                             ;         ;
; ../../fw/ctrl_boot/bin/ctrl_boot.v                       ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/fw/ctrl_boot/bin/ctrl_boot.v                                           ;         ;
; ../../rtl/clock/amiga_clk.v                              ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v                                                  ;         ;
; ../../rtl/clock/amiga_clk_altera.v                       ; yes             ; User Wizard-Generated File                            ; E:/Altera/A500/minimig/src/rtl/clock/amiga_clk_altera.v                                           ;         ;
; ../../rtl/io/i_sync.v                                    ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/io/i_sync.v                                                        ;         ;
; ../../rtl/io/indicators.v                                ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/io/indicators.v                                                    ;         ;
; ../../rtl/audio/audio_top.v                              ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/audio/audio_top.v                                                  ;         ;
; ../../rtl/audio/audio_shifter.v                          ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/audio/audio_shifter.v                                              ;         ;
; ../../rtl/sdram/sdram_ctrl.v                             ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v                                                 ;         ;
; ../../rtl/sdram/tpram_be_512x16.v                        ; yes             ; User Wizard-Generated File                            ; E:/Altera/A500/minimig/src/rtl/sdram/tpram_be_512x16.v                                            ;         ;
; ../../rtl/sdram/tpram_128x32.v                           ; yes             ; User Wizard-Generated File                            ; E:/Altera/A500/minimig/src/rtl/sdram/tpram_128x32.v                                               ;         ;
; ../../rtl/sdram/cpu_cache.v                              ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v                                                  ;         ;
; ../../rtl/fifo/sync_fifo.v                               ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/fifo/sync_fifo.v                                                   ;         ;
; ../../rtl/minimig/Userio.v                               ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Userio.v                                                   ;         ;
; ../../rtl/minimig/Sprites.v                              ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Sprites.v                                                  ;         ;
; ../../rtl/minimig/PS2Keyboard.v                          ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/PS2Keyboard.v                                              ;         ;
; ../../rtl/minimig/Paula.v                                ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Paula.v                                                    ;         ;
; ../../rtl/minimig/Minimig1.v                             ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v                                                 ;         ;
; ../../rtl/minimig/Gayle.v                                ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Gayle.v                                                    ;         ;
; ../../rtl/minimig/Gary.v                                 ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Gary.v                                                     ;         ;
; ../../rtl/minimig/Floppy.v                               ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Floppy.v                                                   ;         ;
; ../../rtl/minimig/Denise.v                               ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Denise.v                                                   ;         ;
; ../../rtl/minimig/Copper.v                               ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Copper.v                                                   ;         ;
; ../../rtl/minimig/CIA8520.v                              ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v                                                  ;         ;
; ../../rtl/minimig/Blitter.v                              ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v                                                  ;         ;
; ../../rtl/minimig/Bitplanes.v                            ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v                                                ;         ;
; ../../rtl/minimig/Beamcounter.v                          ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Beamcounter.v                                              ;         ;
; ../../rtl/minimig/Audio.v                                ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Audio.v                                                    ;         ;
; ../../rtl/minimig/Amber.v                                ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Amber.v                                                    ;         ;
; ../../rtl/minimig/Agnus.v                                ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v                                                    ;         ;
; ../../rtl/mor1kx/mor1kx_branch_prediction.v              ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_branch_prediction.v                                  ;         ;
; ../../rtl/mor1kx/mor1kx_bus_if_wb32.v                    ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_bus_if_wb32.v                                        ;         ;
; ../../rtl/mor1kx/mor1kx_cfgrs.v                          ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v                                              ;         ;
; ../../rtl/mor1kx/mor1kx_cpu_cappuccino.v                 ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v                                     ;         ;
; ../../rtl/mor1kx/mor1kx_cpu.v                            ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu.v                                                ;         ;
; ../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v                ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v                                    ;         ;
; ../../rtl/mor1kx/mor1kx_decode_execute_cappuccino.v      ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v                          ;         ;
; ../../rtl/mor1kx/mor1kx_decode.v                         ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_decode.v                                             ;         ;
; ../../rtl/mor1kx/mor1kx_execute_alu.v                    ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v                                        ;         ;
; ../../rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v        ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v                            ;         ;
; ../../rtl/mor1kx/mor1kx_fetch_cappuccino.v               ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v                                   ;         ;
; ../../rtl/mor1kx/mor1kx_icache.v                         ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v                                             ;         ;
; ../../rtl/mor1kx/mor1kx_lsu_cappuccino.v                 ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v                                     ;         ;
; ../../rtl/mor1kx/mor1kx_rf_cappuccino.v                  ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_rf_cappuccino.v                                      ;         ;
; ../../rtl/mor1kx/mor1kx_simple_dpram_sclk.v              ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_simple_dpram_sclk.v                                  ;         ;
; ../../rtl/mor1kx/mor1kx.v                                ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v                                                    ;         ;
; ../../rtl/mor1kx/mor1kx_wb_mux_cappuccino.v              ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v                                  ;         ;
; ../../rtl/mor1kx/mor1kx_wrapper.v                        ; yes             ; User Verilog HDL File                                 ; E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_wrapper.v                                            ;         ;
; ../../rtl/tg68k/TG68KdotC_Kernel.vhd                     ; yes             ; User VHDL File                                        ; E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd                                         ;         ;
; ../../rtl/tg68k/TG68K_Pack.vhd                           ; yes             ; User VHDL File                                        ; E:/Altera/A500/minimig/src/rtl/tg68k/TG68K_Pack.vhd                                               ;         ;
; ../../rtl/tg68k/TG68K_ALU.vhd                            ; yes             ; User VHDL File                                        ; E:/Altera/A500/minimig/src/rtl/tg68k/TG68K_ALU.vhd                                                ;         ;
; ../../rtl/tg68k/TG68K.vhd                                ; yes             ; User VHDL File                                        ; E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd                                                    ;         ;
; /altera/a500/minimig/src/rtl/mor1kx/mor1kx-sprs.v        ; yes             ; Auto-Found Verilog HDL File                           ; /altera/a500/minimig/src/rtl/mor1kx/mor1kx-sprs.v                                                 ;         ;
; /altera/a500/minimig/src/rtl/mor1kx/mor1kx-defines.v     ; yes             ; Auto-Found Verilog HDL File                           ; /altera/a500/minimig/src/rtl/mor1kx/mor1kx-defines.v                                              ;         ;
; /altera/a500/minimig/src/rtl/soc/minimig_defines.vh      ; yes             ; Auto-Found Unspecified File                           ; /altera/a500/minimig/src/rtl/soc/minimig_defines.vh                                               ;         ;
; /altera/a500/minimig/src/rtl/mor1kx/mor1kx_utils.vh      ; yes             ; Auto-Found Unspecified File                           ; /altera/a500/minimig/src/rtl/mor1kx/mor1kx_utils.vh                                               ;         ;
; altpll.tdf                                               ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf                                    ;         ;
; aglobal171.inc                                           ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/aglobal171.inc                                ;         ;
; stratix_pll.inc                                          ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/stratix_pll.inc                               ;         ;
; stratixii_pll.inc                                        ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/stratixii_pll.inc                             ;         ;
; cycloneii_pll.inc                                        ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/cycloneii_pll.inc                             ;         ;
; db/amiga_clk_altera_altpll.v                             ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v                             ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/altsyncram.tdf                                ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/lpm_mux.inc                                   ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/lpm_decode.inc                                ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;         ;
; altrom.inc                                               ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/altrom.inc                                    ;         ;
; altram.inc                                               ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/altram.inc                                    ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/altdpram.inc                                  ;         ;
; db/altsyncram_c4p1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_c4p1.tdf                                   ;         ;
; db/altsyncram_q5r1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_q5r1.tdf                                   ;         ;
; db/altsyncram_vrd1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_vrd1.tdf                                   ;         ;
; db/altsyncram_rb91.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_rb91.tdf                                   ;         ;
; db/minimig_de0_nano.rom0_ps2keyboardmap_8d0ca61e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/minimig_de0_nano.rom0_ps2keyboardmap_8d0ca61e.hdl.mif ;         ;
; db/altsyncram_00h1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_00h1.tdf                                   ;         ;
; db/altsyncram_66d1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_66d1.tdf                                   ;         ;
; db/altsyncram_a5h1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_a5h1.tdf                                   ;         ;
; db/altsyncram_4pd1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_4pd1.tdf                                   ;         ;
; db/altsyncram_i5h1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_i5h1.tdf                                   ;         ;
; db/altsyncram_fg81.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_fg81.tdf                                   ;         ;
; db/altsyncram_n181.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_n181.tdf                                   ;         ;
; db/minimig_de0_nano.rom0_ctrl_boot_9b9c052.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/minimig_de0_nano.rom0_ctrl_boot_9b9c052.hdl.mif       ;         ;
; db/altsyncram_u5h1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_u5h1.tdf                                   ;         ;
; db/altsyncram_a6h1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_a6h1.tdf                                   ;         ;
; lpm_mult.tdf                                             ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/lpm_mult.tdf                                  ;         ;
; lpm_add_sub.inc                                          ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/lpm_add_sub.inc                               ;         ;
; multcore.inc                                             ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/multcore.inc                                  ;         ;
; bypassff.inc                                             ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/bypassff.inc                                  ;         ;
; altshift.inc                                             ; yes             ; Megafunction                                          ; e:/altera/quartus17/quartus/libraries/megafunctions/altshift.inc                                  ;         ;
; db/mult_gbt.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/mult_gbt.tdf                                          ;         ;
; db/mult_8dt.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Altera/A500/minimig/src/fpga/de0_nano/db/mult_8dt.tdf                                          ;         ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                   ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Estimated Total logic elements              ; 19,149                          ;
;                                             ;                                 ;
; Total combinational functions               ; 15441                           ;
; Logic element usage by number of LUT inputs ;                                 ;
;     -- 4 input functions                    ; 8653                            ;
;     -- 3 input functions                    ; 4571                            ;
;     -- <=2 input functions                  ; 2217                            ;
;                                             ;                                 ;
; Logic elements by mode                      ;                                 ;
;     -- normal mode                          ; 13552                           ;
;     -- arithmetic mode                      ; 1889                            ;
;                                             ;                                 ;
; Total registers                             ; 8009                            ;
;     -- Dedicated logic registers            ; 8009                            ;
;     -- I/O registers                        ; 0                               ;
;                                             ;                                 ;
; I/O pins                                    ; 98                              ;
; Total memory bits                           ; 251008                          ;
;                                             ;                                 ;
; Embedded Multiplier 9-bit elements          ; 16                              ;
;                                             ;                                 ;
; Total PLLs                                  ; 2                               ;
;     -- PLLs                                 ; 2                               ;
;                                             ;                                 ;
; Maximum fan-out node                        ; amiga_clk:amiga_clk|clk7_cnt[1] ;
; Maximum fan-out                             ; 4783                            ;
; Total fan-out                               ; 83759                           ;
; Average fan-out                             ; 3.48                            ;
+---------------------------------------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                      ; Library Name ;
+---------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |minimig_de0_nano_top                                                                 ; 15441 (4)           ; 8009 (0)                  ; 251008      ; 16           ; 0       ; 8         ; 98   ; 0            ; |minimig_de0_nano_top                                                                                                                                                                                                                                                                                                                             ; minimig_de0_nano_top             ; work         ;
;    |Minimig1:minimig|                                                                 ; 6842 (345)          ; 5258 (3)                  ; 156672      ; 16           ; 0       ; 8         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig                                                                                                                                                                                                                                                                                                            ; Minimig1                         ; work         ;
;       |Agnus:AGNUS1|                                                                  ; 1974 (157)          ; 1336 (15)                 ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1                                                                                                                                                                                                                                                                                               ; Agnus                            ; work         ;
;          |auddma_engine:aud1|                                                         ; 146 (146)           ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1                                                                                                                                                                                                                                                                            ; auddma_engine                    ; work         ;
;          |beamcounter:bc1|                                                            ; 105 (105)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1                                                                                                                                                                                                                                                                               ; beamcounter                      ; work         ;
;          |blitter:bl1|                                                                ; 797 (282)           ; 403 (263)                 ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1                                                                                                                                                                                                                                                                                   ; blitter                          ; work         ;
;             |address_generator:address_generator_1|                                   ; 259 (259)           ; 140 (140)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1                                                                                                                                                                                                                                             ; address_generator                ; work         ;
;             |barrel_shifter:barrel_shifter_A|                                         ; 64 (64)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A                                                                                                                                                                                                                                                   ; barrel_shifter                   ; work         ;
;                |lpm_mult:Mult0|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult0                                                                                                                                                                                                                                    ; lpm_mult                         ; work         ;
;                   |mult_8dt:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult0|mult_8dt:auto_generated                                                                                                                                                                                                            ; mult_8dt                         ; work         ;
;                |lpm_mult:Mult1|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1                                                                                                                                                                                                                                    ; lpm_mult                         ; work         ;
;                   |mult_8dt:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated                                                                                                                                                                                                            ; mult_8dt                         ; work         ;
;             |barrel_shifter:barrel_shifter_B|                                         ; 64 (64)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B                                                                                                                                                                                                                                                   ; barrel_shifter                   ; work         ;
;                |lpm_mult:Mult0|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult0                                                                                                                                                                                                                                    ; lpm_mult                         ; work         ;
;                   |mult_8dt:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult0|mult_8dt:auto_generated                                                                                                                                                                                                            ; mult_8dt                         ; work         ;
;                |lpm_mult:Mult1|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1                                                                                                                                                                                                                                    ; lpm_mult                         ; work         ;
;                   |mult_8dt:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated                                                                                                                                                                                                            ; mult_8dt                         ; work         ;
;             |bltfill:bltfl1|                                                          ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltfill:bltfl1                                                                                                                                                                                                                                                                    ; bltfill                          ; work         ;
;             |bltminterm:bltmt1|                                                       ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltminterm:bltmt1                                                                                                                                                                                                                                                                 ; bltminterm                       ; work         ;
;          |bpldma_engine:bpd1|                                                         ; 249 (249)           ; 262 (262)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1                                                                                                                                                                                                                                                                            ; bpldma_engine                    ; work         ;
;          |copper:cp1|                                                                 ; 115 (115)           ; 107 (107)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|copper:cp1                                                                                                                                                                                                                                                                                    ; copper                           ; work         ;
;          |dskdma_engine:dsk1|                                                         ; 70 (70)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1                                                                                                                                                                                                                                                                            ; dskdma_engine                    ; work         ;
;          |refresh:ref1|                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|refresh:ref1                                                                                                                                                                                                                                                                                  ; refresh                          ; work         ;
;          |sprdma_engine:spr1|                                                         ; 332 (332)           ; 337 (337)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1                                                                                                                                                                                                                                                                            ; sprdma_engine                    ; work         ;
;       |Amber:AMBER1|                                                                  ; 154 (154)           ; 140 (140)                 ; 33792       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Amber:AMBER1                                                                                                                                                                                                                                                                                               ; Amber                            ; work         ;
;          |altsyncram:sd_lbuf_rtl_0|                                                   ; 0 (0)               ; 0 (0)                     ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Amber:AMBER1|altsyncram:sd_lbuf_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                       ; work         ;
;             |altsyncram_i5h1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Amber:AMBER1|altsyncram:sd_lbuf_rtl_0|altsyncram_i5h1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_i5h1                  ; work         ;
;          |altsyncram:vi_lbuf_rtl_0|                                                   ; 0 (0)               ; 0 (0)                     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Amber:AMBER1|altsyncram:vi_lbuf_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                       ; work         ;
;             |altsyncram_fg81:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Amber:AMBER1|altsyncram:vi_lbuf_rtl_0|altsyncram_fg81:auto_generated                                                                                                                                                                                                                                       ; altsyncram_fg81                  ; work         ;
;       |Denise:DENISE1|                                                                ; 1131 (92)           ; 1629 (48)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1                                                                                                                                                                                                                                                                                             ; Denise                           ; work         ;
;          |bitplanes:bplm0|                                                            ; 175 (5)             ; 337 (121)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0                                                                                                                                                                                                                                                                             ; bitplanes                        ; work         ;
;             |bitplane_shifter:bplshft1|                                               ; 26 (26)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft1                                                                                                                                                                                                                                                   ; bitplane_shifter                 ; work         ;
;             |bitplane_shifter:bplshft2|                                               ; 26 (26)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft2                                                                                                                                                                                                                                                   ; bitplane_shifter                 ; work         ;
;             |bitplane_shifter:bplshft3|                                               ; 26 (26)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft3                                                                                                                                                                                                                                                   ; bitplane_shifter                 ; work         ;
;             |bitplane_shifter:bplshft4|                                               ; 26 (26)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft4                                                                                                                                                                                                                                                   ; bitplane_shifter                 ; work         ;
;             |bitplane_shifter:bplshft5|                                               ; 32 (32)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft5                                                                                                                                                                                                                                                   ; bitplane_shifter                 ; work         ;
;             |bitplane_shifter:bplshft6|                                               ; 34 (34)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft6                                                                                                                                                                                                                                                   ; bitplane_shifter                 ; work         ;
;          |collision:col0|                                                             ; 42 (42)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|collision:col0                                                                                                                                                                                                                                                                              ; collision                        ; work         ;
;          |colortable:clut0|                                                           ; 290 (290)           ; 396 (396)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|colortable:clut0                                                                                                                                                                                                                                                                            ; colortable                       ; work         ;
;          |hamgenerator:ham0|                                                          ; 150 (150)           ; 204 (204)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0                                                                                                                                                                                                                                                                           ; hamgenerator                     ; work         ;
;          |playfields:plfm0|                                                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|playfields:plfm0                                                                                                                                                                                                                                                                            ; playfields                       ; work         ;
;          |sprites:sprm0|                                                              ; 362 (18)            ; 612 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0                                                                                                                                                                                                                                                                               ; sprites                          ; work         ;
;             |sprshift:sps0|                                                           ; 43 (43)             ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps0                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;             |sprshift:sps1|                                                           ; 43 (43)             ; 77 (77)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps1                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;             |sprshift:sps2|                                                           ; 43 (43)             ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps2                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;             |sprshift:sps3|                                                           ; 43 (43)             ; 77 (77)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps3                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;             |sprshift:sps4|                                                           ; 43 (43)             ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps4                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;             |sprshift:sps5|                                                           ; 43 (43)             ; 77 (77)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps5                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;             |sprshift:sps6|                                                           ; 43 (43)             ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps6                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;             |sprshift:sps7|                                                           ; 43 (43)             ; 77 (77)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps7                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;          |sprpriority:spm0|                                                           ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprpriority:spm0                                                                                                                                                                                                                                                                            ; sprpriority                      ; work         ;
;       |Paula:PAULA1|                                                                  ; 1607 (20)           ; 1120 (15)                 ; 32768       ; 8            ; 0       ; 4         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1                                                                                                                                                                                                                                                                                               ; Paula                            ; work         ;
;          |audio:ad1|                                                                  ; 984 (6)             ; 739 (8)                   ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1                                                                                                                                                                                                                                                                                     ; audio                            ; work         ;
;             |audiochannel:ach0|                                                       ; 130 (130)           ; 115 (115)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0                                                                                                                                                                                                                                                                   ; audiochannel                     ; work         ;
;             |audiochannel:ach1|                                                       ; 133 (133)           ; 115 (115)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1                                                                                                                                                                                                                                                                   ; audiochannel                     ; work         ;
;             |audiochannel:ach2|                                                       ; 130 (130)           ; 115 (115)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2                                                                                                                                                                                                                                                                   ; audiochannel                     ; work         ;
;             |audiochannel:ach3|                                                       ; 137 (137)           ; 115 (115)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3                                                                                                                                                                                                                                                                   ; audiochannel                     ; work         ;
;             |audiomixer:mix|                                                          ; 54 (54)             ; 30 (30)                   ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix                                                                                                                                                                                                                                                                      ; audiomixer                       ; work         ;
;                |svmul:sv0|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv0                                                                                                                                                                                                                                                            ; svmul                            ; work         ;
;                   |lpm_mult:Mult0|                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv0|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                         ; work         ;
;                      |mult_gbt:auto_generated|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv0|lpm_mult:Mult0|mult_gbt:auto_generated                                                                                                                                                                                                                     ; mult_gbt                         ; work         ;
;                |svmul:sv1|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv1                                                                                                                                                                                                                                                            ; svmul                            ; work         ;
;                   |lpm_mult:Mult0|                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv1|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                         ; work         ;
;                      |mult_gbt:auto_generated|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv1|lpm_mult:Mult0|mult_gbt:auto_generated                                                                                                                                                                                                                     ; mult_gbt                         ; work         ;
;                |svmul:sv2|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv2                                                                                                                                                                                                                                                            ; svmul                            ; work         ;
;                   |lpm_mult:Mult0|                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv2|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                         ; work         ;
;                      |mult_gbt:auto_generated|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv2|lpm_mult:Mult0|mult_gbt:auto_generated                                                                                                                                                                                                                     ; mult_gbt                         ; work         ;
;                |svmul:sv3|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv3                                                                                                                                                                                                                                                            ; svmul                            ; work         ;
;                   |lpm_mult:Mult0|                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv3|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                         ; work         ;
;                      |mult_gbt:auto_generated|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv3|lpm_mult:Mult0|mult_gbt:auto_generated                                                                                                                                                                                                                     ; mult_gbt                         ; work         ;
;             |sigmadelta:dac|                                                          ; 394 (394)           ; 241 (241)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac                                                                                                                                                                                                                                                                      ; sigmadelta                       ; work         ;
;          |floppy:pf1|                                                                 ; 350 (303)           ; 219 (194)                 ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1                                                                                                                                                                                                                                                                                    ; floppy                           ; work         ;
;             |fifo:db1|                                                                ; 47 (47)             ; 25 (25)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1                                                                                                                                                                                                                                                                           ; fifo                             ; work         ;
;                |altsyncram:mem_rtl_0|                                                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                       ; work         ;
;                   |altsyncram_u5h1:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|altsyncram:mem_rtl_0|altsyncram_u5h1:auto_generated                                                                                                                                                                                                                       ; altsyncram_u5h1                  ; work         ;
;          |intcontroller:pi1|                                                          ; 86 (86)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|intcontroller:pi1                                                                                                                                                                                                                                                                             ; intcontroller                    ; work         ;
;          |uart:pu1|                                                                   ; 167 (167)           ; 114 (114)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|uart:pu1                                                                                                                                                                                                                                                                                      ; uart                             ; work         ;
;       |bank_mapper:BMAP1|                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|bank_mapper:BMAP1                                                                                                                                                                                                                                                                                          ; bank_mapper                      ; work         ;
;       |ciaa:CIAA1|                                                                    ; 417 (34)            ; 299 (45)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1                                                                                                                                                                                                                                                                                                 ; ciaa                             ; work         ;
;          |ciaint:cnt|                                                                 ; 13 (13)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ciaint:cnt                                                                                                                                                                                                                                                                                      ; ciaint                           ; work         ;
;          |ps2keyboard:kbd1|                                                           ; 149 (109)           ; 90 (66)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1                                                                                                                                                                                                                                                                                ; ps2keyboard                      ; work         ;
;             |ps2keyboardmap:km1|                                                      ; 40 (40)             ; 24 (24)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1                                                                                                                                                                                                                                                             ; ps2keyboardmap                   ; work         ;
;                |altsyncram:Ram0_rtl_0|                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                       ; altsyncram                       ; work         ;
;                   |altsyncram_rb91:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0|altsyncram_rb91:auto_generated                                                                                                                                                                                                        ; altsyncram_rb91                  ; work         ;
;          |timera:tmra|                                                                ; 72 (72)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timera:tmra                                                                                                                                                                                                                                                                                     ; timera                           ; work         ;
;          |timerb:tmrb|                                                                ; 66 (66)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerb:tmrb                                                                                                                                                                                                                                                                                     ; timerb                           ; work         ;
;          |timerd:tmrd|                                                                ; 83 (83)             ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerd:tmrd                                                                                                                                                                                                                                                                                     ; timerd                           ; work         ;
;       |ciab:CIAB1|                                                                    ; 277 (44)            ; 199 (35)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1                                                                                                                                                                                                                                                                                                 ; ciab                             ; work         ;
;          |ciaint:cnt|                                                                 ; 13 (13)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|ciaint:cnt                                                                                                                                                                                                                                                                                      ; ciaint                           ; work         ;
;          |timera:tmra|                                                                ; 69 (69)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timera:tmra                                                                                                                                                                                                                                                                                     ; timera                           ; work         ;
;          |timerb:tmrb|                                                                ; 66 (66)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerb:tmrb                                                                                                                                                                                                                                                                                     ; timerb                           ; work         ;
;          |timerd:tmrd|                                                                ; 85 (85)             ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerd:tmrd                                                                                                                                                                                                                                                                                     ; timerd                           ; work         ;
;       |gary:GARY1|                                                                    ; 86 (86)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|gary:GARY1                                                                                                                                                                                                                                                                                                 ; gary                             ; work         ;
;       |gayle:GAYLE1|                                                                  ; 178 (139)           ; 108 (81)                  ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1                                                                                                                                                                                                                                                                                               ; gayle                            ; work         ;
;          |fifo4096x16:SECBUF1|                                                        ; 39 (39)             ; 27 (27)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1                                                                                                                                                                                                                                                                           ; fifo4096x16                      ; work         ;
;             |altsyncram:mem_rtl_0|                                                    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                       ; work         ;
;                |altsyncram_a6h1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated                                                                                                                                                                                                                       ; altsyncram_a6h1                  ; work         ;
;       |m68k_bridge:CPU1|                                                              ; 54 (54)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|m68k_bridge:CPU1                                                                                                                                                                                                                                                                                           ; m68k_bridge                      ; work         ;
;       |sram_bridge:RAM1|                                                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|sram_bridge:RAM1                                                                                                                                                                                                                                                                                           ; sram_bridge                      ; work         ;
;       |syscontrol:CONTROL1|                                                           ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|syscontrol:CONTROL1                                                                                                                                                                                                                                                                                        ; syscontrol                       ; work         ;
;       |userio:USERIO1|                                                                ; 597 (199)           ; 394 (75)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1                                                                                                                                                                                                                                                                                             ; userio                           ; work         ;
;          |osd:osd1|                                                                   ; 210 (131)           ; 236 (134)                 ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1                                                                                                                                                                                                                                                                                    ; osd                              ; work         ;
;             |altsyncram:osdbuf_rtl_0|                                                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|altsyncram:osdbuf_rtl_0                                                                                                                                                                                                                                                            ; altsyncram                       ; work         ;
;                |altsyncram_66d1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|altsyncram:osdbuf_rtl_0|altsyncram_66d1:auto_generated                                                                                                                                                                                                                             ; altsyncram_66d1                  ; work         ;
;             |spi8:spi0|                                                               ; 30 (30)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|spi8:spi0                                                                                                                                                                                                                                                                          ; spi8                             ; work         ;
;             |sync_fifo:wr_fifo|                                                       ; 49 (49)             ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|sync_fifo:wr_fifo                                                                                                                                                                                                                                                                  ; sync_fifo                        ; work         ;
;          |ps2mouse:pm1|                                                               ; 188 (188)           ; 83 (83)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1                                                                                                                                                                                                                                                                                ; ps2mouse                         ; work         ;
;    |TG68K:tg68k|                                                                      ; 5347 (66)           ; 994 (45)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|TG68K:tg68k                                                                                                                                                                                                                                                                                                                 ; TG68K                            ; work         ;
;       |TG68KdotC_Kernel:pf68K_Kernel_inst|                                            ; 5281 (3151)         ; 949 (727)                 ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst                                                                                                                                                                                                                                                                              ; TG68KdotC_Kernel                 ; work         ;
;          |TG68K_ALU:ALU|                                                              ; 2130 (2130)         ; 222 (222)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU                                                                                                                                                                                                                                                                ; TG68K_ALU                        ; work         ;
;          |altsyncram:regfile_rtl_0|                                                   ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0                                                                                                                                                                                                                                                     ; altsyncram                       ; work         ;
;             |altsyncram_vrd1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0|altsyncram_vrd1:auto_generated                                                                                                                                                                                                                      ; altsyncram_vrd1                  ; work         ;
;          |altsyncram:regfile_rtl_1|                                                   ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1                                                                                                                                                                                                                                                     ; altsyncram                       ; work         ;
;             |altsyncram_vrd1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1|altsyncram_vrd1:auto_generated                                                                                                                                                                                                                      ; altsyncram_vrd1                  ; work         ;
;    |amiga_clk:amiga_clk|                                                              ; 10 (9)              ; 9 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|amiga_clk:amiga_clk                                                                                                                                                                                                                                                                                                         ; amiga_clk                        ; work         ;
;       |amiga_clk_altera:amiga_clk_i|                                                  ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i                                                                                                                                                                                                                                                                            ; amiga_clk_altera                 ; work         ;
;          |altpll:altpll_component|                                                    ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component                                                                                                                                                                                                                                                    ; altpll                           ; work         ;
;             |amiga_clk_altera_altpll:auto_generated|                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated                                                                                                                                                                                                             ; amiga_clk_altera_altpll          ; work         ;
;    |ctrl_top:ctrl_top|                                                                ; 2692 (0)            ; 1265 (0)                  ; 72960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top                                                                                                                                                                                                                                                                                                           ; ctrl_top                         ; work         ;
;       |ctrl_boot:ctrl_rom|                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_boot:ctrl_rom                                                                                                                                                                                                                                                                                        ; ctrl_boot                        ; work         ;
;          |altsyncram:Ram0_rtl_0|                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                  ; altsyncram                       ; work         ;
;             |altsyncram_n181:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0|altsyncram_n181:auto_generated                                                                                                                                                                                                                                   ; altsyncram_n181                  ; work         ;
;       |ctrl_clk:ctrl_clk|                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_clk:ctrl_clk                                                                                                                                                                                                                                                                                         ; ctrl_clk                         ; work         ;
;          |ctrl_clk_altera:ctrl_clk_i|                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i                                                                                                                                                                                                                                                              ; ctrl_clk_altera                  ; work         ;
;             |altpll:altpll_component|                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component                                                                                                                                                                                                                                      ; altpll                           ; work         ;
;       |ctrl_regs:ctrl_regs|                                                           ; 192 (192)           ; 138 (138)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs                                                                                                                                                                                                                                                                                       ; ctrl_regs                        ; work         ;
;       |ctrl_rst:ctrl_rst|                                                             ; 39 (39)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_rst:ctrl_rst                                                                                                                                                                                                                                                                                         ; ctrl_rst                         ; work         ;
;       |mor1kx_wrapper:ctrl_cpu|                                                       ; 2344 (5)            ; 1099 (2)                  ; 40192       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu                                                                                                                                                                                                                                                                                   ; mor1kx_wrapper                   ; work         ;
;          |mor1kx:mor1kx0|                                                             ; 2339 (0)            ; 1097 (0)                  ; 40192       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0                                                                                                                                                                                                                                                                    ; mor1kx                           ; work         ;
;             |mor1kx_cpu:mor1kx_cpu|                                                   ; 2339 (0)            ; 1097 (0)                  ; 40192       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu                                                                                                                                                                                                                                              ; mor1kx_cpu                       ; work         ;
;                |mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|                          ; 2339 (0)            ; 1097 (0)                  ; 40192       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu                                                                                                                                                                                                  ; mor1kx_cpu_cappuccino            ; work         ;
;                   |mor1kx_branch_prediction:mor1kx_branch_prediction|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_branch_prediction:mor1kx_branch_prediction                                                                                                                                                ; mor1kx_branch_prediction         ; work         ;
;                   |mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|                     ; 272 (272)           ; 213 (213)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino                                                                                                                                                    ; mor1kx_ctrl_cappuccino           ; work         ;
;                   |mor1kx_decode:mor1kx_decode|                                       ; 99 (99)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode:mor1kx_decode                                                                                                                                                                      ; mor1kx_decode                    ; work         ;
;                   |mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino| ; 164 (164)           ; 174 (174)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino                                                                                                                                ; mor1kx_decode_execute_cappuccino ; work         ;
;                   |mor1kx_execute_alu:mor1kx_execute_alu|                             ; 493 (493)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu                                                                                                                                                            ; mor1kx_execute_alu               ; work         ;
;                   |mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|     ; 56 (56)             ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino                                                                                                                                    ; mor1kx_execute_ctrl_cappuccino   ; work         ;
;                   |mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|                   ; 441 (304)           ; 214 (171)                 ; 38144       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino                                                                                                                                                  ; mor1kx_fetch_cappuccino          ; work         ;
;                      |mor1kx_icache:icache_gen.mor1kx_icache|                         ; 137 (137)           ; 43 (43)                   ; 38144       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache                                                                                                           ; mor1kx_icache                    ; work         ;
;                         |mor1kx_simple_dpram_sclk:tag_ram|                            ; 0 (0)               ; 0 (0)                     ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram                                                                          ; mor1kx_simple_dpram_sclk         ; work         ;
;                            |altsyncram:mem_rtl_0|                                     ; 0 (0)               ; 0 (0)                     ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0                                                     ; altsyncram                       ; work         ;
;                               |altsyncram_00h1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0|altsyncram_00h1:auto_generated                      ; altsyncram_00h1                  ; work         ;
;                         |mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram                                                     ; mor1kx_simple_dpram_sclk         ; work         ;
;                            |altsyncram:mem_rtl_0|                                     ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0                                ; altsyncram                       ; work         ;
;                               |altsyncram_a5h1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0|altsyncram_a5h1:auto_generated ; altsyncram_a5h1                  ; work         ;
;                   |mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|                       ; 246 (246)           ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino                                                                                                                                                      ; mor1kx_lsu_cappuccino            ; work         ;
;                   |mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|                         ; 356 (356)           ; 235 (235)                 ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino                                                                                                                                                        ; mor1kx_rf_cappuccino             ; work         ;
;                      |mor1kx_simple_dpram_sclk:rfa|                                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa                                                                                                                           ; mor1kx_simple_dpram_sclk         ; work         ;
;                         |altsyncram:mem_rtl_0|                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0                                                                                                      ; altsyncram                       ; work         ;
;                            |altsyncram_4pd1:auto_generated|                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0|altsyncram_4pd1:auto_generated                                                                       ; altsyncram_4pd1                  ; work         ;
;                      |mor1kx_simple_dpram_sclk:rfb|                                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb                                                                                                                           ; mor1kx_simple_dpram_sclk         ; work         ;
;                         |altsyncram:mem_rtl_0|                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0                                                                                                      ; altsyncram                       ; work         ;
;                            |altsyncram_4pd1:auto_generated|                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0|altsyncram_4pd1:auto_generated                                                                       ; altsyncram_4pd1                  ; work         ;
;                   |mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|                 ; 211 (211)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino                                                                                                                                                ; mor1kx_wb_mux_cappuccino         ; work         ;
;       |qmem_bus:ctrl_bus|                                                             ; 117 (1)             ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus                                                                                                                                                                                                                                                                                         ; qmem_bus                         ; work         ;
;          |qmem_arbiter:s0_arbiter|                                                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter                                                                                                                                                                                                                                                                 ; qmem_arbiter                     ; work         ;
;          |qmem_arbiter:s1_arbiter|                                                    ; 65 (65)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter                                                                                                                                                                                                                                                                 ; qmem_arbiter                     ; work         ;
;          |qmem_decoder:m0_decoder|                                                    ; 6 (6)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder                                                                                                                                                                                                                                                                 ; qmem_decoder                     ; work         ;
;          |qmem_decoder:m1_decoder|                                                    ; 33 (33)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder                                                                                                                                                                                                                                                                 ; qmem_decoder                     ; work         ;
;    |i_sync:i_sync_ctrl_50|                                                            ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|i_sync:i_sync_ctrl_50                                                                                                                                                                                                                                                                                                       ; i_sync                           ; work         ;
;    |i_sync:i_sync_sw_28|                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|i_sync:i_sync_sw_28                                                                                                                                                                                                                                                                                                         ; i_sync                           ; work         ;
;    |indicators:indicators|                                                            ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|indicators:indicators                                                                                                                                                                                                                                                                                                       ; indicators                       ; work         ;
;    |qmem_bridge:qmem_bridge|                                                          ; 12 (12)             ; 163 (163)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|qmem_bridge:qmem_bridge                                                                                                                                                                                                                                                                                                     ; qmem_bridge                      ; work         ;
;    |sdram_ctrl:sdram|                                                                 ; 530 (324)           ; 302 (217)                 ; 20352       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|sdram_ctrl:sdram                                                                                                                                                                                                                                                                                                            ; sdram_ctrl                       ; work         ;
;       |cpu_cache:cpu_cache|                                                           ; 206 (206)           ; 85 (85)                   ; 20352       ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache                                                                                                                                                                                                                                                                                        ; cpu_cache                        ; work         ;
;          |tpram_128x32:tag_ram|                                                       ; 0 (0)               ; 0 (0)                     ; 3968        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram                                                                                                                                                                                                                                                                   ; tpram_128x32                     ; work         ;
;             |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 3968        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                   ; altsyncram                       ; work         ;
;                |altsyncram_c4p1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 3968        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_c4p1:auto_generated                                                                                                                                                                                                    ; altsyncram_c4p1                  ; work         ;
;          |tpram_be_512x16:mem_ram_0|                                                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0                                                                                                                                                                                                                                                              ; tpram_be_512x16                  ; work         ;
;             |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component                                                                                                                                                                                                                              ; altsyncram                       ; work         ;
;                |altsyncram_q5r1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component|altsyncram_q5r1:auto_generated                                                                                                                                                                                               ; altsyncram_q5r1                  ; work         ;
;          |tpram_be_512x16:mem_ram_1|                                                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1                                                                                                                                                                                                                                                              ; tpram_be_512x16                  ; work         ;
;             |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component                                                                                                                                                                                                                              ; altsyncram                       ; work         ;
;                |altsyncram_q5r1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component|altsyncram_q5r1:auto_generated                                                                                                                                                                                               ; altsyncram_q5r1                  ; work         ;
+---------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+
; Minimig1:minimig|Amber:AMBER1|altsyncram:sd_lbuf_rtl_0|altsyncram_i5h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 18           ; 1024         ; 18           ; 18432 ; None                                                     ;
; Minimig1:minimig|Amber:AMBER1|altsyncram:vi_lbuf_rtl_0|altsyncram_fg81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                       ; AUTO ; Single Port      ; 1024         ; 15           ; --           ; --           ; 15360 ; None                                                     ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|altsyncram:mem_rtl_0|altsyncram_u5h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None                                                     ;
; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0|altsyncram_rb91:auto_generated|ALTSYNCRAM                                                                                                                                                                                                        ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192  ; db/minimig_de0_nano.rom0_ps2keyboardmap_8d0ca61e.hdl.mif ;
; Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None                                                     ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|altsyncram:osdbuf_rtl_0|altsyncram_66d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                                     ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0|altsyncram_vrd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None                                                     ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1|altsyncram_vrd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None                                                     ;
; ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0|altsyncram_n181:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; db/minimig_de0_nano.rom0_ctrl_boot_9b9c052.hdl.mif       ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0|altsyncram_00h1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376  ; None                                                     ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0|altsyncram_a5h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                                     ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                     ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                     ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_c4p1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                                     ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component|altsyncram_q5r1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                                     ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component|altsyncram_q5r1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 8           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|kstate             ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; kstate.110 ; kstate.101 ; kstate.100 ; kstate.011 ; kstate.010 ; kstate.001 ; kstate.000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; kstate.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; kstate.001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; kstate.010 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; kstate.011 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; kstate.100 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; kstate.101 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; kstate.110 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|wr_state ;
+----------------------+----------------------+-------------+-----------------------------+
; Name                 ; wr_state.ST_WR_WRITE ; wr_state.00 ; wr_state.ST_WR_WAIT         ;
+----------------------+----------------------+-------------+-----------------------------+
; wr_state.00          ; 0                    ; 0           ; 0                           ;
; wr_state.ST_WR_WRITE ; 1                    ; 1           ; 0                           ;
; wr_state.ST_WR_WAIT  ; 0                    ; 1           ; 1                           ;
+----------------------+----------------------+-------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mstate             ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; mstate.110 ; mstate.101 ; mstate.100 ; mstate.011 ; mstate.010 ; mstate.001 ; mstate.000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; mstate.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; mstate.001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; mstate.010 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; mstate.011 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; mstate.100 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; mstate.101 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; mstate.110 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|audio_state                                                           ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; audio_state.AUDIO_STATE_2 ; audio_state.AUDIO_STATE_3 ; audio_state.AUDIO_STATE_1 ; audio_state.AUDIO_STATE_0 ; audio_state.AUDIO_STATE_4 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; audio_state.AUDIO_STATE_0 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; audio_state.AUDIO_STATE_1 ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_3 ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_2 ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_4 ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|audio_state                                                           ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; audio_state.AUDIO_STATE_2 ; audio_state.AUDIO_STATE_3 ; audio_state.AUDIO_STATE_1 ; audio_state.AUDIO_STATE_0 ; audio_state.AUDIO_STATE_4 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; audio_state.AUDIO_STATE_0 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; audio_state.AUDIO_STATE_1 ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_3 ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_2 ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_4 ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|audio_state                                                           ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; audio_state.AUDIO_STATE_2 ; audio_state.AUDIO_STATE_3 ; audio_state.AUDIO_STATE_1 ; audio_state.AUDIO_STATE_0 ; audio_state.AUDIO_STATE_4 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; audio_state.AUDIO_STATE_0 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; audio_state.AUDIO_STATE_1 ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_3 ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_2 ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_4 ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|audio_state                                                           ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; audio_state.AUDIO_STATE_2 ; audio_state.AUDIO_STATE_3 ; audio_state.AUDIO_STATE_1 ; audio_state.AUDIO_STATE_0 ; audio_state.AUDIO_STATE_4 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; audio_state.AUDIO_STATE_0 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; audio_state.AUDIO_STATE_1 ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_3 ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_2 ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_4 ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|dskstate          ;
+-------------------------+-------------------------+-----------------------+----------------------+
; Name                    ; dskstate.DISKDMA_ACTIVE ; dskstate.DISKDMA_IDLE ; dskstate.DISKDMA_INT ;
+-------------------------+-------------------------+-----------------------+----------------------+
; dskstate.DISKDMA_IDLE   ; 0                       ; 0                     ; 0                    ;
; dskstate.DISKDMA_ACTIVE ; 1                       ; 1                     ; 0                    ;
; dskstate.DISKDMA_INT    ; 0                       ; 1                     ; 1                    ;
+-------------------------+-------------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|uart:pu1|rx_state ;
+-------------------+------------------+-------------------+----------------------------+
; Name              ; rx_state.RX_IDLE ; rx_state.RX_SHIFT ; rx_state.RX_START          ;
+-------------------+------------------+-------------------+----------------------------+
; rx_state.RX_IDLE  ; 0                ; 0                 ; 0                          ;
; rx_state.RX_START ; 1                ; 0                 ; 1                          ;
; rx_state.RX_SHIFT ; 1                ; 1                 ; 0                          ;
+-------------------+------------------+-------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|uart:pu1|tx_state ;
+-------------------+-------------------------------------------------------------------+
; Name              ; tx_state.TX_SHIFT                                                 ;
+-------------------+-------------------------------------------------------------------+
; tx_state.TX_IDLE  ; 0                                                                 ;
; tx_state.TX_SHIFT ; 1                                                                 ;
+-------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|blt_state                                                                                                                                                            ;
+--------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+--------------------+
; Name               ; blt_state.BLT_L2 ; blt_state.BLT_L3 ; blt_state.BLT_L1 ; blt_state.BLT_L4 ; blt_state.BLT_E ; blt_state.BLT_B ; blt_state.BLT_C ; blt_state.BLT_A ; blt_state.BLT_D ; blt_state.BLT_F ; blt_state.BLT_INIT ; blt_state.BLT_IDLE ;
+--------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+--------------------+
; blt_state.BLT_IDLE ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                  ;
; blt_state.BLT_INIT ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ; 1                  ;
; blt_state.BLT_F    ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                  ; 1                  ;
; blt_state.BLT_D    ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_A    ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_C    ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_B    ; 0                ; 0                ; 0                ; 0                ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_E    ; 0                ; 0                ; 0                ; 0                ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_L4   ; 0                ; 0                ; 0                ; 1                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_L1   ; 0                ; 0                ; 1                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_L3   ; 0                ; 1                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_L2   ; 1                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
+--------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|copper:cp1|copper_state                                               ;
+------------------------+------------------------+------------------------+---------------------+---------------------+--------------------+
; Name                   ; copper_state.WAITSKIP1 ; copper_state.WAITSKIP2 ; copper_state.FETCH2 ; copper_state.FETCH1 ; copper_state.RESET ;
+------------------------+------------------------+------------------------+---------------------+---------------------+--------------------+
; copper_state.RESET     ; 0                      ; 0                      ; 0                   ; 0                   ; 0                  ;
; copper_state.FETCH1    ; 0                      ; 0                      ; 0                   ; 1                   ; 1                  ;
; copper_state.FETCH2    ; 0                      ; 0                      ; 1                   ; 0                   ; 1                  ;
; copper_state.WAITSKIP2 ; 0                      ; 1                      ; 0                   ; 0                   ; 1                  ;
; copper_state.WAITSKIP1 ; 1                      ; 0                      ; 0                   ; 0                   ; 1                  ;
+------------------------+------------------------+------------------------+---------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|state                                        ;
+--------------------+---------------+-------------------+--------------------+---------------+---------------+-----------+
; Name               ; state.ST_FILL ; state.ST_CPU_READ ; state.ST_CPU_WRITE ; state.ST_PREP ; state.ST_IDLE ; state.000 ;
+--------------------+---------------+-------------------+--------------------+---------------+---------------+-----------+
; state.000          ; 0             ; 0                 ; 0                  ; 0             ; 0             ; 0         ;
; state.ST_IDLE      ; 0             ; 0                 ; 0                  ; 0             ; 1             ; 1         ;
; state.ST_PREP      ; 0             ; 0                 ; 0                  ; 1             ; 0             ; 1         ;
; state.ST_CPU_WRITE ; 0             ; 0                 ; 1                  ; 0             ; 0             ; 1         ;
; state.ST_CPU_READ  ; 0             ; 1                 ; 0                  ; 0             ; 0             ; 1         ;
; state.ST_FILL      ; 1             ; 0                 ; 0                  ; 0             ; 0             ; 1         ;
+--------------------+---------------+-------------------+--------------------+---------------+---------------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|TG68K:tg68k|sync_state                                                                                                                                                   ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; sync_state.sync9 ; sync_state.sync8 ; sync_state.sync7 ; sync_state.sync6 ; sync_state.sync5 ; sync_state.sync4 ; sync_state.sync3 ; sync_state.sync2 ; sync_state.sync1 ; sync_state.sync0 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; sync_state.sync0 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; sync_state.sync1 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; sync_state.sync2 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; sync_state.sync3 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; sync_state.sync4 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; sync_state.sync5 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; sync_state.sync6 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; sync_state.sync7 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; sync_state.sync8 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; sync_state.sync9 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+
; Name                   ; micro_state.div_end2 ; micro_state.div_end1 ; micro_state.div4 ; micro_state.div3 ; micro_state.div2 ; micro_state.div1 ; micro_state.mul_end2 ; micro_state.mul_end1 ; micro_state.mul2 ; micro_state.mul1 ; micro_state.bf1 ; micro_state.rota1 ; micro_state.movep5 ; micro_state.movep4 ; micro_state.movep3 ; micro_state.movep2 ; micro_state.movep1 ; micro_state.movec1 ; micro_state.trap3 ; micro_state.trap2 ; micro_state.trap1 ; micro_state.trap0 ; micro_state.rte3 ; micro_state.rte2 ; micro_state.rte1 ; micro_state.int4 ; micro_state.int3 ; micro_state.int2 ; micro_state.int1 ; micro_state.unlink2 ; micro_state.unlink1 ; micro_state.link2 ; micro_state.link1 ; micro_state.cmpm ; micro_state.op_AxAy ; micro_state.andi ; micro_state.movem3 ; micro_state.movem2 ; micro_state.movem1 ; micro_state.dbcc1 ; micro_state.nopnop ; micro_state.bsr2 ; micro_state.bsr1 ; micro_state.bra1 ; micro_state.st_AnXn2 ; micro_state.st_AnXn1 ; micro_state.st_229_4 ; micro_state.st_229_3 ; micro_state.st_229_2 ; micro_state.st_229_1 ; micro_state.ld_229_4 ; micro_state.ld_229_3 ; micro_state.ld_229_2 ; micro_state.ld_229_1 ; micro_state.ld_AnXnbd3 ; micro_state.ld_AnXnbd2 ; micro_state.ld_AnXnbd1 ; micro_state.st_dAn1 ; micro_state.ld_AnXn2 ; micro_state.ld_AnXn1 ; micro_state.ld_dAn1 ; micro_state.st_nn ; micro_state.idle ; micro_state.nop ; micro_state.ld_nn ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+
; micro_state.ld_nn      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 0                 ;
; micro_state.nop        ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 1               ; 1                 ;
; micro_state.idle       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 1                ; 0               ; 1                 ;
; micro_state.st_nn      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 1                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_dAn1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 1                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXn1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 1                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXn2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 1                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_dAn1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 1                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd1 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 1                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd2 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 1                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd3 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_3   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_4   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_3   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_4   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_AnXn1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_AnXn2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bra1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bsr1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bsr2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.nopnop     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 1                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.dbcc1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 1                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 1                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem2     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 1                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem3     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 1                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.andi       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 1                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.op_AxAy    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 1                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cmpm       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 1                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.link1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 1                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.link2      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 1                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.unlink1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.unlink2    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int3       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int4       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte3       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap0      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap2      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap3      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movec1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep2     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep3     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep4     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep5     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rota1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bf1        ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 1               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 1                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul_end1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul_end2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div2       ; 0                    ; 0                    ; 0                ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div3       ; 0                    ; 0                    ; 0                ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div4       ; 0                    ; 0                    ; 1                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div_end1   ; 0                    ; 1                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div_end2   ; 1                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|qmem_bridge:qmem_bridge|state            ;
+-----------------+---------------+----------------+-----------------+-----------+
; Name            ; state.ST_WAIT ; state.ST_SETUP ; state.ST_A_WAIT ; state.000 ;
+-----------------+---------------+----------------+-----------------+-----------+
; state.000       ; 0             ; 0              ; 0               ; 0         ;
; state.ST_SETUP  ; 0             ; 1              ; 0               ; 1         ;
; state.ST_WAIT   ; 1             ; 0              ; 0               ; 1         ;
; state.ST_A_WAIT ; 0             ; 0              ; 1               ; 1         ;
+-----------------+---------------+----------------+-----------------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state ;
+------------------+------------------+-------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Name             ; state.TLB_RELOAD ; state.WRITE ; state.READ ; state.IDLE ; state.DC_REFILL                                                                                                                      ;
+------------------+------------------+-------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; state.IDLE       ; 0                ; 0           ; 0          ; 0          ; 0                                                                                                                                    ;
; state.READ       ; 0                ; 0           ; 1          ; 1          ; 0                                                                                                                                    ;
; state.WRITE      ; 0                ; 1           ; 0          ; 1          ; 0                                                                                                                                    ;
; state.TLB_RELOAD ; 1                ; 0           ; 0          ; 1          ; 0                                                                                                                                    ;
; state.DC_REFILL  ; 0                ; 0           ; 0          ; 1          ; 1                                                                                                                                    ;
+------------------+------------------+-------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state ;
+------------------+-----------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name             ; state.IC_REFILL ; state.TLB_RELOAD ; state.READ ; state.IDLE                                                                                                                                        ;
+------------------+-----------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; state.IDLE       ; 0               ; 0                ; 0          ; 0                                                                                                                                                 ;
; state.READ       ; 0               ; 0                ; 1          ; 1                                                                                                                                                 ;
; state.TLB_RELOAD ; 0               ; 1                ; 0          ; 1                                                                                                                                                 ;
; state.IC_REFILL  ; 1               ; 0                ; 0          ; 1                                                                                                                                                 ;
+------------------+-----------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|state ;
+------------------+------------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name             ; state.INVALIDATE ; state.REFILL ; state.READ ; state.IDLE                                                                                                                                                                                  ;
+------------------+------------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.IDLE       ; 0                ; 0            ; 0          ; 0                                                                                                                                                                                           ;
; state.READ       ; 0                ; 0            ; 1          ; 1                                                                                                                                                                                           ;
; state.REFILL     ; 0                ; 1            ; 0          ; 1                                                                                                                                                                                           ;
; state.INVALIDATE ; 1                ; 0            ; 0          ; 1                                                                                                                                                                                           ;
+------------------+------------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimig1:minimig|m68k_bridge:CPU1|turbo                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; Minimig1:minimig|m68k_bridge:CPU1|l_as28m                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|m68k_bridge:CPU1|_as28m                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|ciab:CIAB1|porta_in2[3..5]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|wr_fifo_status[12..14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_vector[10..31]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|Flags[5..7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; qmem_bridge:qmem_bridge|s_adr[1]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rxd_sync[0,1]                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_fpcsr[0]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|du_npc_written                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|cpu_stall                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_fpcsr[1..11]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_op_mul_o                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|wb_op_mul                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dc_refill_r                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_err                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|atomic_reserve                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|imem_err                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter|ms_reg[0,1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[1..7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|ss_r[2..7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rxd_bit                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|st_tag_dat_w[15]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_op_lsu_atomic_o            ; Lost fanout                                                                                                                                                                                                                        ;
; sdram_ctrl:sdram|cas_sd_cs[0]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|alu_bf_shift[5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|IPL_vec[5..7]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_dpagefault_o        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_dtlb_miss_o         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_vector[8,9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[4]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[4]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[5]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[5]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[6]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[6]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[7]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[7]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[8]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[8]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[9]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[9]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[10]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[10]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[11]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[11]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[12]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[12]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[13]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[13]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[14]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[14]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[15]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[15]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[16]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[16]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[17]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[17]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[18]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[18]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[19]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[19]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[20]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[20]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[21]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[21]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[22]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[22]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[23]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[23]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|sd_l_er0_prev[1..15]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|sd_r_er0_prev[1..15]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|sd_r_er0_prev[16]                                                                                                                                                 ; Merged with Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|sd_l_er0_prev[16]                                                                                                                                               ;
; Minimig1:minimig|ciaa:CIAA1|tick_del                                                                                                                                                                                     ; Merged with Minimig1:minimig|vsync_del                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|bf_ins                                                                                                                                                      ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|bf_s32                                                                                                                                                    ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[0..11]                                ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[12]                                 ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|exception_pc_addr[0,2..7,12]                    ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|exception_pc_addr[1]                          ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_jal_result_o[0]     ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|pc_execute_o[0]           ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|pc_execute_o[2]             ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_jal_result_o[2]   ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|pc_execute_o[1]             ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_jal_result_o[1]   ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_except_itlb_miss_o                     ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_except_ibus_err_o                    ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_except_ipagefault_o                    ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_except_ibus_err_o                    ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_except_itlb_miss_o  ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_except_ibus_err_o ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_except_ipagefault_o ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_except_ibus_err_o ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_itlb_miss_o         ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_ipagefault_o      ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_ibus_err_o          ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_ipagefault_o      ;
; Minimig1:minimig|Paula:PAULA1|dmacon[3]                                                                                                                                                                                  ; Merged with Minimig1:minimig|Agnus:AGNUS1|dmacon[3]                                                                                                                                                                                ;
; Minimig1:minimig|Paula:PAULA1|dmaen                                                                                                                                                                                      ; Merged with Minimig1:minimig|Agnus:AGNUS1|dmacon[9]                                                                                                                                                                                ;
; Minimig1:minimig|Paula:PAULA1|dmacon[2]                                                                                                                                                                                  ; Merged with Minimig1:minimig|Agnus:AGNUS1|dmacon[2]                                                                                                                                                                                ;
; Minimig1:minimig|Paula:PAULA1|dmacon[1]                                                                                                                                                                                  ; Merged with Minimig1:minimig|Agnus:AGNUS1|dmacon[1]                                                                                                                                                                                ;
; Minimig1:minimig|Paula:PAULA1|dmacon[0]                                                                                                                                                                                  ; Merged with Minimig1:minimig|Agnus:AGNUS1|dmacon[0]                                                                                                                                                                                ;
; Minimig1:minimig|Paula:PAULA1|dmacon[4]                                                                                                                                                                                  ; Merged with Minimig1:minimig|Agnus:AGNUS1|dmacon[4]                                                                                                                                                                                ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|host_bs[1]                                                                                                                                                                      ; Merged with Minimig1:minimig|userio:USERIO1|osd:osd1|host_bs[0]                                                                                                                                                                    ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|host_cs                                                                                                                                                                         ; Merged with Minimig1:minimig|userio:USERIO1|osd:osd1|host_bs[0]                                                                                                                                                                    ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|host_we                                                                                                                                                                         ; Merged with Minimig1:minimig|userio:USERIO1|osd:osd1|host_bs[0]                                                                                                                                                                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_vector[1]                                                                                                                                                            ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_vector[0]                                                                                                                                                          ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rIPL_nr[2]                                                                                                                                                                ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|IPL_vec[2]                                                                                                                                                              ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rIPL_nr[1]                                                                                                                                                                ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|IPL_vec[1]                                                                                                                                                              ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rIPL_nr[0]                                                                                                                                                                ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|IPL_vec[0]                                                                                                                                                              ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|WR_AReg                                                                                                                                                                   ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|RDindex_A[3]                                                                                                                                                            ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rf_source_addrd[0]                                                                                                                                                        ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|RDindex_B[0]                                                                                                                                                            ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rf_source_addrd[1]                                                                                                                                                        ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|RDindex_B[1]                                                                                                                                                            ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rf_source_addrd[2]                                                                                                                                                        ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|RDindex_B[2]                                                                                                                                                            ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rf_source_addrd[3]                                                                                                                                                        ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|RDindex_B[3]                                                                                                                                                            ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|IPL_vec[4]                                                                                                                                                                ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|IPL_vec[3]                                                                                                                                                              ;
; Minimig1:minimig|Denise:DENISE1|bpu[2]                                                                                                                                                                                   ; Merged with Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplcon0[2]                                                                                                                                                            ;
; Minimig1:minimig|Denise:DENISE1|bpu[1]                                                                                                                                                                                   ; Merged with Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplcon0[1]                                                                                                                                                            ;
; Minimig1:minimig|Denise:DENISE1|bpu[0]                                                                                                                                                                                   ; Merged with Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplcon0[0]                                                                                                                                                            ;
; Minimig1:minimig|Denise:DENISE1|hires                                                                                                                                                                                    ; Merged with Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplcon0[4]                                                                                                                                                            ;
; Minimig1:minimig|Denise:DENISE1|shres                                                                                                                                                                                    ; Merged with Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplcon0[5]                                                                                                                                                            ;
; Minimig1:minimig|ciab:CIAB1|timerb:tmrb|tmcr[4]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; Minimig1:minimig|ciab:CIAB1|timera:tmra|tmcr[4]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; Minimig1:minimig|ciab:CIAB1|ciaint:cnt|icr[3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; Minimig1:minimig|ciaa:CIAA1|timerb:tmrb|tmcr[4]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; Minimig1:minimig|ciaa:CIAA1|timera:tmra|tmcr[4]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; Minimig1:minimig|ciaa:CIAA1|ciaint:cnt|icr[4]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_vector[0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[12]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|exception_pc_addr[1]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|except_dbus                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|store_buffer_err_o                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_op_lsu_atomic_o     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_except_ibus_err_o                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_dbus_o              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_except_ibus_err_o   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_ipagefault_o        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|alu_bf_shift[0]                                                                                                                                                           ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|alu_bf_loffset[0]                                                                                                                                                       ;
; Minimig1:minimig|ciab:CIAB1|ciaint:cnt|icrmask[3]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|ciaa:CIAA1|ciaint:cnt|icrmask[4]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[0..31]                      ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_adr[0,1]                                     ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ibus_adr[0,1]                                 ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_atomic                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|tlb_reload_done                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|exception_while_tlb_reload                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|int_cnt[0]                                                                                                                                                        ; Merged with amiga_clk:amiga_clk|e_cnt[0]                                                                                                                                                                                           ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|wr_state.ST_WR_WAIT                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state.TLB_RELOAD                                  ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state.TLB_RELOAD                              ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|kstate~2                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|kstate~3                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|kstate~4                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mstate~2                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mstate~3                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mstate~4                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|audio_state~7                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|audio_state~8                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|audio_state~7                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|audio_state~8                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|audio_state~7                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|audio_state~8                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|audio_state~7                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|audio_state~8                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|uart:pu1|tx_state~4                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|blt_state~2                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|blt_state~3                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|blt_state~4                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|blt_state~5                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|blt_state~6                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|copper_state~6                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|copper_state~7                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|state~2                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|state~3                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|state~4                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                        ;
; qmem_bridge:qmem_bridge|state~6                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state~5                                           ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state~6                                           ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state~6                                       ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state~7                                       ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state~8                                       ; Lost fanout                                                                                                                                                                                                                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.int3                                                                                                                                                          ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.int2                                                                                                                                                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.int4                                                                                                                                                          ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.int2                                                                                                                                                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.ld_AnXnbd1                                                                                                                                                    ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.int2                                                                                                                                                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.ld_AnXnbd2                                                                                                                                                    ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.int2                                                                                                                                                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.ld_AnXnbd3                                                                                                                                                    ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.int2                                                                                                                                                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.movem3                                                                                                                                                        ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.int2                                                                                                                                                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.int2                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state.DC_REFILL                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|verbeam[8]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; Total Number of Removed Registers = 312                                                                                                                                                                                  ;                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|cpu_stall                     ; Stuck at GND              ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_dpagefault_o,     ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_dtlb_miss_o,      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|except_dbus,                                    ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|store_buffer_err_o,                             ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_op_lsu_atomic_o,  ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_dbus_o,           ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_ipagefault_o,     ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[0],                       ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[1],                       ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[2],                       ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[3],                       ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[4],                       ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[5],                       ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[6],                       ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[7],                       ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[8],                       ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[9],                       ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[10],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[11],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[12],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[13],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[14],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[15],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[16],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[17],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[18],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[19],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[20],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[21],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[22],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[23],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[24],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[25],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[26],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[27],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[28],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[29],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[30],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[31],                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ibus_adr[1],                                ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ibus_adr[0]                                 ;
; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter|ms_reg[1]                                                                                                                                  ; Stuck at GND              ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[1],                                                                                                                                                   ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[2],                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[3],                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[4],                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[5],                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[6],                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[7]                                                                                                                                                    ;
; Minimig1:minimig|m68k_bridge:CPU1|turbo                                                                                                                                                                ; Stuck at GND              ; Minimig1:minimig|m68k_bridge:CPU1|l_as28m,                                                                                                                                                                             ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; Minimig1:minimig|m68k_bridge:CPU1|_as28m,                                                                                                                                                                              ;
;                                                                                                                                                                                                        ;                           ; Minimig1:minimig|ciab:CIAB1|timerb:tmrb|tmcr[4],                                                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; Minimig1:minimig|ciab:CIAB1|timera:tmra|tmcr[4],                                                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; Minimig1:minimig|ciaa:CIAA1|timerb:tmrb|tmcr[4],                                                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; Minimig1:minimig|ciaa:CIAA1|timera:tmra|tmcr[4]                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|atomic_reserve                  ; Stuck at GND              ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|ss_r[2],                                                                                                                                                   ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|ss_r[3],                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|ss_r[4],                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|ss_r[5],                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|ss_r[6],                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|ss_r[7]                                                                                                                                                    ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rxd_sync[0]                                                                                                                                                      ; Stuck at VCC              ; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rxd_sync[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rxd_bit                                                                                                                                                                          ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|imem_err                    ; Stuck at GND              ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_except_ibus_err_o,                   ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_except_ibus_err_o ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_op_mul_o ; Stuck at GND              ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|wb_op_mul                                 ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|IPL_vec[6]                                                                                                                                              ; Stuck at GND              ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_vector[8]                                                                                                                                                          ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|IPL_vec[7]                                                                                                                                              ; Stuck at GND              ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_vector[9]                                                                                                                                                          ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[4]                                                                                                                                    ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[4]                                                                                                                                                     ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[5]                                                                                                                                    ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[5]                                                                                                                                                     ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[6]                                                                                                                                    ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[6]                                                                                                                                                     ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[7]                                                                                                                                    ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[7]                                                                                                                                                     ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[8]                                                                                                                                    ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[8]                                                                                                                                                     ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[9]                                                                                                                                    ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[9]                                                                                                                                                     ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[10]                                                                                                                                   ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[10]                                                                                                                                                    ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[11]                                                                                                                                   ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[11]                                                                                                                                                    ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[12]                                                                                                                                   ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[12]                                                                                                                                                    ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[13]                                                                                                                                   ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[13]                                                                                                                                                    ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[14]                                                                                                                                   ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[14]                                                                                                                                                    ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[15]                                                                                                                                   ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[15]                                                                                                                                                    ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[16]                                                                                                                                   ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[16]                                                                                                                                                    ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[17]                                                                                                                                   ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[17]                                                                                                                                                    ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[18]                                                                                                                                   ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[18]                                                                                                                                                    ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[19]                                                                                                                                   ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[19]                                                                                                                                                    ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[20]                                                                                                                                   ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[20]                                                                                                                                                    ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[21]                                                                                                                                   ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[21]                                                                                                                                                    ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[22]                                                                                                                                   ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[22]                                                                                                                                                    ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_prev[23]                                                                                                                                   ; Lost Fanouts              ; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed_sum[23]                                                                                                                                                    ;
; Minimig1:minimig|ciab:CIAB1|ciaint:cnt|icr[3]                                                                                                                                                          ; Stuck at GND              ; Minimig1:minimig|ciab:CIAB1|ciaint:cnt|icrmask[3]                                                                                                                                                                      ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; Minimig1:minimig|ciaa:CIAA1|ciaint:cnt|icr[4]                                                                                                                                                          ; Stuck at GND              ; Minimig1:minimig|ciaa:CIAA1|ciaint:cnt|icrmask[4]                                                                                                                                                                      ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[12]                 ; Stuck at GND              ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|exception_pc_addr[1]                          ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8009  ;
; Number of registers using Synchronous Clear  ; 561   ;
; Number of registers using Synchronous Load   ; 810   ;
; Number of registers using Asynchronous Clear ; 155   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6254  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Inverted Register Statistics                                               ;
+------------------------------------------------------------------+---------+
; Inverted Register                                                ; Fan out ;
+------------------------------------------------------------------+---------+
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|pre_timer[0]               ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|pre_timer[1]               ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|pre_timer[2]               ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|pre_timer[3]               ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|pre_timer[6]               ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|pre_timer[8]               ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|pre_timer[9]               ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|pre_timer[14]              ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|pre_timer[15]              ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cs_n[0]                ; 3       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cnt[0]                 ; 100     ;
; amiga_clk:amiga_clk|clk7_cnt[1]                                  ; 4783    ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cs_n[3]                ; 4       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst                          ; 352     ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div[5]                 ; 3       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div[4]                 ; 3       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div[3]                 ; 3       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div[2]                 ; 3       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div[1]                 ; 4       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cnt[3]                 ; 3       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cnt[2]                 ; 4       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cnt[1]                 ; 5       ;
; TG68K:tg68k|as_s                                                 ; 1       ;
; TG68K:tg68k|as_e                                                 ; 1       ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|t_memory_config[2]      ; 1       ;
; Minimig1:minimig|m68k_bridge:CPU1|_ta_n                          ; 6       ;
; TG68K:tg68k|rw_s                                                 ; 1       ;
; TG68K:tg68k|rw_e                                                 ; 1       ;
; TG68K:tg68k|lds_s                                                ; 1       ;
; TG68K:tg68k|lds_e                                                ; 1       ;
; TG68K:tg68k|uds_s                                                ; 1       ;
; TG68K:tg68k|uds_e                                                ; 1       ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|spi8:spi0|first_byte    ; 1       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div_r[4]               ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div_r[5]               ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[0]                   ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[1]                   ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[2]                   ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[3]                   ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[4]                   ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[5]                   ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[6]                   ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[7]                   ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[8]                   ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[9]                   ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[10]                  ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[11]                  ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[12]                  ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[13]                  ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[14]                  ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[15]                  ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div_r[3]               ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div_r[2]               ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div_r[1]               ; 2       ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|t_memory_config[0]      ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|Reset             ; 221     ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|spi_rx_cnt_rst          ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cs_n[1]                ; 5       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cs_n[2]                ; 6       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_reg_r                    ; 17      ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_ext_r                    ; 17      ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|pll_lock_n_r                 ; 17      ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed2[2]  ; 3       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed2[0]  ; 4       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed1[0]  ; 3       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rx_sample_cnt[4]           ; 5       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rx_oversample_cnt[2]       ; 3       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rx_oversample_cnt[0]       ; 5       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rx_oversample_cnt[1]       ; 4       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rx_oversample_cnt[3]       ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rx_sample_cnt[0]           ; 3       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rx_sample_cnt[1]           ; 3       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rx_sample_cnt[3]           ; 3       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_reg_t                    ; 1       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_ext_t                    ; 1       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|pll_lock_n_t                 ; 1       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed1[5]  ; 2       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed1[8]  ; 2       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed1[9]  ; 2       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed1[14] ; 2       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed1[16] ; 3       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed1[18] ; 2       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed1[21] ; 3       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed1[22] ; 3       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed2[6]  ; 2       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed2[8]  ; 2       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed2[9]  ; 2       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed2[13] ; 3       ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|seed2[16] ; 4       ;
; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mcmd_cnt[0]         ; 15      ;
; Minimig1:minimig|Paula:PAULA1|uart:pu1|rxd_sync[1]               ; 17      ;
; Minimig1:minimig|Paula:PAULA1|uart:pu1|rxd_sync[0]               ; 1       ;
; Total number of inverted registers = 92                          ;         ;
+------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                             ;
+-------------------------------------------------------------------------+--------------------------------------------------------------+
; Register Name                                                           ; RAM Name                                                     ;
+-------------------------------------------------------------------------+--------------------------------------------------------------+
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[0]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[1]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[2]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[3]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[4]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[5]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[6]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[7]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[8]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[9]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[10] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[11] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[12] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[13] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[14] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[15] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[16] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[17] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[18] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[19] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[20] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[21] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[22] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[23] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[24] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[25] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[26] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[27] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[28] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[29] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[30] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[31] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[32] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[33] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[34] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[35] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[36] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[37] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[38] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[39] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[40] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[0]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[1]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[2]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[3]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[4]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[5]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[6]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[7]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[8]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[9]  ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[10] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[11] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[12] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[13] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[14] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[15] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[16] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[17] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[18] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[19] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[20] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[21] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[22] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[23] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[24] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[25] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[26] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[27] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[28] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[29] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[30] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[31] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[32] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[33] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[34] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[35] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[36] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[37] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[38] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[39] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[40] ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1 ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[0]                   ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[1]                   ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[2]                   ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[3]                   ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[4]                   ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[5]                   ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[6]                   ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[7]                   ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[8]                   ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[9]                   ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[10]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[11]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[12]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[13]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[14]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[15]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[16]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[17]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[18]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[19]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[20]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[21]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[22]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[23]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[24]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[25]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[26]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[27]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[28]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[29]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[30]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[31]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[32]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[33]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[34]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[35]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[36]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[37]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0_bypass[38]                  ; Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0                  ;
+-------------------------------------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                                                                                                                                        ; Megafunction                                                                                                                                                                                                                                                                      ; Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|keyrom[0..15]                                                                                                                                                                                                        ; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|Ram0_rtl_0                                                                                                                                                                                                        ; RAM  ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|rdata[0..20]                      ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|mem_rtl_0                      ; RAM  ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|bufout[0..7]                                                                                                                                                                                                                                ; Minimig1:minimig|userio:USERIO1|osd:osd1|osdbuf_rtl_0                                                                                                                                                                                                                             ; RAM  ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|rdata[0..31] ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|mem_rtl_0 ; RAM  ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|rdata[0..31]                                                                       ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|mem_rtl_0                                                                       ; RAM  ;
; Minimig1:minimig|Amber:AMBER1|vi_lbuf_o[0..14]                                                                                                                                                                                                                                       ; Minimig1:minimig|Amber:AMBER1|vi_lbuf_rtl_0                                                                                                                                                                                                                                       ; RAM  ;
; ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|q[0..31]                                                                                                                                                                                                                                        ; ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|Ram0_rtl_0                                                                                                                                                                                                                                   ; RAM  ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|rdata[0..31]                                                                       ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|mem_rtl_0                                                                       ; RAM  ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|out[0..15]                                                                                                                                                                                                                         ; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|mem_rtl_0                                                                                                                                                                                                                       ; RAM  ;
; Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|data_out[0..15]                                                                                                                                                                                                                    ; Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|mem_rtl_0                                                                                                                                                                                                                       ; RAM  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|uart:pu1|tx_shift[10]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|st_mem_bs[1]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1|gayleid_cnt[0]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerd:tmrd|latch_ena                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|m68k_bridge:CPU1|lr_w                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memread[1]                                                                                                                                                                       ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|last_opc_read[0]                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_ppc[22]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_eear[5]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|fetch_valid_o                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|wb_hazard_b                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|potreg[11]                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltcon0[8]                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltcon1[1]                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltafwm[14]                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltalwm[13]                                                                                                                                                                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|height[0]                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltadat[9]                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsksync[4]                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|copper:cp1|cop1lch[19]                                                                                                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|copper:cp1|cop1lcl[9]                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|copper:cp1|cop2lch[19]                                                                                                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|copper:cp1|cop2lcl[4]                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|collision:col0|clxcon[8]                                                                                                                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplcon0[1]                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bplcon2[0]                                                                                                                                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|inptr[7]                                                                                                                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|outptr[3]                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_dat_w[6]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|hostCycle                                                                                                                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|preceive[10]                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|keydat2[4]                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|syscontrol:CONTROL1|rst_cnt[1]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|mem_cnt[11]                                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|mem_cnt[6]                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mcmd_cnt[3]                                                                                                                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mreceive[5]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|msend[10]                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|msend[2]                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|auddat[3]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|percnt[4]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|auddat[3]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|percnt[9]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|auddat[5]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|percnt[5]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|auddat[10]                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|percnt[0]                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|cmd_hdd_rd                                                                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|in_ptr[1]                                                                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|out_ptr[10]                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|width_cnt[4]                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|width[10]                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|opcode[2]                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|last_data_read[4]                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rot_cnt[4]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|burst_addr[1]                                                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|ctrl_delay_slot                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_sr[2]                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|rgb[4]                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|rgb[8]                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|rgb[1]                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Amber:AMBER1|sl_r[3]                                                                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Amber:AMBER1|sl_g[2]                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|regporta[0]                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ddrporta[2]                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|dat_cnt[1]                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|VBR[16]                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|CACR[3]                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|audper[11]                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|audper[3]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|audper[1]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|audper[15]                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|execute_hazard_b                                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_immediate_o[23]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|tx_counter[2]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_epcr[1]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1|sector_count[0]                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|highlight[3]                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_block[9]                                                                                                                                                                              ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|div_reg[12]                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|lencnt[10]                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|lencnt[5]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|lencnt[6]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|lencnt[0]                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|hdiwstrt[8]                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|vdiwstop[10]                                                                                                                                                                   ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[14]                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|pc_ctrl_o[8]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|zcount[7]                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|dmouse1dat[1]                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|dmouse1dat[9]                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|ddrportb[3]                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|regportb[5]                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|sdr_latch[3]                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|ddrporta[1]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|regporta[7]                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerd:tmrd|crb7                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timera:tmra|tmcr[2]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ddrportb[6]                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|regportb[0]                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ser_tx_cnt[1]                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerb:tmrb|tmcr[5]                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timera:tmra|tmcr[5]                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|audlen[12]                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|audlen[1]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|audlen[14]                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|audlen[0]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|datbuf[4]                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|audvol[0]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|datbuf[0]                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|audvol[5]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|datbuf[13]                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|audvol[5]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|datbuf[13]                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|audvol[6]                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltcon0[0]                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|_mright                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|disk_present[1]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerd:tmrd|alarm[20]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerd:tmrd|alarm[15]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerd:tmrd|alarm[0]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timera:tmra|tmll[3]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timera:tmra|tmlh[3]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerb:tmrb|tmll[7]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerb:tmrb|tmlh[2]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerd:tmrd|alarm[16]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerd:tmrd|alarm[15]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerd:tmrd|alarm[7]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timera:tmra|tmll[7]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timera:tmra|tmlh[1]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerb:tmrb|tmll[7]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerb:tmrb|tmlh[7]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|osd_ctrl[4]                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|step_ena_cnt[3]                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft4|shifter[0]                                                                                                                                            ;
; 3:1                ; 90 bits   ; 180 LEs       ; 90 LEs               ; 90 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft4|shifter[7]                                                                                                                                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ptimer[2]                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|bls_cnt[1]                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|mulu_reg[48]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|spi_rx_cnt[0]                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter|ms_reg[1]                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|timer[6]                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|pre_timer[11]                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_op_rfe_o                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_bubble_o                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_op_mfspr_o                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|dmaen                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltcon0[13]                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltcon1[15]                                                                                                                                                                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[5]                                                                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Amber:AMBER1|red_out[0]                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|casaddr[23]                                                                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|casaddr[17]                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[3]                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[10]                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|ciaint:cnt|icrmask[0]                                                                                                                                                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|dmacon[8]                                                                                                                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|intcontroller:pi1|intena[6]                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|intcontroller:pi1|intreq[4]                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|adkcon[6]                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ciaint:cnt|icrmask[0]                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|hpos[3]                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|height_cnt[13]                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|height_cnt[7]                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|ea_data[8]                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_trap_o                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_insn_o[19]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Amber:AMBER1|sl_r[0]                                                                                                                                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbhold[15]                                                                                                                                                                          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|copper:cp1|address_out[12]                                                                                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|psend[5]                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|psend[9]                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|cpu_dat_r[0]                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|execute_rfa[11]                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_esr[10]                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|tx_timer[0]                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_opc_alu_o[3]               ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_epcr[9]                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|host_cache[0][13]                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|host_cache[0][5]                                                                                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|dmouse1dat[5]                                                                                                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|dmouse0dat[2]                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|dmouse0dat[1]                                                                                                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|dmouse1dat[15]                                                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|dmouse0dat[12]                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|dmouse0dat[9]                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timera:tmra|tmr[0]                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerb:tmrb|tmr[4]                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|sdr_latch[3]                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timera:tmra|tmr[11]                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerb:tmrb|tmr[5]                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerd:tmrd|tod[16]                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerd:tmrd|tod[13]                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerd:tmrd|tod[1]                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerd:tmrd|tod[22]                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerd:tmrd|tod[12]                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerd:tmrd|tod[4]                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|mulu_reg[10]                                                                                                                                                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|uart:pu1|tx_cnt[11]                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memmask[1]                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memmask[5]                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_sr[0]                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_sr[4]                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_op_lsu_load_o                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|sdaddr[11]                                                                                                                                                                                                     ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|sdaddr[6]                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|state[1]                                                                                                                                                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|opcode[14]                                                                                                                                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|last_data_read[30]                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|host_cache[1][12]                                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|host_cache[1][4]                                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|host_cache[2][10]                                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|host_cache[2][7]                                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|host_cache[3][8]                                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|host_cache[3][1]                                                                                                                                                                                               ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft4|delay[0]                                                                                                                                              ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft3|delay[0]                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|S_state[0]                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_sr[10]                                             ;
; 6:1                ; 22 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_insn_o[3]                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|ba[1]                                                                                                                                                                                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|st_adr[8]                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|st_adr[1]                                                                                                                                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68_PC[26]                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|FlagsSR[3]                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|xcount[1]                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|ycount[0]                                                                                                                                                                          ;
; 5:1                ; 22 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_op_mul_signed_o            ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|uart:pu1|rx_shift[5]                                                                                                                                                                              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|xcount[4]                                                                                                                                                                          ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|ycount[7]                                                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|dqm[0]                                                                                                                                                                                                         ;
; 7:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|uart:pu1|rx_cnt[2]                                                                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|exec[17]                                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|exec[60]                                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|pc_fetch[0]                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_dat[23]                                             ;
; 8:1                ; 28 bits   ; 140 LEs       ; 56 LEs               ; 84 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ibus_adr[13]                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ibus_adr[3]                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|FlagsSR[0]                                                                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|exec[33]                                                                                                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_dat[24]                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ibus_adr[0]                                          ;
; 10:1               ; 19 bits   ; 114 LEs       ; 95 LEs               ; 19 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|pc_fetch[23]                                         ;
; 11:1               ; 3 bits    ; 21 LEs        ; 15 LEs               ; 6 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|spi_sdo_reg[14]                                                                                                                                                                        ;
; 10:1               ; 26 bits   ; 156 LEs       ; 156 LEs              ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memaddr_delta[28]                                                                                                                                                                ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memaddr_delta[3]                                                                                                                                                                 ;
; 12:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[30]                                                                                                                                                               ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_bsel_o[0]                                           ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|spi_sdo_reg[11]                                                                                                                                                                        ;
; 12:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|spi_sdo_reg[7]                                                                                                                                                                         ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_vector[4]                                                                                                                                                                   ;
; 12:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[7]                                                                                                                                                                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[0]                                                                                                                                                                ;
; 12:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[2]                                                                                                                                                                ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[8]                                                                                                                                                                ;
; 13:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_dat[11]                                             ;
; 12:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|casaddr[5]                                                                                                                                                                                                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_dat[7]                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_dat[4]                                              ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_dat[0]                                              ;
; 11:1               ; 20 bits   ; 140 LEs       ; 20 LEs               ; 120 LEs                ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_adr[6]                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_adr[3]                                              ;
; 14:1               ; 7 bits    ; 63 LEs        ; 56 LEs               ; 7 LEs                  ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|spi8:spi0|sdo_reg[5]                                                                                                                                                                   ;
; 30:1               ; 15 bits   ; 300 LEs       ; 300 LEs              ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|rf_result[22]                                      ;
; 34:1               ; 7 bits    ; 154 LEs       ; 154 LEs              ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|rf_result[4]                                       ;
; 35:1               ; 3 bits    ; 69 LEs        ; 66 LEs               ; 3 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|rf_result[15]                                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 92 LEs               ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|rf_result[11]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbdat[1]                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[0]                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rx_sample_cnt[3]                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[4]                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|pre_timer[8]                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div[1]                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|lds_e                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |minimig_de0_nano_top|TG68K:tg68k|uds_s                                                                                                                                                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |minimig_de0_nano_top|sdram_ctrl:sdram|datawr[13]                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|sample[2]                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|sample[7]                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|sample[3]                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|sample[6]                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_windex[7] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|gary:GARY1|custom_data_in[1]                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|uart:pu1|tx_state                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplptl.raddr_a[0]                                                                                                                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|Add1                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|blt_state                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|copper:cp1|copper_state                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|sync_state                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|setstate                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|build_bcd                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|bf_offset[4]                                                                                                                                                                     ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|addsub_a[14]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|addsub_a[0]                                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state                                                                                                                                                                      ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|briefdata[22]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|Mux5                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|fetch_rfa_adr_o[1]                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|red[1]                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memaddr_a[7]                                                                                                                                                                     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|PC_datab[23]                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|inmux2[3]                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|inmux2[28]                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|bit_number[4]                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|intcontroller:pi1|tmp[5]                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu|ShiftRight0                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|decode_branch_target_o[0]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprpriority:spm0|sprcode[2]                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|Add13                                                                                                                                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_in    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft5|select[0]                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft6|select[1]                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft5|select[3]                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|pa_out[5]                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|pa_out[7]                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|pb_out[5]                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|pa_out[4]                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|pb_out[2]                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|divisor[46]                                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|Mux16                                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|data_out[6]                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|data_out[7]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|st_mem_we_0                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|bf_shift[3]                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|audio_state                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mpacket.101                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|bf_shift[2]                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_read[31]                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu|logic_lut[3]                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|movem_mux[1]                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|OP1out[20]                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|Mux7                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|data_out[13]                                                                                                                                                                                    ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memaddr_a[8]                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|datatg68[13]                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|inmux2[0]                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|Add10                                                                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|Add10                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write[12]                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|execute_rfa_o[12]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|execute_rfb_o[20]                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu|ShiftRight0                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|decode_rfb_o[21]                                           ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|t_newptr[19]                                                                                                                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|st_tag_dat_w                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1|data_out[10]                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1|tfr.raddr_a[0]                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltamask[6]                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|set                                                                                                                                                                              ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|notaddsub_b[24]                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|spi_tx_data_0[14]                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|Mux329                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memaddr_a[3]                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|data_out[12]                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regin[3]                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu|ShiftRight0                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|clut_data[4]                                                                                                                                                                                    ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltptr_in[2]                                                                                                                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerd:tmrd|data_out[3]                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1|data_out                                                                                                                                                                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerd:tmrd|data_out[5]                                                                                                                                                                             ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|OP2out[28]                                                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regin[5]                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|data_out[3]                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write[0]                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|dbr                                                                                                                                                                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|OP2out[4]                                                                                                                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|OP2out[2]                                                                                                                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regin[10]                                                                                                                                                                        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regin[28]                                                                                                                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rf_source_addr[1]                                                                                                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|OP2out[15]                                                                                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |minimig_de0_nano_top|qmem_bridge:qmem_bridge|Selector0                                                                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|address_out[20]                                                                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|mux[3]                                                                                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rf_dest_addr[2]                                                                                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|uart:pu1|rx_state                                                                                                                                                                                 ;
; 9:1                ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ic_addr[2]                                           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ic_addr[10]                                          ;
; 512:1              ; 2 bits    ; 682 LEs       ; 8 LEs                ; 674 LEs                ; No         ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|Selector0                                                                                                                                                                      ;
; 9:1                ; 10 bits   ; 60 LEs        ; 50 LEs               ; 10 LEs                 ; No         ; |minimig_de0_nano_top|Minimig1:minimig|gary:GARY1|ram_address_out[9]                                                                                                                                                                                  ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state                                                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|state         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|state         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|Selector63                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|Selector64                                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state                                                                                                                                                                      ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state                                                                                                                                                                      ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state                                                                                                                                                                      ;
; 39:1               ; 2 bits    ; 52 LEs        ; 4 LEs                ; 48 LEs                 ; No         ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_c4p1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component|altsyncram_q5r1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component|altsyncram_q5r1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0|altsyncram_vrd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1|altsyncram_vrd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0|altsyncram_rb91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0|altsyncram_00h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Minimig1:minimig|userio:USERIO1|osd:osd1|altsyncram:osdbuf_rtl_0|altsyncram_66d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0|altsyncram_a5h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0|altsyncram_4pd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Minimig1:minimig|Amber:AMBER1|altsyncram:sd_lbuf_rtl_0|altsyncram_i5h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Minimig1:minimig|Amber:AMBER1|altsyncram:vi_lbuf_rtl_0|altsyncram_fg81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0|altsyncram_n181:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0|altsyncram_4pd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|altsyncram:mem_rtl_0|altsyncram_u5h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i_sync:i_sync_sw_28 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DW             ; 4     ; Signed Integer                          ;
; RS             ; 0     ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i_sync:i_sync_key_28 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DW             ; 2     ; Signed Integer                           ;
; RS             ; 0     ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i_sync:i_sync_ctrl_50 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DW             ; 4     ; Signed Integer                            ;
; RS             ; 0     ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component ;
+-------------------------------+-----------------------------------+-----------------------------------------------------------------+
; Parameter Name                ; Value                             ; Type                                                            ;
+-------------------------------+-----------------------------------+-----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                            ; Untyped                                                         ;
; PLL_TYPE                      ; AUTO                              ; Untyped                                                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ctrl_clk_altera ; Untyped                                                         ;
; QUALIFY_CONF_DONE             ; OFF                               ; Untyped                                                         ;
; COMPENSATE_CLOCK              ; CLK0                              ; Untyped                                                         ;
; SCAN_CHAIN                    ; LONG                              ; Untyped                                                         ;
; PRIMARY_CLOCK                 ; INCLK0                            ; Untyped                                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                             ; Signed Integer                                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                                 ; Untyped                                                         ;
; GATE_LOCK_SIGNAL              ; NO                                ; Untyped                                                         ;
; GATE_LOCK_COUNTER             ; 0                                 ; Untyped                                                         ;
; LOCK_HIGH                     ; 1                                 ; Untyped                                                         ;
; LOCK_LOW                      ; 1                                 ; Untyped                                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                                 ; Signed Integer                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                                 ; Signed Integer                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                               ; Untyped                                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                               ; Untyped                                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                               ; Untyped                                                         ;
; SKIP_VCO                      ; OFF                               ; Untyped                                                         ;
; SWITCH_OVER_COUNTER           ; 0                                 ; Untyped                                                         ;
; SWITCH_OVER_TYPE              ; AUTO                              ; Untyped                                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                           ; Untyped                                                         ;
; BANDWIDTH                     ; 0                                 ; Untyped                                                         ;
; BANDWIDTH_TYPE                ; AUTO                              ; Untyped                                                         ;
; SPREAD_FREQUENCY              ; 0                                 ; Untyped                                                         ;
; DOWN_SPREAD                   ; 0                                 ; Untyped                                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                               ; Untyped                                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                               ; Untyped                                                         ;
; CLK9_MULTIPLY_BY              ; 0                                 ; Untyped                                                         ;
; CLK8_MULTIPLY_BY              ; 0                                 ; Untyped                                                         ;
; CLK7_MULTIPLY_BY              ; 0                                 ; Untyped                                                         ;
; CLK6_MULTIPLY_BY              ; 0                                 ; Untyped                                                         ;
; CLK5_MULTIPLY_BY              ; 1                                 ; Untyped                                                         ;
; CLK4_MULTIPLY_BY              ; 1                                 ; Untyped                                                         ;
; CLK3_MULTIPLY_BY              ; 1                                 ; Untyped                                                         ;
; CLK2_MULTIPLY_BY              ; 1                                 ; Signed Integer                                                  ;
; CLK1_MULTIPLY_BY              ; 1                                 ; Signed Integer                                                  ;
; CLK0_MULTIPLY_BY              ; 2                                 ; Signed Integer                                                  ;
; CLK9_DIVIDE_BY                ; 0                                 ; Untyped                                                         ;
; CLK8_DIVIDE_BY                ; 0                                 ; Untyped                                                         ;
; CLK7_DIVIDE_BY                ; 0                                 ; Untyped                                                         ;
; CLK6_DIVIDE_BY                ; 0                                 ; Untyped                                                         ;
; CLK5_DIVIDE_BY                ; 1                                 ; Untyped                                                         ;
; CLK4_DIVIDE_BY                ; 1                                 ; Untyped                                                         ;
; CLK3_DIVIDE_BY                ; 1                                 ; Untyped                                                         ;
; CLK2_DIVIDE_BY                ; 2                                 ; Signed Integer                                                  ;
; CLK1_DIVIDE_BY                ; 1                                 ; Signed Integer                                                  ;
; CLK0_DIVIDE_BY                ; 1                                 ; Signed Integer                                                  ;
; CLK9_PHASE_SHIFT              ; 0                                 ; Untyped                                                         ;
; CLK8_PHASE_SHIFT              ; 0                                 ; Untyped                                                         ;
; CLK7_PHASE_SHIFT              ; 0                                 ; Untyped                                                         ;
; CLK6_PHASE_SHIFT              ; 0                                 ; Untyped                                                         ;
; CLK5_PHASE_SHIFT              ; 0                                 ; Untyped                                                         ;
; CLK4_PHASE_SHIFT              ; 0                                 ; Untyped                                                         ;
; CLK3_PHASE_SHIFT              ; 0                                 ; Untyped                                                         ;
; CLK2_PHASE_SHIFT              ; 0                                 ; Untyped                                                         ;
; CLK1_PHASE_SHIFT              ; 0                                 ; Untyped                                                         ;
; CLK0_PHASE_SHIFT              ; 0                                 ; Untyped                                                         ;
; CLK5_TIME_DELAY               ; 0                                 ; Untyped                                                         ;
; CLK4_TIME_DELAY               ; 0                                 ; Untyped                                                         ;
; CLK3_TIME_DELAY               ; 0                                 ; Untyped                                                         ;
; CLK2_TIME_DELAY               ; 0                                 ; Untyped                                                         ;
; CLK1_TIME_DELAY               ; 0                                 ; Untyped                                                         ;
; CLK0_TIME_DELAY               ; 0                                 ; Untyped                                                         ;
; CLK9_DUTY_CYCLE               ; 50                                ; Untyped                                                         ;
; CLK8_DUTY_CYCLE               ; 50                                ; Untyped                                                         ;
; CLK7_DUTY_CYCLE               ; 50                                ; Untyped                                                         ;
; CLK6_DUTY_CYCLE               ; 50                                ; Untyped                                                         ;
; CLK5_DUTY_CYCLE               ; 50                                ; Untyped                                                         ;
; CLK4_DUTY_CYCLE               ; 50                                ; Untyped                                                         ;
; CLK3_DUTY_CYCLE               ; 50                                ; Untyped                                                         ;
; CLK2_DUTY_CYCLE               ; 50                                ; Signed Integer                                                  ;
; CLK1_DUTY_CYCLE               ; 50                                ; Signed Integer                                                  ;
; CLK0_DUTY_CYCLE               ; 50                                ; Signed Integer                                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                         ;
; LOCK_WINDOW_UI                ;  0.05                             ; Untyped                                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                            ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                            ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                            ; Untyped                                                         ;
; DPA_MULTIPLY_BY               ; 0                                 ; Untyped                                                         ;
; DPA_DIVIDE_BY                 ; 1                                 ; Untyped                                                         ;
; DPA_DIVIDER                   ; 0                                 ; Untyped                                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                                 ; Untyped                                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                                 ; Untyped                                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                                 ; Untyped                                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                                 ; Untyped                                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                                 ; Untyped                                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                                 ; Untyped                                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                                 ; Untyped                                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                                 ; Untyped                                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                                 ; Untyped                                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                                 ; Untyped                                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                                 ; Untyped                                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                                 ; Untyped                                                         ;
; EXTCLK3_TIME_DELAY            ; 0                                 ; Untyped                                                         ;
; EXTCLK2_TIME_DELAY            ; 0                                 ; Untyped                                                         ;
; EXTCLK1_TIME_DELAY            ; 0                                 ; Untyped                                                         ;
; EXTCLK0_TIME_DELAY            ; 0                                 ; Untyped                                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                                ; Untyped                                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                                ; Untyped                                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                                ; Untyped                                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                                ; Untyped                                                         ;
; VCO_MULTIPLY_BY               ; 0                                 ; Untyped                                                         ;
; VCO_DIVIDE_BY                 ; 0                                 ; Untyped                                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                 ; Untyped                                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                 ; Untyped                                                         ;
; VCO_MIN                       ; 0                                 ; Untyped                                                         ;
; VCO_MAX                       ; 0                                 ; Untyped                                                         ;
; VCO_CENTER                    ; 0                                 ; Untyped                                                         ;
; PFD_MIN                       ; 0                                 ; Untyped                                                         ;
; PFD_MAX                       ; 0                                 ; Untyped                                                         ;
; M_INITIAL                     ; 0                                 ; Untyped                                                         ;
; M                             ; 0                                 ; Untyped                                                         ;
; N                             ; 1                                 ; Untyped                                                         ;
; M2                            ; 1                                 ; Untyped                                                         ;
; N2                            ; 1                                 ; Untyped                                                         ;
; SS                            ; 1                                 ; Untyped                                                         ;
; C0_HIGH                       ; 0                                 ; Untyped                                                         ;
; C1_HIGH                       ; 0                                 ; Untyped                                                         ;
; C2_HIGH                       ; 0                                 ; Untyped                                                         ;
; C3_HIGH                       ; 0                                 ; Untyped                                                         ;
; C4_HIGH                       ; 0                                 ; Untyped                                                         ;
; C5_HIGH                       ; 0                                 ; Untyped                                                         ;
; C6_HIGH                       ; 0                                 ; Untyped                                                         ;
; C7_HIGH                       ; 0                                 ; Untyped                                                         ;
; C8_HIGH                       ; 0                                 ; Untyped                                                         ;
; C9_HIGH                       ; 0                                 ; Untyped                                                         ;
; C0_LOW                        ; 0                                 ; Untyped                                                         ;
; C1_LOW                        ; 0                                 ; Untyped                                                         ;
; C2_LOW                        ; 0                                 ; Untyped                                                         ;
; C3_LOW                        ; 0                                 ; Untyped                                                         ;
; C4_LOW                        ; 0                                 ; Untyped                                                         ;
; C5_LOW                        ; 0                                 ; Untyped                                                         ;
; C6_LOW                        ; 0                                 ; Untyped                                                         ;
; C7_LOW                        ; 0                                 ; Untyped                                                         ;
; C8_LOW                        ; 0                                 ; Untyped                                                         ;
; C9_LOW                        ; 0                                 ; Untyped                                                         ;
; C0_INITIAL                    ; 0                                 ; Untyped                                                         ;
; C1_INITIAL                    ; 0                                 ; Untyped                                                         ;
; C2_INITIAL                    ; 0                                 ; Untyped                                                         ;
; C3_INITIAL                    ; 0                                 ; Untyped                                                         ;
; C4_INITIAL                    ; 0                                 ; Untyped                                                         ;
; C5_INITIAL                    ; 0                                 ; Untyped                                                         ;
; C6_INITIAL                    ; 0                                 ; Untyped                                                         ;
; C7_INITIAL                    ; 0                                 ; Untyped                                                         ;
; C8_INITIAL                    ; 0                                 ; Untyped                                                         ;
; C9_INITIAL                    ; 0                                 ; Untyped                                                         ;
; C0_MODE                       ; BYPASS                            ; Untyped                                                         ;
; C1_MODE                       ; BYPASS                            ; Untyped                                                         ;
; C2_MODE                       ; BYPASS                            ; Untyped                                                         ;
; C3_MODE                       ; BYPASS                            ; Untyped                                                         ;
; C4_MODE                       ; BYPASS                            ; Untyped                                                         ;
; C5_MODE                       ; BYPASS                            ; Untyped                                                         ;
; C6_MODE                       ; BYPASS                            ; Untyped                                                         ;
; C7_MODE                       ; BYPASS                            ; Untyped                                                         ;
; C8_MODE                       ; BYPASS                            ; Untyped                                                         ;
; C9_MODE                       ; BYPASS                            ; Untyped                                                         ;
; C0_PH                         ; 0                                 ; Untyped                                                         ;
; C1_PH                         ; 0                                 ; Untyped                                                         ;
; C2_PH                         ; 0                                 ; Untyped                                                         ;
; C3_PH                         ; 0                                 ; Untyped                                                         ;
; C4_PH                         ; 0                                 ; Untyped                                                         ;
; C5_PH                         ; 0                                 ; Untyped                                                         ;
; C6_PH                         ; 0                                 ; Untyped                                                         ;
; C7_PH                         ; 0                                 ; Untyped                                                         ;
; C8_PH                         ; 0                                 ; Untyped                                                         ;
; C9_PH                         ; 0                                 ; Untyped                                                         ;
; L0_HIGH                       ; 1                                 ; Untyped                                                         ;
; L1_HIGH                       ; 1                                 ; Untyped                                                         ;
; G0_HIGH                       ; 1                                 ; Untyped                                                         ;
; G1_HIGH                       ; 1                                 ; Untyped                                                         ;
; G2_HIGH                       ; 1                                 ; Untyped                                                         ;
; G3_HIGH                       ; 1                                 ; Untyped                                                         ;
; E0_HIGH                       ; 1                                 ; Untyped                                                         ;
; E1_HIGH                       ; 1                                 ; Untyped                                                         ;
; E2_HIGH                       ; 1                                 ; Untyped                                                         ;
; E3_HIGH                       ; 1                                 ; Untyped                                                         ;
; L0_LOW                        ; 1                                 ; Untyped                                                         ;
; L1_LOW                        ; 1                                 ; Untyped                                                         ;
; G0_LOW                        ; 1                                 ; Untyped                                                         ;
; G1_LOW                        ; 1                                 ; Untyped                                                         ;
; G2_LOW                        ; 1                                 ; Untyped                                                         ;
; G3_LOW                        ; 1                                 ; Untyped                                                         ;
; E0_LOW                        ; 1                                 ; Untyped                                                         ;
; E1_LOW                        ; 1                                 ; Untyped                                                         ;
; E2_LOW                        ; 1                                 ; Untyped                                                         ;
; E3_LOW                        ; 1                                 ; Untyped                                                         ;
; L0_INITIAL                    ; 1                                 ; Untyped                                                         ;
; L1_INITIAL                    ; 1                                 ; Untyped                                                         ;
; G0_INITIAL                    ; 1                                 ; Untyped                                                         ;
; G1_INITIAL                    ; 1                                 ; Untyped                                                         ;
; G2_INITIAL                    ; 1                                 ; Untyped                                                         ;
; G3_INITIAL                    ; 1                                 ; Untyped                                                         ;
; E0_INITIAL                    ; 1                                 ; Untyped                                                         ;
; E1_INITIAL                    ; 1                                 ; Untyped                                                         ;
; E2_INITIAL                    ; 1                                 ; Untyped                                                         ;
; E3_INITIAL                    ; 1                                 ; Untyped                                                         ;
; L0_MODE                       ; BYPASS                            ; Untyped                                                         ;
; L1_MODE                       ; BYPASS                            ; Untyped                                                         ;
; G0_MODE                       ; BYPASS                            ; Untyped                                                         ;
; G1_MODE                       ; BYPASS                            ; Untyped                                                         ;
; G2_MODE                       ; BYPASS                            ; Untyped                                                         ;
; G3_MODE                       ; BYPASS                            ; Untyped                                                         ;
; E0_MODE                       ; BYPASS                            ; Untyped                                                         ;
; E1_MODE                       ; BYPASS                            ; Untyped                                                         ;
; E2_MODE                       ; BYPASS                            ; Untyped                                                         ;
; E3_MODE                       ; BYPASS                            ; Untyped                                                         ;
; L0_PH                         ; 0                                 ; Untyped                                                         ;
; L1_PH                         ; 0                                 ; Untyped                                                         ;
; G0_PH                         ; 0                                 ; Untyped                                                         ;
; G1_PH                         ; 0                                 ; Untyped                                                         ;
; G2_PH                         ; 0                                 ; Untyped                                                         ;
; G3_PH                         ; 0                                 ; Untyped                                                         ;
; E0_PH                         ; 0                                 ; Untyped                                                         ;
; E1_PH                         ; 0                                 ; Untyped                                                         ;
; E2_PH                         ; 0                                 ; Untyped                                                         ;
; E3_PH                         ; 0                                 ; Untyped                                                         ;
; M_PH                          ; 0                                 ; Untyped                                                         ;
; C1_USE_CASC_IN                ; OFF                               ; Untyped                                                         ;
; C2_USE_CASC_IN                ; OFF                               ; Untyped                                                         ;
; C3_USE_CASC_IN                ; OFF                               ; Untyped                                                         ;
; C4_USE_CASC_IN                ; OFF                               ; Untyped                                                         ;
; C5_USE_CASC_IN                ; OFF                               ; Untyped                                                         ;
; C6_USE_CASC_IN                ; OFF                               ; Untyped                                                         ;
; C7_USE_CASC_IN                ; OFF                               ; Untyped                                                         ;
; C8_USE_CASC_IN                ; OFF                               ; Untyped                                                         ;
; C9_USE_CASC_IN                ; OFF                               ; Untyped                                                         ;
; CLK0_COUNTER                  ; G0                                ; Untyped                                                         ;
; CLK1_COUNTER                  ; G0                                ; Untyped                                                         ;
; CLK2_COUNTER                  ; G0                                ; Untyped                                                         ;
; CLK3_COUNTER                  ; G0                                ; Untyped                                                         ;
; CLK4_COUNTER                  ; G0                                ; Untyped                                                         ;
; CLK5_COUNTER                  ; G0                                ; Untyped                                                         ;
; CLK6_COUNTER                  ; E0                                ; Untyped                                                         ;
; CLK7_COUNTER                  ; E1                                ; Untyped                                                         ;
; CLK8_COUNTER                  ; E2                                ; Untyped                                                         ;
; CLK9_COUNTER                  ; E3                                ; Untyped                                                         ;
; L0_TIME_DELAY                 ; 0                                 ; Untyped                                                         ;
; L1_TIME_DELAY                 ; 0                                 ; Untyped                                                         ;
; G0_TIME_DELAY                 ; 0                                 ; Untyped                                                         ;
; G1_TIME_DELAY                 ; 0                                 ; Untyped                                                         ;
; G2_TIME_DELAY                 ; 0                                 ; Untyped                                                         ;
; G3_TIME_DELAY                 ; 0                                 ; Untyped                                                         ;
; E0_TIME_DELAY                 ; 0                                 ; Untyped                                                         ;
; E1_TIME_DELAY                 ; 0                                 ; Untyped                                                         ;
; E2_TIME_DELAY                 ; 0                                 ; Untyped                                                         ;
; E3_TIME_DELAY                 ; 0                                 ; Untyped                                                         ;
; M_TIME_DELAY                  ; 0                                 ; Untyped                                                         ;
; N_TIME_DELAY                  ; 0                                 ; Untyped                                                         ;
; EXTCLK3_COUNTER               ; E3                                ; Untyped                                                         ;
; EXTCLK2_COUNTER               ; E2                                ; Untyped                                                         ;
; EXTCLK1_COUNTER               ; E1                                ; Untyped                                                         ;
; EXTCLK0_COUNTER               ; E0                                ; Untyped                                                         ;
; ENABLE0_COUNTER               ; L0                                ; Untyped                                                         ;
; ENABLE1_COUNTER               ; L0                                ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT           ; 2                                 ; Untyped                                                         ;
; LOOP_FILTER_R                 ;  1.000000                         ; Untyped                                                         ;
; LOOP_FILTER_C                 ; 5                                 ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                              ; Untyped                                                         ;
; LOOP_FILTER_R_BITS            ; 9999                              ; Untyped                                                         ;
; LOOP_FILTER_C_BITS            ; 9999                              ; Untyped                                                         ;
; VCO_POST_SCALE                ; 0                                 ; Untyped                                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                 ; Untyped                                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                 ; Untyped                                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                 ; Untyped                                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                        ; Untyped                                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                 ; Untyped                                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                 ; Untyped                                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                 ; Untyped                                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                 ; Untyped                                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLK0                     ; PORT_USED                         ; Untyped                                                         ;
; PORT_CLK1                     ; PORT_USED                         ; Untyped                                                         ;
; PORT_CLK2                     ; PORT_USED                         ; Untyped                                                         ;
; PORT_CLK3                     ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLK4                     ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLK5                     ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLK6                     ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLK7                     ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLK8                     ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLK9                     ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                 ; Untyped                                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                 ; Untyped                                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_INCLK1                   ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_INCLK0                   ; PORT_USED                         ; Untyped                                                         ;
; PORT_FBIN                     ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_PLLENA                   ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_ARESET                   ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_PFDENA                   ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                 ; Untyped                                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                 ; Untyped                                                         ;
; PORT_LOCKED                   ; PORT_USED                         ; Untyped                                                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                 ; Untyped                                                         ;
; PORT_PHASEDONE                ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_PHASESTEP                ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                       ; Untyped                                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                 ; Untyped                                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                 ; Untyped                                                         ;
; M_TEST_SOURCE                 ; 5                                 ; Untyped                                                         ;
; C0_TEST_SOURCE                ; 5                                 ; Untyped                                                         ;
; C1_TEST_SOURCE                ; 5                                 ; Untyped                                                         ;
; C2_TEST_SOURCE                ; 5                                 ; Untyped                                                         ;
; C3_TEST_SOURCE                ; 5                                 ; Untyped                                                         ;
; C4_TEST_SOURCE                ; 5                                 ; Untyped                                                         ;
; C5_TEST_SOURCE                ; 5                                 ; Untyped                                                         ;
; C6_TEST_SOURCE                ; 5                                 ; Untyped                                                         ;
; C7_TEST_SOURCE                ; 5                                 ; Untyped                                                         ;
; C8_TEST_SOURCE                ; 5                                 ; Untyped                                                         ;
; C9_TEST_SOURCE                ; 5                                 ; Untyped                                                         ;
; CBXI_PARAMETER                ; NOTHING                           ; Untyped                                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                              ; Untyped                                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                                 ; Untyped                                                         ;
; WIDTH_CLOCK                   ; 6                                 ; Untyped                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                 ; Untyped                                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                               ; Untyped                                                         ;
; DEVICE_FAMILY                 ; Cyclone IV E                      ; Untyped                                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                            ; Untyped                                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                               ; Untyped                                                         ;
; AUTO_CARRY_CHAINS             ; ON                                ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                               ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS           ; ON                                ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                               ; IGNORE_CASCADE                                                  ;
+-------------------------------+-----------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; MAW            ; 24    ; Signed Integer                                          ;
; SAW            ; 22    ; Signed Integer                                          ;
; QDW            ; 32    ; Signed Integer                                          ;
; QSW            ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; QAW            ; 24    ; Signed Integer                                                                  ;
; QDW            ; 32    ; Signed Integer                                                                  ;
; QSW            ; 4     ; Signed Integer                                                                  ;
; SN             ; 3     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; QAW            ; 24    ; Signed Integer                                                                  ;
; QDW            ; 32    ; Signed Integer                                                                  ;
; QSW            ; 4     ; Signed Integer                                                                  ;
; SN             ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; QAW            ; 22    ; Signed Integer                                                                  ;
; QDW            ; 32    ; Signed Integer                                                                  ;
; QSW            ; 4     ; Signed Integer                                                                  ;
; MN             ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; QAW            ; 23    ; Signed Integer                                                                  ;
; QDW            ; 32    ; Signed Integer                                                                  ;
; QSW            ; 4     ; Signed Integer                                                                  ;
; MN             ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; AW             ; 24    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0 ;
+---------------------------------+----------------------------------+----------------------------------+
; Parameter Name                  ; Value                            ; Type                             ;
+---------------------------------+----------------------------------+----------------------------------+
; OPTION_OPERAND_WIDTH            ; 32                               ; Signed Integer                   ;
; OPTION_CPU0                     ; CAPPUCCINO                       ; String                           ;
; FEATURE_DATACACHE               ; NONE                             ; String                           ;
; OPTION_DCACHE_BLOCK_WIDTH       ; 4                                ; Signed Integer                   ;
; OPTION_DCACHE_SET_WIDTH         ; 8                                ; Signed Integer                   ;
; OPTION_DCACHE_WAYS              ; 1                                ; Signed Integer                   ;
; OPTION_DCACHE_LIMIT_WIDTH       ; 31                               ; Signed Integer                   ;
; OPTION_DCACHE_SNOOP             ; NONE                             ; String                           ;
; FEATURE_DMMU                    ; NONE                             ; String                           ;
; FEATURE_DMMU_HW_TLB_RELOAD      ; NONE                             ; String                           ;
; OPTION_DMMU_SET_WIDTH           ; 6                                ; Signed Integer                   ;
; OPTION_DMMU_WAYS                ; 1                                ; Signed Integer                   ;
; FEATURE_INSTRUCTIONCACHE        ; ENABLED                          ; String                           ;
; OPTION_ICACHE_BLOCK_WIDTH       ; 4                                ; Signed Integer                   ;
; OPTION_ICACHE_SET_WIDTH         ; 8                                ; Signed Integer                   ;
; OPTION_ICACHE_WAYS              ; 1                                ; Signed Integer                   ;
; OPTION_ICACHE_LIMIT_WIDTH       ; 32                               ; Signed Integer                   ;
; FEATURE_IMMU                    ; NONE                             ; String                           ;
; FEATURE_IMMU_HW_TLB_RELOAD      ; NONE                             ; String                           ;
; OPTION_IMMU_SET_WIDTH           ; 6                                ; Signed Integer                   ;
; OPTION_IMMU_WAYS                ; 1                                ; Signed Integer                   ;
; FEATURE_TIMER                   ; NONE                             ; String                           ;
; FEATURE_DEBUGUNIT               ; NONE                             ; String                           ;
; FEATURE_PERFCOUNTERS            ; NONE                             ; String                           ;
; FEATURE_MAC                     ; NONE                             ; String                           ;
; FEATURE_SYSCALL                 ; ENABLED                          ; String                           ;
; FEATURE_TRAP                    ; ENABLED                          ; String                           ;
; FEATURE_RANGE                   ; ENABLED                          ; String                           ;
; FEATURE_PIC                     ; NONE                             ; String                           ;
; OPTION_PIC_TRIGGER              ; LEVEL                            ; String                           ;
; OPTION_PIC_NMI_WIDTH            ; 0                                ; Signed Integer                   ;
; FEATURE_DSX                     ; ENABLED                          ; String                           ;
; FEATURE_OVERFLOW                ; ENABLED                          ; String                           ;
; FEATURE_CARRY_FLAG              ; ENABLED                          ; String                           ;
; FEATURE_FASTCONTEXTS            ; NONE                             ; String                           ;
; OPTION_RF_CLEAR_ON_INIT         ; 0                                ; Signed Integer                   ;
; OPTION_RF_NUM_SHADOW_GPR        ; 0                                ; Signed Integer                   ;
; OPTION_RF_ADDR_WIDTH            ; 5                                ; Signed Integer                   ;
; OPTION_RF_WORDS                 ; 32                               ; Signed Integer                   ;
; OPTION_RESET_PC                 ; 00000000000000000000000000000100 ; Unsigned Binary                  ;
; FEATURE_MULTIPLIER              ; NONE                             ; String                           ;
; FEATURE_DIVIDER                 ; NONE                             ; String                           ;
; FEATURE_ADDC                    ; ENABLED                          ; String                           ;
; FEATURE_SRA                     ; ENABLED                          ; String                           ;
; FEATURE_ROR                     ; NONE                             ; String                           ;
; FEATURE_EXT                     ; NONE                             ; String                           ;
; FEATURE_CMOV                    ; NONE                             ; String                           ;
; FEATURE_FFL1                    ; NONE                             ; String                           ;
; FEATURE_ATOMIC                  ; NONE                             ; String                           ;
; FEATURE_CUST1                   ; NONE                             ; String                           ;
; FEATURE_CUST2                   ; NONE                             ; String                           ;
; FEATURE_CUST3                   ; NONE                             ; String                           ;
; FEATURE_CUST4                   ; NONE                             ; String                           ;
; FEATURE_CUST5                   ; NONE                             ; String                           ;
; FEATURE_CUST6                   ; NONE                             ; String                           ;
; FEATURE_CUST7                   ; NONE                             ; String                           ;
; FEATURE_CUST8                   ; NONE                             ; String                           ;
; FEATURE_FPU                     ; NONE                             ; String                           ;
; OPTION_SHIFTER                  ; BARREL                           ; String                           ;
; FEATURE_STORE_BUFFER            ; NONE                             ; String                           ;
; OPTION_STORE_BUFFER_DEPTH_WIDTH ; 8                                ; Signed Integer                   ;
; FEATURE_MULTICORE               ; NONE                             ; String                           ;
; FEATURE_TRACEPORT_EXEC          ; NONE                             ; String                           ;
; BUS_IF_TYPE                     ; WISHBONE32                       ; String                           ;
; IBUS_WB_TYPE                    ; B3_REGISTERED_FEEDBACK           ; String                           ;
; DBUS_WB_TYPE                    ; B3_REGISTERED_FEEDBACK           ; String                           ;
+---------------------------------+----------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.ibus_bridge ;
+----------------+------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                                                               ;
+----------------+------------------------+----------------------------------------------------------------------------------------------------+
; BUS_IF_TYPE    ; B3_REGISTERED_FEEDBACK ; String                                                                                             ;
; BURST_LENGTH   ; 4                      ; Signed Integer                                                                                     ;
+----------------+------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.dbus_bridge ;
+----------------+------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                                                               ;
+----------------+------------------------+----------------------------------------------------------------------------------------------------+
; BUS_IF_TYPE    ; B3_REGISTERED_FEEDBACK ; String                                                                                             ;
; BURST_LENGTH   ; 1                      ; Signed Integer                                                                                     ;
+----------------+------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu ;
+---------------------------------+----------------------------------+--------------------------------------------------------+
; Parameter Name                  ; Value                            ; Type                                                   ;
+---------------------------------+----------------------------------+--------------------------------------------------------+
; OPTION_OPERAND_WIDTH            ; 32                               ; Signed Integer                                         ;
; OPTION_CPU                      ; CAPPUCCINO                       ; String                                                 ;
; FEATURE_DATACACHE               ; NONE                             ; String                                                 ;
; OPTION_DCACHE_BLOCK_WIDTH       ; 4                                ; Signed Integer                                         ;
; OPTION_DCACHE_SET_WIDTH         ; 8                                ; Signed Integer                                         ;
; OPTION_DCACHE_WAYS              ; 1                                ; Signed Integer                                         ;
; OPTION_DCACHE_LIMIT_WIDTH       ; 31                               ; Signed Integer                                         ;
; OPTION_DCACHE_SNOOP             ; NONE                             ; String                                                 ;
; FEATURE_DMMU                    ; NONE                             ; String                                                 ;
; FEATURE_DMMU_HW_TLB_RELOAD      ; NONE                             ; String                                                 ;
; OPTION_DMMU_SET_WIDTH           ; 6                                ; Signed Integer                                         ;
; OPTION_DMMU_WAYS                ; 1                                ; Signed Integer                                         ;
; FEATURE_INSTRUCTIONCACHE        ; ENABLED                          ; String                                                 ;
; OPTION_ICACHE_BLOCK_WIDTH       ; 4                                ; Signed Integer                                         ;
; OPTION_ICACHE_SET_WIDTH         ; 8                                ; Signed Integer                                         ;
; OPTION_ICACHE_WAYS              ; 1                                ; Signed Integer                                         ;
; OPTION_ICACHE_LIMIT_WIDTH       ; 32                               ; Signed Integer                                         ;
; FEATURE_IMMU                    ; NONE                             ; String                                                 ;
; FEATURE_IMMU_HW_TLB_RELOAD      ; NONE                             ; String                                                 ;
; OPTION_IMMU_SET_WIDTH           ; 6                                ; Signed Integer                                         ;
; OPTION_IMMU_WAYS                ; 1                                ; Signed Integer                                         ;
; FEATURE_TIMER                   ; NONE                             ; String                                                 ;
; FEATURE_DEBUGUNIT               ; NONE                             ; String                                                 ;
; FEATURE_PERFCOUNTERS            ; NONE                             ; String                                                 ;
; FEATURE_MAC                     ; NONE                             ; String                                                 ;
; FEATURE_SYSCALL                 ; ENABLED                          ; String                                                 ;
; FEATURE_TRAP                    ; ENABLED                          ; String                                                 ;
; FEATURE_RANGE                   ; ENABLED                          ; String                                                 ;
; FEATURE_PIC                     ; NONE                             ; String                                                 ;
; OPTION_PIC_TRIGGER              ; LEVEL                            ; String                                                 ;
; OPTION_PIC_NMI_WIDTH            ; 0                                ; Signed Integer                                         ;
; FEATURE_DSX                     ; ENABLED                          ; String                                                 ;
; FEATURE_OVERFLOW                ; ENABLED                          ; String                                                 ;
; FEATURE_CARRY_FLAG              ; ENABLED                          ; String                                                 ;
; FEATURE_FASTCONTEXTS            ; NONE                             ; String                                                 ;
; OPTION_RF_CLEAR_ON_INIT         ; 0                                ; Signed Integer                                         ;
; OPTION_RF_NUM_SHADOW_GPR        ; 0                                ; Signed Integer                                         ;
; OPTION_RF_ADDR_WIDTH            ; 5                                ; Signed Integer                                         ;
; OPTION_RF_WORDS                 ; 32                               ; Signed Integer                                         ;
; OPTION_RESET_PC                 ; 00000000000000000000000000000100 ; Unsigned Binary                                        ;
; OPTION_TCM_FETCHER              ; DISABLED                         ; String                                                 ;
; FEATURE_MULTIPLIER              ; NONE                             ; String                                                 ;
; FEATURE_DIVIDER                 ; NONE                             ; String                                                 ;
; OPTION_SHIFTER                  ; BARREL                           ; String                                                 ;
; FEATURE_ADDC                    ; ENABLED                          ; String                                                 ;
; FEATURE_SRA                     ; ENABLED                          ; String                                                 ;
; FEATURE_ROR                     ; NONE                             ; String                                                 ;
; FEATURE_EXT                     ; NONE                             ; String                                                 ;
; FEATURE_CMOV                    ; NONE                             ; String                                                 ;
; FEATURE_FFL1                    ; NONE                             ; String                                                 ;
; FEATURE_MSYNC                   ; ENABLED                          ; String                                                 ;
; FEATURE_PSYNC                   ; NONE                             ; String                                                 ;
; FEATURE_CSYNC                   ; NONE                             ; String                                                 ;
; FEATURE_ATOMIC                  ; NONE                             ; String                                                 ;
; FEATURE_FPU                     ; NONE                             ; String                                                 ;
; FEATURE_CUST1                   ; NONE                             ; String                                                 ;
; FEATURE_CUST2                   ; NONE                             ; String                                                 ;
; FEATURE_CUST3                   ; NONE                             ; String                                                 ;
; FEATURE_CUST4                   ; NONE                             ; String                                                 ;
; FEATURE_CUST5                   ; NONE                             ; String                                                 ;
; FEATURE_CUST6                   ; NONE                             ; String                                                 ;
; FEATURE_CUST7                   ; NONE                             ; String                                                 ;
; FEATURE_CUST8                   ; NONE                             ; String                                                 ;
; FEATURE_STORE_BUFFER            ; NONE                             ; String                                                 ;
; OPTION_STORE_BUFFER_DEPTH_WIDTH ; 8                                ; Signed Integer                                         ;
; FEATURE_MULTICORE               ; NONE                             ; String                                                 ;
; FEATURE_TRACEPORT_EXEC          ; NONE                             ; String                                                 ;
+---------------------------------+----------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu ;
+---------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value                            ; Type                                                                                               ;
+---------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH            ; 32                               ; Signed Integer                                                                                     ;
; FEATURE_DATACACHE               ; NONE                             ; String                                                                                             ;
; OPTION_DCACHE_BLOCK_WIDTH       ; 4                                ; Signed Integer                                                                                     ;
; OPTION_DCACHE_SET_WIDTH         ; 8                                ; Signed Integer                                                                                     ;
; OPTION_DCACHE_WAYS              ; 1                                ; Signed Integer                                                                                     ;
; OPTION_DCACHE_LIMIT_WIDTH       ; 31                               ; Signed Integer                                                                                     ;
; OPTION_DCACHE_SNOOP             ; NONE                             ; String                                                                                             ;
; FEATURE_DMMU                    ; NONE                             ; String                                                                                             ;
; FEATURE_DMMU_HW_TLB_RELOAD      ; NONE                             ; String                                                                                             ;
; OPTION_DMMU_SET_WIDTH           ; 6                                ; Signed Integer                                                                                     ;
; OPTION_DMMU_WAYS                ; 1                                ; Signed Integer                                                                                     ;
; FEATURE_INSTRUCTIONCACHE        ; ENABLED                          ; String                                                                                             ;
; OPTION_ICACHE_BLOCK_WIDTH       ; 4                                ; Signed Integer                                                                                     ;
; OPTION_ICACHE_SET_WIDTH         ; 8                                ; Signed Integer                                                                                     ;
; OPTION_ICACHE_WAYS              ; 1                                ; Signed Integer                                                                                     ;
; OPTION_ICACHE_LIMIT_WIDTH       ; 32                               ; Signed Integer                                                                                     ;
; FEATURE_IMMU                    ; NONE                             ; String                                                                                             ;
; FEATURE_IMMU_HW_TLB_RELOAD      ; NONE                             ; String                                                                                             ;
; OPTION_IMMU_SET_WIDTH           ; 6                                ; Signed Integer                                                                                     ;
; OPTION_IMMU_WAYS                ; 1                                ; Signed Integer                                                                                     ;
; FEATURE_TIMER                   ; NONE                             ; String                                                                                             ;
; FEATURE_DEBUGUNIT               ; NONE                             ; String                                                                                             ;
; FEATURE_PERFCOUNTERS            ; NONE                             ; String                                                                                             ;
; FEATURE_MAC                     ; NONE                             ; String                                                                                             ;
; FEATURE_SYSCALL                 ; ENABLED                          ; String                                                                                             ;
; FEATURE_TRAP                    ; ENABLED                          ; String                                                                                             ;
; FEATURE_RANGE                   ; ENABLED                          ; String                                                                                             ;
; FEATURE_PIC                     ; NONE                             ; String                                                                                             ;
; OPTION_PIC_TRIGGER              ; LEVEL                            ; String                                                                                             ;
; OPTION_PIC_NMI_WIDTH            ; 0                                ; Signed Integer                                                                                     ;
; FEATURE_DSX                     ; ENABLED                          ; String                                                                                             ;
; FEATURE_OVERFLOW                ; ENABLED                          ; String                                                                                             ;
; FEATURE_CARRY_FLAG              ; ENABLED                          ; String                                                                                             ;
; FEATURE_FASTCONTEXTS            ; NONE                             ; String                                                                                             ;
; OPTION_RF_CLEAR_ON_INIT         ; 0                                ; Signed Integer                                                                                     ;
; OPTION_RF_NUM_SHADOW_GPR        ; 0                                ; Signed Integer                                                                                     ;
; OPTION_RF_ADDR_WIDTH            ; 5                                ; Signed Integer                                                                                     ;
; OPTION_RF_WORDS                 ; 32                               ; Signed Integer                                                                                     ;
; OPTION_RESET_PC                 ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                    ;
; FEATURE_MULTIPLIER              ; NONE                             ; String                                                                                             ;
; FEATURE_DIVIDER                 ; NONE                             ; String                                                                                             ;
; OPTION_SHIFTER                  ; BARREL                           ; String                                                                                             ;
; FEATURE_ADDC                    ; ENABLED                          ; String                                                                                             ;
; FEATURE_SRA                     ; ENABLED                          ; String                                                                                             ;
; FEATURE_ROR                     ; NONE                             ; String                                                                                             ;
; FEATURE_EXT                     ; NONE                             ; String                                                                                             ;
; FEATURE_CMOV                    ; NONE                             ; String                                                                                             ;
; FEATURE_FFL1                    ; NONE                             ; String                                                                                             ;
; FEATURE_MSYNC                   ; ENABLED                          ; String                                                                                             ;
; FEATURE_PSYNC                   ; NONE                             ; String                                                                                             ;
; FEATURE_CSYNC                   ; NONE                             ; String                                                                                             ;
; FEATURE_ATOMIC                  ; NONE                             ; String                                                                                             ;
; FEATURE_FPU                     ; NONE                             ; String                                                                                             ;
; FEATURE_CUST1                   ; NONE                             ; String                                                                                             ;
; FEATURE_CUST2                   ; NONE                             ; String                                                                                             ;
; FEATURE_CUST3                   ; NONE                             ; String                                                                                             ;
; FEATURE_CUST4                   ; NONE                             ; String                                                                                             ;
; FEATURE_CUST5                   ; NONE                             ; String                                                                                             ;
; FEATURE_CUST6                   ; NONE                             ; String                                                                                             ;
; FEATURE_CUST7                   ; NONE                             ; String                                                                                             ;
; FEATURE_CUST8                   ; NONE                             ; String                                                                                             ;
; FEATURE_STORE_BUFFER            ; NONE                             ; String                                                                                             ;
; OPTION_STORE_BUFFER_DEPTH_WIDTH ; 8                                ; Signed Integer                                                                                     ;
; FEATURE_MULTICORE               ; NONE                             ; String                                                                                             ;
; FEATURE_TRACEPORT_EXEC          ; NONE                             ; String                                                                                             ;
+---------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                                                                                                    ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH       ; 32                               ; Signed Integer                                                                                                                                          ;
; OPTION_RESET_PC            ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                                                                         ;
; OPTION_RF_ADDR_WIDTH       ; 5                                ; Signed Integer                                                                                                                                          ;
; FEATURE_INSTRUCTIONCACHE   ; ENABLED                          ; String                                                                                                                                                  ;
; OPTION_ICACHE_BLOCK_WIDTH  ; 4                                ; Signed Integer                                                                                                                                          ;
; OPTION_ICACHE_SET_WIDTH    ; 8                                ; Signed Integer                                                                                                                                          ;
; OPTION_ICACHE_WAYS         ; 1                                ; Signed Integer                                                                                                                                          ;
; OPTION_ICACHE_LIMIT_WIDTH  ; 32                               ; Signed Integer                                                                                                                                          ;
; FEATURE_IMMU               ; NONE                             ; String                                                                                                                                                  ;
; FEATURE_IMMU_HW_TLB_RELOAD ; NONE                             ; String                                                                                                                                                  ;
; OPTION_IMMU_SET_WIDTH      ; 6                                ; Signed Integer                                                                                                                                          ;
; OPTION_IMMU_WAYS           ; 1                                ; Signed Integer                                                                                                                                          ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH      ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; OPTION_ICACHE_BLOCK_WIDTH ; 4     ; Signed Integer                                                                                                                                                                                                             ;
; OPTION_ICACHE_SET_WIDTH   ; 8     ; Signed Integer                                                                                                                                                                                                             ;
; OPTION_ICACHE_WAYS        ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; OPTION_ICACHE_LIMIT_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; CLEAR_ON_INIT  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; ENABLE_BYPASS  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                         ;
; DATA_WIDTH     ; 21    ; Signed Integer                                                                                                                                                                                                                                                         ;
; CLEAR_ON_INIT  ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
; ENABLE_BYPASS  ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode:mor1kx_decode ;
+----------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                                                                                                      ;
+----------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH ; 32                               ; Signed Integer                                                                                                                            ;
; OPTION_RESET_PC      ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                                                           ;
; OPTION_RF_ADDR_WIDTH ; 5                                ; Signed Integer                                                                                                                            ;
; FEATURE_SYSCALL      ; ENABLED                          ; String                                                                                                                                    ;
; FEATURE_TRAP         ; ENABLED                          ; String                                                                                                                                    ;
; FEATURE_RANGE        ; ENABLED                          ; String                                                                                                                                    ;
; FEATURE_MAC          ; NONE                             ; String                                                                                                                                    ;
; FEATURE_MULTIPLIER   ; NONE                             ; String                                                                                                                                    ;
; FEATURE_DIVIDER      ; NONE                             ; String                                                                                                                                    ;
; FEATURE_ADDC         ; ENABLED                          ; String                                                                                                                                    ;
; FEATURE_SRA          ; ENABLED                          ; String                                                                                                                                    ;
; FEATURE_ROR          ; NONE                             ; String                                                                                                                                    ;
; FEATURE_EXT          ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CMOV         ; NONE                             ; String                                                                                                                                    ;
; FEATURE_FFL1         ; NONE                             ; String                                                                                                                                    ;
; FEATURE_ATOMIC       ; NONE                             ; String                                                                                                                                    ;
; FEATURE_MSYNC        ; ENABLED                          ; String                                                                                                                                    ;
; FEATURE_PSYNC        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CSYNC        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_FPU          ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST1        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST2        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST3        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST4        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST5        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST6        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST7        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST8        ; NONE                             ; String                                                                                                                                    ;
+----------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino ;
+--------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                                                                                                                                        ;
+--------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH     ; 32                               ; Signed Integer                                                                                                                                                              ;
; OPTION_RESET_PC          ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                                                                                             ;
; OPTION_RF_ADDR_WIDTH     ; 5                                ; Signed Integer                                                                                                                                                              ;
; FEATURE_SYSCALL          ; ENABLED                          ; String                                                                                                                                                                      ;
; FEATURE_TRAP             ; ENABLED                          ; String                                                                                                                                                                      ;
; FEATURE_DELAY_SLOT       ; ENABLED                          ; String                                                                                                                                                                      ;
; FEATURE_MULTIPLIER       ; NONE                             ; String                                                                                                                                                                      ;
; FEATURE_FPU              ; NONE                             ; String                                                                                                                                                                      ;
; FEATURE_INBUILT_CHECKERS ; ENABLED                          ; String                                                                                                                                                                      ;
+--------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_branch_prediction:mor1kx_branch_prediction ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH ; 32    ; Signed Integer                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu ;
+-----------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value   ; Type                                                                                                                                                                        ;
+-----------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH  ; 32      ; Signed Integer                                                                                                                                                              ;
; FEATURE_OVERFLOW      ; ENABLED ; String                                                                                                                                                                      ;
; FEATURE_CARRY_FLAG    ; ENABLED ; String                                                                                                                                                                      ;
; FEATURE_MULTIPLIER    ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_DIVIDER       ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_ADDC          ; ENABLED ; String                                                                                                                                                                      ;
; FEATURE_SRA           ; ENABLED ; String                                                                                                                                                                      ;
; FEATURE_ROR           ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_EXT           ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CMOV          ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_FFL1          ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST1         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST2         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST3         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST4         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST5         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST6         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST7         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST8         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_FPU           ; NONE    ; String                                                                                                                                                                      ;
; OPTION_SHIFTER        ; BARREL  ; String                                                                                                                                                                      ;
; CALCULATE_BRANCH_DEST ; FALSE   ; String                                                                                                                                                                      ;
+-----------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                      ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FEATURE_DATACACHE               ; NONE  ; String                                                                                                                                                                    ;
; OPTION_OPERAND_WIDTH            ; 32    ; Signed Integer                                                                                                                                                            ;
; OPTION_DCACHE_BLOCK_WIDTH       ; 4     ; Signed Integer                                                                                                                                                            ;
; OPTION_DCACHE_SET_WIDTH         ; 8     ; Signed Integer                                                                                                                                                            ;
; OPTION_DCACHE_WAYS              ; 1     ; Signed Integer                                                                                                                                                            ;
; OPTION_DCACHE_LIMIT_WIDTH       ; 31    ; Signed Integer                                                                                                                                                            ;
; OPTION_DCACHE_SNOOP             ; NONE  ; String                                                                                                                                                                    ;
; FEATURE_DMMU                    ; NONE  ; String                                                                                                                                                                    ;
; FEATURE_DMMU_HW_TLB_RELOAD      ; NONE  ; String                                                                                                                                                                    ;
; OPTION_DMMU_SET_WIDTH           ; 6     ; Signed Integer                                                                                                                                                            ;
; OPTION_DMMU_WAYS                ; 1     ; Signed Integer                                                                                                                                                            ;
; FEATURE_STORE_BUFFER            ; NONE  ; String                                                                                                                                                                    ;
; OPTION_STORE_BUFFER_DEPTH_WIDTH ; 8     ; Signed Integer                                                                                                                                                            ;
; FEATURE_ATOMIC                  ; NONE  ; String                                                                                                                                                                    ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH ; 32    ; Signed Integer                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                           ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FEATURE_FASTCONTEXTS     ; NONE  ; String                                                                                                                                                                         ;
; OPTION_RF_CLEAR_ON_INIT  ; 0     ; Signed Integer                                                                                                                                                                 ;
; OPTION_RF_NUM_SHADOW_GPR ; 0     ; Signed Integer                                                                                                                                                                 ;
; OPTION_RF_ADDR_WIDTH     ; 5     ; Signed Integer                                                                                                                                                                 ;
; OPTION_RF_WORDS          ; 32    ; Signed Integer                                                                                                                                                                 ;
; FEATURE_DEBUGUNIT        ; NONE  ; String                                                                                                                                                                         ;
; OPTION_OPERAND_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                 ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; CLEAR_ON_INIT  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; ENABLE_BYPASS  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; CLEAR_ON_INIT  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; ENABLE_BYPASS  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino ;
+----------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                                                                                                                                        ;
+----------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH ; 32                               ; Signed Integer                                                                                                                                                              ;
; OPTION_RESET_PC      ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                                                                                             ;
; OPTION_RF_ADDR_WIDTH ; 5                                ; Signed Integer                                                                                                                                                              ;
; FEATURE_FPU          ; NONE                             ; String                                                                                                                                                                      ;
; FEATURE_MULTIPLIER   ; NONE                             ; String                                                                                                                                                                      ;
+----------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino ;
+---------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value                            ; Type                                                                                                                                                   ;
+---------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH      ; 32                               ; Signed Integer                                                                                                                                         ;
; OPTION_RESET_PC           ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                                                                        ;
; FEATURE_SYSCALL           ; ENABLED                          ; String                                                                                                                                                 ;
; FEATURE_TRAP              ; ENABLED                          ; String                                                                                                                                                 ;
; FEATURE_RANGE             ; ENABLED                          ; String                                                                                                                                                 ;
; FEATURE_DATACACHE         ; NONE                             ; String                                                                                                                                                 ;
; OPTION_DCACHE_BLOCK_WIDTH ; 4                                ; Signed Integer                                                                                                                                         ;
; OPTION_DCACHE_SET_WIDTH   ; 8                                ; Signed Integer                                                                                                                                         ;
; OPTION_DCACHE_WAYS        ; 1                                ; Signed Integer                                                                                                                                         ;
; FEATURE_DMMU              ; NONE                             ; String                                                                                                                                                 ;
; OPTION_DMMU_SET_WIDTH     ; 6                                ; Signed Integer                                                                                                                                         ;
; OPTION_DMMU_WAYS          ; 1                                ; Signed Integer                                                                                                                                         ;
; FEATURE_INSTRUCTIONCACHE  ; ENABLED                          ; String                                                                                                                                                 ;
; OPTION_ICACHE_BLOCK_WIDTH ; 4                                ; Signed Integer                                                                                                                                         ;
; OPTION_ICACHE_SET_WIDTH   ; 8                                ; Signed Integer                                                                                                                                         ;
; OPTION_ICACHE_WAYS        ; 1                                ; Signed Integer                                                                                                                                         ;
; FEATURE_IMMU              ; NONE                             ; String                                                                                                                                                 ;
; OPTION_IMMU_SET_WIDTH     ; 6                                ; Signed Integer                                                                                                                                         ;
; OPTION_IMMU_WAYS          ; 1                                ; Signed Integer                                                                                                                                         ;
; FEATURE_TIMER             ; NONE                             ; String                                                                                                                                                 ;
; FEATURE_DEBUGUNIT         ; NONE                             ; String                                                                                                                                                 ;
; FEATURE_PERFCOUNTERS      ; NONE                             ; String                                                                                                                                                 ;
; FEATURE_PMU               ; NONE                             ; String                                                                                                                                                 ;
; FEATURE_MAC               ; NONE                             ; String                                                                                                                                                 ;
; FEATURE_FPU               ; NONE                             ; String                                                                                                                                                 ;
; FEATURE_MULTICORE         ; NONE                             ; String                                                                                                                                                 ;
; FEATURE_PIC               ; NONE                             ; String                                                                                                                                                 ;
; OPTION_PIC_TRIGGER        ; LEVEL                            ; String                                                                                                                                                 ;
; OPTION_PIC_NMI_WIDTH      ; 0                                ; Signed Integer                                                                                                                                         ;
; FEATURE_DSX               ; ENABLED                          ; String                                                                                                                                                 ;
; FEATURE_FASTCONTEXTS      ; NONE                             ; String                                                                                                                                                 ;
; OPTION_RF_NUM_SHADOW_GPR  ; 0                                ; Signed Integer                                                                                                                                         ;
; FEATURE_OVERFLOW          ; ENABLED                          ; String                                                                                                                                                 ;
; FEATURE_CARRY_FLAG        ; ENABLED                          ; String                                                                                                                                                 ;
; SPR_SR_WIDTH              ; 16                               ; Signed Integer                                                                                                                                         ;
; SPR_SR_RESET_VALUE        ; 1000000000000001                 ; Unsigned Binary                                                                                                                                        ;
+---------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs ;
+---------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value   ; Type                                                                                                                                                                                                      ;
+---------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FEATURE_SYSCALL           ; ENABLED ; String                                                                                                                                                                                                    ;
; FEATURE_TRAP              ; ENABLED ; String                                                                                                                                                                                                    ;
; FEATURE_RANGE             ; ENABLED ; String                                                                                                                                                                                                    ;
; FEATURE_DATACACHE         ; NONE    ; String                                                                                                                                                                                                    ;
; OPTION_DCACHE_BLOCK_WIDTH ; 4       ; Signed Integer                                                                                                                                                                                            ;
; OPTION_DCACHE_SET_WIDTH   ; 8       ; Signed Integer                                                                                                                                                                                            ;
; OPTION_DCACHE_WAYS        ; 1       ; Signed Integer                                                                                                                                                                                            ;
; FEATURE_DMMU              ; NONE    ; String                                                                                                                                                                                                    ;
; OPTION_DMMU_SET_WIDTH     ; 6       ; Signed Integer                                                                                                                                                                                            ;
; OPTION_DMMU_WAYS          ; 1       ; Signed Integer                                                                                                                                                                                            ;
; FEATURE_INSTRUCTIONCACHE  ; ENABLED ; String                                                                                                                                                                                                    ;
; OPTION_ICACHE_BLOCK_WIDTH ; 4       ; Signed Integer                                                                                                                                                                                            ;
; OPTION_ICACHE_SET_WIDTH   ; 8       ; Signed Integer                                                                                                                                                                                            ;
; OPTION_ICACHE_WAYS        ; 1       ; Signed Integer                                                                                                                                                                                            ;
; FEATURE_IMMU              ; NONE    ; String                                                                                                                                                                                                    ;
; OPTION_IMMU_SET_WIDTH     ; 6       ; Signed Integer                                                                                                                                                                                            ;
; OPTION_IMMU_WAYS          ; 1       ; Signed Integer                                                                                                                                                                                            ;
; FEATURE_PIC               ; NONE    ; String                                                                                                                                                                                                    ;
; FEATURE_TIMER             ; NONE    ; String                                                                                                                                                                                                    ;
; FEATURE_DEBUGUNIT         ; NONE    ; String                                                                                                                                                                                                    ;
; FEATURE_PERFCOUNTERS      ; NONE    ; String                                                                                                                                                                                                    ;
; FEATURE_PMU               ; NONE    ; String                                                                                                                                                                                                    ;
; FEATURE_MAC               ; NONE    ; String                                                                                                                                                                                                    ;
; FEATURE_FPU               ; NONE    ; String                                                                                                                                                                                                    ;
; OPTION_PIC_TRIGGER        ; LEVEL   ; String                                                                                                                                                                                                    ;
; FEATURE_DSX               ; ENABLED ; String                                                                                                                                                                                                    ;
; FEATURE_FASTCONTEXTS      ; NONE    ; String                                                                                                                                                                                                    ;
; OPTION_RF_NUM_SHADOW_GPR  ; 0       ; Signed Integer                                                                                                                                                                                            ;
; FEATURE_OVERFLOW          ; ENABLED ; String                                                                                                                                                                                                    ;
; FEATURE_DELAYSLOT         ; ENABLED ; String                                                                                                                                                                                                    ;
; FEATURE_EVBAR             ; ENABLED ; String                                                                                                                                                                                                    ;
; FEATURE_AECSR             ; NONE    ; String                                                                                                                                                                                                    ;
+---------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|ctrl_regs:ctrl_regs ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; QAW            ; 22    ; Signed Integer                                            ;
; QDW            ; 32    ; Signed Integer                                            ;
; QSW            ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qmem_bridge:qmem_bridge ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; MAW            ; 23    ; Signed Integer                              ;
; MSW            ; 4     ; Signed Integer                              ;
; MDW            ; 32    ; Signed Integer                              ;
; SAW            ; 23    ; Signed Integer                              ;
; SSW            ; 4     ; Signed Integer                              ;
; SDW            ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component ;
+-------------------------------+------------------------------------+--------------------------------------------------+
; Parameter Name                ; Value                              ; Type                                             ;
+-------------------------------+------------------------------------+--------------------------------------------------+
; OPERATION_MODE                ; NORMAL                             ; Untyped                                          ;
; PLL_TYPE                      ; AUTO                               ; Untyped                                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=amiga_clk_altera ; Untyped                                          ;
; QUALIFY_CONF_DONE             ; OFF                                ; Untyped                                          ;
; COMPENSATE_CLOCK              ; CLK1                               ; Untyped                                          ;
; SCAN_CHAIN                    ; LONG                               ; Untyped                                          ;
; PRIMARY_CLOCK                 ; INCLK0                             ; Untyped                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                              ; Signed Integer                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                                  ; Untyped                                          ;
; GATE_LOCK_SIGNAL              ; NO                                 ; Untyped                                          ;
; GATE_LOCK_COUNTER             ; 0                                  ; Untyped                                          ;
; LOCK_HIGH                     ; 1                                  ; Untyped                                          ;
; LOCK_LOW                      ; 1                                  ; Untyped                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                                  ; Untyped                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                                  ; Untyped                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                ; Untyped                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                ; Untyped                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                ; Untyped                                          ;
; SKIP_VCO                      ; OFF                                ; Untyped                                          ;
; SWITCH_OVER_COUNTER           ; 0                                  ; Untyped                                          ;
; SWITCH_OVER_TYPE              ; AUTO                               ; Untyped                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                            ; Untyped                                          ;
; BANDWIDTH                     ; 0                                  ; Untyped                                          ;
; BANDWIDTH_TYPE                ; AUTO                               ; Untyped                                          ;
; SPREAD_FREQUENCY              ; 0                                  ; Untyped                                          ;
; DOWN_SPREAD                   ; 0                                  ; Untyped                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                ; Untyped                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                ; Untyped                                          ;
; CLK9_MULTIPLY_BY              ; 0                                  ; Untyped                                          ;
; CLK8_MULTIPLY_BY              ; 0                                  ; Untyped                                          ;
; CLK7_MULTIPLY_BY              ; 0                                  ; Untyped                                          ;
; CLK6_MULTIPLY_BY              ; 0                                  ; Untyped                                          ;
; CLK5_MULTIPLY_BY              ; 1                                  ; Untyped                                          ;
; CLK4_MULTIPLY_BY              ; 1                                  ; Untyped                                          ;
; CLK3_MULTIPLY_BY              ; 1                                  ; Untyped                                          ;
; CLK2_MULTIPLY_BY              ; 16                                 ; Signed Integer                                   ;
; CLK1_MULTIPLY_BY              ; 4                                  ; Signed Integer                                   ;
; CLK0_MULTIPLY_BY              ; 16                                 ; Signed Integer                                   ;
; CLK9_DIVIDE_BY                ; 0                                  ; Untyped                                          ;
; CLK8_DIVIDE_BY                ; 0                                  ; Untyped                                          ;
; CLK7_DIVIDE_BY                ; 0                                  ; Untyped                                          ;
; CLK6_DIVIDE_BY                ; 0                                  ; Untyped                                          ;
; CLK5_DIVIDE_BY                ; 1                                  ; Untyped                                          ;
; CLK4_DIVIDE_BY                ; 1                                  ; Untyped                                          ;
; CLK3_DIVIDE_BY                ; 1                                  ; Untyped                                          ;
; CLK2_DIVIDE_BY                ; 7                                  ; Signed Integer                                   ;
; CLK1_DIVIDE_BY                ; 7                                  ; Signed Integer                                   ;
; CLK0_DIVIDE_BY                ; 7                                  ; Signed Integer                                   ;
; CLK9_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK8_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK7_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK6_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK5_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK4_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK3_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK2_PHASE_SHIFT              ; -3540                              ; Untyped                                          ;
; CLK1_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK0_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK5_TIME_DELAY               ; 0                                  ; Untyped                                          ;
; CLK4_TIME_DELAY               ; 0                                  ; Untyped                                          ;
; CLK3_TIME_DELAY               ; 0                                  ; Untyped                                          ;
; CLK2_TIME_DELAY               ; 0                                  ; Untyped                                          ;
; CLK1_TIME_DELAY               ; 0                                  ; Untyped                                          ;
; CLK0_TIME_DELAY               ; 0                                  ; Untyped                                          ;
; CLK9_DUTY_CYCLE               ; 50                                 ; Untyped                                          ;
; CLK8_DUTY_CYCLE               ; 50                                 ; Untyped                                          ;
; CLK7_DUTY_CYCLE               ; 50                                 ; Untyped                                          ;
; CLK6_DUTY_CYCLE               ; 50                                 ; Untyped                                          ;
; CLK5_DUTY_CYCLE               ; 50                                 ; Untyped                                          ;
; CLK4_DUTY_CYCLE               ; 50                                 ; Untyped                                          ;
; CLK3_DUTY_CYCLE               ; 50                                 ; Untyped                                          ;
; CLK2_DUTY_CYCLE               ; 50                                 ; Signed Integer                                   ;
; CLK1_DUTY_CYCLE               ; 50                                 ; Signed Integer                                   ;
; CLK0_DUTY_CYCLE               ; 50                                 ; Signed Integer                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; LOCK_WINDOW_UI                ;  0.05                              ; Untyped                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                             ; Untyped                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                             ; Untyped                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                             ; Untyped                                          ;
; DPA_MULTIPLY_BY               ; 0                                  ; Untyped                                          ;
; DPA_DIVIDE_BY                 ; 1                                  ; Untyped                                          ;
; DPA_DIVIDER                   ; 0                                  ; Untyped                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                                  ; Untyped                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                                  ; Untyped                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                                  ; Untyped                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                                  ; Untyped                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                                  ; Untyped                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                                  ; Untyped                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                                  ; Untyped                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                                  ; Untyped                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                                  ; Untyped                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                                  ; Untyped                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                                  ; Untyped                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                                  ; Untyped                                          ;
; EXTCLK3_TIME_DELAY            ; 0                                  ; Untyped                                          ;
; EXTCLK2_TIME_DELAY            ; 0                                  ; Untyped                                          ;
; EXTCLK1_TIME_DELAY            ; 0                                  ; Untyped                                          ;
; EXTCLK0_TIME_DELAY            ; 0                                  ; Untyped                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                                 ; Untyped                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                                 ; Untyped                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                                 ; Untyped                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                                 ; Untyped                                          ;
; VCO_MULTIPLY_BY               ; 0                                  ; Untyped                                          ;
; VCO_DIVIDE_BY                 ; 0                                  ; Untyped                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                  ; Untyped                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                  ; Untyped                                          ;
; VCO_MIN                       ; 0                                  ; Untyped                                          ;
; VCO_MAX                       ; 0                                  ; Untyped                                          ;
; VCO_CENTER                    ; 0                                  ; Untyped                                          ;
; PFD_MIN                       ; 0                                  ; Untyped                                          ;
; PFD_MAX                       ; 0                                  ; Untyped                                          ;
; M_INITIAL                     ; 0                                  ; Untyped                                          ;
; M                             ; 0                                  ; Untyped                                          ;
; N                             ; 1                                  ; Untyped                                          ;
; M2                            ; 1                                  ; Untyped                                          ;
; N2                            ; 1                                  ; Untyped                                          ;
; SS                            ; 1                                  ; Untyped                                          ;
; C0_HIGH                       ; 0                                  ; Untyped                                          ;
; C1_HIGH                       ; 0                                  ; Untyped                                          ;
; C2_HIGH                       ; 0                                  ; Untyped                                          ;
; C3_HIGH                       ; 0                                  ; Untyped                                          ;
; C4_HIGH                       ; 0                                  ; Untyped                                          ;
; C5_HIGH                       ; 0                                  ; Untyped                                          ;
; C6_HIGH                       ; 0                                  ; Untyped                                          ;
; C7_HIGH                       ; 0                                  ; Untyped                                          ;
; C8_HIGH                       ; 0                                  ; Untyped                                          ;
; C9_HIGH                       ; 0                                  ; Untyped                                          ;
; C0_LOW                        ; 0                                  ; Untyped                                          ;
; C1_LOW                        ; 0                                  ; Untyped                                          ;
; C2_LOW                        ; 0                                  ; Untyped                                          ;
; C3_LOW                        ; 0                                  ; Untyped                                          ;
; C4_LOW                        ; 0                                  ; Untyped                                          ;
; C5_LOW                        ; 0                                  ; Untyped                                          ;
; C6_LOW                        ; 0                                  ; Untyped                                          ;
; C7_LOW                        ; 0                                  ; Untyped                                          ;
; C8_LOW                        ; 0                                  ; Untyped                                          ;
; C9_LOW                        ; 0                                  ; Untyped                                          ;
; C0_INITIAL                    ; 0                                  ; Untyped                                          ;
; C1_INITIAL                    ; 0                                  ; Untyped                                          ;
; C2_INITIAL                    ; 0                                  ; Untyped                                          ;
; C3_INITIAL                    ; 0                                  ; Untyped                                          ;
; C4_INITIAL                    ; 0                                  ; Untyped                                          ;
; C5_INITIAL                    ; 0                                  ; Untyped                                          ;
; C6_INITIAL                    ; 0                                  ; Untyped                                          ;
; C7_INITIAL                    ; 0                                  ; Untyped                                          ;
; C8_INITIAL                    ; 0                                  ; Untyped                                          ;
; C9_INITIAL                    ; 0                                  ; Untyped                                          ;
; C0_MODE                       ; BYPASS                             ; Untyped                                          ;
; C1_MODE                       ; BYPASS                             ; Untyped                                          ;
; C2_MODE                       ; BYPASS                             ; Untyped                                          ;
; C3_MODE                       ; BYPASS                             ; Untyped                                          ;
; C4_MODE                       ; BYPASS                             ; Untyped                                          ;
; C5_MODE                       ; BYPASS                             ; Untyped                                          ;
; C6_MODE                       ; BYPASS                             ; Untyped                                          ;
; C7_MODE                       ; BYPASS                             ; Untyped                                          ;
; C8_MODE                       ; BYPASS                             ; Untyped                                          ;
; C9_MODE                       ; BYPASS                             ; Untyped                                          ;
; C0_PH                         ; 0                                  ; Untyped                                          ;
; C1_PH                         ; 0                                  ; Untyped                                          ;
; C2_PH                         ; 0                                  ; Untyped                                          ;
; C3_PH                         ; 0                                  ; Untyped                                          ;
; C4_PH                         ; 0                                  ; Untyped                                          ;
; C5_PH                         ; 0                                  ; Untyped                                          ;
; C6_PH                         ; 0                                  ; Untyped                                          ;
; C7_PH                         ; 0                                  ; Untyped                                          ;
; C8_PH                         ; 0                                  ; Untyped                                          ;
; C9_PH                         ; 0                                  ; Untyped                                          ;
; L0_HIGH                       ; 1                                  ; Untyped                                          ;
; L1_HIGH                       ; 1                                  ; Untyped                                          ;
; G0_HIGH                       ; 1                                  ; Untyped                                          ;
; G1_HIGH                       ; 1                                  ; Untyped                                          ;
; G2_HIGH                       ; 1                                  ; Untyped                                          ;
; G3_HIGH                       ; 1                                  ; Untyped                                          ;
; E0_HIGH                       ; 1                                  ; Untyped                                          ;
; E1_HIGH                       ; 1                                  ; Untyped                                          ;
; E2_HIGH                       ; 1                                  ; Untyped                                          ;
; E3_HIGH                       ; 1                                  ; Untyped                                          ;
; L0_LOW                        ; 1                                  ; Untyped                                          ;
; L1_LOW                        ; 1                                  ; Untyped                                          ;
; G0_LOW                        ; 1                                  ; Untyped                                          ;
; G1_LOW                        ; 1                                  ; Untyped                                          ;
; G2_LOW                        ; 1                                  ; Untyped                                          ;
; G3_LOW                        ; 1                                  ; Untyped                                          ;
; E0_LOW                        ; 1                                  ; Untyped                                          ;
; E1_LOW                        ; 1                                  ; Untyped                                          ;
; E2_LOW                        ; 1                                  ; Untyped                                          ;
; E3_LOW                        ; 1                                  ; Untyped                                          ;
; L0_INITIAL                    ; 1                                  ; Untyped                                          ;
; L1_INITIAL                    ; 1                                  ; Untyped                                          ;
; G0_INITIAL                    ; 1                                  ; Untyped                                          ;
; G1_INITIAL                    ; 1                                  ; Untyped                                          ;
; G2_INITIAL                    ; 1                                  ; Untyped                                          ;
; G3_INITIAL                    ; 1                                  ; Untyped                                          ;
; E0_INITIAL                    ; 1                                  ; Untyped                                          ;
; E1_INITIAL                    ; 1                                  ; Untyped                                          ;
; E2_INITIAL                    ; 1                                  ; Untyped                                          ;
; E3_INITIAL                    ; 1                                  ; Untyped                                          ;
; L0_MODE                       ; BYPASS                             ; Untyped                                          ;
; L1_MODE                       ; BYPASS                             ; Untyped                                          ;
; G0_MODE                       ; BYPASS                             ; Untyped                                          ;
; G1_MODE                       ; BYPASS                             ; Untyped                                          ;
; G2_MODE                       ; BYPASS                             ; Untyped                                          ;
; G3_MODE                       ; BYPASS                             ; Untyped                                          ;
; E0_MODE                       ; BYPASS                             ; Untyped                                          ;
; E1_MODE                       ; BYPASS                             ; Untyped                                          ;
; E2_MODE                       ; BYPASS                             ; Untyped                                          ;
; E3_MODE                       ; BYPASS                             ; Untyped                                          ;
; L0_PH                         ; 0                                  ; Untyped                                          ;
; L1_PH                         ; 0                                  ; Untyped                                          ;
; G0_PH                         ; 0                                  ; Untyped                                          ;
; G1_PH                         ; 0                                  ; Untyped                                          ;
; G2_PH                         ; 0                                  ; Untyped                                          ;
; G3_PH                         ; 0                                  ; Untyped                                          ;
; E0_PH                         ; 0                                  ; Untyped                                          ;
; E1_PH                         ; 0                                  ; Untyped                                          ;
; E2_PH                         ; 0                                  ; Untyped                                          ;
; E3_PH                         ; 0                                  ; Untyped                                          ;
; M_PH                          ; 0                                  ; Untyped                                          ;
; C1_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C2_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C3_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C4_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C5_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C6_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C7_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C8_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C9_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; CLK0_COUNTER                  ; G0                                 ; Untyped                                          ;
; CLK1_COUNTER                  ; G0                                 ; Untyped                                          ;
; CLK2_COUNTER                  ; G0                                 ; Untyped                                          ;
; CLK3_COUNTER                  ; G0                                 ; Untyped                                          ;
; CLK4_COUNTER                  ; G0                                 ; Untyped                                          ;
; CLK5_COUNTER                  ; G0                                 ; Untyped                                          ;
; CLK6_COUNTER                  ; E0                                 ; Untyped                                          ;
; CLK7_COUNTER                  ; E1                                 ; Untyped                                          ;
; CLK8_COUNTER                  ; E2                                 ; Untyped                                          ;
; CLK9_COUNTER                  ; E3                                 ; Untyped                                          ;
; L0_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; L1_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; G0_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; G1_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; G2_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; G3_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; E0_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; E1_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; E2_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; E3_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; M_TIME_DELAY                  ; 0                                  ; Untyped                                          ;
; N_TIME_DELAY                  ; 0                                  ; Untyped                                          ;
; EXTCLK3_COUNTER               ; E3                                 ; Untyped                                          ;
; EXTCLK2_COUNTER               ; E2                                 ; Untyped                                          ;
; EXTCLK1_COUNTER               ; E1                                 ; Untyped                                          ;
; EXTCLK0_COUNTER               ; E0                                 ; Untyped                                          ;
; ENABLE0_COUNTER               ; L0                                 ; Untyped                                          ;
; ENABLE1_COUNTER               ; L0                                 ; Untyped                                          ;
; CHARGE_PUMP_CURRENT           ; 2                                  ; Untyped                                          ;
; LOOP_FILTER_R                 ;  1.000000                          ; Untyped                                          ;
; LOOP_FILTER_C                 ; 5                                  ; Untyped                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                               ; Untyped                                          ;
; LOOP_FILTER_R_BITS            ; 9999                               ; Untyped                                          ;
; LOOP_FILTER_C_BITS            ; 9999                               ; Untyped                                          ;
; VCO_POST_SCALE                ; 0                                  ; Untyped                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                       ; Untyped                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLK0                     ; PORT_USED                          ; Untyped                                          ;
; PORT_CLK1                     ; PORT_USED                          ; Untyped                                          ;
; PORT_CLK2                     ; PORT_USED                          ; Untyped                                          ;
; PORT_CLK3                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLK4                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLK5                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLK6                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLK7                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLK8                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLK9                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_INCLK1                   ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_INCLK0                   ; PORT_USED                          ; Untyped                                          ;
; PORT_FBIN                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_PLLENA                   ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_ARESET                   ; PORT_USED                          ; Untyped                                          ;
; PORT_PFDENA                   ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_LOCKED                   ; PORT_USED                          ; Untyped                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; M_TEST_SOURCE                 ; 5                                  ; Untyped                                          ;
; C0_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C1_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C2_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C3_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C4_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C5_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C6_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C7_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C8_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C9_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; CBXI_PARAMETER                ; amiga_clk_altera_altpll            ; Untyped                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                               ; Untyped                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                                  ; Untyped                                          ;
; WIDTH_CLOCK                   ; 5                                  ; Signed Integer                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                  ; Untyped                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                ; Untyped                                          ;
; DEVICE_FAMILY                 ; Cyclone IV E                       ; Untyped                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                             ; Untyped                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                ; Untyped                                          ;
; AUTO_CARRY_CHAINS             ; ON                                 ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                                ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS           ; ON                                 ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                ; IGNORE_CASCADE                                   ;
+-------------------------------+------------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; sr_read        ; 2     ; Signed Integer                                                     ;
; vbr_stackframe ; 2     ; Signed Integer                                                     ;
; extaddr_mode   ; 2     ; Signed Integer                                                     ;
; mul_mode       ; 2     ; Signed Integer                                                     ;
; div_mode       ; 2     ; Signed Integer                                                     ;
; bitfield       ; 2     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; mul_mode       ; 2     ; Signed Integer                                                                   ;
; div_mode       ; 2     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_ctrl:sdram ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; nop            ; 00    ; Unsigned Binary                      ;
; ras            ; 01    ; Unsigned Binary                      ;
; cas            ; 10    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_c4p1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_q5r1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_q5r1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; NTSC           ; 0     ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BLS_CNT_MAX    ; 3     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1 ;
+----------------+-----------+------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                             ;
+----------------+-----------+------------------------------------------------------------------+
; DSKPTH         ; 000100000 ; Unsigned Binary                                                  ;
; DSKPTL         ; 000100010 ; Unsigned Binary                                                  ;
; DSKDAT         ; 000100110 ; Unsigned Binary                                                  ;
; DSKDATR        ; 000001000 ; Unsigned Binary                                                  ;
+----------------+-----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1 ;
+----------------+-----------+------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                             ;
+----------------+-----------+------------------------------------------------------------------+
; AUD0DAT        ; 010101010 ; Unsigned Binary                                                  ;
; AUD1DAT        ; 010111010 ; Unsigned Binary                                                  ;
; AUD2DAT        ; 011001010 ; Unsigned Binary                                                  ;
; AUD3DAT        ; 011011010 ; Unsigned Binary                                                  ;
+----------------+-----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1 ;
+----------------+-----------+------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                             ;
+----------------+-----------+------------------------------------------------------------------+
; SPRPTBASE      ; 100100000 ; Unsigned Binary                                                  ;
; SPRPOSCTLBASE  ; 101000000 ; Unsigned Binary                                                  ;
+----------------+-----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1|copper:cp1 ;
+----------------+-----------+----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                     ;
+----------------+-----------+----------------------------------------------------------+
; COP1LCH        ; 010000000 ; Unsigned Binary                                          ;
; COP1LCL        ; 010000010 ; Unsigned Binary                                          ;
; COP2LCH        ; 010000100 ; Unsigned Binary                                          ;
; COP2LCL        ; 010000110 ; Unsigned Binary                                          ;
; COPCON         ; 000101110 ; Unsigned Binary                                          ;
; COPINS         ; 010001100 ; Unsigned Binary                                          ;
; COPJMP1        ; 010001000 ; Unsigned Binary                                          ;
; COPJMP2        ; 010001010 ; Unsigned Binary                                          ;
; RESET          ; 000       ; Unsigned Binary                                          ;
; FETCH1         ; 100       ; Unsigned Binary                                          ;
; FETCH2         ; 101       ; Unsigned Binary                                          ;
; WAITSKIP1      ; 111       ; Unsigned Binary                                          ;
; WAITSKIP2      ; 110       ; Unsigned Binary                                          ;
+----------------+-----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1|blitter:bl1 ;
+----------------+-----------+-----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                      ;
+----------------+-----------+-----------------------------------------------------------+
; BLTCON0        ; 001000000 ; Unsigned Binary                                           ;
; BLTCON0L       ; 001011010 ; Unsigned Binary                                           ;
; BLTCON1        ; 001000010 ; Unsigned Binary                                           ;
; BLTAFWM        ; 001000100 ; Unsigned Binary                                           ;
; BLTALWM        ; 001000110 ; Unsigned Binary                                           ;
; BLTADAT        ; 001110100 ; Unsigned Binary                                           ;
; BLTBDAT        ; 001110010 ; Unsigned Binary                                           ;
; BLTCDAT        ; 001110000 ; Unsigned Binary                                           ;
; BLTDDAT        ; 000000000 ; Unsigned Binary                                           ;
; BLTSIZE        ; 001011000 ; Unsigned Binary                                           ;
; BLTSIZH        ; 001011110 ; Unsigned Binary                                           ;
; BLTSIZV        ; 001011100 ; Unsigned Binary                                           ;
; CHA            ; 10        ; Unsigned Binary                                           ;
; CHB            ; 01        ; Unsigned Binary                                           ;
; CHC            ; 00        ; Unsigned Binary                                           ;
; CHD            ; 11        ; Unsigned Binary                                           ;
; BLT_IDLE       ; 00000     ; Unsigned Binary                                           ;
; BLT_INIT       ; 00001     ; Unsigned Binary                                           ;
; BLT_A          ; 01001     ; Unsigned Binary                                           ;
; BLT_B          ; 01011     ; Unsigned Binary                                           ;
; BLT_C          ; 01010     ; Unsigned Binary                                           ;
; BLT_D          ; 01000     ; Unsigned Binary                                           ;
; BLT_E          ; 01100     ; Unsigned Binary                                           ;
; BLT_F          ; 00100     ; Unsigned Binary                                           ;
; BLT_L1         ; 11001     ; Unsigned Binary                                           ;
; BLT_L2         ; 11011     ; Unsigned Binary                                           ;
; BLT_L3         ; 11010     ; Unsigned Binary                                           ;
; BLT_L4         ; 11000     ; Unsigned Binary                                           ;
+----------------+-----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1 ;
+----------------+-----------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                            ;
+----------------+-----------+-------------------------------------------------------------------------------------------------+
; BLTAMOD        ; 001100100 ; Unsigned Binary                                                                                 ;
; BLTBMOD        ; 001100010 ; Unsigned Binary                                                                                 ;
; BLTCMOD        ; 001100000 ; Unsigned Binary                                                                                 ;
; BLTDMOD        ; 001100110 ; Unsigned Binary                                                                                 ;
; BLTAPTH        ; 001010000 ; Unsigned Binary                                                                                 ;
; BLTAPTL        ; 001010010 ; Unsigned Binary                                                                                 ;
; BLTBPTH        ; 001001100 ; Unsigned Binary                                                                                 ;
; BLTBPTL        ; 001001110 ; Unsigned Binary                                                                                 ;
; BLTCPTH        ; 001001000 ; Unsigned Binary                                                                                 ;
; BLTCPTL        ; 001001010 ; Unsigned Binary                                                                                 ;
; BLTDPTH        ; 001010100 ; Unsigned Binary                                                                                 ;
; BLTDPTL        ; 001010110 ; Unsigned Binary                                                                                 ;
; CHA            ; 10        ; Unsigned Binary                                                                                 ;
; CHB            ; 01        ; Unsigned Binary                                                                                 ;
; CHC            ; 00        ; Unsigned Binary                                                                                 ;
; CHD            ; 11        ; Unsigned Binary                                                                                 ;
+----------------+-----------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1 ;
+----------------+-----------+---------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                          ;
+----------------+-----------+---------------------------------------------------------------+
; VPOSR          ; 000000100 ; Unsigned Binary                                               ;
; VPOSW          ; 000101010 ; Unsigned Binary                                               ;
; VHPOSR         ; 000000110 ; Unsigned Binary                                               ;
; VHPOSW         ; 000101100 ; Unsigned Binary                                               ;
; BEAMCON0       ; 111011100 ; Unsigned Binary                                               ;
; BPLCON0        ; 100000000 ; Unsigned Binary                                               ;
; hbstrt         ; 25        ; Signed Integer                                                ;
; hsstrt         ; 37        ; Signed Integer                                                ;
; hsstop         ; 70        ; Signed Integer                                                ;
; hbstop         ; 102       ; Signed Integer                                                ;
; hcenter        ; 264       ; Signed Integer                                                ;
; vsstrt         ; 2         ; Signed Integer                                                ;
; vsstop         ; 5         ; Signed Integer                                                ;
; vbstrt         ; 0         ; Signed Integer                                                ;
+----------------+-----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1 ;
+----------------+-----------+-----------------------------------------------+
; Parameter Name ; Value     ; Type                                          ;
+----------------+-----------+-----------------------------------------------+
; DMACON         ; 010010110 ; Unsigned Binary                               ;
; ADKCON         ; 010011110 ; Unsigned Binary                               ;
; ADKCONR        ; 000010000 ; Unsigned Binary                               ;
+----------------+-----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1|intcontroller:pi1 ;
+----------------+-----------+-----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                            ;
+----------------+-----------+-----------------------------------------------------------------+
; INTENAR        ; 000011100 ; Unsigned Binary                                                 ;
; INTREQR        ; 000011110 ; Unsigned Binary                                                 ;
; INTENA         ; 010011010 ; Unsigned Binary                                                 ;
; INTREQ         ; 010011100 ; Unsigned Binary                                                 ;
+----------------+-----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1|floppy:pf1 ;
+----------------+-----------+----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                     ;
+----------------+-----------+----------------------------------------------------------+
; DSKBYTR        ; 000011010 ; Unsigned Binary                                          ;
; DSKDAT         ; 000100110 ; Unsigned Binary                                          ;
; DSKDATR        ; 000001000 ; Unsigned Binary                                          ;
; DSKSYNC        ; 001111110 ; Unsigned Binary                                          ;
; DSKLEN         ; 000100100 ; Unsigned Binary                                          ;
; DISKDMA_IDLE   ; 00        ; Unsigned Binary                                          ;
; DISKDMA_ACTIVE ; 10        ; Unsigned Binary                                          ;
; DISKDMA_INT    ; 11        ; Unsigned Binary                                          ;
+----------------+-----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1 ;
+----------------+-----------+---------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                    ;
+----------------+-----------+---------------------------------------------------------+
; AUD0BASE       ; 010100000 ; Unsigned Binary                                         ;
; AUD1BASE       ; 010110000 ; Unsigned Binary                                         ;
; AUD2BASE       ; 011000000 ; Unsigned Binary                                         ;
; AUD3BASE       ; 011010000 ; Unsigned Binary                                         ;
+----------------+-----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; AUDLEN         ; 0100  ; Unsigned Binary                                                               ;
; AUDPER         ; 0110  ; Unsigned Binary                                                               ;
; AUDVOL         ; 1000  ; Unsigned Binary                                                               ;
; AUDDAT         ; 1010  ; Unsigned Binary                                                               ;
; AUDIO_STATE_0  ; 000   ; Unsigned Binary                                                               ;
; AUDIO_STATE_1  ; 001   ; Unsigned Binary                                                               ;
; AUDIO_STATE_2  ; 011   ; Unsigned Binary                                                               ;
; AUDIO_STATE_3  ; 010   ; Unsigned Binary                                                               ;
; AUDIO_STATE_4  ; 110   ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; AUDLEN         ; 0100  ; Unsigned Binary                                                               ;
; AUDPER         ; 0110  ; Unsigned Binary                                                               ;
; AUDVOL         ; 1000  ; Unsigned Binary                                                               ;
; AUDDAT         ; 1010  ; Unsigned Binary                                                               ;
; AUDIO_STATE_0  ; 000   ; Unsigned Binary                                                               ;
; AUDIO_STATE_1  ; 001   ; Unsigned Binary                                                               ;
; AUDIO_STATE_2  ; 011   ; Unsigned Binary                                                               ;
; AUDIO_STATE_3  ; 010   ; Unsigned Binary                                                               ;
; AUDIO_STATE_4  ; 110   ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; AUDLEN         ; 0100  ; Unsigned Binary                                                               ;
; AUDPER         ; 0110  ; Unsigned Binary                                                               ;
; AUDVOL         ; 1000  ; Unsigned Binary                                                               ;
; AUDDAT         ; 1010  ; Unsigned Binary                                                               ;
; AUDIO_STATE_0  ; 000   ; Unsigned Binary                                                               ;
; AUDIO_STATE_1  ; 001   ; Unsigned Binary                                                               ;
; AUDIO_STATE_2  ; 011   ; Unsigned Binary                                                               ;
; AUDIO_STATE_3  ; 010   ; Unsigned Binary                                                               ;
; AUDIO_STATE_4  ; 110   ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; AUDLEN         ; 0100  ; Unsigned Binary                                                               ;
; AUDPER         ; 0110  ; Unsigned Binary                                                               ;
; AUDVOL         ; 1000  ; Unsigned Binary                                                               ;
; AUDDAT         ; 1010  ; Unsigned Binary                                                               ;
; AUDIO_STATE_0  ; 000   ; Unsigned Binary                                                               ;
; AUDIO_STATE_1  ; 001   ; Unsigned Binary                                                               ;
; AUDIO_STATE_2  ; 011   ; Unsigned Binary                                                               ;
; AUDIO_STATE_3  ; 010   ; Unsigned Binary                                                               ;
; AUDIO_STATE_4  ; 110   ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|userio:USERIO1 ;
+----------------+-----------+-------------------------------------------------+
; Parameter Name ; Value     ; Type                                            ;
+----------------+-----------+-------------------------------------------------+
; JOY0DAT        ; 000001010 ; Unsigned Binary                                 ;
; JOY1DAT        ; 000001100 ; Unsigned Binary                                 ;
; SCRDAT         ; 111110000 ; Unsigned Binary                                 ;
; POTINP         ; 000010110 ; Unsigned Binary                                 ;
; POTGO          ; 000110100 ; Unsigned Binary                                 ;
; JOYTEST        ; 000110110 ; Unsigned Binary                                 ;
; KEY_MENU       ; 01101001  ; Unsigned Binary                                 ;
; KEY_ESC        ; 01000101  ; Unsigned Binary                                 ;
; KEY_ENTER      ; 01000100  ; Unsigned Binary                                 ;
; KEY_UP         ; 01001100  ; Unsigned Binary                                 ;
; KEY_DOWN       ; 01001101  ; Unsigned Binary                                 ;
; KEY_LEFT       ; 01001111  ; Unsigned Binary                                 ;
; KEY_RIGHT      ; 01001110  ; Unsigned Binary                                 ;
; KEY_PGUP       ; 01101100  ; Unsigned Binary                                 ;
; KEY_PGDOWN     ; 01101101  ; Unsigned Binary                                 ;
+----------------+-----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|userio:USERIO1|osd:osd1|sync_fifo:wr_fifo ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; FD             ; 4     ; Signed Integer                                                                 ;
; DW             ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1 ;
+----------------+-----------+-------------------------------------------------+
; Parameter Name ; Value     ; Type                                            ;
+----------------+-----------+-------------------------------------------------+
; DIWSTRT        ; 010001110 ; Unsigned Binary                                 ;
; DIWSTOP        ; 010010000 ; Unsigned Binary                                 ;
; DIWHIGH        ; 111100100 ; Unsigned Binary                                 ;
; BPLCON0        ; 100000000 ; Unsigned Binary                                 ;
; BPLCON2        ; 100000100 ; Unsigned Binary                                 ;
; BPLCON3        ; 100000110 ; Unsigned Binary                                 ;
; DENISEID       ; 001111100 ; Unsigned Binary                                 ;
; BPL1DAT        ; 100010000 ; Unsigned Binary                                 ;
+----------------+-----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0 ;
+----------------+-----------+-----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                            ;
+----------------+-----------+-----------------------------------------------------------------+
; BPLCON1        ; 100000010 ; Unsigned Binary                                                 ;
; BPL1DAT        ; 100010000 ; Unsigned Binary                                                 ;
; BPL2DAT        ; 100010010 ; Unsigned Binary                                                 ;
; BPL3DAT        ; 100010100 ; Unsigned Binary                                                 ;
; BPL4DAT        ; 100010110 ; Unsigned Binary                                                 ;
; BPL5DAT        ; 100011000 ; Unsigned Binary                                                 ;
; BPL6DAT        ; 100011010 ; Unsigned Binary                                                 ;
+----------------+-----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0 ;
+----------------+-----------+---------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                          ;
+----------------+-----------+---------------------------------------------------------------+
; SPRPOSCTLBASE  ; 101000000 ; Unsigned Binary                                               ;
+----------------+-----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                 ;
; CTL            ; 01    ; Unsigned Binary                                                                 ;
; DATA           ; 10    ; Unsigned Binary                                                                 ;
; DATB           ; 11    ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                 ;
; CTL            ; 01    ; Unsigned Binary                                                                 ;
; DATA           ; 10    ; Unsigned Binary                                                                 ;
; DATB           ; 11    ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps2 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                 ;
; CTL            ; 01    ; Unsigned Binary                                                                 ;
; DATA           ; 10    ; Unsigned Binary                                                                 ;
; DATB           ; 11    ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps3 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                 ;
; CTL            ; 01    ; Unsigned Binary                                                                 ;
; DATA           ; 10    ; Unsigned Binary                                                                 ;
; DATB           ; 11    ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps4 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                 ;
; CTL            ; 01    ; Unsigned Binary                                                                 ;
; DATA           ; 10    ; Unsigned Binary                                                                 ;
; DATB           ; 11    ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps5 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                 ;
; CTL            ; 01    ; Unsigned Binary                                                                 ;
; DATA           ; 10    ; Unsigned Binary                                                                 ;
; DATB           ; 11    ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps6 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                 ;
; CTL            ; 01    ; Unsigned Binary                                                                 ;
; DATA           ; 10    ; Unsigned Binary                                                                 ;
; DATB           ; 11    ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps7 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                 ;
; CTL            ; 01    ; Unsigned Binary                                                                 ;
; DATA           ; 10    ; Unsigned Binary                                                                 ;
; DATB           ; 11    ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|colortable:clut0 ;
+----------------+-----------+------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                             ;
+----------------+-----------+------------------------------------------------------------------+
; COLORBASE      ; 110000000 ; Unsigned Binary                                                  ;
+----------------+-----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0 ;
+----------------+-----------+-------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                              ;
+----------------+-----------+-------------------------------------------------------------------+
; COLORBASE      ; 110000000 ; Unsigned Binary                                                   ;
+----------------+-----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Minimig1:minimig|Denise:DENISE1|collision:col0 ;
+----------------+-----------+----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                           ;
+----------------+-----------+----------------------------------------------------------------+
; CLXCON         ; 010011000 ; Unsigned Binary                                                ;
; CLXDAT         ; 000001110 ; Unsigned Binary                                                ;
+----------------+-----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 32                   ; Untyped                                                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 32                   ; Untyped                                                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_vrd1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 32                   ; Untyped                                                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 32                   ; Untyped                                                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_vrd1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                                    ; Type                                   ;
+------------------------------------+----------------------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                                      ; Untyped                                ;
; WIDTH_A                            ; 16                                                       ; Untyped                                ;
; WIDTHAD_A                          ; 9                                                        ; Untyped                                ;
; NUMWORDS_A                         ; 512                                                      ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                                ;
; WIDTH_B                            ; 1                                                        ; Untyped                                ;
; WIDTHAD_B                          ; 1                                                        ; Untyped                                ;
; NUMWORDS_B                         ; 1                                                        ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                                ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                ;
; INIT_FILE                          ; db/minimig_de0_nano.rom0_ps2keyboardmap_8d0ca61e.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                                             ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_rb91                                          ; Untyped                                ;
+------------------------------------+----------------------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                      ;
; WIDTH_A                            ; 21                   ; Untyped                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; WIDTH_B                            ; 21                   ; Untyped                                                                                                                                                                                                                                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                                                                                                                                                                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_00h1      ; Untyped                                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Minimig1:minimig|userio:USERIO1|osd:osd1|altsyncram:osdbuf_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                               ;
; WIDTHAD_A                          ; 11                   ; Untyped                                               ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                               ;
; WIDTHAD_B                          ; 11                   ; Untyped                                               ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_66d1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_a5h1      ; Untyped                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4pd1      ; Untyped                                                                                                                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Amber:AMBER1|altsyncram:sd_lbuf_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 18                   ; Untyped                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                     ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 18                   ; Untyped                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                     ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_i5h1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Amber:AMBER1|altsyncram:vi_lbuf_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 15                   ; Untyped                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                     ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_fg81      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------------------+-------------------+
; Parameter Name                     ; Value                                              ; Type              ;
+------------------------------------+----------------------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped           ;
; OPERATION_MODE                     ; ROM                                                ; Untyped           ;
; WIDTH_A                            ; 32                                                 ; Untyped           ;
; WIDTHAD_A                          ; 10                                                 ; Untyped           ;
; NUMWORDS_A                         ; 1024                                               ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped           ;
; WIDTH_B                            ; 1                                                  ; Untyped           ;
; WIDTHAD_B                          ; 1                                                  ; Untyped           ;
; NUMWORDS_B                         ; 1                                                  ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped           ;
; BYTE_SIZE                          ; 8                                                  ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped           ;
; INIT_FILE                          ; db/minimig_de0_nano.rom0_ctrl_boot_9b9c052.hdl.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped           ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone IV E                                       ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_n181                                    ; Untyped           ;
+------------------------------------+----------------------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4pd1      ; Untyped                                                                                                                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 16                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                     ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 16                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                     ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_u5h1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 16                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                     ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 16                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                     ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_a6h1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                             ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 14           ; Untyped                                                          ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                          ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                          ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_gbt     ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                          ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                             ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 14           ; Untyped                                                          ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                          ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                          ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_gbt     ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                          ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                             ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 14           ; Untyped                                                          ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                          ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                          ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_gbt     ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                          ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                             ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 14           ; Untyped                                                          ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                          ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                          ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_gbt     ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                          ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 17           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 33           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 33           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_8dt     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 17           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 33           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 33           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_8dt     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 17           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 33           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 33           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_8dt     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 17           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 33           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 33           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_8dt     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                           ;
+-------------------------------+----------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                  ;
+-------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                      ;
; Entity Instance               ; ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                      ;
; Entity Instance               ; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component               ;
;     -- OPERATION_MODE         ; NORMAL                                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                      ;
+-------------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 21                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 21                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Minimig1:minimig|userio:USERIO1|osd:osd1|altsyncram:osdbuf_rtl_0                                                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; Minimig1:minimig|Amber:AMBER1|altsyncram:sd_lbuf_rtl_0                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 18                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 18                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Minimig1:minimig|Amber:AMBER1|altsyncram:vi_lbuf_rtl_0                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 15                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|altsyncram:mem_rtl_0                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|altsyncram:mem_rtl_0                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                   ;
+---------------------------------------+------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                    ;
+---------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances            ; 8                                                                                        ;
; Entity Instance                       ; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv1|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 14                                                                                       ;
;     -- LPM_WIDTHB                     ; 6                                                                                        ;
;     -- LPM_WIDTHP                     ; 20                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv2|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 14                                                                                       ;
;     -- LPM_WIDTHB                     ; 6                                                                                        ;
;     -- LPM_WIDTHP                     ; 20                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv0|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 14                                                                                       ;
;     -- LPM_WIDTHB                     ; 6                                                                                        ;
;     -- LPM_WIDTHP                     ; 20                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv3|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 14                                                                                       ;
;     -- LPM_WIDTHB                     ; 6                                                                                        ;
;     -- LPM_WIDTHP                     ; 20                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                       ;
;     -- LPM_WIDTHB                     ; 17                                                                                       ;
;     -- LPM_WIDTHP                     ; 33                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                                                       ;
;     -- LPM_WIDTHB                     ; 17                                                                                       ;
;     -- LPM_WIDTHP                     ; 33                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                       ;
;     -- LPM_WIDTHB                     ; 17                                                                                       ;
;     -- LPM_WIDTHP                     ; 33                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                                                       ;
;     -- LPM_WIDTHB                     ; 17                                                                                       ;
;     -- LPM_WIDTHP                     ; 33                                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
+---------------------------------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig|gary:GARY1"                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sel_rtc ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig|m68k_bridge:CPU1" ;
+-----------+-------+----------+--------------------------------+
; Port      ; Type  ; Severity ; Details                        ;
+-----------+-------+----------+--------------------------------+
; cpu_speed ; Input ; Info     ; Stuck at GND                   ;
+-----------+-------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig|ciab:CIAB1|timera:tmra"                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; spmode ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig|ciab:CIAB1|ciaint:cnt" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; ser  ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig|ciab:CIAB1"                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; porta_in[5]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; porta_in[3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; porta_out[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig|ciaa:CIAA1|ciaint:cnt" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; flag ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig|ciaa:CIAA1"                                                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; porta_out[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; freeze       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; joy_emu      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps6"                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; attach ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps4"                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; attach ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps2"                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; attach ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps0"                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; attach ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig|userio:USERIO1|osd:osd1|spi8:spi0"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; vld  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig|userio:USERIO1|osd:osd1"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; osd_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig|userio:USERIO1"                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; chipset_config[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; floppy_config[1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; host_adr[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Minimig1:minimig"                                                                                                                                                                 ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cts              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; rts              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; mouse_btn1       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mouse_btn2       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; red              ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (5 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; green            ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (5 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; blue             ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (5 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; cpu_config[3..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; secdisp          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; mouse_btn        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; kbd_mouse_strobe ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; kbd_mouse_type   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; kbd_mouse_data   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_ctrl:sdram|cpu_cache:cpu_cache" ;
+-------------+--------+----------+--------------------------------+
; Port        ; Type   ; Severity ; Details                        ;
+-------------+--------+----------+--------------------------------+
; sdr_dat_w   ; Output ; Info     ; Explicitly unconnected         ;
; sdr_cpu_act ; Output ; Info     ; Explicitly unconnected         ;
+-------------+--------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_ctrl:sdram"                                                                                                                                                                              ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cache_ena        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cache_ena[-1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sd_cs[3..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; host_adr[23..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; chipAddr[23..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU"                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; c_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ipl_autovector ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fc             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regin          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TG68K:tg68k"                                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clkena_in       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vpa             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ein             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[31..24]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; addr[0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e               ; Output ; Info     ; Explicitly unconnected                                                              ;
; vma             ; Output ; Info     ; Explicitly unconnected                                                              ;
; wrd             ; Output ; Info     ; Explicitly unconnected                                                              ;
; ramaddr[31..25] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ramaddr[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nresetout       ; Output ; Info     ; Explicitly unconnected                                                              ;
; skipfetch       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_top:audio_top"                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; exchan      ; Input  ; Info     ; Stuck at GND                                                                        ;
; mix         ; Input  ; Info     ; Stuck at GND                                                                        ;
; aud_bclk    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aud_daclrck ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aud_dacdat  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aud_xck     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2c_sclk    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2c_sdat    ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; spr_vr2[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                        ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino" ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                          ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl_bubble_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; execute_opc_insn_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; re   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; re   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu"                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; spr_bus_addr_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_bus_we_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_bus_stb_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_bus_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_sr_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_bus_dat_dmmu_i ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_ack_dmmu_i ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_dat_immu_i ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_ack_immu_i ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_dat_mac_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_ack_mac_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_dat_pmu_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_ack_pmu_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_dat_pcu_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_ack_pcu_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_dat_fpu_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_ack_fpu_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.ibus_bridge" ;
+------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                     ;
+------------+-------+----------+---------------------------------------------------------------------------------------------+
; cpu_dat_i  ; Input ; Info     ; Stuck at GND                                                                                ;
; cpu_bsel_i ; Input ; Info     ; Stuck at VCC                                                                                ;
; cpu_we_i   ; Input ; Info     ; Stuck at GND                                                                                ;
+------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"                                                                                                       ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iwbm_adr_o[31..24]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; iwbm_cti_o              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; iwbm_bte_o              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; dwbm_adr_o[31..24]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; dwbm_cti_o              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; dwbm_bte_o              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; iwbm_err_i              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iwbm_rty_i              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; dwbm_err_i              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; dwbm_rty_i              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avm_d_address_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_d_byteenable_o      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_d_read_o            ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_d_readdata_i        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avm_d_burstcount_o      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_d_write_o           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_d_writedata_o       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_d_waitrequest_i     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avm_d_readdatavalid_i   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avm_i_address_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_i_byteenable_o      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_i_read_o            ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_i_readdata_i        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avm_i_burstcount_o      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_i_waitrequest_i     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avm_i_readdatavalid_i   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; irq_i                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; du_addr_i               ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; du_stb_i                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; du_dat_i                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; du_we_i                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; du_dat_o                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; du_ack_o                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; du_stall_i              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; du_stall_o              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; traceport_exec_valid_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; traceport_exec_pc_o     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; traceport_exec_insn_o   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; traceport_exec_wbdata_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; traceport_exec_wbreg_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; traceport_exec_wben_o   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; multicore_coreid_i      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; multicore_numcores_i    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; snoop_adr_i             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; snoop_en_i              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; qm_adr[45] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ms         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ms   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; qs_adr[47..46] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qs_adr[23..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; qs_adr[71..70] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qs_adr[47..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qs_adr[22]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus"                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; m0_err         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m1_err         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_adr[21..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_adr[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_cs          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_we          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_sel         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_dat_w       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_ack         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s0_err         ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|ctrl_clk:ctrl_clk"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top"                                                                                                                    ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                     ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; rst_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; rst_cpu        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; boot_sel       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; ctrl_cfg       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; fl_adr         ; Output ; Warning  ; Output or bidir port (22 bits) is wider than the port expression (1 bits) it drives; bit(s) "fl_adr[21..1]" have no fanouts ;
; fl_adr         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; fl_ce_n        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; fl_we_n        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; fl_rst_n       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; fl_dat_w[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; fl_dat_r[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uart_txd       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; uart_rxd       ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i_sync:i_sync_key_28"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i_sync:i_sync_sw_28"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o[3..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 98                          ;
; cycloneiii_ff         ; 8009                        ;
;     CLR               ; 67                          ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 17                          ;
;     ENA               ; 5320                        ;
;     ENA CLR           ; 44                          ;
;     ENA CLR SLD       ; 26                          ;
;     ENA SCLR          ; 333                         ;
;     ENA SCLR SLD      ; 68                          ;
;     ENA SLD           ; 463                         ;
;     SCLR              ; 144                         ;
;     SCLR SLD          ; 15                          ;
;     SLD               ; 221                         ;
;     plain             ; 1290                        ;
; cycloneiii_io_obuf    ; 20                          ;
; cycloneiii_lcell_comb ; 15449                       ;
;     arith             ; 1889                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 853                         ;
;         3 data inputs ; 1035                        ;
;     normal            ; 13560                       ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 133                         ;
;         2 data inputs ; 1220                        ;
;         3 data inputs ; 3536                        ;
;         4 data inputs ; 8653                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 365                         ;
;                       ;                             ;
; Max LUT depth         ; 33.20                       ;
; Average LUT depth     ; 10.05                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:36     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue May 22 18:30:14 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off minimig_de0_nano -c minimig_de0_nano
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/soc/minimig_de0_nano_top.v
    Info (12023): Found entity 1: minimig_de0_nano_top File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/qmem_sram.v
    Info (12023): Found entity 1: qmem_sram File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_sram.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/qmem_decoder.v
    Info (12023): Found entity 1: qmem_decoder File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/qmem_bus.v
    Info (12023): Found entity 1: qmem_bus File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bus.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/qmem_arbiter.v
    Info (12023): Found entity 1: qmem_arbiter File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/ctrl_top.v
    Info (12023): Found entity 1: ctrl_top File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/ctrl_rst.v
    Info (12023): Found entity 1: ctrl_rst File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_rst.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/qmem_bridge.v
    Info (12023): Found entity 1: qmem_bridge File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bridge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/ctrl_regs.v
    Info (12023): Found entity 1: ctrl_regs File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/ctrl_flash.v
    Info (12023): Found entity 1: ctrl_flash File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_flash.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/ctrl_clk.v
    Info (12023): Found entity 1: ctrl_clk File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/ctrl_clk_altera.v
    Info (12023): Found entity 1: ctrl_clk_altera File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk_altera.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/fw/ctrl_boot/bin/ctrl_boot.v
    Info (12023): Found entity 1: ctrl_boot File: E:/Altera/A500/minimig/src/fw/ctrl_boot/bin/ctrl_boot.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/clock/amiga_clk.v
    Info (12023): Found entity 1: amiga_clk File: E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/clock/amiga_clk_altera.v
    Info (12023): Found entity 1: amiga_clk_altera File: E:/Altera/A500/minimig/src/rtl/clock/amiga_clk_altera.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/io/i_sync.v
    Info (12023): Found entity 1: i_sync File: E:/Altera/A500/minimig/src/rtl/io/i_sync.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/io/indicators.v
    Info (12023): Found entity 1: indicators File: E:/Altera/A500/minimig/src/rtl/io/indicators.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/audio/audio_top.v
    Info (12023): Found entity 1: audio_top File: E:/Altera/A500/minimig/src/rtl/audio/audio_top.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/audio/audio_shifter.v
    Info (12023): Found entity 1: audio_shifter File: E:/Altera/A500/minimig/src/rtl/audio/audio_shifter.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/sdram/tpram_be_512x16.v
    Info (12023): Found entity 1: tpram_be_512x16 File: E:/Altera/A500/minimig/src/rtl/sdram/tpram_be_512x16.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/sdram/tpram_128x32.v
    Info (12023): Found entity 1: tpram_128x32 File: E:/Altera/A500/minimig/src/rtl/sdram/tpram_128x32.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/sdram/cpu_cache.v
    Info (12023): Found entity 1: cpu_cache File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/fifo/sync_fifo.v
    Info (12023): Found entity 1: sync_fifo File: E:/Altera/A500/minimig/src/rtl/fifo/sync_fifo.v Line: 9
Info (12021): Found 4 design units, including 4 entities, in source file /altera/a500/minimig/src/rtl/minimig/userio.v
    Info (12023): Found entity 1: userio File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 70
    Info (12023): Found entity 2: osd File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 469
    Info (12023): Found entity 3: spi8 File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 1057
    Info (12023): Found entity 4: ps2mouse File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 1152
Info (12021): Found 2 design units, including 2 entities, in source file /altera/a500/minimig/src/rtl/minimig/sprites.v
    Info (12023): Found entity 1: sprites File: E:/Altera/A500/minimig/src/rtl/minimig/Sprites.v Line: 36
    Info (12023): Found entity 2: sprshift File: E:/Altera/A500/minimig/src/rtl/minimig/Sprites.v Line: 276
Info (12021): Found 2 design units, including 2 entities, in source file /altera/a500/minimig/src/rtl/minimig/ps2keyboard.v
    Info (12023): Found entity 1: ps2keyboard File: E:/Altera/A500/minimig/src/rtl/minimig/PS2Keyboard.v Line: 52
    Info (12023): Found entity 2: ps2keyboardmap File: E:/Altera/A500/minimig/src/rtl/minimig/PS2Keyboard.v Line: 363
Info (12021): Found 3 design units, including 3 entities, in source file /altera/a500/minimig/src/rtl/minimig/paula.v
    Info (12023): Found entity 1: Paula File: E:/Altera/A500/minimig/src/rtl/minimig/Paula.v Line: 59
    Info (12023): Found entity 2: intcontroller File: E:/Altera/A500/minimig/src/rtl/minimig/Paula.v Line: 322
    Info (12023): Found entity 3: uart File: E:/Altera/A500/minimig/src/rtl/minimig/Paula.v Line: 486
Info (12021): Found 5 design units, including 5 entities, in source file /altera/a500/minimig/src/rtl/minimig/minimig1.v
    Info (12023): Found entity 1: Minimig1 File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 149
    Info (12023): Found entity 2: syscontrol File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 940
    Info (12023): Found entity 3: bank_mapper File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 978
    Info (12023): Found entity 4: sram_bridge File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 1048
    Info (12023): Found entity 5: m68k_bridge File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 1217
Info (12021): Found 2 design units, including 2 entities, in source file /altera/a500/minimig/src/rtl/minimig/gayle.v
    Info (12023): Found entity 1: gayle File: E:/Altera/A500/minimig/src/rtl/minimig/Gayle.v Line: 36
    Info (12023): Found entity 2: fifo4096x16 File: E:/Altera/A500/minimig/src/rtl/minimig/Gayle.v Line: 322
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/minimig/gary.v
    Info (12023): Found entity 1: gary File: E:/Altera/A500/minimig/src/rtl/minimig/Gary.v Line: 48
Info (12021): Found 2 design units, including 2 entities, in source file /altera/a500/minimig/src/rtl/minimig/floppy.v
    Info (12023): Found entity 1: floppy File: E:/Altera/A500/minimig/src/rtl/minimig/Floppy.v Line: 67
    Info (12023): Found entity 2: fifo File: E:/Altera/A500/minimig/src/rtl/minimig/Floppy.v Line: 729
Info (12021): Found 5 design units, including 5 entities, in source file /altera/a500/minimig/src/rtl/minimig/denise.v
    Info (12023): Found entity 1: Denise File: E:/Altera/A500/minimig/src/rtl/minimig/Denise.v Line: 70
    Info (12023): Found entity 2: colortable File: E:/Altera/A500/minimig/src/rtl/minimig/Denise.v Line: 376
    Info (12023): Found entity 3: sprpriority File: E:/Altera/A500/minimig/src/rtl/minimig/Denise.v Line: 418
    Info (12023): Found entity 4: hamgenerator File: E:/Altera/A500/minimig/src/rtl/minimig/Denise.v Line: 476
    Info (12023): Found entity 5: collision File: E:/Altera/A500/minimig/src/rtl/minimig/Denise.v Line: 527
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/minimig/copper.v
    Info (12023): Found entity 1: copper File: E:/Altera/A500/minimig/src/rtl/minimig/Copper.v Line: 58
Info (12021): Found 6 design units, including 6 entities, in source file /altera/a500/minimig/src/rtl/minimig/cia8520.v
    Info (12023): Found entity 1: ciaa File: E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v Line: 80
    Info (12023): Found entity 2: ciab File: E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v Line: 436
    Info (12023): Found entity 3: ciaint File: E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v Line: 670
    Info (12023): Found entity 4: timera File: E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v Line: 738
    Info (12023): Found entity 5: timerb File: E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v Line: 836
    Info (12023): Found entity 6: timerd File: E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v Line: 935
Info (12021): Found 5 design units, including 5 entities, in source file /altera/a500/minimig/src/rtl/minimig/blitter.v
    Info (12023): Found entity 1: blitter File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 79
    Info (12023): Found entity 2: barrel_shifter File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 869
    Info (12023): Found entity 3: bltminterm File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 951
    Info (12023): Found entity 4: bltfill File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 999
    Info (12023): Found entity 5: address_generator File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 1040
Info (12021): Found 3 design units, including 3 entities, in source file /altera/a500/minimig/src/rtl/minimig/bitplanes.v
    Info (12023): Found entity 1: bitplanes File: E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v Line: 38
    Info (12023): Found entity 2: playfields File: E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v Line: 242
    Info (12023): Found entity 3: bitplane_shifter File: E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v Line: 325
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/minimig/beamcounter.v
    Info (12023): Found entity 1: beamcounter File: E:/Altera/A500/minimig/src/rtl/minimig/Beamcounter.v Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file /altera/a500/minimig/src/rtl/minimig/audio.v
    Info (12023): Found entity 1: audio File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 82
    Info (12023): Found entity 2: audiomixer File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 270
    Info (12023): Found entity 3: sigmadelta File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 349
    Info (12023): Found entity 4: svmul File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 481
    Info (12023): Found entity 5: audiochannel File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 505
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/minimig/amber.v
    Info (12023): Found entity 1: Amber File: E:/Altera/A500/minimig/src/rtl/minimig/Amber.v Line: 55
Info (12021): Found 6 design units, including 6 entities, in source file /altera/a500/minimig/src/rtl/minimig/agnus.v
    Info (12023): Found entity 1: Agnus File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 152
    Info (12023): Found entity 2: refresh File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 575
    Info (12023): Found entity 3: bpldma_engine File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 594
    Info (12023): Found entity 4: sprdma_engine File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 1037
    Info (12023): Found entity 5: dskdma_engine File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 1225
    Info (12023): Found entity 6: auddma_engine File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 1311
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_branch_prediction.v
    Info (12023): Found entity 1: mor1kx_branch_prediction File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_branch_prediction.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_bus_if_avalon.v
    Info (12023): Found entity 1: mor1kx_bus_if_avalon File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_bus_if_avalon.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_bus_if_wb32.v
    Info (12023): Found entity 1: mor1kx_bus_if_wb32 File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_bus_if_wb32.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_cache_lru.v
    Info (12023): Found entity 1: mor1kx_cache_lru File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cache_lru.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v
    Info (12023): Found entity 1: mor1kx_cfgrs File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v
    Info (12023): Found entity 1: mor1kx_cpu_cappuccino File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_cpu_espresso.v
    Info (12023): Found entity 1: mor1kx_cpu_espresso File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_espresso.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_cpu_prontoespresso.v
    Info (12023): Found entity 1: mor1kx_cpu_prontoespresso File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_prontoespresso.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_cpu.v
    Info (12023): Found entity 1: mor1kx_cpu File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v
    Info (12023): Found entity 1: mor1kx_ctrl_cappuccino File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_ctrl_espresso.v
    Info (12023): Found entity 1: mor1kx_ctrl_espresso File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_espresso.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v
    Info (12023): Found entity 1: mor1kx_ctrl_prontoespresso File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_dcache.v
    Info (12023): Found entity 1: mor1kx_dcache File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_dcache.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v
    Info (12023): Found entity 1: mor1kx_decode_execute_cappuccino File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_decode.v
    Info (12023): Found entity 1: mor1kx_decode File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_decode.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_dmmu.v
    Info (12023): Found entity 1: mor1kx_dmmu File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_dmmu.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v
    Info (12023): Found entity 1: mor1kx_execute_alu File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v
    Info (12023): Found entity 1: mor1kx_execute_ctrl_cappuccino File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v
    Info (12023): Found entity 1: mor1kx_fetch_cappuccino File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_fetch_espresso.v
    Info (12023): Found entity 1: mor1kx_fetch_espresso File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_espresso.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_fetch_prontoespresso.v
    Info (12023): Found entity 1: mor1kx_fetch_prontoespresso File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_prontoespresso.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v
    Info (12023): Found entity 1: mor1kx_fetch_tcm_prontoespresso File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_icache.v
    Info (12023): Found entity 1: mor1kx_icache File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_immu.v
    Info (12023): Found entity 1: mor1kx_immu File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_immu.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v
    Info (12023): Found entity 1: mor1kx_lsu_cappuccino File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_lsu_espresso.v
    Info (12023): Found entity 1: mor1kx_lsu_espresso File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_espresso.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_pic.v
    Info (12023): Found entity 1: mor1kx_pic File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_pic.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_rf_cappuccino.v
    Info (12023): Found entity 1: mor1kx_rf_cappuccino File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_rf_cappuccino.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_rf_espresso.v
    Info (12023): Found entity 1: mor1kx_rf_espresso File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_rf_espresso.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_simple_dpram_sclk.v
    Info (12023): Found entity 1: mor1kx_simple_dpram_sclk File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_simple_dpram_sclk.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_store_buffer.v
    Info (12023): Found entity 1: mor1kx_store_buffer File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_store_buffer.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_ticktimer.v
    Info (12023): Found entity 1: mor1kx_ticktimer File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ticktimer.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_true_dpram_sclk.v
    Info (12023): Found entity 1: mor1kx_true_dpram_sclk File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_true_dpram_sclk.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx.v
    Info (12023): Found entity 1: mor1kx File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v
    Info (12023): Found entity 1: mor1kx_wb_mux_cappuccino File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_wb_mux_espresso.v
    Info (12023): Found entity 1: mor1kx_wb_mux_espresso File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_wb_mux_espresso.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_wrapper.v
    Info (12023): Found entity 1: mor1kx_wrapper File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_wrapper.v Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/tg68k/tg68kdotc_kernel.vhd
    Info (12022): Found design unit 1: TG68KdotC_Kernel-logic File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 94
    Info (12023): Found entity 1: TG68KdotC_Kernel File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 64
Info (12021): Found 1 design units, including 0 entities, in source file /altera/a500/minimig/src/rtl/tg68k/tg68k_pack.vhd
    Info (12022): Found design unit 1: TG68K_Pack File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68K_Pack.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/tg68k/tg68k_alu.vhd
    Info (12022): Found design unit 1: TG68K_ALU-logic File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68K_ALU.vhd Line: 73
    Info (12023): Found entity 1: TG68K_ALU File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68K_ALU.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/tg68k/tg68k.vhd
    Info (12022): Found design unit 1: TG68K-logic File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd Line: 69
    Info (12023): Found entity 1: TG68K File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd Line: 30
Warning (10236): Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(291): created implicit net for "TDO" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 291
Warning (10236): Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(313): created implicit net for "FL_DQ" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 313
Warning (10236): Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(369): created implicit net for "FL_ADDR" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 369
Warning (10236): Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(370): created implicit net for "FL_CE_N" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 370
Warning (10236): Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(371): created implicit net for "FL_WE_N" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 371
Warning (10236): Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(372): created implicit net for "FL_OE_N" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 372
Warning (10236): Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(373): created implicit net for "FL_RST_N" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 373
Warning (10236): Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(491): created implicit net for "AUD_BCLK" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 491
Warning (10236): Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(492): created implicit net for "AUD_DACLRCK" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 492
Warning (10236): Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(493): created implicit net for "AUD_DACDAT" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 493
Warning (10236): Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(494): created implicit net for "AUD_XCK" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 494
Warning (10236): Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(496): created implicit net for "I2C_SCLK" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 496
Warning (10236): Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(497): created implicit net for "I2C_SDAT" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 497
Warning (10236): Verilog HDL Implicit Net warning at indicators.v(89): created implicit net for "led_r" File: E:/Altera/A500/minimig/src/rtl/io/indicators.v Line: 89
Info (12127): Elaborating entity "minimig_de0_nano_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at minimig_de0_nano_top.v(291): object "TDO" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 291
Warning (10230): Verilog HDL assignment warning at minimig_de0_nano_top.v(313): truncated value with size 8 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 313
Warning (10230): Verilog HDL assignment warning at minimig_de0_nano_top.v(691): truncated value with size 7 to match size of target (6) File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 691
Warning (10230): Verilog HDL assignment warning at minimig_de0_nano_top.v(692): truncated value with size 7 to match size of target (6) File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 692
Warning (10230): Verilog HDL assignment warning at minimig_de0_nano_top.v(693): truncated value with size 7 to match size of target (6) File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 693
Info (12128): Elaborating entity "i_sync" for hierarchy "i_sync:i_sync_sw_28" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 260
Info (12128): Elaborating entity "i_sync" for hierarchy "i_sync:i_sync_key_28" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 266
Info (12128): Elaborating entity "ctrl_top" for hierarchy "ctrl_top:ctrl_top" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 393
Info (12128): Elaborating entity "ctrl_clk" for hierarchy "ctrl_top:ctrl_top|ctrl_clk:ctrl_clk" File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v Line: 184
Info (12128): Elaborating entity "ctrl_clk_altera" for hierarchy "ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i" File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk.v Line: 21
Info (12128): Elaborating entity "altpll" for hierarchy "ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component" File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk_altera.v Line: 102
Info (12130): Elaborated megafunction instantiation "ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component" File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk_altera.v Line: 102
Info (12133): Instantiated megafunction "ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component" with the following parameter: File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk_altera.v Line: 102
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ctrl_clk_altera"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "ctrl_rst" for hierarchy "ctrl_top:ctrl_top|ctrl_rst:ctrl_rst" File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v Line: 208
Info (12128): Elaborating entity "qmem_bus" for hierarchy "ctrl_top:ctrl_top|qmem_bus:ctrl_bus" File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v Line: 314
Info (12128): Elaborating entity "qmem_decoder" for hierarchy "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder" File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bus.v Line: 141
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(41): truncated value with size 32 to match size of target (8) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v Line: 41
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(63): truncated value with size 96 to match size of target (32) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v Line: 63
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(64): truncated value with size 3 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v Line: 64
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(65): truncated value with size 3 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v Line: 65
Info (12128): Elaborating entity "qmem_decoder" for hierarchy "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder" File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bus.v Line: 195
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(40): truncated value with size 32 to match size of target (8) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v Line: 40
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(63): truncated value with size 64 to match size of target (32) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v Line: 63
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(64): truncated value with size 2 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v Line: 64
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(65): truncated value with size 2 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v Line: 65
Info (12128): Elaborating entity "qmem_arbiter" for hierarchy "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter" File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bus.v Line: 240
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(56): truncated value with size 32 to match size of target (4) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v Line: 56
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(65): truncated value with size 2 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v Line: 65
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(66): truncated value with size 2 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v Line: 66
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(67): truncated value with size 8 to match size of target (4) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v Line: 67
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(68): truncated value with size 44 to match size of target (22) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v Line: 68
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(69): truncated value with size 64 to match size of target (32) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v Line: 69
Info (12128): Elaborating entity "qmem_arbiter" for hierarchy "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter" File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bus.v Line: 282
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(56): truncated value with size 32 to match size of target (4) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v Line: 56
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(65): truncated value with size 2 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v Line: 65
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(66): truncated value with size 2 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v Line: 66
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(67): truncated value with size 8 to match size of target (4) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v Line: 67
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(68): truncated value with size 46 to match size of target (23) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v Line: 68
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(69): truncated value with size 64 to match size of target (32) File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v Line: 69
Info (12128): Elaborating entity "mor1kx_wrapper" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu" File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v Line: 347
Info (12128): Elaborating entity "mor1kx" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_wrapper.v Line: 139
Warning (10034): Output port "avm_d_address_o" at mor1kx.v(137) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v Line: 137
Warning (10034): Output port "avm_d_byteenable_o" at mor1kx.v(138) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v Line: 138
Warning (10034): Output port "avm_d_burstcount_o" at mor1kx.v(141) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v Line: 141
Warning (10034): Output port "avm_d_writedata_o" at mor1kx.v(143) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v Line: 143
Warning (10034): Output port "avm_i_address_o" at mor1kx.v(147) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v Line: 147
Warning (10034): Output port "avm_i_byteenable_o" at mor1kx.v(148) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v Line: 148
Warning (10034): Output port "avm_i_burstcount_o" at mor1kx.v(151) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v Line: 151
Warning (10034): Output port "avm_d_read_o" at mor1kx.v(139) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v Line: 139
Warning (10034): Output port "avm_d_write_o" at mor1kx.v(142) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v Line: 142
Warning (10034): Output port "avm_i_read_o" at mor1kx.v(149) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v Line: 149
Info (12128): Elaborating entity "mor1kx_bus_if_wb32" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.ibus_bridge" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v Line: 272
Info (10648): Verilog HDL Display System Task info at mor1kx_bus_if_wb32.v(57): ...|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_bus_if_wb32.v Line: 57
Info (12128): Elaborating entity "mor1kx_bus_if_wb32" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.dbus_bridge" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v Line: 331
Info (10648): Verilog HDL Display System Task info at mor1kx_bus_if_wb32.v(57): ...|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_bus_if_wb32.v Line: 57
Info (12128): Elaborating entity "mor1kx_cpu" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v Line: 577
Info (12128): Elaborating entity "mor1kx_cpu_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu.v Line: 320
Info (12128): Elaborating entity "mor1kx_fetch_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 465
Warning (10858): Verilog HDL warning at mor1kx_fetch_cappuccino.v(137): object immu_phys_addr used but never assigned File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 137
Warning (10858): Verilog HDL warning at mor1kx_fetch_cappuccino.v(148): object tlb_reload_addr used but never assigned File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 148
Warning (10036): Verilog HDL or VHDL warning at mor1kx_fetch_cappuccino.v(149): object "tlb_reload_data" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 149
Warning (10030): Net "immu_phys_addr" at mor1kx_fetch_cappuccino.v(137) has no driver or initial value, using a default initial value '0' File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 137
Warning (10030): Net "tlb_reload_addr" at mor1kx_fetch_cappuccino.v(148) has no driver or initial value, using a default initial value '0' File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 148
Warning (10034): Output port "spr_bus_dat_immu_o" at mor1kx_fetch_cappuccino.v(48) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 48
Warning (10034): Output port "spr_bus_ack_immu_o" at mor1kx_fetch_cappuccino.v(49) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 49
Info (12128): Elaborating entity "mor1kx_icache" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 548
Warning (10036): Verilog HDL or VHDL warning at mor1kx_icache.v(99): object "idle" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v Line: 99
Warning (10858): Verilog HDL warning at mor1kx_icache.v(117): object tag_lru_out used but never assigned File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at mor1kx_icache.v(122): object "tag_lru_in" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v Line: 122
Warning (10858): Verilog HDL warning at mor1kx_icache.v(149): object lru used but never assigned File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v Line: 149
Warning (10036): Verilog HDL or VHDL warning at mor1kx_icache.v(156): object "access" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v Line: 156
Warning (10858): Verilog HDL warning at mor1kx_icache.v(161): object next_lru_history used but never assigned File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v Line: 161
Info (10264): Verilog HDL Case Statement information at mor1kx_icache.v(337): all case item expressions in this case statement are onehot File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v Line: 337
Warning (10034): Output port "spr_bus_dat_o" at mor1kx_icache.v(53) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v Line: 53
Info (12128): Elaborating entity "mor1kx_simple_dpram_sclk" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v Line: 432
Info (12128): Elaborating entity "mor1kx_simple_dpram_sclk" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v Line: 484
Info (12128): Elaborating entity "mor1kx_decode" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode:mor1kx_decode" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 552
Warning (10230): Verilog HDL assignment warning at mor1kx_decode.v(296): truncated value with size 32 to match size of target (5) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_decode.v Line: 296
Info (12128): Elaborating entity "mor1kx_decode_execute_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 743
Info (12128): Elaborating entity "mor1kx_branch_prediction" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_branch_prediction:mor1kx_branch_prediction" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 770
Info (12128): Elaborating entity "mor1kx_execute_alu" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 897
Warning (10858): Verilog HDL warning at mor1kx_execute_alu.v(176): object cmov_result used but never assigned File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v Line: 176
Warning (10036): Verilog HDL or VHDL warning at mor1kx_execute_alu.v(178): object "decode_a" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v Line: 178
Warning (10036): Verilog HDL or VHDL warning at mor1kx_execute_alu.v(179): object "decode_b" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v Line: 179
Warning (10036): Verilog HDL or VHDL warning at mor1kx_execute_alu.v(621): object "op_srl" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v Line: 621
Warning (10230): Verilog HDL assignment warning at mor1kx_execute_alu.v(387): truncated value with size 32 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v Line: 387
Warning (10230): Verilog HDL assignment warning at mor1kx_execute_alu.v(640): truncated value with size 64 to match size of target (32) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v Line: 640
Warning (10030): Net "cmov_result" at mor1kx_execute_alu.v(176) has no driver or initial value, using a default initial value '0' File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v Line: 176
Info (12128): Elaborating entity "mor1kx_lsu_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 1002
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(144): object "dc_err" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 144
Warning (10858): Verilog HDL warning at mor1kx_lsu_cappuccino.v(146): object dc_ldat used but never assigned File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 146
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(148): object "dc_adr" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 148
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(150): object "dc_req" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 150
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(151): object "dc_we" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 151
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(152): object "dc_bsel" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(155): object "dc_refill_allowed" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(161): object "dc_enabled" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 161
Warning (10858): Verilog HDL warning at mor1kx_lsu_cappuccino.v(168): object dmmu_phys_addr used but never assigned File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(170): object "except_dtlb_miss_r" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(172): object "except_dpagefault_r" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 172
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(173): object "dmmu_cache_inhibit" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 173
Warning (10858): Verilog HDL warning at mor1kx_lsu_cappuccino.v(177): object tlb_reload_addr used but never assigned File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 177
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(180): object "tlb_reload_data" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 180
Warning (10858): Verilog HDL warning at mor1kx_lsu_cappuccino.v(193): object store_buffer_atomic used but never assigned File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 193
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(202): object "atomic_addr" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 202
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(204): object "swa_success" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 204
Warning (10230): Verilog HDL assignment warning at mor1kx_lsu_cappuccino.v(210): truncated value with size 32 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 210
Warning (10030): Net "dc_ldat" at mor1kx_lsu_cappuccino.v(146) has no driver or initial value, using a default initial value '0' File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 146
Warning (10030): Net "dmmu_phys_addr" at mor1kx_lsu_cappuccino.v(168) has no driver or initial value, using a default initial value '0' File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 168
Warning (10030): Net "tlb_reload_addr" at mor1kx_lsu_cappuccino.v(177) has no driver or initial value, using a default initial value '0' File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 177
Warning (10030): Net "store_buffer_atomic" at mor1kx_lsu_cappuccino.v(193) has no driver or initial value, using a default initial value '0' File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 193
Warning (10034): Output port "spr_bus_dat_dc_o" at mor1kx_lsu_cappuccino.v(91) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 91
Warning (10034): Output port "spr_bus_dat_dmmu_o" at mor1kx_lsu_cappuccino.v(93) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 93
Warning (10034): Output port "spr_bus_ack_dc_o" at mor1kx_lsu_cappuccino.v(92) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 92
Warning (10034): Output port "spr_bus_ack_dmmu_o" at mor1kx_lsu_cappuccino.v(94) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 94
Info (12128): Elaborating entity "mor1kx_wb_mux_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 1032
Info (12128): Elaborating entity "mor1kx_rf_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 1102
Info (12128): Elaborating entity "mor1kx_simple_dpram_sclk" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_rf_cappuccino.v Line: 318
Info (12128): Elaborating entity "mor1kx_execute_ctrl_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 1289
Info (12128): Elaborating entity "mor1kx_ctrl_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 1474
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(236): object "spr_picmr" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 236
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(237): object "spr_picsr" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 237
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(240): object "spr_ttmr" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 240
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(241): object "spr_ttcr" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 241
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(292): object "spr_dmr1" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 292
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(293): object "spr_dmr2" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 293
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(294): object "spr_dsr" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 294
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(295): object "spr_drr" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 295
Warning (10858): Verilog HDL warning at mor1kx_ctrl_cappuccino.v(301): object pstep used but never assigned File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 301
Warning (10858): Verilog HDL warning at mor1kx_ctrl_cappuccino.v(304): object stepped_into_exception used but never assigned File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 304
Warning (10858): Verilog HDL warning at mor1kx_ctrl_cappuccino.v(305): object stepped_into_rfe used but never assigned File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 305
Warning (10858): Verilog HDL warning at mor1kx_ctrl_cappuccino.v(308): object stall_on_trap used but never assigned File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 308
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(313): object "spr_read" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 313
Warning (10230): Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(355): truncated value with size 32 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 355
Warning (10935): Verilog HDL Casex/Casez warning at mor1kx_ctrl_cappuccino.v(421): casex/casez item expression overlaps with a previous casex/casez item expression File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 421
Warning (10230): Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(713): truncated value with size 32 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 713
Warning (10230): Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(718): truncated value with size 32 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 718
Warning (10230): Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(722): truncated value with size 32 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 722
Warning (10230): Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(995): truncated value with size 32 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 995
Warning (10030): Net "pstep[2..0]" at mor1kx_ctrl_cappuccino.v(301) has no driver or initial value, using a default initial value '0' File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 301
Warning (10030): Net "stepped_into_exception" at mor1kx_ctrl_cappuccino.v(304) has no driver or initial value, using a default initial value '0' File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 304
Warning (10030): Net "stepped_into_rfe" at mor1kx_ctrl_cappuccino.v(305) has no driver or initial value, using a default initial value '0' File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 305
Warning (10030): Net "stall_on_trap" at mor1kx_ctrl_cappuccino.v(308) has no driver or initial value, using a default initial value '0' File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 308
Info (12128): Elaborating entity "mor1kx_cfgrs" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs" File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 890
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(98): truncated value with size 32 to match size of target (4) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v Line: 98
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(147): truncated value with size 32 to match size of target (3) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v Line: 147
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(150): truncated value with size 32 to match size of target (2) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v Line: 150
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(167): truncated value with size 32 to match size of target (3) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v Line: 167
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(170): truncated value with size 32 to match size of target (2) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v Line: 170
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(191): truncated value with size 32 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v Line: 191
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(195): truncated value with size 32 to match size of target (4) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v Line: 195
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(220): truncated value with size 32 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v Line: 220
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(224): truncated value with size 32 to match size of target (4) File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v Line: 224
Warning (10034): Output port "spr_dmmucfgr[14..12]" at mor1kx_cfgrs.v(69) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v Line: 69
Warning (10034): Output port "spr_immucfgr[14..12]" at mor1kx_cfgrs.v(70) has no driver File: E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v Line: 70
Info (12128): Elaborating entity "ctrl_boot" for hierarchy "ctrl_top:ctrl_top|ctrl_boot:ctrl_rom" File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v Line: 397
Info (12128): Elaborating entity "ctrl_regs" for hierarchy "ctrl_top:ctrl_top|ctrl_regs:ctrl_regs" File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v Line: 437
Warning (10036): Verilog HDL or VHDL warning at ctrl_regs.v(136): object "sys_stat_en" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v Line: 136
Warning (10036): Verilog HDL or VHDL warning at ctrl_regs.v(219): object "rx_en" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v Line: 219
Warning (10036): Verilog HDL or VHDL warning at ctrl_regs.v(221): object "uart_stat_en" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v Line: 221
Warning (10230): Verilog HDL assignment warning at ctrl_regs.v(235): truncated value with size 32 to match size of target (5) File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v Line: 235
Warning (10230): Verilog HDL assignment warning at ctrl_regs.v(242): truncated value with size 32 to match size of target (4) File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v Line: 242
Warning (10230): Verilog HDL assignment warning at ctrl_regs.v(252): truncated value with size 32 to match size of target (4) File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v Line: 252
Info (12128): Elaborating entity "qmem_bridge" for hierarchy "qmem_bridge:qmem_bridge" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 427
Warning (10036): Verilog HDL or VHDL warning at qmem_bridge.v(46): object "cs_posedge" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bridge.v Line: 46
Info (12128): Elaborating entity "indicators" for hierarchy "indicators:indicators" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 455
Warning (10036): Verilog HDL or VHDL warning at indicators.v(89): object "led_r" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/io/indicators.v Line: 89
Warning (10230): Verilog HDL assignment warning at indicators.v(89): truncated value with size 10 to match size of target (1) File: E:/Altera/A500/minimig/src/rtl/io/indicators.v Line: 89
Info (12128): Elaborating entity "amiga_clk" for hierarchy "amiga_clk:amiga_clk" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 478
Info (12128): Elaborating entity "amiga_clk_altera" for hierarchy "amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i" File: E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v Line: 73
Info (12128): Elaborating entity "altpll" for hierarchy "amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component" File: E:/Altera/A500/minimig/src/rtl/clock/amiga_clk_altera.v Line: 111
Info (12130): Elaborated megafunction instantiation "amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component" File: E:/Altera/A500/minimig/src/rtl/clock/amiga_clk_altera.v Line: 111
Info (12133): Instantiated megafunction "amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component" with the following parameter: File: E:/Altera/A500/minimig/src/rtl/clock/amiga_clk_altera.v Line: 111
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "7"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "16"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "7"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "7"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "16"
    Info (12134): Parameter "clk2_phase_shift" = "-3540"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=amiga_clk_altera"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/amiga_clk_altera_altpll.v
    Info (12023): Found entity 1: amiga_clk_altera_altpll File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v Line: 30
Info (12128): Elaborating entity "amiga_clk_altera_altpll" for hierarchy "amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated" File: e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "audio_top" for hierarchy "audio_top:audio_top" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 498
Warning (10034): Output port "i2c_sclk" at audio_top.v(22) has no driver File: E:/Altera/A500/minimig/src/rtl/audio/audio_top.v Line: 22
Info (12128): Elaborating entity "audio_shifter" for hierarchy "audio_top:audio_top|audio_shifter:audio_shifter" File: E:/Altera/A500/minimig/src/rtl/audio/audio_top.v Line: 48
Info (12128): Elaborating entity "TG68K" for hierarchy "TG68K:tg68k" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 536
Warning (10036): Verilog HDL or VHDL warning at TG68K.vhd(104): object "t_addr" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd Line: 104
Warning (10036): Verilog HDL or VHDL warning at TG68K.vhd(109): object "addr_akt_s" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd Line: 109
Warning (10036): Verilog HDL or VHDL warning at TG68K.vhd(110): object "addr_akt_e" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd Line: 110
Warning (10036): Verilog HDL or VHDL warning at TG68K.vhd(111): object "data_akt_s" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd Line: 111
Warning (10036): Verilog HDL or VHDL warning at TG68K.vhd(112): object "data_akt_e" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd Line: 112
Warning (10036): Verilog HDL or VHDL warning at TG68K.vhd(125): object "S_stated" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd Line: 125
Warning (10036): Verilog HDL or VHDL warning at TG68K.vhd(134): object "vmaenad" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd Line: 134
Warning (10036): Verilog HDL or VHDL warning at TG68K.vhd(136): object "sync_state3" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd Line: 136
Info (12128): Elaborating entity "TG68KdotC_Kernel" for hierarchy "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst" File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd Line: 189
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(229): object "illegal_write_mode" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 229
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(230): object "illegal_read_mode" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 230
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(231): object "illegal_byteaddr" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 231
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(251): object "byte" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 251
Info (12128): Elaborating entity "TG68K_ALU" for hierarchy "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU" File: E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 294
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_ctrl:sdram" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 606
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl.v(235): object "cpuAddr_reg" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v Line: 235
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl.v(236): object "cpustate_reg" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v Line: 236
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl.v(237): object "cpuL_reg" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v Line: 237
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl.v(238): object "cpuU_reg" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v Line: 238
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl.v(239): object "cpu_dma_reg" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v Line: 239
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl.v(240): object "cpuWR_reg" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v Line: 240
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(223): truncated value with size 32 to match size of target (2) File: E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v Line: 223
Info (12128): Elaborating entity "cpu_cache" for hierarchy "sdram_ctrl:sdram|cpu_cache:cpu_cache" File: E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v Line: 269
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(66): object "cpu_state_r" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(67): object "cpu_adr_r" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(68): object "cpu_bs_r" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(69): object "cpu_dat_w_r" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(70): object "sdr_dat_r_r" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 70
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(73): object "cpu_rw" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 73
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(95): object "tag_dat_r_reg" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 95
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(99): object "tag_hit" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 99
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(109): object "mem_dat_r_0_reg" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 109
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(110): object "mem_dat_r_1_reg" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(164): object "cpu_wb" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(181): object "ack" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 181
Warning (10034): Output port "sdr_dat_w" at cpu_cache.v(29) has no driver File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 29
Warning (10034): Output port "sdr_cpu_act" at cpu_cache.v(31) has no driver File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 31
Info (12128): Elaborating entity "tpram_128x32" for hierarchy "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram" File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 344
Info (12128): Elaborating entity "altsyncram" for hierarchy "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component" File: E:/Altera/A500/minimig/src/rtl/sdram/tpram_128x32.v Line: 88
Info (12130): Elaborated megafunction instantiation "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component" File: E:/Altera/A500/minimig/src/rtl/sdram/tpram_128x32.v Line: 88
Info (12133): Instantiated megafunction "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component" with the following parameter: File: E:/Altera/A500/minimig/src/rtl/sdram/tpram_128x32.v Line: 88
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c4p1.tdf
    Info (12023): Found entity 1: altsyncram_c4p1 File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_c4p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_c4p1" for hierarchy "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_c4p1:auto_generated" File: e:/altera/quartus17/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tpram_be_512x16" for hierarchy "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0" File: E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v Line: 369
Info (12128): Elaborating entity "altsyncram" for hierarchy "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component" File: E:/Altera/A500/minimig/src/rtl/sdram/tpram_be_512x16.v Line: 91
Info (12130): Elaborated megafunction instantiation "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component" File: E:/Altera/A500/minimig/src/rtl/sdram/tpram_be_512x16.v Line: 91
Info (12133): Instantiated megafunction "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component" with the following parameter: File: E:/Altera/A500/minimig/src/rtl/sdram/tpram_be_512x16.v Line: 91
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q5r1.tdf
    Info (12023): Found entity 1: altsyncram_q5r1 File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_q5r1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q5r1" for hierarchy "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component|altsyncram_q5r1:auto_generated" File: e:/altera/quartus17/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Minimig1" for hierarchy "Minimig1:minimig" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 689
Warning (10858): Verilog HDL warning at Minimig1.v(357): object cart_data_out used but never assigned File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 357
Warning (10030): Net "cart_data_out" at Minimig1.v(357) has no driver or initial value, using a default initial value '0' File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 357
Warning (10030): Net "int7" at Minimig1.v(353) has no driver or initial value, using a default initial value '0' File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 353
Warning (10030): Net "ovr" at Minimig1.v(356) has no driver or initial value, using a default initial value '0' File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 356
Info (12128): Elaborating entity "Agnus" for hierarchy "Minimig1:minimig|Agnus:AGNUS1" File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 473
Info (12128): Elaborating entity "refresh" for hierarchy "Minimig1:minimig|Agnus:AGNUS1|refresh:ref1" File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 405
Info (12128): Elaborating entity "dskdma_engine" for hierarchy "Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1" File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 422
Info (12128): Elaborating entity "auddma_engine" for hierarchy "Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1" File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 438
Info (12128): Elaborating entity "bpldma_engine" for hierarchy "Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1" File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 458
Warning (10036): Verilog HDL or VHDL warning at Agnus.v(642): object "planes" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 642
Info (12128): Elaborating entity "sprdma_engine" for hierarchy "Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1" File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 478
Info (12128): Elaborating entity "copper" for hierarchy "Minimig1:minimig|Agnus:AGNUS1|copper:cp1" File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 499
Info (12128): Elaborating entity "blitter" for hierarchy "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1" File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 530
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A" File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 326
Info (12128): Elaborating entity "bltminterm" for hierarchy "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltminterm:bltmt1" File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 409
Info (12128): Elaborating entity "bltfill" for hierarchy "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltfill:bltfl1" File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 421
Info (12128): Elaborating entity "address_generator" for hierarchy "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1" File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 531
Info (12128): Elaborating entity "beamcounter" for hierarchy "Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1" File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 558
Info (12128): Elaborating entity "Paula" for hierarchy "Minimig1:minimig|Paula:PAULA1" File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 537
Info (12128): Elaborating entity "uart" for hierarchy "Minimig1:minimig|Paula:PAULA1|uart:pu1" File: E:/Altera/A500/minimig/src/rtl/minimig/Paula.v Line: 216
Info (12128): Elaborating entity "intcontroller" for hierarchy "Minimig1:minimig|Paula:PAULA1|intcontroller:pi1" File: E:/Altera/A500/minimig/src/rtl/minimig/Paula.v Line: 238
Info (12128): Elaborating entity "floppy" for hierarchy "Minimig1:minimig|Paula:PAULA1|floppy:pf1" File: E:/Altera/A500/minimig/src/rtl/minimig/Paula.v Line: 290
Info (12128): Elaborating entity "fifo" for hierarchy "Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1" File: E:/Altera/A500/minimig/src/rtl/minimig/Floppy.v Line: 609
Info (12128): Elaborating entity "audio" for hierarchy "Minimig1:minimig|Paula:PAULA1|audio:ad1" File: E:/Altera/A500/minimig/src/rtl/minimig/Paula.v Line: 311
Info (12128): Elaborating entity "audiochannel" for hierarchy "Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0" File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 165
Warning (10036): Verilog HDL or VHDL warning at Audio.v(540): object "volcntrld" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 540
Warning (10230): Verilog HDL assignment warning at Audio.v(640): truncated value with size 32 to match size of target (16) File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 640
Info (12128): Elaborating entity "audiomixer" for hierarchy "Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix" File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 240
Info (12128): Elaborating entity "svmul" for hierarchy "Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv0" File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 297
Info (12128): Elaborating entity "sigmadelta" for hierarchy "Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac" File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 253
Warning (10230): Verilog HDL assignment warning at Audio.v(400): truncated value with size 32 to match size of target (4) File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 400
Warning (10230): Verilog HDL assignment warning at Audio.v(415): truncated value with size 20 to match size of target (19) File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 415
Warning (10230): Verilog HDL assignment warning at Audio.v(416): truncated value with size 20 to match size of target (19) File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 416
Warning (10230): Verilog HDL assignment warning at Audio.v(418): truncated value with size 20 to match size of target (19) File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 418
Warning (10230): Verilog HDL assignment warning at Audio.v(419): truncated value with size 20 to match size of target (19) File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 419
Warning (10230): Verilog HDL assignment warning at Audio.v(462): truncated value with size 32 to match size of target (17) File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 462
Warning (10230): Verilog HDL assignment warning at Audio.v(463): truncated value with size 32 to match size of target (17) File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 463
Info (12128): Elaborating entity "userio" for hierarchy "Minimig1:minimig|userio:USERIO1" File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 593
Warning (10230): Verilog HDL assignment warning at Userio.v(286): truncated value with size 32 to match size of target (8) File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 286
Warning (10230): Verilog HDL assignment warning at Userio.v(288): truncated value with size 32 to match size of target (8) File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 288
Warning (10230): Verilog HDL assignment warning at Userio.v(296): truncated value with size 32 to match size of target (8) File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 296
Warning (10230): Verilog HDL assignment warning at Userio.v(298): truncated value with size 32 to match size of target (8) File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 298
Warning (10230): Verilog HDL assignment warning at Userio.v(307): truncated value with size 32 to match size of target (8) File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 307
Warning (10230): Verilog HDL assignment warning at Userio.v(309): truncated value with size 32 to match size of target (8) File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 309
Warning (10230): Verilog HDL assignment warning at Userio.v(317): truncated value with size 32 to match size of target (8) File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 317
Warning (10230): Verilog HDL assignment warning at Userio.v(319): truncated value with size 32 to match size of target (8) File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 319
Info (12128): Elaborating entity "ps2mouse" for hierarchy "Minimig1:minimig|userio:USERIO1|ps2mouse:pm1" File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 384
Info (12128): Elaborating entity "osd" for hierarchy "Minimig1:minimig|userio:USERIO1|osd:osd1" File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 456
Warning (10036): Verilog HDL or VHDL warning at Userio.v(638): object "spi_invalidate" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 638
Warning (10036): Verilog HDL or VHDL warning at Userio.v(731): object "spi_clock_ctrl_sel" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 731
Warning (10036): Verilog HDL or VHDL warning at Userio.v(859): object "mem_toggle_d" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 859
Info (12128): Elaborating entity "spi8" for hierarchy "Minimig1:minimig|userio:USERIO1|osd:osd1|spi8:spi0" File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 654
Info (12128): Elaborating entity "sync_fifo" for hierarchy "Minimig1:minimig|userio:USERIO1|osd:osd1|sync_fifo:wr_fifo" File: E:/Altera/A500/minimig/src/rtl/minimig/Userio.v Line: 891
Warning (10230): Verilog HDL assignment warning at sync_fifo.v(96): truncated value with size 32 to match size of target (3) File: E:/Altera/A500/minimig/src/rtl/fifo/sync_fifo.v Line: 96
Warning (10230): Verilog HDL assignment warning at sync_fifo.v(99): truncated value with size 32 to match size of target (3) File: E:/Altera/A500/minimig/src/rtl/fifo/sync_fifo.v Line: 99
Info (12128): Elaborating entity "Denise" for hierarchy "Minimig1:minimig|Denise:DENISE1" File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 618
Info (12128): Elaborating entity "bitplanes" for hierarchy "Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0" File: E:/Altera/A500/minimig/src/rtl/minimig/Denise.v Line: 255
Info (12128): Elaborating entity "bitplane_shifter" for hierarchy "Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft1" File: E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v Line: 161
Info (12128): Elaborating entity "playfields" for hierarchy "Minimig1:minimig|Denise:DENISE1|playfields:plfm0" File: E:/Altera/A500/minimig/src/rtl/minimig/Denise.v Line: 272
Info (12128): Elaborating entity "sprites" for hierarchy "Minimig1:minimig|Denise:DENISE1|sprites:sprm0" File: E:/Altera/A500/minimig/src/rtl/minimig/Denise.v Line: 285
Info (12128): Elaborating entity "sprshift" for hierarchy "Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps0" File: E:/Altera/A500/minimig/src/rtl/minimig/Sprites.v Line: 107
Info (12128): Elaborating entity "sprpriority" for hierarchy "Minimig1:minimig|Denise:DENISE1|sprpriority:spm0" File: E:/Altera/A500/minimig/src/rtl/minimig/Denise.v Line: 294
Info (12128): Elaborating entity "colortable" for hierarchy "Minimig1:minimig|Denise:DENISE1|colortable:clut0" File: E:/Altera/A500/minimig/src/rtl/minimig/Denise.v Line: 306
Info (12128): Elaborating entity "hamgenerator" for hierarchy "Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0" File: E:/Altera/A500/minimig/src/rtl/minimig/Denise.v Line: 317
Info (12128): Elaborating entity "collision" for hierarchy "Minimig1:minimig|Denise:DENISE1|collision:col0" File: E:/Altera/A500/minimig/src/rtl/minimig/Denise.v Line: 330
Info (12128): Elaborating entity "Amber" for hierarchy "Minimig1:minimig|Amber:AMBER1" File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 643
Info (12128): Elaborating entity "ciaa" for hierarchy "Minimig1:minimig|ciaa:CIAA1" File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 676
Info (12128): Elaborating entity "ps2keyboard" for hierarchy "Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1" File: E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v Line: 195
Info (12128): Elaborating entity "ps2keyboardmap" for hierarchy "Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1" File: E:/Altera/A500/minimig/src/rtl/minimig/PS2Keyboard.v Line: 285
Warning (10034): Output port "joy_emu" at PS2Keyboard.v(383) has no driver File: E:/Altera/A500/minimig/src/rtl/minimig/PS2Keyboard.v Line: 383
Info (12128): Elaborating entity "ciaint" for hierarchy "Minimig1:minimig|ciaa:CIAA1|ciaint:cnt" File: E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v Line: 372
Info (12128): Elaborating entity "timera" for hierarchy "Minimig1:minimig|ciaa:CIAA1|timera:tmra" File: E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v Line: 391
Info (12128): Elaborating entity "timerb" for hierarchy "Minimig1:minimig|ciaa:CIAA1|timerb:tmrb" File: E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v Line: 409
Info (12128): Elaborating entity "timerd" for hierarchy "Minimig1:minimig|ciaa:CIAA1|timerd:tmrd" File: E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v Line: 427
Info (12128): Elaborating entity "ciab" for hierarchy "Minimig1:minimig|ciab:CIAB1" File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 696
Info (12128): Elaborating entity "m68k_bridge" for hierarchy "Minimig1:minimig|m68k_bridge:CPU1" File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 742
Warning (10036): Verilog HDL or VHDL warning at Minimig1.v(1301): object "doe" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 1301
Warning (10036): Verilog HDL or VHDL warning at Minimig1.v(1329): object "turbo_cpu" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 1329
Info (12128): Elaborating entity "bank_mapper" for hierarchy "Minimig1:minimig|bank_mapper:BMAP1" File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 760
Info (12128): Elaborating entity "sram_bridge" for hierarchy "Minimig1:minimig|sram_bridge:RAM1" File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 782
Warning (10036): Verilog HDL or VHDL warning at Minimig1.v(1111): object "doe" assigned a value but never read File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 1111
Info (12128): Elaborating entity "gary" for hierarchy "Minimig1:minimig|gary:GARY1" File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 847
Info (12128): Elaborating entity "gayle" for hierarchy "Minimig1:minimig|gayle:GAYLE1" File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 876
Info (12128): Elaborating entity "fifo4096x16" for hierarchy "Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1" File: E:/Altera/A500/minimig/src/rtl/minimig/Gayle.v Line: 304
Info (12128): Elaborating entity "syscontrol" for hierarchy "Minimig1:minimig|syscontrol:CONTROL1" File: E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v Line: 886
Warning (12161): Node "audio_top:audio_top|i2c_sdat" is stuck at GND because node is in wire loop and does not have a source File: E:/Altera/A500/minimig/src/rtl/audio/audio_top.v Line: 24
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_c4p1:auto_generated|q_b[15]" File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_c4p1.tdf Line: 472
Warning (276020): Inferred RAM node "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Minimig1:minimig|userio:USERIO1|osd:osd1|osdbuf_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 19 instances of uninferred RAM logic
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltptl" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 1082
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprptl" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 1060
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplptl" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 640
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audpt" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 1336
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltpth" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 1080
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpth" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 1059
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplpth" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 639
    Info (276004): RAM logic "Minimig1:minimig|userio:USERIO1|osd:osd1|sync_fifo:wr_fifo|fifo_mem" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/fifo/sync_fifo.v Line: 64
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|dmastate_mem" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 1076
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprctl" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 1062
    Info (276007): RAM logic "Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable" is uninferred due to asynchronous read logic File: E:/Altera/A500/minimig/src/rtl/minimig/Denise.v Line: 391
    Info (276007): RAM logic "Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable" is uninferred due to asynchronous read logic File: E:/Altera/A500/minimig/src/rtl/minimig/Denise.v Line: 490
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltmod" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 1087
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audlcl" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 1334
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audlch" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 1333
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpos" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v Line: 1061
    Info (276004): RAM logic "Minimig1:minimig|gayle:GAYLE1|tfr" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Gayle.v Line: 168
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|Ram0" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 884
    Info (276004): RAM logic "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|Ram0" is uninferred due to inappropriate RAM size File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 884
Info (19000): Inferred 13 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/minimig_de0_nano.rom0_ps2keyboardmap_8d0ca61e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Minimig1:minimig|userio:USERIO1|osd:osd1|osdbuf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Minimig1:minimig|Amber:AMBER1|sd_lbuf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Minimig1:minimig|Amber:AMBER1|vi_lbuf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 15
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/minimig_de0_nano.rom0_ctrl_boot_9b9c052.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 8 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv1|Mult0" File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 496
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv2|Mult0" File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 496
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv0|Mult0" File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 496
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv3|Mult0" File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 496
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|Mult0" File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 927
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|Mult1" File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 937
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|Mult0" File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 927
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|Mult1" File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 937
Info (12130): Elaborated megafunction instantiation "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0"
Info (12133): Instantiated megafunction "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vrd1.tdf
    Info (12023): Found entity 1: altsyncram_vrd1 File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_vrd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/minimig_de0_nano.rom0_ps2keyboardmap_8d0ca61e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rb91.tdf
    Info (12023): Found entity 1: altsyncram_rb91 File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_rb91.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "21"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "21"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_00h1.tdf
    Info (12023): Found entity 1: altsyncram_00h1 File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_00h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Minimig1:minimig|userio:USERIO1|osd:osd1|altsyncram:osdbuf_rtl_0"
Info (12133): Instantiated megafunction "Minimig1:minimig|userio:USERIO1|osd:osd1|altsyncram:osdbuf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_66d1.tdf
    Info (12023): Found entity 1: altsyncram_66d1 File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_66d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a5h1.tdf
    Info (12023): Found entity 1: altsyncram_a5h1 File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_a5h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4pd1.tdf
    Info (12023): Found entity 1: altsyncram_4pd1 File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_4pd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Minimig1:minimig|Amber:AMBER1|altsyncram:sd_lbuf_rtl_0"
Info (12133): Instantiated megafunction "Minimig1:minimig|Amber:AMBER1|altsyncram:sd_lbuf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i5h1.tdf
    Info (12023): Found entity 1: altsyncram_i5h1 File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_i5h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Minimig1:minimig|Amber:AMBER1|altsyncram:vi_lbuf_rtl_0"
Info (12133): Instantiated megafunction "Minimig1:minimig|Amber:AMBER1|altsyncram:vi_lbuf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "15"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fg81.tdf
    Info (12023): Found entity 1: altsyncram_fg81 File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_fg81.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/minimig_de0_nano.rom0_ctrl_boot_9b9c052.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n181.tdf
    Info (12023): Found entity 1: altsyncram_n181 File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_n181.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u5h1.tdf
    Info (12023): Found entity 1: altsyncram_u5h1 File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_u5h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a6h1.tdf
    Info (12023): Found entity 1: altsyncram_a6h1 File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_a6h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv1|lpm_mult:Mult0" File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 496
Info (12133): Instantiated megafunction "Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv1|lpm_mult:Mult0" with the following parameter: File: E:/Altera/A500/minimig/src/rtl/minimig/Audio.v Line: 496
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_gbt.tdf
    Info (12023): Found entity 1: mult_gbt File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/mult_gbt.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult0" File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 927
Info (12133): Instantiated megafunction "Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult0" with the following parameter: File: E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v Line: 927
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_8dt.tdf
    Info (12023): Found entity 1: mult_8dt File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/mult_8dt.tdf Line: 28
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v Line: 345
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[3]" is stuck at VCC File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 31
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 51
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 51
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 52
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 52
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 53
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 53
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 80
Info (17049): 117 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/Altera/A500/minimig/src/fpga/de0_nano/out/minimig_de0_nano.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf Line: 920
Warning (15899): PLL "ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf Line: 920
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 27
    Warning (15610): No output dependent on input pin "SW[0]" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 29
    Warning (15610): No output dependent on input pin "SW[2]" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 29
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 29
Info (21057): Implemented 20481 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 20000 logic cells
    Info (21064): Implemented 365 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 233 warnings
    Info: Peak virtual memory: 822 megabytes
    Info: Processing ended: Tue May 22 18:32:07 2018
    Info: Elapsed time: 00:01:53
    Info: Total CPU time (on all processors): 00:02:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Altera/A500/minimig/src/fpga/de0_nano/out/minimig_de0_nano.map.smsg.


