Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  8 20:21:38 2022
| Host         : DESKTOP-RDUCD48 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_div_2/count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_div_22/count_reg[21]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.686       -2.686                      1                  252        0.155        0.000                      0                  252        4.500        0.000                       0                   142  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.686       -2.686                      1                  252        0.155        0.000                      0                  252        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -2.686ns,  Total Violation       -2.686ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.686ns  (required time - arrival time)
  Source:                 jp/height1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jp/black_dino_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 8.192ns (64.995%)  route 4.412ns (35.005%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.659     5.180    jp/clk_IBUF_BUFG
    DSP48_X0Y1           DSP48E1                                      r  jp/height1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.189 r  jp/height1/P[11]
                         net (fo=1, routed)           0.438     9.627    jp/height1_n_94
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_C[11]_P[2])
                                                      1.820    11.447 r  jp/height0/P[2]
                         net (fo=24, routed)          0.822    12.269    jp/P[1]
    SLICE_X12Y1          LUT2 (Prop_lut2_I0_O)        0.124    12.393 r  jp/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    12.393    jp/i__carry_i_7__3_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.036 r  jp/black_dino2_inferred__3/i__carry/O[3]
                         net (fo=48, routed)          1.411    14.447    jp/height0_1[2]
    SLICE_X14Y3          LUT6 (Prop_lut6_I1_O)        0.307    14.754 r  jp/p_0_out_inferred__1/black_dino_i_129/O
                         net (fo=1, routed)           0.397    15.152    vga_inst/black_dino_reg_i_58_2
    SLICE_X13Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.276 f  vga_inst/black_dino_i_84/O
                         net (fo=1, routed)           0.000    15.276    vga_inst/black_dino_i_84_n_0
    SLICE_X13Y2          MUXF7 (Prop_muxf7_I1_O)      0.245    15.521 f  vga_inst/black_dino_reg_i_58/O
                         net (fo=1, routed)           0.988    16.509    vga_inst/black_dino_reg_i_58_n_0
    SLICE_X9Y0           LUT6 (Prop_lut6_I3_O)        0.298    16.807 f  vga_inst/black_dino_i_42/O
                         net (fo=1, routed)           0.000    16.807    vga_inst/black_dino_i_42_n_0
    SLICE_X9Y0           MUXF7 (Prop_muxf7_I0_O)      0.212    17.019 f  vga_inst/black_dino_reg_i_19/O
                         net (fo=1, routed)           0.000    17.019    vga_inst/black_dino_reg_i_19_n_0
    SLICE_X9Y0           MUXF8 (Prop_muxf8_I1_O)      0.094    17.113 f  vga_inst/black_dino_reg_i_5/O
                         net (fo=1, routed)           0.355    17.468    vga_inst/black_dino_reg_i_5_n_0
    SLICE_X8Y0           LUT6 (Prop_lut6_I3_O)        0.316    17.784 r  vga_inst/black_dino_i_1/O
                         net (fo=1, routed)           0.000    17.784    jp/black_dino_reg_0
    SLICE_X8Y0           FDRE                                         r  jp/black_dino_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.451    14.792    jp/clk_IBUF_BUFG
    SLICE_X8Y0           FDRE                                         r  jp/black_dino_reg/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y0           FDRE (Setup_fdre_C_D)        0.081    15.098    jp/black_dino_reg
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -17.784    
  -------------------------------------------------------------------
                         slack                                 -2.686    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 ct/cactus_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/black_cactus_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 2.039ns (27.922%)  route 5.263ns (72.078%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.634     5.155    ct/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  ct/cactus_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  ct/cactus_position_reg[0]/Q
                         net (fo=14, routed)          1.809     7.482    ct/Q[0]
    SLICE_X12Y12         LUT4 (Prop_lut4_I2_O)        0.124     7.606 r  ct/next_black_cactus2_carry_i_10/O
                         net (fo=2, routed)           0.553     8.160    vga_inst/next_black_cactus2_carry
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.284 r  vga_inst/next_black_cactus2_carry_i_2/O
                         net (fo=1, routed)           0.568     8.852    ct/DI[1]
    SLICE_X12Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.256 r  ct/next_black_cactus2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.256    ct/next_black_cactus2_carry_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.510 r  ct/next_black_cactus2_carry__0/CO[0]
                         net (fo=1, routed)           1.042    10.552    vga_inst/black_cactus_i_4_1[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.367    10.919 f  vga_inst/black_cactus_i_14/O
                         net (fo=1, routed)           0.466    11.385    vga_inst/black_cactus_i_14_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.124    11.509 f  vga_inst/black_cactus_i_4/O
                         net (fo=1, routed)           0.825    12.334    ct/black_cactus_reg_2
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.124    12.458 r  ct/black_cactus_i_1/O
                         net (fo=1, routed)           0.000    12.458    ct/black_cactus_i_1_n_0
    SLICE_X2Y6           FDRE                                         r  ct/black_cactus_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.519    14.860    ct/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  ct/black_cactus_reg/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y6           FDRE (Setup_fdre_C_D)        0.077    15.162    ct/black_cactus_reg
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -12.458    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 ct/cactus_position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/cactus_position_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.549ns (35.979%)  route 4.536ns (64.021%))
  Logic Levels:           8  (CARRY4=2 LUT4=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.567     5.088    ct/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  ct/cactus_position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.478     5.566 f  ct/cactus_position_reg[4]/Q
                         net (fo=14, routed)          0.869     6.435    ct/Q[4]
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.301     6.736 f  ct/cactus_position0_carry__0_i_8/O
                         net (fo=7, routed)           0.698     7.434    ct/cactus_position0_carry__0_i_8_n_0
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.153     7.587 r  ct/cactus_position0_carry_i_7/O
                         net (fo=4, routed)           0.496     8.083    ct/cactus_position0_carry_i_7_n_0
    SLICE_X13Y10         LUT4 (Prop_lut4_I3_O)        0.331     8.414 r  ct/cactus_position0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.414    ct/cactus_position0_carry_i_4_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.815 r  ct/cactus_position0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.815    ct/cactus_position0_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.149 f  ct/cactus_position0_carry__0/O[1]
                         net (fo=4, routed)           0.810     9.959    ct/cactus_position0_carry__0_n_6
    SLICE_X14Y11         LUT6 (Prop_lut6_I4_O)        0.303    10.262 f  ct/cactus_position[9]_i_3/O
                         net (fo=3, routed)           0.831    11.093    ct/cactus_position[9]_i_3_n_0
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.217 r  ct/cactus_position[5]_i_2/O
                         net (fo=5, routed)           0.832    12.049    ct/cactus_position[5]_i_2_n_0
    SLICE_X12Y10         LUT4 (Prop_lut4_I2_O)        0.124    12.173 r  ct/cactus_position[3]_i_1/O
                         net (fo=1, routed)           0.000    12.173    ct/cactus_position[3]_i_1_n_0
    SLICE_X12Y10         FDRE                                         r  ct/cactus_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.448    14.789    ct/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  ct/cactus_position_reg[3]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X12Y10         FDRE (Setup_fdre_C_D)        0.081    15.134    ct/cactus_position_reg[3]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 ct/cactus_position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/cactus_position_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 2.575ns (36.162%)  route 4.546ns (63.838%))
  Logic Levels:           8  (CARRY4=2 LUT4=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.567     5.088    ct/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  ct/cactus_position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.478     5.566 f  ct/cactus_position_reg[4]/Q
                         net (fo=14, routed)          0.869     6.435    ct/Q[4]
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.301     6.736 f  ct/cactus_position0_carry__0_i_8/O
                         net (fo=7, routed)           0.698     7.434    ct/cactus_position0_carry__0_i_8_n_0
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.153     7.587 r  ct/cactus_position0_carry_i_7/O
                         net (fo=4, routed)           0.496     8.083    ct/cactus_position0_carry_i_7_n_0
    SLICE_X13Y10         LUT4 (Prop_lut4_I3_O)        0.331     8.414 r  ct/cactus_position0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.414    ct/cactus_position0_carry_i_4_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.815 r  ct/cactus_position0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.815    ct/cactus_position0_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.149 f  ct/cactus_position0_carry__0/O[1]
                         net (fo=4, routed)           0.810     9.959    ct/cactus_position0_carry__0_n_6
    SLICE_X14Y11         LUT6 (Prop_lut6_I4_O)        0.303    10.262 f  ct/cactus_position[9]_i_3/O
                         net (fo=3, routed)           0.831    11.093    ct/cactus_position[9]_i_3_n_0
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.217 r  ct/cactus_position[5]_i_2/O
                         net (fo=5, routed)           0.842    12.059    ct/cactus_position[5]_i_2_n_0
    SLICE_X12Y10         LUT4 (Prop_lut4_I2_O)        0.150    12.209 r  ct/cactus_position[2]_i_1/O
                         net (fo=1, routed)           0.000    12.209    ct/cactus_position[2]_i_1_n_0
    SLICE_X12Y10         FDRE                                         r  ct/cactus_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.448    14.789    ct/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  ct/cactus_position_reg[2]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X12Y10         FDRE (Setup_fdre_C_D)        0.118    15.171    ct/cactus_position_reg[2]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 ct/cactus_position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/cactus_position_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 2.577ns (36.231%)  route 4.536ns (63.769%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.567     5.088    ct/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  ct/cactus_position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.478     5.566 f  ct/cactus_position_reg[4]/Q
                         net (fo=14, routed)          0.869     6.435    ct/Q[4]
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.301     6.736 f  ct/cactus_position0_carry__0_i_8/O
                         net (fo=7, routed)           0.698     7.434    ct/cactus_position0_carry__0_i_8_n_0
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.153     7.587 r  ct/cactus_position0_carry_i_7/O
                         net (fo=4, routed)           0.496     8.083    ct/cactus_position0_carry_i_7_n_0
    SLICE_X13Y10         LUT4 (Prop_lut4_I3_O)        0.331     8.414 r  ct/cactus_position0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.414    ct/cactus_position0_carry_i_4_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.815 r  ct/cactus_position0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.815    ct/cactus_position0_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.149 f  ct/cactus_position0_carry__0/O[1]
                         net (fo=4, routed)           0.810     9.959    ct/cactus_position0_carry__0_n_6
    SLICE_X14Y11         LUT6 (Prop_lut6_I4_O)        0.303    10.262 f  ct/cactus_position[9]_i_3/O
                         net (fo=3, routed)           0.831    11.093    ct/cactus_position[9]_i_3_n_0
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.217 r  ct/cactus_position[5]_i_2/O
                         net (fo=5, routed)           0.832    12.049    ct/cactus_position[5]_i_2_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I1_O)        0.152    12.201 r  ct/cactus_position[4]_i_1/O
                         net (fo=1, routed)           0.000    12.201    ct/cactus_position[4]_i_1_n_0
    SLICE_X12Y10         FDRE                                         r  ct/cactus_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.448    14.789    ct/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  ct/cactus_position_reg[4]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X12Y10         FDRE (Setup_fdre_C_D)        0.118    15.171    ct/cactus_position_reg[4]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 ct/cactus_position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/cactus_position_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 2.673ns (38.979%)  route 4.184ns (61.020%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.567     5.088    ct/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  ct/cactus_position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.478     5.566 f  ct/cactus_position_reg[4]/Q
                         net (fo=14, routed)          0.869     6.435    ct/Q[4]
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.301     6.736 f  ct/cactus_position0_carry__0_i_8/O
                         net (fo=7, routed)           0.698     7.434    ct/cactus_position0_carry__0_i_8_n_0
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.153     7.587 r  ct/cactus_position0_carry_i_7/O
                         net (fo=4, routed)           0.496     8.083    ct/cactus_position0_carry_i_7_n_0
    SLICE_X13Y10         LUT4 (Prop_lut4_I3_O)        0.331     8.414 r  ct/cactus_position0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.414    ct/cactus_position0_carry_i_4_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.815 r  ct/cactus_position0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.815    ct/cactus_position0_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.149 r  ct/cactus_position0_carry__0/O[1]
                         net (fo=4, routed)           0.810     9.959    ct/cactus_position0_carry__0_n_6
    SLICE_X14Y11         LUT6 (Prop_lut6_I4_O)        0.303    10.262 r  ct/cactus_position[9]_i_3/O
                         net (fo=3, routed)           0.831    11.093    ct/cactus_position[9]_i_3_n_0
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.217 f  ct/cactus_position[5]_i_2/O
                         net (fo=5, routed)           0.316    11.533    ct/cactus_position[5]_i_2_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I4_O)        0.124    11.657 r  ct/cactus_position[6]_i_2/O
                         net (fo=1, routed)           0.165    11.822    ct/cactus_position[6]_i_2_n_0
    SLICE_X14Y11         LUT3 (Prop_lut3_I1_O)        0.124    11.946 r  ct/cactus_position[6]_i_1/O
                         net (fo=1, routed)           0.000    11.946    ct/cactus_position[6]_i_1_n_0
    SLICE_X14Y11         FDRE                                         r  ct/cactus_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.447    14.788    ct/clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  ct/cactus_position_reg[6]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)        0.077    15.104    ct/cactus_position_reg[6]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 gr/ground_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gr/ground_position_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 2.561ns (37.801%)  route 4.214ns (62.199%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.568     5.089    gr/clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  gr/ground_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  gr/ground_position_reg[1]/Q
                         net (fo=26, routed)          2.249     7.794    gr/ground_position_reg[7]_0[0]
    SLICE_X13Y5          LUT4 (Prop_lut4_I1_O)        0.124     7.918 r  gr/ground_position[4]_i_18/O
                         net (fo=1, routed)           0.473     8.391    gr/ground_position[4]_i_18_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.911 r  gr/ground_position_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.911    gr/ground_position_reg[4]_i_12_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.140 r  gr/ground_position_reg[4]_i_11/CO[2]
                         net (fo=2, routed)           0.818     9.958    gr/ground_position_reg[4]_i_11_n_1
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.310    10.268 r  gr/ground_position[4]_i_5/O
                         net (fo=1, routed)           0.000    10.268    gr/ground_position[4]_i_5_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.669 r  gr/ground_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.669    gr/ground_position_reg[4]_i_1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.891 r  gr/ground_position_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.674    11.565    gr/ground_position_reg[7]_i_2_n_7
    SLICE_X12Y8          LUT4 (Prop_lut4_I1_O)        0.299    11.864 r  gr/ground_position[6]_i_1/O
                         net (fo=1, routed)           0.000    11.864    gr/ground_position[6]_i_1_n_0
    SLICE_X12Y8          FDRE                                         r  gr/ground_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.449    14.790    gr/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  gr/ground_position_reg[6]/C
                         clock pessimism              0.277    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X12Y8          FDRE (Setup_fdre_C_D)        0.077    15.109    gr/ground_position_reg[6]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 gr/ground_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gr/ground_position_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 2.561ns (37.813%)  route 4.212ns (62.187%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.568     5.089    gr/clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  gr/ground_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  gr/ground_position_reg[1]/Q
                         net (fo=26, routed)          2.249     7.794    gr/ground_position_reg[7]_0[0]
    SLICE_X13Y5          LUT4 (Prop_lut4_I1_O)        0.124     7.918 r  gr/ground_position[4]_i_18/O
                         net (fo=1, routed)           0.473     8.391    gr/ground_position[4]_i_18_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.911 r  gr/ground_position_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.911    gr/ground_position_reg[4]_i_12_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.140 r  gr/ground_position_reg[4]_i_11/CO[2]
                         net (fo=2, routed)           0.818     9.958    gr/ground_position_reg[4]_i_11_n_1
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.310    10.268 r  gr/ground_position[4]_i_5/O
                         net (fo=1, routed)           0.000    10.268    gr/ground_position[4]_i_5_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.669 r  gr/ground_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.669    gr/ground_position_reg[4]_i_1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.891 r  gr/ground_position_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.672    11.563    gr/ground_position_reg[7]_i_2_n_7
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.299    11.862 r  gr/ground_position[5]_i_1/O
                         net (fo=1, routed)           0.000    11.862    gr/ground_position[5]_i_1_n_0
    SLICE_X12Y8          FDRE                                         r  gr/ground_position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.449    14.790    gr/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  gr/ground_position_reg[5]/C
                         clock pessimism              0.277    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X12Y8          FDRE (Setup_fdre_C_D)        0.081    15.113    gr/ground_position_reg[5]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 gr/ground_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gr/ground_position_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 2.585ns (38.021%)  route 4.214ns (61.979%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.568     5.089    gr/clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  gr/ground_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  gr/ground_position_reg[1]/Q
                         net (fo=26, routed)          2.249     7.794    gr/ground_position_reg[7]_0[0]
    SLICE_X13Y5          LUT4 (Prop_lut4_I1_O)        0.124     7.918 r  gr/ground_position[4]_i_18/O
                         net (fo=1, routed)           0.473     8.391    gr/ground_position[4]_i_18_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.911 r  gr/ground_position_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.911    gr/ground_position_reg[4]_i_12_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.140 r  gr/ground_position_reg[4]_i_11/CO[2]
                         net (fo=2, routed)           0.818     9.958    gr/ground_position_reg[4]_i_11_n_1
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.310    10.268 r  gr/ground_position[4]_i_5/O
                         net (fo=1, routed)           0.000    10.268    gr/ground_position[4]_i_5_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.669 r  gr/ground_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.669    gr/ground_position_reg[4]_i_1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.891 r  gr/ground_position_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.674    11.565    gr/ground_position_reg[7]_i_2_n_7
    SLICE_X12Y8          LUT4 (Prop_lut4_I0_O)        0.323    11.888 r  gr/ground_position[7]_i_1/O
                         net (fo=1, routed)           0.000    11.888    gr/ground_position[7]_i_1_n_0
    SLICE_X12Y8          FDRE                                         r  gr/ground_position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.449    14.790    gr/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  gr/ground_position_reg[7]/C
                         clock pessimism              0.277    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X12Y8          FDRE (Setup_fdre_C_D)        0.118    15.150    gr/ground_position_reg[7]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 gr/ground_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gr/black_ground_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 2.631ns (39.269%)  route 4.069ns (60.731%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.568     5.089    gr/clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  gr/ground_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.419     5.508 r  gr/ground_position_reg[2]/Q
                         net (fo=18, routed)          1.020     6.529    vga_inst/black_ground_reg_i_10_0[1]
    SLICE_X11Y7          LUT5 (Prop_lut5_I4_O)        0.299     6.828 r  vga_inst/black_ground_i_51/O
                         net (fo=1, routed)           0.000     6.828    vga_inst/black_ground_i_51_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.378 r  vga_inst/black_ground_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    vga_inst/black_ground_reg_i_11_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.712 r  vga_inst/black_ground_reg_i_10/O[1]
                         net (fo=17, routed)          1.179     8.891    gr/O[1]
    SLICE_X9Y5           LUT3 (Prop_lut3_I1_O)        0.331     9.222 r  gr/black_ground_i_64/O
                         net (fo=2, routed)           0.452     9.674    vga_inst/black_ground_i_19_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I1_O)        0.326    10.000 r  vga_inst/black_ground_i_57/O
                         net (fo=1, routed)           0.808    10.808    vga_inst/black_ground_i_57_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124    10.932 r  vga_inst/black_ground_i_19/O
                         net (fo=1, routed)           0.303    11.235    vga_inst/black_ground_i_19_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124    11.359 r  vga_inst/black_ground_i_4/O
                         net (fo=1, routed)           0.306    11.665    vga_inst/black_ground_i_4_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I2_O)        0.124    11.789 r  vga_inst/black_ground_i_1/O
                         net (fo=1, routed)           0.000    11.789    gr/black_ground_reg_0
    SLICE_X8Y6           FDRE                                         r  gr/black_ground_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.450    14.791    gr/clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  gr/black_ground_reg/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y6           FDRE (Setup_fdre_C_D)        0.077    15.093    gr/black_ground_reg
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                  3.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ct/wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/wait_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.670%)  route 0.102ns (35.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.594     1.477    ct/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  ct/wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ct/wait_cnt_reg[4]/Q
                         net (fo=6, routed)           0.102     1.720    ct/wait_cnt_reg_n_0_[4]
    SLICE_X2Y7           LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  ct/wait_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     1.765    ct/wait_cnt[5]_i_2_n_0
    SLICE_X2Y7           FDRE                                         r  ct/wait_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.865     1.992    ct/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  ct/wait_cnt_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.120     1.610    ct/wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sc/score_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/score_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.591     1.474    sc/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  sc/score_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sc/score_reg[10]/Q
                         net (fo=13, routed)          0.114     1.729    sc/Q[10]
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.774 r  sc/score[11]_i_1/O
                         net (fo=1, routed)           0.000     1.774    sc/next_score1_out[11]
    SLICE_X2Y13          FDRE                                         r  sc/score_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.861     1.988    sc/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sc/score_reg[11]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121     1.608    sc/score_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ct/rand1/result_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/rand1/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.594     1.477    ct/rand1/clk_IBUF_BUFG
    SLICE_X1Y7           FDSE                                         r  ct/rand1/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDSE (Prop_fdse_C_Q)         0.141     1.618 r  ct/rand1/result_reg[7]/Q
                         net (fo=1, routed)           0.095     1.714    ct/rand1/result[7]
    SLICE_X3Y6           LUT4 (Prop_lut4_I0_O)        0.045     1.759 r  ct/rand1/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.759    ct/rand1/p_0_out[0]
    SLICE_X3Y6           FDRE                                         r  ct/rand1/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.866     1.993    ct/rand1/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  ct/rand1/result_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.091     1.585    ct/rand1/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 db2/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.589     1.472    db2/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  db2/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  db2/DFF_reg[0]/Q
                         net (fo=3, routed)           0.122     1.735    db2/DFF[0]
    SLICE_X5Y15          FDRE                                         r  db2/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.858     1.985    db2/clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  db2/DFF_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.070     1.556    db2/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ct/rand1/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/wait_time_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.402%)  route 0.107ns (36.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.595     1.478    ct/rand1/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  ct/rand1/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ct/rand1/result_reg[2]/Q
                         net (fo=8, routed)           0.107     1.726    ct/rand1/result[2]
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     1.771 r  ct/rand1/wait_time[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    ct/wait_time0[2]
    SLICE_X0Y6           FDRE                                         r  ct/wait_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.866     1.993    ct/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ct/wait_time_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.092     1.583    ct/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ct/rand1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/cactus_type_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.595     1.478    ct/rand1/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  ct/rand1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ct/rand1/result_reg[1]/Q
                         net (fo=8, routed)           0.131     1.750    ct/rand1/Q[1]
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.048     1.798 r  ct/rand1/cactus_type[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    ct/rand1_n_7
    SLICE_X0Y6           FDRE                                         r  ct/cactus_type_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.866     1.993    ct/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ct/cactus_type_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.107     1.598    ct/cactus_type_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 db/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.590     1.473    db/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  db/DFF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  db/DFF_reg[3]/Q
                         net (fo=4, routed)           0.119     1.733    db/DFF[3]
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.045     1.778 r  db/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.778    next_state[0]
    SLICE_X1Y16          FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091     1.577    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ct/rand1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/wait_time_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.595     1.478    ct/rand1/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  ct/rand1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ct/rand1/result_reg[1]/Q
                         net (fo=8, routed)           0.132     1.751    ct/rand1/Q[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.049     1.800 r  ct/rand1/wait_time[6]_i_2/O
                         net (fo=1, routed)           0.000     1.800    ct/wait_time0[6]
    SLICE_X0Y6           FDRE                                         r  ct/wait_time_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.866     1.993    ct/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ct/wait_time_reg[6]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.107     1.598    ct/wait_time_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ct/rand1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ct/wait_time_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.615%)  route 0.155ns (52.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.595     1.478    ct/rand1/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  ct/rand1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ct/rand1/result_reg[1]/Q
                         net (fo=8, routed)           0.155     1.774    ct/result[1]
    SLICE_X0Y6           FDRE                                         r  ct/wait_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.866     1.993    ct/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ct/wait_time_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.078     1.569    ct/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ct/black_cactus_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.162%)  route 0.157ns (42.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.595     1.478    ct/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  ct/black_cactus_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  ct/black_cactus_reg/Q
                         net (fo=2, routed)           0.157     1.799    jp/black_cactus
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.045     1.844 r  jp/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    next_state[1]
    SLICE_X6Y6           FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  state_reg[1]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.120     1.633    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y11    clk_div_2/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y11    clk_div_2/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y12    clk_div_22/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y14    clk_div_22/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y14    clk_div_22/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y15    clk_div_22/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y15    clk_div_22/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y15    clk_div_22/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y15    clk_div_22/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    clk_div_2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    clk_div_2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   ct/cactus_position_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   ct/cactus_position_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   ct/cactus_position_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   ct/cactus_position_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    clk_div_2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    clk_div_2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    clk_div_22/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y15    clk_div_22/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    clk_div_22/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    clk_div_22/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y15    clk_div_22/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y15    clk_div_22/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y15    clk_div_22/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y15    clk_div_22/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    clk_div_22/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    clk_div_22/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    clk_div_22/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    clk_div_22/count_reg[7]/C



