Authentication-Results: smtp.subspace.kernel.org; arc=pass header.oldest-pass=0 smtp.remote-ip=74.125.224.49
ARC-Seal: i=2; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=pass;
	t=1794649484;
	b=Pj0tRIVJ6YOfn7b4dVMUYXrhMkoH0Glkx6MV7/K0zF/Bgw8QxlX64S5PUqJSN9XPuWh5
	 CAEn1pd0TK9iGv9GuEaHGtCAulnzr/uTWTdzv4i87Ew9/qRp6Nz2PH8siqCkUCjUB9e1F
	 NpXfO1it1i+6eteRO1s4jeRNVTT88+gZfAFrhI4OjDjn1yF7MC7CPAw/+fD1zLhtWlv9y
	 8S1z242J8Pa3E8hr6kXs6w/C8moydp+jQMHwMXT1YdlZz0IC91+IqBzR3mrDRiWolH4UM
	 TOvNcBLEmeGKJ6+1/SIaXi/BA4b8xrnLB6a2qMe5l4epnrviA3jkbesnWgkQpjZlTBA==
ARC-Message-Signature: i=2; d=subspace.kernel.org; s=arc20261015;
	a=rsa-sha256; c=relaxed/relaxed; t=1794649484;
	h=DMARC-Filter:Received:DKIM-Signature:X-Google-DKIM-Signature:
	 X-Forwarded-Encrypted:X-Gm-Message-State:X-Gm-Gg:X-Received:
	 MIME-Version:References:In-Reply-To:From:Date:X-Gm-Features:
	 Message-ID:Subject:To:Cc:Content-Type:Content-Transfer-Encoding;
	bh=pmDHDvY7gZGPLLtAXPXFD8B9kxO66ZPkJvH1CNhHSJg=;
	b=1Xa00sOsikhGlatLTDLI5EViF6gca0VVAZsDhwGmP7r6c3JACuxeZcoIKT5sFhQpN8CL
	 SEezKOjBxD38r0RKpQ1ZjErov5P98ko9JTpcuw8ZubrTKZi8g336V7b19P6QG79C1Urgo
	 0ZdWrJaFJStB1j3SfxGEMPUlabMBN2jGfkeuFK7MgPl8fTt0j5jV3NPrOBFB6OkOTlZ7w
	 EWjadkYUH1ALAx1v+AQJKbW6vN0dXrFJ9r7bd1HBRTRKYDVu1DT0f2A7TBUjmFSq2pGB/
	 LSdUwTfc2ZkBbxKjTLMV+SW2C8ETkKbaZG69SNlsVv5hJFgAtkltbHq/1Kppx9WzN2w==
ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; 
	dmarc=pass header.from=gmail.com;
	spf=pass smtp.mailfrom=gmail.com;
	dkim=pass header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=PuefIOqp;
	arc=pass header.oldest-pass=0 smtp.remote-ip=74.125.224.49
Received: from mail-yx1-f49.google.com (mail-yx1-f49.google.com [74.125.224.49])
	(using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)
	 key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256)
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 23238606A329
	for <linux-kernel@vger.kernel.org>; Sat, 14 Nov 2026 09:44:42 +0000 (UTC)
DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org 23238606A329
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=PuefIOqp
Received: by mail-yx1-f49.google.com with SMTP id 956f58d0204a3-67c6a0abc2eso2049021d50.0
        for <linux-kernel@vger.kernel.org>; Sat, 14 Nov 2026 01:44:42 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1794649482; cv=none;
        d=google.com; s=arc-20260327;
        b=h39smekbek9Wa7IMmbXYxBugWRmIZQ5qapK5x0kqKeZI0ZyMkJgtFCYc9XrSclzxGf
         3SvV5OP8NGGIyhhvmxcUf+QM77tGJDxl76EcqRvuND1k/aAKvz+uu/yJot7VNWKV7vSZ
         0iDZXM21oWfudWqvugFmgiB+5ndcKShoLknxQDfzinGMxD1RaMu0izWldFTR9S16tupW
         yVwEEiV89jsB/ZHddafAo0OwPJmZseCjbG/eWy2c+ovF7rXJkLvoCMyOM2vlo1tUWfLf
         zO+5w6ZizcwomXo7HwS35nFZEfdKAaLgJvHww4GTT6k0Lt06Yx8Wqw5Apiu9F6SIlmZE
         m5KA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20260327;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:dkim-signature;
        bh=pmDHDvY7gZGPLLtAXPXFD8B9kxO66ZPkJvH1CNhHSJg=;
        fh=59fXGLRtG2ZhvlLUoBdSDwBdPRFh5L45wAnpqJS2TG0=;
        b=oz4Y8cNLlbNT+g/S1lT+O7JBWGuCeNvhXuWijGN6nv9Scjkbj8rxxXHwgXjqjoXiio
         S42dQuN5/9IALErFxodP9twNkpCgRrxBXcIV1hYsGXpjhqDFLL+ryUApJT/gILREdHOG
         8jn/3dCjnPxIZVmh2Y9+qxJvVEkRjxIJHYsOQXSDPXvbB/BSkkS5/DQIyraPmXYnnFv8
         FvmNo2hX2kMcXMol0T/tVvu0xXMW5JaQ+GBaqV1UjJ6zkkIbfbWzz+vQ+21WhUB/ogFG
         pOwAiL3Q+SuTr3ISfuAJzZhpH+XSwPyAIKVNyYdX2qJciBh6t6iX5Jh5YG/3Wx9iz0cC
         ctLQ==;
        darn=vger.kernel.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20260707; t=1794649482; x=1795254282; darn=vger.kernel.org;
        h=content-transfer-encoding:content-type:cc:to:subject:message-id
         :date:from:in-reply-to:references:mime-version:from:to:cc:subject
         :date:message-id:reply-to:content-type;
        bh=pmDHDvY7gZGPLLtAXPXFD8B9kxO66ZPkJvH1CNhHSJg=;
        b=PuefIOqpfdsFpL0XpZxGCQ+43XHfYnM27zQSwPy231Fo7LJLW0IVyiYDHGR0zXU9DG
         +sQD0TVWFn6lPkT8yW1VUDumboWsP9UfnETVieX0itx/I1FxJxgclqZtEJpcgOMH+8sc
         xzVFnre6UDKHyxeSNCnZy7H9nkJ0EEEAF189Wk3QxB4w/pMyjqmc5vKHVRnJpXuVO/gT
         dHbr40+8zz3cyz0j7Ry7A6888WTSkcI5f3sqQ8v9R2P3rKbEB2xOM5+zwejXXyd5UcgT
         1Rtl/MfJvVjZ9QLOn46T7g6NJo/Iamb7G0W4rERbkDJHEPacv537dy0lVNIObiqdTbWi
         Y6KA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20260707; t=1794649482; x=1795254282;
        h=content-transfer-encoding:content-type:cc:to:subject:message-id
         :date:from:in-reply-to:references:mime-version:x-gm-gg
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to
         :content-type;
        bh=pmDHDvY7gZGPLLtAXPXFD8B9kxO66ZPkJvH1CNhHSJg=;
        b=Np5PSrqDC9Z3dhODr8ekkcFRU0ErmfpQM4xIpt2tmWnQ/casGuKHe4Djj8kPzQeCj1
         /8hy2/zyvDQxw7aOUfKMmP6JuigRhoRxVOdlnVwnSIdieUgWlQdLDktFO47uX/6v70zs
         pLneOlK/Alzsc4bKUrmUDuXQ9A4Z4ACxZqQpS+EMQq+iFQanS30CiRXV/oKXyvLej8/i
         x3ekTQutNDBRnYT/OyQPr9LwxVKa0Uk1Dzk0r4sjjA0xqI2k7ZE1bNCrEseYOpMx3lwX
         Dmr30OsczBxQ5ZXP3Vjbt6C0bn0yLZo7QEAEQLYC4N+Q3LNVWTwm+JRBdiUCwUcIGZSD
         ZOsw==
X-Forwarded-Encrypted: i=1; AL+hErHqCijTKnb2x0N+0032TnVPKHPaH4u7p/pDJGOKhFjh9V0DgPDnOfhbxWYblAQrmFxqmyk+XChWxyXi/gM=@vger.kernel.org
X-Gm-Message-State: APuU4Z/cZvcWiw3pnerBUOJXAZg5/Govkt3HZ+bwZ0nUCsoTwPaBgtfe
	2/Kdqgh/+G2byL2WE+dg+TK7qH5itj5xxNHUzORtDqxCjryAkHNJ7tUuYrWNSdGuzl4IcAFVJyz
	darQpq2nOhwcWUn53FYdUbqR1mAPd1Lg=
X-Gm-Gg: AYBFou2STy/ysH4jcyrmlsinIeYEg10JxMmkiPgNs9KWbbcBoVobOGWLVmgoESf5bbz
	zZGdgSddeoTyWiNwHKpUVctP9f3JWDu8nPEjyuZUxAGPh/jmsCKYAoO956r3bAWvn89YbU6/eJh
	VI6sE/GRiKLg8uiH8EPXJzVug0Zg0Lrb5j68xl+3noFwfRXTthpZs8AWSvoMpZzZ+CpWwRb3RNb
	5SWYg8ZGmLCyyStTvDkGhkhive2k3mt1Lmbt4vPf4bgsoxODZGR6L0pIybTenPfqWh7tpzReyWl
	N3ejMjWpRKY+lbdbY3kItEOnxp+GWEYJ0bxK5ZW0dj0+TfsOK3uUEMCtay7EmI2TovREzUwIntO
	RBgtzPRsMnWlCvQFcOsv7gDkQOHtrk6EHEiKz
X-Received: by 2002:a05:690e:128a:b0:67c:6d5c:1a1 with SMTP id
 956f58d0204a3-67d895e4447mr3200403d50.22.1794649481914; Sat, 14 Nov 2026
 01:44:41 -0800 (PST)
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Post: <mailto:linux-kernel@vger.kernel.org>
List-Help: <mailto:linux-kernel+help@vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
List-Owner: <mailto:linux-kernel+owner@vger.kernel.org>
Precedence: list
MIME-Version: 1.0
References: <20261019-tlb_tracepoint-v7-1-4cc3e99d387a@gmail.com>
 <atbBHT6vY5we4YpE@xhacker> <CALsPMBP6pZAWz=sKhmVWbHPsBL5OLm_YOca8Y1pnK9QvU9NSqw@mail.gmail.com>
In-Reply-To: <CALsPMBP6pZAWz=sKhmVWbHPsBL5OLm_YOca8Y1pnK9QvU9NSqw@mail.gmail.com>
From: Roman Storozhenko <romeusmeister@gmail.com>
Date: Sat, 14 Nov 2026 10:44:30 +0100
X-Gm-Features: AclHuK_02BSdru3UM2r0WtfUPnD-oO21CCQHd6aLjV4LPLmlLh2fHdNzS9o7KyI
Message-ID: <CALsPMBNOjzZc4LDud+FfhRyebfdg2KJhKR9a5htzVfaVvfxzTw@mail.gmail.com>
Subject: Re: [PATCH v7] riscv: mm: Trace TLB flush requests
To: Jisheng Zhang <jszhang@kernel.org>
Cc: Paul Walmsley <pjw@kernel.org>, Palmer Dabbelt <palmer@dabbelt.com>, 
	Albert Ou <aou@eecs.berkeley.edu>, Alexandre Ghiti <alex@ghiti.fr>, 
	Steven Rostedt <rostedt@goodmis.org>, Masami Hiramatsu <mhiramat@kernel.org>, 
	Mathieu Desnoyers <mathieu.desnoyers@efficios.com>, 
	=?UTF-8?B?UmFkaW0gS3LEjW3DocWZ?= <rkrcmar@ventanamicro.com>, 
	linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, 
	linux-trace-kernel@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

Hi,

I'd like to follow up on this patch, as it has been a few weeks
since v7 was submitted.

The patch has gone through several revisions, incorporating
review feedback and additional testing.

I'd appreciate a review from the RISC-V maintainers and any
feedback on what might still need to be addressed to move it
forward.

Thanks,
Roman

On Tue, Oct 20, 2026 at 2:52=E2=80=AFPM Roman Storozhenko
<romeusmeister@gmail.com> wrote:
>
> On Tue, Oct 20, 2026 at 3:37=E2=80=AFAM Jisheng Zhang <jszhang@kernel.org=
> wrote:
> >
> > On Mon, Oct 19, 2026 at 07:20:51PM +0200, Roman 'Hedin' Storozhenko wro=
te:
> > > Make RISC-V TLB flush requests observable together with the
> > > architecture-specific context available when the request reaches
> > > the RISC-V implementation.
> > >
> > > The generic tlb:tlb_flush event provides reason and page-count
> > > information. At the RISC-V implementation level, additional
> > > context is available, including the invalidation range and stride,
> > > ASID, target CPU mask, and invalidation scope.
> > >
> > > This context is useful for debugging and workload analysis. The
> > > target CPU mask shows the address-space CPU footprint involved in
> > > an invalidation, while range and stride distinguish requests at
> > > different mapping granularities. The ASID and scope help correlate
> > > requests with MM, scheduler, IPI, and firmware activity.
> >
> > Hi Roman,
> >
> > no doubt the info is useful. But as commented in v2, the problem
> > is whether the information can only be gotten with tracepoints,
> > if no(I believe no, because the info exported by this patch are
> > all function parameters now), what't the benefit of it over kprobe
> > or function trace given the non-trivial tracepoint overhead on riscv
> > platforms until gcc14, and we still dunno whether newer gcc has
> > improved the situation or not.
> >
> > So I prefer not adding this tracepoint. But let's wait for riscv
> > maintainers decision.
> >
> > Thanks
>
> Hi Jisheng,
>
> Thanks for your feedback.
>
> I agree that much of this information can be obtained using
> kprobes or function tracing. However, I don't think that
> availability through dynamic instrumentation makes a dedicated
> tracepoint unnecessary. The same argument could be made about
> many existing kernel tracepoints.
>
> The main benefit here is not access to individual function
> parameters, but exposing a well-defined semantic event: a TLB
> invalidation request, including its scope and target CPUs,
> before it is dispatched.
>
> Reconstructing this information using kprobes requires knowledge
> of the current implementation, function signatures, and how
> different parameters relate to the invalidation scope. Such
> instrumentation can become fragile as the implementation evolves.
>
> A dedicated tracepoint provides a consistent interface that
> can be consumed directly by tools such as trace-cmd, perf,
> and BPF, without requiring users to reconstruct the request
> semantics from implementation details.
>
> Regarding overhead, I agree that it matters, particularly when
> tracing is disabled. However, I think we should distinguish
> the usefulness of the tracing interface from compiler-specific
> code generation issues. The latter can be improved independently
> and should not necessarily determine whether the former is worth
> providing.
>
> If there is still significant overhead with current compilers,
> I think it would be useful to quantify it rather than assume
> it is a permanent limitation.
>
> I believe the semantic observability provided by this tracepoint
> justifies its inclusion, but I agree that the final decision
> belongs to the RISC-V maintainers.
>
> Regards,
> Roman
>
> > >
> > > Add riscv_tlb:riscv_tlb_flush_request in flush_tlb_all() and
> > > __flush_tlb_range(). Record start, size, stride, ASID (or the
> > > no-ASID sentinel), whether an mm is associated with the request,
> > > the target CPU mask and its weight, and the derived scope.
> > >
> > > Record the complete target mask because CPU identity cannot be
> > > reconstructed from a count. Calculate its weight from the recorded
> > > bitmap so both fields agree even if mm_cpumask() changes during
> > > recording.
> > >
> > > The event describes an invalidation request before dispatch. It
> > > does not report whether a remote flush uses SBI RFENCE or Linux
> > > cross-CPU coordination, since that choice is effectively established
> > > during initialization rather than made for each request.
> > >
> > > The address field (start) may contain kernel virtual addresses
> > > for flushes involving kernel mappings. Require perf tracepoint
> > > permissions even for counting-only events, since perf filters
> > > could otherwise reveal address information through event counts.
> > >
> > > Tested on QEMU virt with OpenSBI using local and shared-mm
> > > mprotect()/munmap() workloads, exercising single, range, and
> > > address-space invalidations. A MADV_PAGEOUT reclaim workload
> > > exercised global flushes. All four scope values were observed.
> > >
> > > Confirmed that trace-cmd records the event and that perf can count
> > > it with sufficient privileges. With perf_event_paranoid=3D0,
> > > unprivileged attempts to count the event using perf were denied,
> > > as intended.
> > >
> > > Tested local and shared-mm invalidations with
> > > CONFIG_UBSAN_ALIGNMENT=3Dy on QEMU virt without tracepoint-related
> > > alignment warnings.
> > >
> > > Built with and without CONFIG_PERF_EVENTS.
> > >
> > > Signed-off-by: Roman 'Hedin' Storozhenko <romeusmeister@gmail.com>
> > > ---
> > > Add a RISC-V tracepoint for observing TLB invalidation requests
> > > before they are dispatched by the architecture-specific
> > > implementation.
> > >
> > > The generic tlb:tlb_flush event describes TLB flush activity using
> > > reason and page-count information. The RISC-V event records
> > > additional context, including the invalidation range and stride,
> > > ASID, target CPU mask and its weight, and derived request scope.
> > >
> > > This context helps correlate TLB invalidation activity with MM,
> > > scheduler, IPI, and firmware activity. The event describes the
> > > request rather than the execution backend. SBI RFENCE versus Linux
> > > cross-CPU coordination is effectively determined at initialization
> > > rather than selected independently for each request.
> > >
> > > The target CPU mask weight is derived from the recorded bitmap to
> > > keep both fields consistent under concurrent mm_cpumask() updates.
> > > Since the address field (start) may contain kernel virtual
> > > addresses, the event requires perf tracepoint permissions even
> > > for counting-only access.
> > >
> > > Tested on QEMU virt with OpenSBI using local and shared-mm
> > > mprotect()/munmap() workloads. A MADV_PAGEOUT reclaim workload
> > > on QEMU virt with APLIC+IMSIC exercised global flushes. All four
> > > scope values -- single, range, address-space, and all -- were
> > > observed.
> > >
> > > Confirmed trace-cmd recording and privileged perf counting.
> > > With perf_event_paranoid=3D0, unprivileged attempts to count the
> > > event using perf were denied, as intended. The kernel was built
> > > with and without CONFIG_PERF_EVENTS.
> > >
> > > Tested local and shared-mm invalidations with
> > > CONFIG_UBSAN_ALIGNMENT=3Dy on QEMU virt without tracepoint-related
> > > alignment warnings.
> > > ---
> > > Changes in v7:
> > > - Rename the tracepoint header to asm/tlb_trace.h to make its
> > >   purpose explicit, as suggested by Steven Rostedt.
> > > - Link to v6: https://lore.kernel.org/r/20261018-tlb_tracepoint-v6-1-=
14476427870f@gmail.com
> > >
> > > Changes in v6:
> > > - Change the scope field from u8 to u32 to ensure the dynamic
> > >   CPU mask is properly aligned for bitmap operations.
> > > - Verify local and shared-mm TLB flush tracing with
> > >   CONFIG_UBSAN_ALIGNMENT=3Dy on QEMU virt.
> > > - Link to v5: https://lore.kernel.org/r/20261017-tlb_tracepoint-v5-1-=
256fb5393a7f@gmail.com
> > >
> > > Changes in v5:
> > > - Move the architecture-specific trace event definition under
> > >   arch/riscv/, as requested by Steven Rostedt.
> > > - Calculate target_mask_weight from the recorded CPU mask to
> > >   keep both fields consistent under concurrent updates.
> > > - Require perf tracepoint permissions for counting-only access,
> > >   since the event may expose kernel virtual addresses.
> > > - Link to v4: https://lore.kernel.org/r/20261015-tlb_tracepoint-v4-1-=
f238a2bd8f7e@gmail.com
> > >
> > > Changes in v4:
> > > - Drop unrelated whitespace-only changes in arch/riscv/mm/tlbflush.c.
> > > - Link to v3: https://lore.kernel.org/all/20261015-tlb_tracepoint-v3-=
1-eef305a3bb63@gmail.com/
> > >
> > > Changes in v3:
> > > - Rebase on current RISC-V for-next.
> > > - Thanks to Jisheng Zhang for pointing out that SBI RFENCE versus Lin=
ux
> > >   cross-CPU coordination is effectively a system-wide choice establis=
hed
> > >   during initialization rather than a per-request decision.
> > > - Drop the local/SBI RFENCE/cross-CPU path field.
> > > - Rename the event from riscv_tlb_flush_path to
> > >   riscv_tlb_flush_request and refocus it on the semantic TLB
> > >   invalidation request.
> > > - Emit one request event independently of the mechanism subsequently
> > >   used to perform the invalidation.
> > > - Address checkpatch.pl --strict alignment issues.
> > > - Link to v2: https://lore.kernel.org/r/20260830-tlb_tracepoint-v2-1-=
e3c88c24df5b@gmail.com
> > >
> > > Changes in v2:
> > > - Use trace_call__riscv_tlb_flush_path() after the explicit
> > >   trace_riscv_tlb_flush_path_enabled() check to avoid a second
> > >   tracepoint static-key test, as suggested by Steven Rostedt.
> > > - Link to v1: https://lore.kernel.org/r/20260829-tlb_tracepoint-v1-1-=
dfdaede7e741@gmail.com
> > > ---
> > >  arch/riscv/include/asm/tlb_trace.h | 103 +++++++++++++++++++++++++++=
++++++++++
> > >  arch/riscv/mm/tlbflush.c           |  45 ++++++++++++++--
> > >  2 files changed, 144 insertions(+), 4 deletions(-)
> > >
> > > diff --git a/arch/riscv/include/asm/tlb_trace.h b/arch/riscv/include/=
asm/tlb_trace.h
> > > new file mode 100644
> > > index 000000000000..60b48eb0d355
> > > --- /dev/null
> > > +++ b/arch/riscv/include/asm/tlb_trace.h
> > > @@ -0,0 +1,103 @@
> > > +/* SPDX-License-Identifier: GPL-2.0 */
> > > +#undef TRACE_SYSTEM
> > > +#define TRACE_SYSTEM riscv_tlb
> > > +
> > > +#if !defined(_TRACE_RISCV_TLB_TRACE_H) || defined(TRACE_HEADER_MULTI=
_READ)
> > > +#define _TRACE_RISCV_TLB_TRACE_H
> > > +
> > > +#include <linux/cpumask.h>
> > > +#include <linux/tracepoint.h>
> > > +#include <linux/perf_event.h>
> > > +
> > > +#ifndef _TRACE_RISCV_TLB_ENUMS
> > > +#define _TRACE_RISCV_TLB_ENUMS
> > > +
> > > +enum riscv_tlb_flush_scope {
> > > +     RISCV_TLB_FLUSH_SCOPE_SINGLE,
> > > +     RISCV_TLB_FLUSH_SCOPE_RANGE,
> > > +     RISCV_TLB_FLUSH_SCOPE_ADDRESS_SPACE,
> > > +     RISCV_TLB_FLUSH_SCOPE_ALL,
> > > +};
> > > +
> > > +#endif /* _TRACE_RISCV_TLB_ENUMS */
> > > +
> > > +TRACE_DEFINE_ENUM(RISCV_TLB_FLUSH_SCOPE_SINGLE);
> > > +TRACE_DEFINE_ENUM(RISCV_TLB_FLUSH_SCOPE_RANGE);
> > > +TRACE_DEFINE_ENUM(RISCV_TLB_FLUSH_SCOPE_ADDRESS_SPACE);
> > > +TRACE_DEFINE_ENUM(RISCV_TLB_FLUSH_SCOPE_ALL);
> > > +
> > > +#define show_riscv_tlb_flush_scope(scope) \
> > > +     __print_symbolic(scope, \
> > > +             { RISCV_TLB_FLUSH_SCOPE_SINGLE,        "single" }, \
> > > +             { RISCV_TLB_FLUSH_SCOPE_RANGE,         "range" }, \
> > > +             { RISCV_TLB_FLUSH_SCOPE_ADDRESS_SPACE, "address-space" =
}, \
> > > +             { RISCV_TLB_FLUSH_SCOPE_ALL,           "all" })
> > > +
> > > +/*
> > > + * Record the invalidation request received by the RISC-V architectu=
re code
> > > + *
> > > + * The target CPU mask represents the CPUs Linux intends to cover fo=
r the
> > > + * request. It can be correlated with per-CPU activity, but does not=
 describe
> > > + * which harts ultimately performed an invalidation.
> > > + *
> > > + * The ASID is hardware-visible and may be reused. It must not be tr=
eated as a
> > > + * persistent identifier for an mm.
> > > + *
> > > + * The stride describes the invalidation granularity supplied to the=
 RISC-V
> > > + * implementation.
> > > + *
> > > + * The event records the invalidation request before it is dispatche=
d. It does
> > > + * not describe the mechanism used to execute the request.
> > > + *
> > > + */
> > > +TRACE_EVENT(riscv_tlb_flush_request,
> > > +         TP_PROTO(unsigned long start, unsigned long size,
> > > +                  unsigned long stride, unsigned long asid, bool has=
_mm,
> > > +                  const struct cpumask *cmask,
> > > +                  enum riscv_tlb_flush_scope scope),
> > > +
> > > +     TP_ARGS(start, size, stride, asid, has_mm, cmask, scope),
> > > +
> > > +     TP_STRUCT__entry(__field(unsigned long, start)
> > > +             __field(unsigned long, size)
> > > +             __field(unsigned long, stride)
> > > +             __field(unsigned long, asid)
> > > +             __field(bool, has_mm)
> > > +             __field(unsigned int, target_mask_weight)
> > > +             __cpumask(target_cpus)
> > > +             __field(u32, scope)
> > > +     ),
> > > +
> > > +     TP_fast_assign(__entry->start =3D start;
> > > +             __entry->size =3D size;
> > > +             __entry->stride =3D stride;
> > > +             __entry->asid =3D asid;
> > > +             __entry->has_mm =3D has_mm;
> > > +             __assign_cpumask(target_cpus, cpumask_bits(cmask));
> > > +             __entry->target_mask_weight =3D cpumask_weight((const s=
truct cpumask *)
> > > +                                                  __get_cpumask(targ=
et_cpus));
> > > +             __entry->scope =3D scope;
> > > +     ),
> > > +
> > > +     TP_printk("start=3D%#lx size=3D%#lx stride=3D%#lx asid=3D%#lx h=
as_mm=3D%d target_mask_weight=3D%u target_cpus=3D%s scope=3D%s",
> > > +               __entry->start, __entry->size, __entry->stride,
> > > +               __entry->asid, __entry->has_mm,
> > > +               __entry->target_mask_weight, __get_cpumask(target_cpu=
s),
> > > +               show_riscv_tlb_flush_scope(__entry->scope))
> > > +);
> > > +
> > > +#ifdef CONFIG_PERF_EVENTS
> > > +TRACE_EVENT_PERF_PERM(riscv_tlb_flush_request,
> > > +                   perf_allow_tracepoint());
> > > +#endif
> > > +
> > > +#endif /* _TRACE_RISCV_TLB_TRACE_H */
> > > +
> > > +#undef TRACE_INCLUDE_PATH
> > > +#undef TRACE_INCLUDE_FILE
> > > +
> > > +#define TRACE_INCLUDE_PATH asm
> > > +#define TRACE_INCLUDE_FILE tlb_trace
> > > +
> > > +/* This part must be outside protection. */
> > > +#include <trace/define_trace.h>
> > > diff --git a/arch/riscv/mm/tlbflush.c b/arch/riscv/mm/tlbflush.c
> > > index 962db300a166..9dcb07fb3ac0 100644
> > > --- a/arch/riscv/mm/tlbflush.c
> > > +++ b/arch/riscv/mm/tlbflush.c
> > > @@ -9,6 +9,9 @@
> > >  #include <asm/mmu_context.h>
> > >  #include <asm/cpufeature.h>
> > >
> > > +#define CREATE_TRACE_POINTS
> > > +#include <asm/tlb_trace.h>
> > > +
> > >  #define has_svinval()        riscv_has_extension_unlikely(RISCV_ISA_=
EXT_SVINVAL)
> > >
> > >  /*
> > > @@ -63,6 +66,32 @@ void local_flush_tlb_kernel_range(unsigned long st=
art, unsigned long end)
> > >       local_flush_tlb_range_asid(start, end - start, PAGE_SIZE, FLUSH=
_TLB_NO_ASID);
> > >  }
> > >
> > > +static enum riscv_tlb_flush_scope
> > > +riscv_tlb_get_flush_scope(unsigned long size, unsigned long stride, =
bool has_mm)
> > > +{
> > > +     if (size =3D=3D FLUSH_TLB_MAX_SIZE)
> > > +             return has_mm ? RISCV_TLB_FLUSH_SCOPE_ADDRESS_SPACE :
> > > +                     RISCV_TLB_FLUSH_SCOPE_ALL;
> > > +
> > > +     return size <=3D stride ? RISCV_TLB_FLUSH_SCOPE_SINGLE :
> > > +             RISCV_TLB_FLUSH_SCOPE_RANGE;
> > > +}
> > > +
> > > +static __always_inline void
> > > +riscv_tlb_trace_flush_request(const struct cpumask *cmask, unsigned =
long start,
> > > +                           unsigned long size, unsigned long stride,
> > > +                           unsigned long asid, bool has_mm)
> > > +{
> > > +     enum riscv_tlb_flush_scope scope;
> > > +
> > > +     if (!trace_riscv_tlb_flush_request_enabled())
> > > +             return;
> > > +
> > > +     scope =3D riscv_tlb_get_flush_scope(size, stride, has_mm);
> > > +     trace_call__riscv_tlb_flush_request(start, size, stride, asid, =
has_mm,
> > > +                                         cmask, scope);
> > > +}
> > > +
> > >  static void __ipi_flush_tlb_all(void *info)
> > >  {
> > >       local_flush_tlb_all();
> > > @@ -70,12 +99,18 @@ static void __ipi_flush_tlb_all(void *info)
> > >
> > >  void flush_tlb_all(void)
> > >  {
> > > -     if (num_online_cpus() < 2)
> > > +     riscv_tlb_trace_flush_request(cpu_online_mask, 0,
> > > +                                   FLUSH_TLB_MAX_SIZE, 0,
> > > +                                   FLUSH_TLB_NO_ASID, false);
> > > +
> > > +     if (num_online_cpus() < 2) {
> > >               local_flush_tlb_all();
> > > -     else if (riscv_use_sbi_for_rfence())
> > > -             sbi_remote_sfence_vma_asid(NULL, 0, FLUSH_TLB_MAX_SIZE,=
 FLUSH_TLB_NO_ASID);
> > > -     else
> > > +     } else if (riscv_use_sbi_for_rfence()) {
> > > +             sbi_remote_sfence_vma_asid(NULL, 0, FLUSH_TLB_MAX_SIZE,
> > > +                                        FLUSH_TLB_NO_ASID);
> > > +     } else {
> > >               on_each_cpu(__ipi_flush_tlb_all, NULL, 1);
> > > +     }
> > >  }
> > >
> > >  struct flush_tlb_range_data {
> > > @@ -105,6 +140,8 @@ static void __flush_tlb_range(struct mm_struct *m=
m,
> > >
> > >       cpu =3D get_cpu();
> > >
> > > +     riscv_tlb_trace_flush_request(cmask, start, size, stride, asid,=
 !!mm);
> > > +
> > >       /* Check if the TLB flush needs to be sent to other CPUs. */
> > >       if (cpumask_any_but(cmask, cpu) >=3D nr_cpu_ids) {
> > >               local_flush_tlb_range_asid(start, size, stride, asid);
> > >
> > > ---
> > > base-commit: a5ae1bf65cee84bcc121d659e7e22a767853f5f5
> > > change-id: 20260829-tlb_tracepoint-844105ab5092
> > >
> > > Best regards,
> > > --
> > > Roman 'Hedin' Storozhenko <romeusmeister@gmail.com>
> > >
>
>
>
> --
> Kind regards,
> Roman 'Hedin' Storozhenko



--=20
Kind regards,
Roman 'Hedin' Storozhenko
