Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  9 07:53:05 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_hand_signal_control_sets_placed.rpt
| Design       : top_hand_signal
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              94 |           36 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             100 |           38 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                       Clock Signal                      |                         Enable Signal                        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  tick                                                   |                                                              |                  |                1 |              1 |         1.00 |
|  tick                                                   | u_SCCB_core/U_SCCB/scl_reg_i_1_n_0                           | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                          | u_SCCB_core/U_btn_detector/tick_reg_n_0                      | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                          |                                                              |                  |                2 |              3 |         1.50 |
|  tick                                                   | u_SCCB_core/U_SCCB/state[3]_i_1_n_0                          | reset_IBUF       |                2 |              4 |         2.00 |
|  tick                                                   | u_SCCB_core/U_SCCB_Controller/FSM_onehot_state[3]_i_1_n_0    | reset_IBUF       |                2 |              4 |         2.00 |
|  ov7670_pclk_IBUF_BUFG                                  | u_OV7670_VGA_Display/U_OV7670_MemController/pix_data[7]      | reset_IBUF       |                4 |              5 |         1.25 |
|  ov7670_pclk_IBUF_BUFG                                  | u_OV7670_VGA_Display/U_OV7670_MemController/pix_data[15]     | reset_IBUF       |                5 |              7 |         1.40 |
|  tick                                                   | u_SCCB_core/U_SCCB_Controller/wait_count_0                   | reset_IBUF       |                2 |              7 |         3.50 |
|  ov7670_pclk_IBUF_BUFG                                  | u_OV7670_VGA_Display/U_OV7670_MemController/v_counter0       | reset_IBUF       |                3 |              8 |         2.67 |
|  tick                                                   | u_SCCB_core/U_SCCB_Controller/rom_addr_1                     | reset_IBUF       |                4 |              8 |         2.00 |
|  tick                                                   |                                                              | reset_IBUF       |                4 |              9 |         2.25 |
|  u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/CLK |                                                              | reset_IBUF       |                5 |             10 |         2.00 |
|  u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/CLK | u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/v_counter | reset_IBUF       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                          | u_SCCB_core/U_btn_detector/start_reg_i_1_n_0                 | reset_IBUF       |                3 |             12 |         4.00 |
|  tick                                                   | u_SCCB_core/U_SCCB_Controller/FSM_onehot_state_reg_n_0_[1]   | reset_IBUF       |                3 |             16 |         5.33 |
|  ov7670_pclk_IBUF_BUFG                                  |                                                              | reset_IBUF       |                7 |             17 |         2.43 |
|  tick                                                   | u_SCCB_core/U_SCCB/shifter[17]_i_1_n_0                       | reset_IBUF       |                4 |             17 |         4.25 |
|  clk_IBUF_BUFG                                          |                                                              | reset_IBUF       |               20 |             58 |         2.90 |
+---------------------------------------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+


