$date
	Sun Oct 23 09:50:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#514970
b10100 &
b10100 %
1$
b10100 !
1"
#514971
0"
#514974
b1010 &
b1010 %
#514978
b101 &
b101 %
#514982
b10000 &
b10000 %
#514986
b1000 &
b1000 %
#514990
b100 &
b100 %
#514994
b10 &
b10 %
#514998
b1 &
1#
b1 %
#515002
b0 &
b0 %
0#
0$
#1533851
b11101 !
1"
#1533854
b11101 &
b11101 %
1$
#1533855
0"
#1533858
b1011000 &
b1011000 %
#1533862
b101100 &
b101100 %
#1533866
b10110 &
b10110 %
#1533870
b1011 &
b1011 %
#1533874
b100010 &
b100010 %
#1533878
b10001 &
b10001 %
#1533882
b110100 &
b110100 %
#1533886
b11010 &
b11010 %
#1533890
b1101 &
b1101 %
#1533894
b101000 &
b101000 %
#1533898
b10100 &
b10100 %
#1533902
b1010 &
b1010 %
#1533906
b101 &
b101 %
#1533910
b10000 &
b10000 %
#1533914
b1000 &
b1000 %
#1533918
b100 &
b100 %
#1533922
b10 &
b10 %
#1533926
b1 &
1#
b1 %
#1533930
b0 &
b0 %
0#
0$
#2522794
b1010 &
b1010 %
1$
b1010 !
1"
#2522795
0"
#2522798
b101 &
b101 %
#2522802
b10000 &
b10000 %
#2522806
b1000 &
b1000 %
#2522810
b100 &
b100 %
#2522814
b10 &
b10 %
#2522818
b1 &
b1 %
1#
#2522822
b0 &
0#
b0 %
0$
#4500012
