
Bai7_TouchScreen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce64  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000034ac  0800cff4  0800cff4  0001cff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080104a0  080104a0  000300e4  2**0
                  CONTENTS
  4 .ARM          00000008  080104a0  080104a0  000204a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080104a8  080104a8  000300e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080104a8  080104a8  000204a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080104ac  080104ac  000204ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e4  20000000  080104b0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000300e4  2**0
                  CONTENTS
 10 .bss          00000db4  200000e4  200000e4  000300e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000e98  20000e98  000300e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000300e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029733  00000000  00000000  00030114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000053d4  00000000  00000000  00059847  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019c0  00000000  00000000  0005ec20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001790  00000000  00000000  000605e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002930a  00000000  00000000  00061d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025131  00000000  00000000  0008b07a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2221  00000000  00000000  000b01ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001923cc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000075cc  00000000  00000000  00192420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e4 	.word	0x200000e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cfdc 	.word	0x0800cfdc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000e8 	.word	0x200000e8
 80001cc:	0800cfdc 	.word	0x0800cfdc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2uiz>:
 8000b48:	004a      	lsls	r2, r1, #1
 8000b4a:	d211      	bcs.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d211      	bcs.n	8000b76 <__aeabi_d2uiz+0x2e>
 8000b52:	d50d      	bpl.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d40e      	bmi.n	8000b7c <__aeabi_d2uiz+0x34>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_d2uiz+0x3a>
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0000 	mov.w	r0, #0
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_uldivmod>:
 8000b88:	b953      	cbnz	r3, 8000ba0 <__aeabi_uldivmod+0x18>
 8000b8a:	b94a      	cbnz	r2, 8000ba0 <__aeabi_uldivmod+0x18>
 8000b8c:	2900      	cmp	r1, #0
 8000b8e:	bf08      	it	eq
 8000b90:	2800      	cmpeq	r0, #0
 8000b92:	bf1c      	itt	ne
 8000b94:	f04f 31ff 	movne.w	r1, #4294967295
 8000b98:	f04f 30ff 	movne.w	r0, #4294967295
 8000b9c:	f000 b96e 	b.w	8000e7c <__aeabi_idiv0>
 8000ba0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba8:	f000 f806 	bl	8000bb8 <__udivmoddi4>
 8000bac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb4:	b004      	add	sp, #16
 8000bb6:	4770      	bx	lr

08000bb8 <__udivmoddi4>:
 8000bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bbc:	9d08      	ldr	r5, [sp, #32]
 8000bbe:	4604      	mov	r4, r0
 8000bc0:	468c      	mov	ip, r1
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	f040 8083 	bne.w	8000cce <__udivmoddi4+0x116>
 8000bc8:	428a      	cmp	r2, r1
 8000bca:	4617      	mov	r7, r2
 8000bcc:	d947      	bls.n	8000c5e <__udivmoddi4+0xa6>
 8000bce:	fab2 f282 	clz	r2, r2
 8000bd2:	b142      	cbz	r2, 8000be6 <__udivmoddi4+0x2e>
 8000bd4:	f1c2 0020 	rsb	r0, r2, #32
 8000bd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bdc:	4091      	lsls	r1, r2
 8000bde:	4097      	lsls	r7, r2
 8000be0:	ea40 0c01 	orr.w	ip, r0, r1
 8000be4:	4094      	lsls	r4, r2
 8000be6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bea:	0c23      	lsrs	r3, r4, #16
 8000bec:	fbbc f6f8 	udiv	r6, ip, r8
 8000bf0:	fa1f fe87 	uxth.w	lr, r7
 8000bf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000bf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000c00:	4299      	cmp	r1, r3
 8000c02:	d909      	bls.n	8000c18 <__udivmoddi4+0x60>
 8000c04:	18fb      	adds	r3, r7, r3
 8000c06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c0a:	f080 8119 	bcs.w	8000e40 <__udivmoddi4+0x288>
 8000c0e:	4299      	cmp	r1, r3
 8000c10:	f240 8116 	bls.w	8000e40 <__udivmoddi4+0x288>
 8000c14:	3e02      	subs	r6, #2
 8000c16:	443b      	add	r3, r7
 8000c18:	1a5b      	subs	r3, r3, r1
 8000c1a:	b2a4      	uxth	r4, r4
 8000c1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c20:	fb08 3310 	mls	r3, r8, r0, r3
 8000c24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c2c:	45a6      	cmp	lr, r4
 8000c2e:	d909      	bls.n	8000c44 <__udivmoddi4+0x8c>
 8000c30:	193c      	adds	r4, r7, r4
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c36:	f080 8105 	bcs.w	8000e44 <__udivmoddi4+0x28c>
 8000c3a:	45a6      	cmp	lr, r4
 8000c3c:	f240 8102 	bls.w	8000e44 <__udivmoddi4+0x28c>
 8000c40:	3802      	subs	r0, #2
 8000c42:	443c      	add	r4, r7
 8000c44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c48:	eba4 040e 	sub.w	r4, r4, lr
 8000c4c:	2600      	movs	r6, #0
 8000c4e:	b11d      	cbz	r5, 8000c58 <__udivmoddi4+0xa0>
 8000c50:	40d4      	lsrs	r4, r2
 8000c52:	2300      	movs	r3, #0
 8000c54:	e9c5 4300 	strd	r4, r3, [r5]
 8000c58:	4631      	mov	r1, r6
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	b902      	cbnz	r2, 8000c62 <__udivmoddi4+0xaa>
 8000c60:	deff      	udf	#255	; 0xff
 8000c62:	fab2 f282 	clz	r2, r2
 8000c66:	2a00      	cmp	r2, #0
 8000c68:	d150      	bne.n	8000d0c <__udivmoddi4+0x154>
 8000c6a:	1bcb      	subs	r3, r1, r7
 8000c6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c70:	fa1f f887 	uxth.w	r8, r7
 8000c74:	2601      	movs	r6, #1
 8000c76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c7a:	0c21      	lsrs	r1, r4, #16
 8000c7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c84:	fb08 f30c 	mul.w	r3, r8, ip
 8000c88:	428b      	cmp	r3, r1
 8000c8a:	d907      	bls.n	8000c9c <__udivmoddi4+0xe4>
 8000c8c:	1879      	adds	r1, r7, r1
 8000c8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c92:	d202      	bcs.n	8000c9a <__udivmoddi4+0xe2>
 8000c94:	428b      	cmp	r3, r1
 8000c96:	f200 80e9 	bhi.w	8000e6c <__udivmoddi4+0x2b4>
 8000c9a:	4684      	mov	ip, r0
 8000c9c:	1ac9      	subs	r1, r1, r3
 8000c9e:	b2a3      	uxth	r3, r4
 8000ca0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ca4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ca8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cac:	fb08 f800 	mul.w	r8, r8, r0
 8000cb0:	45a0      	cmp	r8, r4
 8000cb2:	d907      	bls.n	8000cc4 <__udivmoddi4+0x10c>
 8000cb4:	193c      	adds	r4, r7, r4
 8000cb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cba:	d202      	bcs.n	8000cc2 <__udivmoddi4+0x10a>
 8000cbc:	45a0      	cmp	r8, r4
 8000cbe:	f200 80d9 	bhi.w	8000e74 <__udivmoddi4+0x2bc>
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	eba4 0408 	sub.w	r4, r4, r8
 8000cc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ccc:	e7bf      	b.n	8000c4e <__udivmoddi4+0x96>
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x12e>
 8000cd2:	2d00      	cmp	r5, #0
 8000cd4:	f000 80b1 	beq.w	8000e3a <__udivmoddi4+0x282>
 8000cd8:	2600      	movs	r6, #0
 8000cda:	e9c5 0100 	strd	r0, r1, [r5]
 8000cde:	4630      	mov	r0, r6
 8000ce0:	4631      	mov	r1, r6
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	fab3 f683 	clz	r6, r3
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d14a      	bne.n	8000d84 <__udivmoddi4+0x1cc>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d302      	bcc.n	8000cf8 <__udivmoddi4+0x140>
 8000cf2:	4282      	cmp	r2, r0
 8000cf4:	f200 80b8 	bhi.w	8000e68 <__udivmoddi4+0x2b0>
 8000cf8:	1a84      	subs	r4, r0, r2
 8000cfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000cfe:	2001      	movs	r0, #1
 8000d00:	468c      	mov	ip, r1
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	d0a8      	beq.n	8000c58 <__udivmoddi4+0xa0>
 8000d06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d0a:	e7a5      	b.n	8000c58 <__udivmoddi4+0xa0>
 8000d0c:	f1c2 0320 	rsb	r3, r2, #32
 8000d10:	fa20 f603 	lsr.w	r6, r0, r3
 8000d14:	4097      	lsls	r7, r2
 8000d16:	fa01 f002 	lsl.w	r0, r1, r2
 8000d1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1e:	40d9      	lsrs	r1, r3
 8000d20:	4330      	orrs	r0, r6
 8000d22:	0c03      	lsrs	r3, r0, #16
 8000d24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d28:	fa1f f887 	uxth.w	r8, r7
 8000d2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d34:	fb06 f108 	mul.w	r1, r6, r8
 8000d38:	4299      	cmp	r1, r3
 8000d3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x19c>
 8000d40:	18fb      	adds	r3, r7, r3
 8000d42:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d46:	f080 808d 	bcs.w	8000e64 <__udivmoddi4+0x2ac>
 8000d4a:	4299      	cmp	r1, r3
 8000d4c:	f240 808a 	bls.w	8000e64 <__udivmoddi4+0x2ac>
 8000d50:	3e02      	subs	r6, #2
 8000d52:	443b      	add	r3, r7
 8000d54:	1a5b      	subs	r3, r3, r1
 8000d56:	b281      	uxth	r1, r0
 8000d58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d64:	fb00 f308 	mul.w	r3, r0, r8
 8000d68:	428b      	cmp	r3, r1
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x1c4>
 8000d6c:	1879      	adds	r1, r7, r1
 8000d6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d72:	d273      	bcs.n	8000e5c <__udivmoddi4+0x2a4>
 8000d74:	428b      	cmp	r3, r1
 8000d76:	d971      	bls.n	8000e5c <__udivmoddi4+0x2a4>
 8000d78:	3802      	subs	r0, #2
 8000d7a:	4439      	add	r1, r7
 8000d7c:	1acb      	subs	r3, r1, r3
 8000d7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d82:	e778      	b.n	8000c76 <__udivmoddi4+0xbe>
 8000d84:	f1c6 0c20 	rsb	ip, r6, #32
 8000d88:	fa03 f406 	lsl.w	r4, r3, r6
 8000d8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d90:	431c      	orrs	r4, r3
 8000d92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d96:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000da2:	431f      	orrs	r7, r3
 8000da4:	0c3b      	lsrs	r3, r7, #16
 8000da6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000daa:	fa1f f884 	uxth.w	r8, r4
 8000dae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000db2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000db6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dba:	458a      	cmp	sl, r1
 8000dbc:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc0:	fa00 f306 	lsl.w	r3, r0, r6
 8000dc4:	d908      	bls.n	8000dd8 <__udivmoddi4+0x220>
 8000dc6:	1861      	adds	r1, r4, r1
 8000dc8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dcc:	d248      	bcs.n	8000e60 <__udivmoddi4+0x2a8>
 8000dce:	458a      	cmp	sl, r1
 8000dd0:	d946      	bls.n	8000e60 <__udivmoddi4+0x2a8>
 8000dd2:	f1a9 0902 	sub.w	r9, r9, #2
 8000dd6:	4421      	add	r1, r4
 8000dd8:	eba1 010a 	sub.w	r1, r1, sl
 8000ddc:	b2bf      	uxth	r7, r7
 8000dde:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000de6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dea:	fb00 f808 	mul.w	r8, r0, r8
 8000dee:	45b8      	cmp	r8, r7
 8000df0:	d907      	bls.n	8000e02 <__udivmoddi4+0x24a>
 8000df2:	19e7      	adds	r7, r4, r7
 8000df4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000df8:	d22e      	bcs.n	8000e58 <__udivmoddi4+0x2a0>
 8000dfa:	45b8      	cmp	r8, r7
 8000dfc:	d92c      	bls.n	8000e58 <__udivmoddi4+0x2a0>
 8000dfe:	3802      	subs	r0, #2
 8000e00:	4427      	add	r7, r4
 8000e02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e06:	eba7 0708 	sub.w	r7, r7, r8
 8000e0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e0e:	454f      	cmp	r7, r9
 8000e10:	46c6      	mov	lr, r8
 8000e12:	4649      	mov	r1, r9
 8000e14:	d31a      	bcc.n	8000e4c <__udivmoddi4+0x294>
 8000e16:	d017      	beq.n	8000e48 <__udivmoddi4+0x290>
 8000e18:	b15d      	cbz	r5, 8000e32 <__udivmoddi4+0x27a>
 8000e1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e26:	40f2      	lsrs	r2, r6
 8000e28:	ea4c 0202 	orr.w	r2, ip, r2
 8000e2c:	40f7      	lsrs	r7, r6
 8000e2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e32:	2600      	movs	r6, #0
 8000e34:	4631      	mov	r1, r6
 8000e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3a:	462e      	mov	r6, r5
 8000e3c:	4628      	mov	r0, r5
 8000e3e:	e70b      	b.n	8000c58 <__udivmoddi4+0xa0>
 8000e40:	4606      	mov	r6, r0
 8000e42:	e6e9      	b.n	8000c18 <__udivmoddi4+0x60>
 8000e44:	4618      	mov	r0, r3
 8000e46:	e6fd      	b.n	8000c44 <__udivmoddi4+0x8c>
 8000e48:	4543      	cmp	r3, r8
 8000e4a:	d2e5      	bcs.n	8000e18 <__udivmoddi4+0x260>
 8000e4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e50:	eb69 0104 	sbc.w	r1, r9, r4
 8000e54:	3801      	subs	r0, #1
 8000e56:	e7df      	b.n	8000e18 <__udivmoddi4+0x260>
 8000e58:	4608      	mov	r0, r1
 8000e5a:	e7d2      	b.n	8000e02 <__udivmoddi4+0x24a>
 8000e5c:	4660      	mov	r0, ip
 8000e5e:	e78d      	b.n	8000d7c <__udivmoddi4+0x1c4>
 8000e60:	4681      	mov	r9, r0
 8000e62:	e7b9      	b.n	8000dd8 <__udivmoddi4+0x220>
 8000e64:	4666      	mov	r6, ip
 8000e66:	e775      	b.n	8000d54 <__udivmoddi4+0x19c>
 8000e68:	4630      	mov	r0, r6
 8000e6a:	e74a      	b.n	8000d02 <__udivmoddi4+0x14a>
 8000e6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e70:	4439      	add	r1, r7
 8000e72:	e713      	b.n	8000c9c <__udivmoddi4+0xe4>
 8000e74:	3802      	subs	r0, #2
 8000e76:	443c      	add	r4, r7
 8000e78:	e724      	b.n	8000cc4 <__udivmoddi4+0x10c>
 8000e7a:	bf00      	nop

08000e7c <__aeabi_idiv0>:
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop

08000e80 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e86:	463b      	mov	r3, r7
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e92:	4b3d      	ldr	r3, [pc, #244]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000e94:	4a3d      	ldr	r2, [pc, #244]	; (8000f8c <MX_ADC1_Init+0x10c>)
 8000e96:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000e98:	4b3b      	ldr	r3, [pc, #236]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e9e:	4b3a      	ldr	r3, [pc, #232]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000ea4:	4b38      	ldr	r3, [pc, #224]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eaa:	4b37      	ldr	r3, [pc, #220]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000eb0:	4b35      	ldr	r3, [pc, #212]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000eb8:	4b33      	ldr	r3, [pc, #204]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ebe:	4b32      	ldr	r3, [pc, #200]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000ec0:	4a33      	ldr	r2, [pc, #204]	; (8000f90 <MX_ADC1_Init+0x110>)
 8000ec2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ec4:	4b30      	ldr	r3, [pc, #192]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000eca:	4b2f      	ldr	r3, [pc, #188]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000ecc:	2205      	movs	r2, #5
 8000ece:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ed0:	4b2d      	ldr	r3, [pc, #180]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ed8:	4b2b      	ldr	r3, [pc, #172]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000eda:	2201      	movs	r2, #1
 8000edc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ede:	482a      	ldr	r0, [pc, #168]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000ee0:	f005 f974 	bl	80061cc <HAL_ADC_Init>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000eea:	f002 fa87 	bl	80033fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000eee:	2308      	movs	r3, #8
 8000ef0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000efa:	463b      	mov	r3, r7
 8000efc:	4619      	mov	r1, r3
 8000efe:	4822      	ldr	r0, [pc, #136]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000f00:	f005 f9a8 	bl	8006254 <HAL_ADC_ConfigChannel>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000f0a:	f002 fa77 	bl	80033fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f0e:	2309      	movs	r3, #9
 8000f10:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f12:	2302      	movs	r3, #2
 8000f14:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f16:	463b      	mov	r3, r7
 8000f18:	4619      	mov	r1, r3
 8000f1a:	481b      	ldr	r0, [pc, #108]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000f1c:	f005 f99a 	bl	8006254 <HAL_ADC_ConfigChannel>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000f26:	f002 fa69 	bl	80033fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f2a:	230a      	movs	r3, #10
 8000f2c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f32:	463b      	mov	r3, r7
 8000f34:	4619      	mov	r1, r3
 8000f36:	4814      	ldr	r0, [pc, #80]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000f38:	f005 f98c 	bl	8006254 <HAL_ADC_ConfigChannel>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000f42:	f002 fa5b 	bl	80033fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f46:	230b      	movs	r3, #11
 8000f48:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000f4a:	2304      	movs	r3, #4
 8000f4c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f4e:	463b      	mov	r3, r7
 8000f50:	4619      	mov	r1, r3
 8000f52:	480d      	ldr	r0, [pc, #52]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000f54:	f005 f97e 	bl	8006254 <HAL_ADC_ConfigChannel>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000f5e:	f002 fa4d 	bl	80033fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f62:	230c      	movs	r3, #12
 8000f64:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000f66:	2305      	movs	r3, #5
 8000f68:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f6a:	463b      	mov	r3, r7
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4806      	ldr	r0, [pc, #24]	; (8000f88 <MX_ADC1_Init+0x108>)
 8000f70:	f005 f970 	bl	8006254 <HAL_ADC_ConfigChannel>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000f7a:	f002 fa3f 	bl	80033fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f7e:	bf00      	nop
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	200009c0 	.word	0x200009c0
 8000f8c:	40012000 	.word	0x40012000
 8000f90:	0f000001 	.word	0x0f000001

08000f94 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08a      	sub	sp, #40	; 0x28
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9c:	f107 0314 	add.w	r3, r7, #20
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a3c      	ldr	r2, [pc, #240]	; (80010a4 <HAL_ADC_MspInit+0x110>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d171      	bne.n	800109a <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	613b      	str	r3, [r7, #16]
 8000fba:	4b3b      	ldr	r3, [pc, #236]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fbe:	4a3a      	ldr	r2, [pc, #232]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000fc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fc4:	6453      	str	r3, [r2, #68]	; 0x44
 8000fc6:	4b38      	ldr	r3, [pc, #224]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fce:	613b      	str	r3, [r7, #16]
 8000fd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60fb      	str	r3, [r7, #12]
 8000fd6:	4b34      	ldr	r3, [pc, #208]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fda:	4a33      	ldr	r2, [pc, #204]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000fdc:	f043 0304 	orr.w	r3, r3, #4
 8000fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fe2:	4b31      	ldr	r3, [pc, #196]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe6:	f003 0304 	and.w	r3, r3, #4
 8000fea:	60fb      	str	r3, [r7, #12]
 8000fec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60bb      	str	r3, [r7, #8]
 8000ff2:	4b2d      	ldr	r3, [pc, #180]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	4a2c      	ldr	r2, [pc, #176]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8000ff8:	f043 0302 	orr.w	r3, r3, #2
 8000ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ffe:	4b2a      	ldr	r3, [pc, #168]	; (80010a8 <HAL_ADC_MspInit+0x114>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	60bb      	str	r3, [r7, #8]
 8001008:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800100a:	2307      	movs	r3, #7
 800100c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800100e:	2303      	movs	r3, #3
 8001010:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001016:	f107 0314 	add.w	r3, r7, #20
 800101a:	4619      	mov	r1, r3
 800101c:	4823      	ldr	r0, [pc, #140]	; (80010ac <HAL_ADC_MspInit+0x118>)
 800101e:	f005 ffc5 	bl	8006fac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001022:	2303      	movs	r3, #3
 8001024:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001026:	2303      	movs	r3, #3
 8001028:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102a:	2300      	movs	r3, #0
 800102c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102e:	f107 0314 	add.w	r3, r7, #20
 8001032:	4619      	mov	r1, r3
 8001034:	481e      	ldr	r0, [pc, #120]	; (80010b0 <HAL_ADC_MspInit+0x11c>)
 8001036:	f005 ffb9 	bl	8006fac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800103a:	4b1e      	ldr	r3, [pc, #120]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 800103c:	4a1e      	ldr	r2, [pc, #120]	; (80010b8 <HAL_ADC_MspInit+0x124>)
 800103e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001040:	4b1c      	ldr	r3, [pc, #112]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001042:	2200      	movs	r2, #0
 8001044:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001046:	4b1b      	ldr	r3, [pc, #108]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001048:	2200      	movs	r2, #0
 800104a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800104c:	4b19      	ldr	r3, [pc, #100]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 800104e:	2200      	movs	r2, #0
 8001050:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001052:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001054:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001058:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800105a:	4b16      	ldr	r3, [pc, #88]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 800105c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001060:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001062:	4b14      	ldr	r3, [pc, #80]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001064:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001068:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800106a:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 800106c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001070:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001072:	4b10      	ldr	r3, [pc, #64]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001074:	2200      	movs	r2, #0
 8001076:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001078:	4b0e      	ldr	r3, [pc, #56]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 800107a:	2200      	movs	r2, #0
 800107c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800107e:	480d      	ldr	r0, [pc, #52]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001080:	f005 fc18 	bl	80068b4 <HAL_DMA_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800108a:	f002 f9b7 	bl	80033fc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a08      	ldr	r2, [pc, #32]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001092:	639a      	str	r2, [r3, #56]	; 0x38
 8001094:	4a07      	ldr	r2, [pc, #28]	; (80010b4 <HAL_ADC_MspInit+0x120>)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800109a:	bf00      	nop
 800109c:	3728      	adds	r7, #40	; 0x28
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40012000 	.word	0x40012000
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40020800 	.word	0x40020800
 80010b0:	40020400 	.word	0x40020400
 80010b4:	20000a08 	.word	0x20000a08
 80010b8:	40026410 	.word	0x40026410

080010bc <at24c_init>:


static uint8_t at24c_Check(void);

void at24c_init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	at24c_Check();
 80010c0:	f000 f83c 	bl	800113c <at24c_Check>
}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <at24c_ReadOneByte>:

uint8_t at24c_ReadOneByte(uint16_t ReadAddr)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af04      	add	r7, sp, #16
 80010ce:	4603      	mov	r3, r0
 80010d0:	80fb      	strh	r3, [r7, #6]
	uint8_t temp=0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c1, 0xA0, ReadAddr, I2C_MEMADD_SIZE_16BIT, &temp, 1, 10);
 80010d6:	88fa      	ldrh	r2, [r7, #6]
 80010d8:	230a      	movs	r3, #10
 80010da:	9302      	str	r3, [sp, #8]
 80010dc:	2301      	movs	r3, #1
 80010de:	9301      	str	r3, [sp, #4]
 80010e0:	f107 030f 	add.w	r3, r7, #15
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2310      	movs	r3, #16
 80010e8:	21a0      	movs	r1, #160	; 0xa0
 80010ea:	4804      	ldr	r0, [pc, #16]	; (80010fc <at24c_ReadOneByte+0x34>)
 80010ec:	f006 fb6a 	bl	80077c4 <HAL_I2C_Mem_Read>
	return temp;
 80010f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000ad8 	.word	0x20000ad8

08001100 <at24c_WriteOneByte>:

void at24c_WriteOneByte(uint16_t WriteAddr,uint8_t DataToWrite)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af04      	add	r7, sp, #16
 8001106:	4603      	mov	r3, r0
 8001108:	460a      	mov	r2, r1
 800110a:	80fb      	strh	r3, [r7, #6]
 800110c:	4613      	mov	r3, r2
 800110e:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1, 0xA0, WriteAddr, I2C_MEMADD_SIZE_16BIT, &DataToWrite, 1, 10);
 8001110:	88fa      	ldrh	r2, [r7, #6]
 8001112:	230a      	movs	r3, #10
 8001114:	9302      	str	r3, [sp, #8]
 8001116:	2301      	movs	r3, #1
 8001118:	9301      	str	r3, [sp, #4]
 800111a:	1d7b      	adds	r3, r7, #5
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	2310      	movs	r3, #16
 8001120:	21a0      	movs	r1, #160	; 0xa0
 8001122:	4805      	ldr	r0, [pc, #20]	; (8001138 <at24c_WriteOneByte+0x38>)
 8001124:	f006 fa54 	bl	80075d0 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8001128:	2005      	movs	r0, #5
 800112a:	f005 f82b 	bl	8006184 <HAL_Delay>
}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000ad8 	.word	0x20000ad8

0800113c <at24c_Check>:

uint8_t at24c_Check(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
	uint8_t temp;
	temp=at24c_ReadOneByte(65535);
 8001142:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001146:	f7ff ffbf 	bl	80010c8 <at24c_ReadOneByte>
 800114a:	4603      	mov	r3, r0
 800114c:	71fb      	strb	r3, [r7, #7]
	if(temp==0X55)return 0;
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	2b55      	cmp	r3, #85	; 0x55
 8001152:	d101      	bne.n	8001158 <at24c_Check+0x1c>
 8001154:	2300      	movs	r3, #0
 8001156:	e010      	b.n	800117a <at24c_Check+0x3e>
	else
	{
		at24c_WriteOneByte(65535,0X55);
 8001158:	2155      	movs	r1, #85	; 0x55
 800115a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800115e:	f7ff ffcf 	bl	8001100 <at24c_WriteOneByte>
	    temp=at24c_ReadOneByte(65535);
 8001162:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001166:	f7ff ffaf 	bl	80010c8 <at24c_ReadOneByte>
 800116a:	4603      	mov	r3, r0
 800116c:	71fb      	strb	r3, [r7, #7]
		if(temp==0X55)return 0;
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	2b55      	cmp	r3, #85	; 0x55
 8001172:	d101      	bne.n	8001178 <at24c_Check+0x3c>
 8001174:	2300      	movs	r3, #0
 8001176:	e000      	b.n	800117a <at24c_Check+0x3e>
	}
	return 1;
 8001178:	2301      	movs	r3, #1
}
 800117a:	4618      	mov	r0, r3
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <at24c_Read>:


void at24c_Read(uint16_t ReadAddr,uint8_t *pBuffer,uint16_t NumToRead)
{
 8001182:	b590      	push	{r4, r7, lr}
 8001184:	b083      	sub	sp, #12
 8001186:	af00      	add	r7, sp, #0
 8001188:	4603      	mov	r3, r0
 800118a:	6039      	str	r1, [r7, #0]
 800118c:	80fb      	strh	r3, [r7, #6]
 800118e:	4613      	mov	r3, r2
 8001190:	80bb      	strh	r3, [r7, #4]
	while(NumToRead)
 8001192:	e00d      	b.n	80011b0 <at24c_Read+0x2e>
	{
		*pBuffer++=at24c_ReadOneByte(ReadAddr++);
 8001194:	88fb      	ldrh	r3, [r7, #6]
 8001196:	1c5a      	adds	r2, r3, #1
 8001198:	80fa      	strh	r2, [r7, #6]
 800119a:	683c      	ldr	r4, [r7, #0]
 800119c:	1c62      	adds	r2, r4, #1
 800119e:	603a      	str	r2, [r7, #0]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff ff91 	bl	80010c8 <at24c_ReadOneByte>
 80011a6:	4603      	mov	r3, r0
 80011a8:	7023      	strb	r3, [r4, #0]
		NumToRead--;
 80011aa:	88bb      	ldrh	r3, [r7, #4]
 80011ac:	3b01      	subs	r3, #1
 80011ae:	80bb      	strh	r3, [r7, #4]
	while(NumToRead)
 80011b0:	88bb      	ldrh	r3, [r7, #4]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d1ee      	bne.n	8001194 <at24c_Read+0x12>
	}
}
 80011b6:	bf00      	nop
 80011b8:	bf00      	nop
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd90      	pop	{r4, r7, pc}

080011c0 <at24c_Write>:

void at24c_Write(uint16_t WriteAddr,uint8_t *pBuffer,uint16_t NumToWrite)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	6039      	str	r1, [r7, #0]
 80011ca:	80fb      	strh	r3, [r7, #6]
 80011cc:	4613      	mov	r3, r2
 80011ce:	80bb      	strh	r3, [r7, #4]
	while(NumToWrite--)
 80011d0:	e00c      	b.n	80011ec <at24c_Write+0x2c>
	{
		at24c_WriteOneByte(WriteAddr,*pBuffer);
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	781a      	ldrb	r2, [r3, #0]
 80011d6:	88fb      	ldrh	r3, [r7, #6]
 80011d8:	4611      	mov	r1, r2
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff ff90 	bl	8001100 <at24c_WriteOneByte>
		WriteAddr++;
 80011e0:	88fb      	ldrh	r3, [r7, #6]
 80011e2:	3301      	adds	r3, #1
 80011e4:	80fb      	strh	r3, [r7, #6]
		pBuffer++;
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	3301      	adds	r3, #1
 80011ea:	603b      	str	r3, [r7, #0]
	while(NumToWrite--)
 80011ec:	88bb      	ldrh	r3, [r7, #4]
 80011ee:	1e5a      	subs	r2, r3, #1
 80011f0:	80ba      	strh	r2, [r7, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d1ed      	bne.n	80011d2 <at24c_Write+0x12>
	}
}
 80011f6:	bf00      	nop
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001204:	2201      	movs	r2, #1
 8001206:	2108      	movs	r1, #8
 8001208:	4802      	ldr	r0, [pc, #8]	; (8001214 <button_init+0x14>)
 800120a:	f006 f883 	bl	8007314 <HAL_GPIO_WritePin>
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40020c00 	.word	0x40020c00

08001218 <button_Scan>:

void button_Scan(){
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 800121e:	2200      	movs	r2, #0
 8001220:	2108      	movs	r1, #8
 8001222:	482f      	ldr	r0, [pc, #188]	; (80012e0 <button_Scan+0xc8>)
 8001224:	f006 f876 	bl	8007314 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001228:	2201      	movs	r2, #1
 800122a:	2108      	movs	r1, #8
 800122c:	482c      	ldr	r0, [pc, #176]	; (80012e0 <button_Scan+0xc8>)
 800122e:	f006 f871 	bl	8007314 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 8001232:	230a      	movs	r3, #10
 8001234:	2202      	movs	r2, #2
 8001236:	492b      	ldr	r1, [pc, #172]	; (80012e4 <button_Scan+0xcc>)
 8001238:	482b      	ldr	r0, [pc, #172]	; (80012e8 <button_Scan+0xd0>)
 800123a:	f007 fe7e 	bl	8008f3a <HAL_SPI_Receive>
	  int button_index = 0;
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 8001242:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001246:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8001248:	2300      	movs	r3, #0
 800124a:	607b      	str	r3, [r7, #4]
 800124c:	e03f      	b.n	80012ce <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2b00      	cmp	r3, #0
 8001252:	db06      	blt.n	8001262 <button_Scan+0x4a>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2b03      	cmp	r3, #3
 8001258:	dc03      	bgt.n	8001262 <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic th spi gi ko ging nh button trn mch
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	3304      	adds	r3, #4
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	e018      	b.n	8001294 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cn convert li cho n ng vi th t mnh mn
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2b03      	cmp	r3, #3
 8001266:	dd07      	ble.n	8001278 <button_Scan+0x60>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2b07      	cmp	r3, #7
 800126c:	dc04      	bgt.n	8001278 <button_Scan+0x60>
			  button_index = 7 - i;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f1c3 0307 	rsb	r3, r3, #7
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	e00d      	b.n	8001294 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2b07      	cmp	r3, #7
 800127c:	dd06      	ble.n	800128c <button_Scan+0x74>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2b0b      	cmp	r3, #11
 8001282:	dc03      	bgt.n	800128c <button_Scan+0x74>
			  button_index = i + 4;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3304      	adds	r3, #4
 8001288:	60fb      	str	r3, [r7, #12]
 800128a:	e003      	b.n	8001294 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f1c3 0317 	rsb	r3, r3, #23
 8001292:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8001294:	4b13      	ldr	r3, [pc, #76]	; (80012e4 <button_Scan+0xcc>)
 8001296:	881a      	ldrh	r2, [r3, #0]
 8001298:	897b      	ldrh	r3, [r7, #10]
 800129a:	4013      	ands	r3, r2
 800129c:	b29b      	uxth	r3, r3
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d005      	beq.n	80012ae <button_Scan+0x96>
 80012a2:	4a12      	ldr	r2, [pc, #72]	; (80012ec <button_Scan+0xd4>)
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	2100      	movs	r1, #0
 80012a8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80012ac:	e009      	b.n	80012c2 <button_Scan+0xaa>
		  else button_count[button_index]++;
 80012ae:	4a0f      	ldr	r2, [pc, #60]	; (80012ec <button_Scan+0xd4>)
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012b6:	3301      	adds	r3, #1
 80012b8:	b299      	uxth	r1, r3
 80012ba:	4a0c      	ldr	r2, [pc, #48]	; (80012ec <button_Scan+0xd4>)
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 80012c2:	897b      	ldrh	r3, [r7, #10]
 80012c4:	085b      	lsrs	r3, r3, #1
 80012c6:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	3301      	adds	r3, #1
 80012cc:	607b      	str	r3, [r7, #4]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2b0f      	cmp	r3, #15
 80012d2:	ddbc      	ble.n	800124e <button_Scan+0x36>
	  }
}
 80012d4:	bf00      	nop
 80012d6:	bf00      	nop
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40020c00 	.word	0x40020c00
 80012e4:	20000100 	.word	0x20000100
 80012e8:	20000b68 	.word	0x20000b68
 80012ec:	20000a68 	.word	0x20000a68

080012f0 <buzzer_init>:

#include "buzzer.h"

uint8_t duty_cycle = 0;

void buzzer_init(){
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 80012f4:	2100      	movs	r1, #0
 80012f6:	4802      	ldr	r0, [pc, #8]	; (8001300 <buzzer_init+0x10>)
 80012f8:	f008 fbc8 	bl	8009a8c <HAL_TIM_PWM_Start>
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000bc0 	.word	0x20000bc0

08001304 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	607b      	str	r3, [r7, #4]
 800130e:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <MX_DMA_Init+0x3c>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	4a0b      	ldr	r2, [pc, #44]	; (8001340 <MX_DMA_Init+0x3c>)
 8001314:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001318:	6313      	str	r3, [r2, #48]	; 0x30
 800131a:	4b09      	ldr	r3, [pc, #36]	; (8001340 <MX_DMA_Init+0x3c>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001326:	2200      	movs	r2, #0
 8001328:	2100      	movs	r1, #0
 800132a:	2038      	movs	r0, #56	; 0x38
 800132c:	f005 fa8b 	bl	8006846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001330:	2038      	movs	r0, #56	; 0x38
 8001332:	f005 faa4 	bl	800687e <HAL_NVIC_EnableIRQ>

}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800

08001344 <fsm_mode>:
int colon = 0;
int send_flag = 0;

struct player *leaderboard = NULL;

void fsm_mode(){
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
	switch(mode){
 8001348:	4b1a      	ldr	r3, [pc, #104]	; (80013b4 <fsm_mode+0x70>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2b03      	cmp	r3, #3
 800134e:	d82e      	bhi.n	80013ae <fsm_mode+0x6a>
 8001350:	a201      	add	r2, pc, #4	; (adr r2, 8001358 <fsm_mode+0x14>)
 8001352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001356:	bf00      	nop
 8001358:	08001369 	.word	0x08001369
 800135c:	08001377 	.word	0x08001377
 8001360:	08001389 	.word	0x08001389
 8001364:	0800139b 	.word	0x0800139b
	case NORMAL:
		wall = 0;
 8001368:	4b13      	ldr	r3, [pc, #76]	; (80013b8 <fsm_mode+0x74>)
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
		walls = 0;
 800136e:	4b13      	ldr	r3, [pc, #76]	; (80013bc <fsm_mode+0x78>)
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
		break;
 8001374:	e01b      	b.n	80013ae <fsm_mode+0x6a>
	case WALL:
		wall = 1;
 8001376:	4b10      	ldr	r3, [pc, #64]	; (80013b8 <fsm_mode+0x74>)
 8001378:	2201      	movs	r2, #1
 800137a:	601a      	str	r2, [r3, #0]
		walls = 0;
 800137c:	4b0f      	ldr	r3, [pc, #60]	; (80013bc <fsm_mode+0x78>)
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
		spawn_wall();
 8001382:	f002 fe13 	bl	8003fac <spawn_wall>
		break;
 8001386:	e012      	b.n	80013ae <fsm_mode+0x6a>
	case WALLS:
		wall = 1;
 8001388:	4b0b      	ldr	r3, [pc, #44]	; (80013b8 <fsm_mode+0x74>)
 800138a:	2201      	movs	r2, #1
 800138c:	601a      	str	r2, [r3, #0]
		walls = 1;
 800138e:	4b0b      	ldr	r3, [pc, #44]	; (80013bc <fsm_mode+0x78>)
 8001390:	2201      	movs	r2, #1
 8001392:	601a      	str	r2, [r3, #0]
		spawn_wall();
 8001394:	f002 fe0a 	bl	8003fac <spawn_wall>
		break;
 8001398:	e009      	b.n	80013ae <fsm_mode+0x6a>
	case TIMER:
		wall = 0;
 800139a:	4b07      	ldr	r3, [pc, #28]	; (80013b8 <fsm_mode+0x74>)
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
		walls = 0;
 80013a0:	4b06      	ldr	r3, [pc, #24]	; (80013bc <fsm_mode+0x78>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
		countdown = 180;
 80013a6:	4b06      	ldr	r3, [pc, #24]	; (80013c0 <fsm_mode+0x7c>)
 80013a8:	22b4      	movs	r2, #180	; 0xb4
 80013aa:	601a      	str	r2, [r3, #0]
		break;
 80013ac:	bf00      	nop
	}
}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	2000010c 	.word	0x2000010c
 80013b8:	20000114 	.word	0x20000114
 80013bc:	20000118 	.word	0x20000118
 80013c0:	20000008 	.word	0x20000008

080013c4 <enter_ID>:
//		default:
//			break;
//	}
//}

void enter_ID(){//nhap id nguoi choi
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
	if(button_count[0] == 1)
 80013c8:	4b4d      	ldr	r3, [pc, #308]	; (8001500 <enter_ID+0x13c>)
 80013ca:	881b      	ldrh	r3, [r3, #0]
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d108      	bne.n	80013e2 <enter_ID+0x1e>
		ID = ID*10+1;
 80013d0:	4b4c      	ldr	r3, [pc, #304]	; (8001504 <enter_ID+0x140>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	4613      	mov	r3, r2
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	4413      	add	r3, r2
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	3301      	adds	r3, #1
 80013de:	4a49      	ldr	r2, [pc, #292]	; (8001504 <enter_ID+0x140>)
 80013e0:	6013      	str	r3, [r2, #0]
	if(button_count[1] == 1)
 80013e2:	4b47      	ldr	r3, [pc, #284]	; (8001500 <enter_ID+0x13c>)
 80013e4:	885b      	ldrh	r3, [r3, #2]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d108      	bne.n	80013fc <enter_ID+0x38>
		ID = ID*10+2;
 80013ea:	4b46      	ldr	r3, [pc, #280]	; (8001504 <enter_ID+0x140>)
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	4613      	mov	r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	4413      	add	r3, r2
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	3302      	adds	r3, #2
 80013f8:	4a42      	ldr	r2, [pc, #264]	; (8001504 <enter_ID+0x140>)
 80013fa:	6013      	str	r3, [r2, #0]
	if(button_count[2] == 1)
 80013fc:	4b40      	ldr	r3, [pc, #256]	; (8001500 <enter_ID+0x13c>)
 80013fe:	889b      	ldrh	r3, [r3, #4]
 8001400:	2b01      	cmp	r3, #1
 8001402:	d108      	bne.n	8001416 <enter_ID+0x52>
		ID = ID*10+3;
 8001404:	4b3f      	ldr	r3, [pc, #252]	; (8001504 <enter_ID+0x140>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	4613      	mov	r3, r2
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	4413      	add	r3, r2
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	3303      	adds	r3, #3
 8001412:	4a3c      	ldr	r2, [pc, #240]	; (8001504 <enter_ID+0x140>)
 8001414:	6013      	str	r3, [r2, #0]
	if(button_count[4] == 1)
 8001416:	4b3a      	ldr	r3, [pc, #232]	; (8001500 <enter_ID+0x13c>)
 8001418:	891b      	ldrh	r3, [r3, #8]
 800141a:	2b01      	cmp	r3, #1
 800141c:	d108      	bne.n	8001430 <enter_ID+0x6c>
		ID = ID*10+4;
 800141e:	4b39      	ldr	r3, [pc, #228]	; (8001504 <enter_ID+0x140>)
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	4613      	mov	r3, r2
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	4413      	add	r3, r2
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	3304      	adds	r3, #4
 800142c:	4a35      	ldr	r2, [pc, #212]	; (8001504 <enter_ID+0x140>)
 800142e:	6013      	str	r3, [r2, #0]
	if(button_count[5] == 1)
 8001430:	4b33      	ldr	r3, [pc, #204]	; (8001500 <enter_ID+0x13c>)
 8001432:	895b      	ldrh	r3, [r3, #10]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d108      	bne.n	800144a <enter_ID+0x86>
		ID = ID*10+5;
 8001438:	4b32      	ldr	r3, [pc, #200]	; (8001504 <enter_ID+0x140>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	4613      	mov	r3, r2
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	4413      	add	r3, r2
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	3305      	adds	r3, #5
 8001446:	4a2f      	ldr	r2, [pc, #188]	; (8001504 <enter_ID+0x140>)
 8001448:	6013      	str	r3, [r2, #0]
	if(button_count[6] == 1)
 800144a:	4b2d      	ldr	r3, [pc, #180]	; (8001500 <enter_ID+0x13c>)
 800144c:	899b      	ldrh	r3, [r3, #12]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d108      	bne.n	8001464 <enter_ID+0xa0>
		ID = ID*10+6;
 8001452:	4b2c      	ldr	r3, [pc, #176]	; (8001504 <enter_ID+0x140>)
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	4613      	mov	r3, r2
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	4413      	add	r3, r2
 800145c:	005b      	lsls	r3, r3, #1
 800145e:	3306      	adds	r3, #6
 8001460:	4a28      	ldr	r2, [pc, #160]	; (8001504 <enter_ID+0x140>)
 8001462:	6013      	str	r3, [r2, #0]
	if(button_count[8] == 1)
 8001464:	4b26      	ldr	r3, [pc, #152]	; (8001500 <enter_ID+0x13c>)
 8001466:	8a1b      	ldrh	r3, [r3, #16]
 8001468:	2b01      	cmp	r3, #1
 800146a:	d108      	bne.n	800147e <enter_ID+0xba>
		ID = ID*10+7;
 800146c:	4b25      	ldr	r3, [pc, #148]	; (8001504 <enter_ID+0x140>)
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	4613      	mov	r3, r2
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	4413      	add	r3, r2
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	3307      	adds	r3, #7
 800147a:	4a22      	ldr	r2, [pc, #136]	; (8001504 <enter_ID+0x140>)
 800147c:	6013      	str	r3, [r2, #0]
	if(button_count[9] == 1)
 800147e:	4b20      	ldr	r3, [pc, #128]	; (8001500 <enter_ID+0x13c>)
 8001480:	8a5b      	ldrh	r3, [r3, #18]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d108      	bne.n	8001498 <enter_ID+0xd4>
		ID = ID*10+8;
 8001486:	4b1f      	ldr	r3, [pc, #124]	; (8001504 <enter_ID+0x140>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	4613      	mov	r3, r2
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	4413      	add	r3, r2
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	3308      	adds	r3, #8
 8001494:	4a1b      	ldr	r2, [pc, #108]	; (8001504 <enter_ID+0x140>)
 8001496:	6013      	str	r3, [r2, #0]
	if(button_count[10] == 1)
 8001498:	4b19      	ldr	r3, [pc, #100]	; (8001500 <enter_ID+0x13c>)
 800149a:	8a9b      	ldrh	r3, [r3, #20]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d108      	bne.n	80014b2 <enter_ID+0xee>
		ID = ID*10+9;
 80014a0:	4b18      	ldr	r3, [pc, #96]	; (8001504 <enter_ID+0x140>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	4613      	mov	r3, r2
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	4413      	add	r3, r2
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	3309      	adds	r3, #9
 80014ae:	4a15      	ldr	r2, [pc, #84]	; (8001504 <enter_ID+0x140>)
 80014b0:	6013      	str	r3, [r2, #0]
	if(button_count[13] == 1)
 80014b2:	4b13      	ldr	r3, [pc, #76]	; (8001500 <enter_ID+0x13c>)
 80014b4:	8b5b      	ldrh	r3, [r3, #26]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d108      	bne.n	80014cc <enter_ID+0x108>
		ID = ID*10;
 80014ba:	4b12      	ldr	r3, [pc, #72]	; (8001504 <enter_ID+0x140>)
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	4613      	mov	r3, r2
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	4413      	add	r3, r2
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	461a      	mov	r2, r3
 80014c8:	4b0e      	ldr	r3, [pc, #56]	; (8001504 <enter_ID+0x140>)
 80014ca:	601a      	str	r2, [r3, #0]
	if(ID > 9999)
 80014cc:	4b0d      	ldr	r3, [pc, #52]	; (8001504 <enter_ID+0x140>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f242 720f 	movw	r2, #9999	; 0x270f
 80014d4:	4293      	cmp	r3, r2
 80014d6:	dd0e      	ble.n	80014f6 <enter_ID+0x132>
		ID = ID % 10;
 80014d8:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <enter_ID+0x140>)
 80014da:	6819      	ldr	r1, [r3, #0]
 80014dc:	4b0a      	ldr	r3, [pc, #40]	; (8001508 <enter_ID+0x144>)
 80014de:	fb83 2301 	smull	r2, r3, r3, r1
 80014e2:	109a      	asrs	r2, r3, #2
 80014e4:	17cb      	asrs	r3, r1, #31
 80014e6:	1ad2      	subs	r2, r2, r3
 80014e8:	4613      	mov	r3, r2
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4413      	add	r3, r2
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	1aca      	subs	r2, r1, r3
 80014f2:	4b04      	ldr	r3, [pc, #16]	; (8001504 <enter_ID+0x140>)
 80014f4:	601a      	str	r2, [r3, #0]
}
 80014f6:	bf00      	nop
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	20000a68 	.word	0x20000a68
 8001504:	20000108 	.word	0x20000108
 8001508:	66666667 	.word	0x66666667

0800150c <change_mode>:

void change_mode(){// doi che do choi
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af04      	add	r7, sp, #16
	if(button_count[12] == 1){
 8001512:	4b7a      	ldr	r3, [pc, #488]	; (80016fc <change_mode+0x1f0>)
 8001514:	8b1b      	ldrh	r3, [r3, #24]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d11d      	bne.n	8001556 <change_mode+0x4a>
		lcd_Clear(BLACK);
 800151a:	2000      	movs	r0, #0
 800151c:	f001 f832 	bl	8002584 <lcd_Clear>
		lcd_Fill(50, 250, 190, 300, GREEN);
 8001520:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001524:	9300      	str	r3, [sp, #0]
 8001526:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800152a:	22be      	movs	r2, #190	; 0xbe
 800152c:	21fa      	movs	r1, #250	; 0xfa
 800152e:	2032      	movs	r0, #50	; 0x32
 8001530:	f001 f85a 	bl	80025e8 <lcd_Fill>
		lcd_ShowStr(90,260,"START",BLACK,BLACK,24,1);
 8001534:	2301      	movs	r3, #1
 8001536:	9302      	str	r3, [sp, #8]
 8001538:	2318      	movs	r3, #24
 800153a:	9301      	str	r3, [sp, #4]
 800153c:	2300      	movs	r3, #0
 800153e:	9300      	str	r3, [sp, #0]
 8001540:	2300      	movs	r3, #0
 8001542:	4a6f      	ldr	r2, [pc, #444]	; (8001700 <change_mode+0x1f4>)
 8001544:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001548:	205a      	movs	r0, #90	; 0x5a
 800154a:	f001 fd05 	bl	8002f58 <lcd_ShowStr>
		status = INIT;
 800154e:	4b6d      	ldr	r3, [pc, #436]	; (8001704 <change_mode+0x1f8>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
		return;
 8001554:	e0d0      	b.n	80016f8 <change_mode+0x1ec>
	}
	lcd_ShowStr(0, 10, "1. NORMAL", WHITE, BLACK, 16, 0);
 8001556:	2300      	movs	r3, #0
 8001558:	9302      	str	r3, [sp, #8]
 800155a:	2310      	movs	r3, #16
 800155c:	9301      	str	r3, [sp, #4]
 800155e:	2300      	movs	r3, #0
 8001560:	9300      	str	r3, [sp, #0]
 8001562:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001566:	4a68      	ldr	r2, [pc, #416]	; (8001708 <change_mode+0x1fc>)
 8001568:	210a      	movs	r1, #10
 800156a:	2000      	movs	r0, #0
 800156c:	f001 fcf4 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(0, 30, "2. WALL", WHITE, BLACK, 16, 0);
 8001570:	2300      	movs	r3, #0
 8001572:	9302      	str	r3, [sp, #8]
 8001574:	2310      	movs	r3, #16
 8001576:	9301      	str	r3, [sp, #4]
 8001578:	2300      	movs	r3, #0
 800157a:	9300      	str	r3, [sp, #0]
 800157c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001580:	4a62      	ldr	r2, [pc, #392]	; (800170c <change_mode+0x200>)
 8001582:	211e      	movs	r1, #30
 8001584:	2000      	movs	r0, #0
 8001586:	f001 fce7 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(0, 50, "3. WALLS", WHITE, BLACK, 16, 0);
 800158a:	2300      	movs	r3, #0
 800158c:	9302      	str	r3, [sp, #8]
 800158e:	2310      	movs	r3, #16
 8001590:	9301      	str	r3, [sp, #4]
 8001592:	2300      	movs	r3, #0
 8001594:	9300      	str	r3, [sp, #0]
 8001596:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800159a:	4a5d      	ldr	r2, [pc, #372]	; (8001710 <change_mode+0x204>)
 800159c:	2132      	movs	r1, #50	; 0x32
 800159e:	2000      	movs	r0, #0
 80015a0:	f001 fcda 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(0, 70, "4. TIMER", WHITE, BLACK, 16, 0);
 80015a4:	2300      	movs	r3, #0
 80015a6:	9302      	str	r3, [sp, #8]
 80015a8:	2310      	movs	r3, #16
 80015aa:	9301      	str	r3, [sp, #4]
 80015ac:	2300      	movs	r3, #0
 80015ae:	9300      	str	r3, [sp, #0]
 80015b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015b4:	4a57      	ldr	r2, [pc, #348]	; (8001714 <change_mode+0x208>)
 80015b6:	2146      	movs	r1, #70	; 0x46
 80015b8:	2000      	movs	r0, #0
 80015ba:	f001 fccd 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(0, 90, "E. EXIT", WHITE, BLACK, 16, 0);
 80015be:	2300      	movs	r3, #0
 80015c0:	9302      	str	r3, [sp, #8]
 80015c2:	2310      	movs	r3, #16
 80015c4:	9301      	str	r3, [sp, #4]
 80015c6:	2300      	movs	r3, #0
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015ce:	4a52      	ldr	r2, [pc, #328]	; (8001718 <change_mode+0x20c>)
 80015d0:	215a      	movs	r1, #90	; 0x5a
 80015d2:	2000      	movs	r0, #0
 80015d4:	f001 fcc0 	bl	8002f58 <lcd_ShowStr>

	if(button_count[0] == 1){
 80015d8:	4b48      	ldr	r3, [pc, #288]	; (80016fc <change_mode+0x1f0>)
 80015da:	881b      	ldrh	r3, [r3, #0]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d11f      	bne.n	8001620 <change_mode+0x114>
		mode = NORMAL;
 80015e0:	4b4e      	ldr	r3, [pc, #312]	; (800171c <change_mode+0x210>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
		lcd_Clear(BLACK);
 80015e6:	2000      	movs	r0, #0
 80015e8:	f000 ffcc 	bl	8002584 <lcd_Clear>
		status = INIT;
 80015ec:	4b45      	ldr	r3, [pc, #276]	; (8001704 <change_mode+0x1f8>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
		lcd_Fill(50, 250, 190, 300, GREEN);
 80015f2:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80015f6:	9300      	str	r3, [sp, #0]
 80015f8:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80015fc:	22be      	movs	r2, #190	; 0xbe
 80015fe:	21fa      	movs	r1, #250	; 0xfa
 8001600:	2032      	movs	r0, #50	; 0x32
 8001602:	f000 fff1 	bl	80025e8 <lcd_Fill>
		lcd_ShowStr(90,260,"START",BLACK,BLACK,24,1);
 8001606:	2301      	movs	r3, #1
 8001608:	9302      	str	r3, [sp, #8]
 800160a:	2318      	movs	r3, #24
 800160c:	9301      	str	r3, [sp, #4]
 800160e:	2300      	movs	r3, #0
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	2300      	movs	r3, #0
 8001614:	4a3a      	ldr	r2, [pc, #232]	; (8001700 <change_mode+0x1f4>)
 8001616:	f44f 7182 	mov.w	r1, #260	; 0x104
 800161a:	205a      	movs	r0, #90	; 0x5a
 800161c:	f001 fc9c 	bl	8002f58 <lcd_ShowStr>
	}
	if(button_count[1] == 1){
 8001620:	4b36      	ldr	r3, [pc, #216]	; (80016fc <change_mode+0x1f0>)
 8001622:	885b      	ldrh	r3, [r3, #2]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d11f      	bne.n	8001668 <change_mode+0x15c>
		mode = WALL;
 8001628:	4b3c      	ldr	r3, [pc, #240]	; (800171c <change_mode+0x210>)
 800162a:	2201      	movs	r2, #1
 800162c:	601a      	str	r2, [r3, #0]
		lcd_Clear(BLACK);
 800162e:	2000      	movs	r0, #0
 8001630:	f000 ffa8 	bl	8002584 <lcd_Clear>
		status = INIT;
 8001634:	4b33      	ldr	r3, [pc, #204]	; (8001704 <change_mode+0x1f8>)
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
		lcd_Fill(50, 250, 190, 300, GREEN);
 800163a:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800163e:	9300      	str	r3, [sp, #0]
 8001640:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001644:	22be      	movs	r2, #190	; 0xbe
 8001646:	21fa      	movs	r1, #250	; 0xfa
 8001648:	2032      	movs	r0, #50	; 0x32
 800164a:	f000 ffcd 	bl	80025e8 <lcd_Fill>
		lcd_ShowStr(90,260,"START",BLACK,BLACK,24,1);
 800164e:	2301      	movs	r3, #1
 8001650:	9302      	str	r3, [sp, #8]
 8001652:	2318      	movs	r3, #24
 8001654:	9301      	str	r3, [sp, #4]
 8001656:	2300      	movs	r3, #0
 8001658:	9300      	str	r3, [sp, #0]
 800165a:	2300      	movs	r3, #0
 800165c:	4a28      	ldr	r2, [pc, #160]	; (8001700 <change_mode+0x1f4>)
 800165e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001662:	205a      	movs	r0, #90	; 0x5a
 8001664:	f001 fc78 	bl	8002f58 <lcd_ShowStr>
	}
	if(button_count[2] == 1){
 8001668:	4b24      	ldr	r3, [pc, #144]	; (80016fc <change_mode+0x1f0>)
 800166a:	889b      	ldrh	r3, [r3, #4]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d11f      	bne.n	80016b0 <change_mode+0x1a4>
		mode = WALLS;
 8001670:	4b2a      	ldr	r3, [pc, #168]	; (800171c <change_mode+0x210>)
 8001672:	2202      	movs	r2, #2
 8001674:	601a      	str	r2, [r3, #0]
		lcd_Clear(BLACK);
 8001676:	2000      	movs	r0, #0
 8001678:	f000 ff84 	bl	8002584 <lcd_Clear>
		status = INIT;
 800167c:	4b21      	ldr	r3, [pc, #132]	; (8001704 <change_mode+0x1f8>)
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]
		lcd_Fill(50, 250, 190, 300, GREEN);
 8001682:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800168c:	22be      	movs	r2, #190	; 0xbe
 800168e:	21fa      	movs	r1, #250	; 0xfa
 8001690:	2032      	movs	r0, #50	; 0x32
 8001692:	f000 ffa9 	bl	80025e8 <lcd_Fill>
		lcd_ShowStr(90,260,"START",BLACK,BLACK,24,1);
 8001696:	2301      	movs	r3, #1
 8001698:	9302      	str	r3, [sp, #8]
 800169a:	2318      	movs	r3, #24
 800169c:	9301      	str	r3, [sp, #4]
 800169e:	2300      	movs	r3, #0
 80016a0:	9300      	str	r3, [sp, #0]
 80016a2:	2300      	movs	r3, #0
 80016a4:	4a16      	ldr	r2, [pc, #88]	; (8001700 <change_mode+0x1f4>)
 80016a6:	f44f 7182 	mov.w	r1, #260	; 0x104
 80016aa:	205a      	movs	r0, #90	; 0x5a
 80016ac:	f001 fc54 	bl	8002f58 <lcd_ShowStr>
	}
	if(button_count[4] == 1){
 80016b0:	4b12      	ldr	r3, [pc, #72]	; (80016fc <change_mode+0x1f0>)
 80016b2:	891b      	ldrh	r3, [r3, #8]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d11f      	bne.n	80016f8 <change_mode+0x1ec>
		mode = TIMER;
 80016b8:	4b18      	ldr	r3, [pc, #96]	; (800171c <change_mode+0x210>)
 80016ba:	2203      	movs	r2, #3
 80016bc:	601a      	str	r2, [r3, #0]
		lcd_Clear(BLACK);
 80016be:	2000      	movs	r0, #0
 80016c0:	f000 ff60 	bl	8002584 <lcd_Clear>
		status = INIT;
 80016c4:	4b0f      	ldr	r3, [pc, #60]	; (8001704 <change_mode+0x1f8>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
		lcd_Fill(50, 250, 190, 300, GREEN);
 80016ca:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80016ce:	9300      	str	r3, [sp, #0]
 80016d0:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80016d4:	22be      	movs	r2, #190	; 0xbe
 80016d6:	21fa      	movs	r1, #250	; 0xfa
 80016d8:	2032      	movs	r0, #50	; 0x32
 80016da:	f000 ff85 	bl	80025e8 <lcd_Fill>
		lcd_ShowStr(90,260,"START",BLACK,BLACK,24,1);
 80016de:	2301      	movs	r3, #1
 80016e0:	9302      	str	r3, [sp, #8]
 80016e2:	2318      	movs	r3, #24
 80016e4:	9301      	str	r3, [sp, #4]
 80016e6:	2300      	movs	r3, #0
 80016e8:	9300      	str	r3, [sp, #0]
 80016ea:	2300      	movs	r3, #0
 80016ec:	4a04      	ldr	r2, [pc, #16]	; (8001700 <change_mode+0x1f4>)
 80016ee:	f44f 7182 	mov.w	r1, #260	; 0x104
 80016f2:	205a      	movs	r0, #90	; 0x5a
 80016f4:	f001 fc30 	bl	8002f58 <lcd_ShowStr>
	}
}
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20000a68 	.word	0x20000a68
 8001700:	0800cff4 	.word	0x0800cff4
 8001704:	20000104 	.word	0x20000104
 8001708:	0800cffc 	.word	0x0800cffc
 800170c:	0800d008 	.word	0x0800d008
 8001710:	0800d010 	.word	0x0800d010
 8001714:	0800d01c 	.word	0x0800d01c
 8001718:	0800d028 	.word	0x0800d028
 800171c:	2000010c 	.word	0x2000010c

08001720 <change_speed>:

void change_speed(){// doi toc do ran
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af04      	add	r7, sp, #16
	if(button_count[12] == 1){
 8001726:	4b63      	ldr	r3, [pc, #396]	; (80018b4 <change_speed+0x194>)
 8001728:	8b1b      	ldrh	r3, [r3, #24]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d11d      	bne.n	800176a <change_speed+0x4a>
		lcd_Clear(BLACK);
 800172e:	2000      	movs	r0, #0
 8001730:	f000 ff28 	bl	8002584 <lcd_Clear>
		status = INIT;
 8001734:	4b60      	ldr	r3, [pc, #384]	; (80018b8 <change_speed+0x198>)
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
		lcd_Fill(50, 250, 190, 300, GREEN);
 800173a:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001744:	22be      	movs	r2, #190	; 0xbe
 8001746:	21fa      	movs	r1, #250	; 0xfa
 8001748:	2032      	movs	r0, #50	; 0x32
 800174a:	f000 ff4d 	bl	80025e8 <lcd_Fill>
		lcd_ShowStr(90,260,"START",BLACK,BLACK,24,1);
 800174e:	2301      	movs	r3, #1
 8001750:	9302      	str	r3, [sp, #8]
 8001752:	2318      	movs	r3, #24
 8001754:	9301      	str	r3, [sp, #4]
 8001756:	2300      	movs	r3, #0
 8001758:	9300      	str	r3, [sp, #0]
 800175a:	2300      	movs	r3, #0
 800175c:	4a57      	ldr	r2, [pc, #348]	; (80018bc <change_speed+0x19c>)
 800175e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001762:	205a      	movs	r0, #90	; 0x5a
 8001764:	f001 fbf8 	bl	8002f58 <lcd_ShowStr>
		return;
 8001768:	e0a1      	b.n	80018ae <change_speed+0x18e>
	}
	lcd_ShowStr(0, 10, "1. EASY", WHITE, BLACK, 16, 0);
 800176a:	2300      	movs	r3, #0
 800176c:	9302      	str	r3, [sp, #8]
 800176e:	2310      	movs	r3, #16
 8001770:	9301      	str	r3, [sp, #4]
 8001772:	2300      	movs	r3, #0
 8001774:	9300      	str	r3, [sp, #0]
 8001776:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800177a:	4a51      	ldr	r2, [pc, #324]	; (80018c0 <change_speed+0x1a0>)
 800177c:	210a      	movs	r1, #10
 800177e:	2000      	movs	r0, #0
 8001780:	f001 fbea 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(0, 30, "2. MEDIUM", WHITE, BLACK, 16, 0);
 8001784:	2300      	movs	r3, #0
 8001786:	9302      	str	r3, [sp, #8]
 8001788:	2310      	movs	r3, #16
 800178a:	9301      	str	r3, [sp, #4]
 800178c:	2300      	movs	r3, #0
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001794:	4a4b      	ldr	r2, [pc, #300]	; (80018c4 <change_speed+0x1a4>)
 8001796:	211e      	movs	r1, #30
 8001798:	2000      	movs	r0, #0
 800179a:	f001 fbdd 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(0, 50, "3. HARD", WHITE, BLACK, 16, 0);
 800179e:	2300      	movs	r3, #0
 80017a0:	9302      	str	r3, [sp, #8]
 80017a2:	2310      	movs	r3, #16
 80017a4:	9301      	str	r3, [sp, #4]
 80017a6:	2300      	movs	r3, #0
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017ae:	4a46      	ldr	r2, [pc, #280]	; (80018c8 <change_speed+0x1a8>)
 80017b0:	2132      	movs	r1, #50	; 0x32
 80017b2:	2000      	movs	r0, #0
 80017b4:	f001 fbd0 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(0, 70, "E. EXIT", WHITE, BLACK, 16, 0);
 80017b8:	2300      	movs	r3, #0
 80017ba:	9302      	str	r3, [sp, #8]
 80017bc:	2310      	movs	r3, #16
 80017be:	9301      	str	r3, [sp, #4]
 80017c0:	2300      	movs	r3, #0
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017c8:	4a40      	ldr	r2, [pc, #256]	; (80018cc <change_speed+0x1ac>)
 80017ca:	2146      	movs	r1, #70	; 0x46
 80017cc:	2000      	movs	r0, #0
 80017ce:	f001 fbc3 	bl	8002f58 <lcd_ShowStr>

	if(button_count[0] == 1){
 80017d2:	4b38      	ldr	r3, [pc, #224]	; (80018b4 <change_speed+0x194>)
 80017d4:	881b      	ldrh	r3, [r3, #0]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d120      	bne.n	800181c <change_speed+0xfc>
		speed = 1000;
 80017da:	4b3d      	ldr	r3, [pc, #244]	; (80018d0 <change_speed+0x1b0>)
 80017dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017e0:	601a      	str	r2, [r3, #0]
		lcd_Clear(BLACK);
 80017e2:	2000      	movs	r0, #0
 80017e4:	f000 fece 	bl	8002584 <lcd_Clear>
		status = INIT;
 80017e8:	4b33      	ldr	r3, [pc, #204]	; (80018b8 <change_speed+0x198>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	601a      	str	r2, [r3, #0]
		lcd_Fill(50, 250, 190, 300, GREEN);
 80017ee:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80017f8:	22be      	movs	r2, #190	; 0xbe
 80017fa:	21fa      	movs	r1, #250	; 0xfa
 80017fc:	2032      	movs	r0, #50	; 0x32
 80017fe:	f000 fef3 	bl	80025e8 <lcd_Fill>
		lcd_ShowStr(90,260,"START",BLACK,BLACK,24,1);
 8001802:	2301      	movs	r3, #1
 8001804:	9302      	str	r3, [sp, #8]
 8001806:	2318      	movs	r3, #24
 8001808:	9301      	str	r3, [sp, #4]
 800180a:	2300      	movs	r3, #0
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	2300      	movs	r3, #0
 8001810:	4a2a      	ldr	r2, [pc, #168]	; (80018bc <change_speed+0x19c>)
 8001812:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001816:	205a      	movs	r0, #90	; 0x5a
 8001818:	f001 fb9e 	bl	8002f58 <lcd_ShowStr>
	}
	if(button_count[1] == 1){
 800181c:	4b25      	ldr	r3, [pc, #148]	; (80018b4 <change_speed+0x194>)
 800181e:	885b      	ldrh	r3, [r3, #2]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d120      	bne.n	8001866 <change_speed+0x146>
		speed = 500;
 8001824:	4b2a      	ldr	r3, [pc, #168]	; (80018d0 <change_speed+0x1b0>)
 8001826:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800182a:	601a      	str	r2, [r3, #0]
		lcd_Clear(BLACK);
 800182c:	2000      	movs	r0, #0
 800182e:	f000 fea9 	bl	8002584 <lcd_Clear>
		status = INIT;
 8001832:	4b21      	ldr	r3, [pc, #132]	; (80018b8 <change_speed+0x198>)
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
		lcd_Fill(50, 250, 190, 300, GREEN);
 8001838:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800183c:	9300      	str	r3, [sp, #0]
 800183e:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001842:	22be      	movs	r2, #190	; 0xbe
 8001844:	21fa      	movs	r1, #250	; 0xfa
 8001846:	2032      	movs	r0, #50	; 0x32
 8001848:	f000 fece 	bl	80025e8 <lcd_Fill>
		lcd_ShowStr(90,260,"START",BLACK,BLACK,24,1);
 800184c:	2301      	movs	r3, #1
 800184e:	9302      	str	r3, [sp, #8]
 8001850:	2318      	movs	r3, #24
 8001852:	9301      	str	r3, [sp, #4]
 8001854:	2300      	movs	r3, #0
 8001856:	9300      	str	r3, [sp, #0]
 8001858:	2300      	movs	r3, #0
 800185a:	4a18      	ldr	r2, [pc, #96]	; (80018bc <change_speed+0x19c>)
 800185c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001860:	205a      	movs	r0, #90	; 0x5a
 8001862:	f001 fb79 	bl	8002f58 <lcd_ShowStr>
	}
	if(button_count[2] == 1){
 8001866:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <change_speed+0x194>)
 8001868:	889b      	ldrh	r3, [r3, #4]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d11f      	bne.n	80018ae <change_speed+0x18e>
		speed = 100;
 800186e:	4b18      	ldr	r3, [pc, #96]	; (80018d0 <change_speed+0x1b0>)
 8001870:	2264      	movs	r2, #100	; 0x64
 8001872:	601a      	str	r2, [r3, #0]
		lcd_Clear(BLACK);
 8001874:	2000      	movs	r0, #0
 8001876:	f000 fe85 	bl	8002584 <lcd_Clear>
		status = INIT;
 800187a:	4b0f      	ldr	r3, [pc, #60]	; (80018b8 <change_speed+0x198>)
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
		lcd_Fill(50, 200, 190, 300, GREEN);
 8001880:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001884:	9300      	str	r3, [sp, #0]
 8001886:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800188a:	22be      	movs	r2, #190	; 0xbe
 800188c:	21c8      	movs	r1, #200	; 0xc8
 800188e:	2032      	movs	r0, #50	; 0x32
 8001890:	f000 feaa 	bl	80025e8 <lcd_Fill>
		lcd_ShowStr(90,260,"START",BLACK,BLACK,24,1);
 8001894:	2301      	movs	r3, #1
 8001896:	9302      	str	r3, [sp, #8]
 8001898:	2318      	movs	r3, #24
 800189a:	9301      	str	r3, [sp, #4]
 800189c:	2300      	movs	r3, #0
 800189e:	9300      	str	r3, [sp, #0]
 80018a0:	2300      	movs	r3, #0
 80018a2:	4a06      	ldr	r2, [pc, #24]	; (80018bc <change_speed+0x19c>)
 80018a4:	f44f 7182 	mov.w	r1, #260	; 0x104
 80018a8:	205a      	movs	r0, #90	; 0x5a
 80018aa:	f001 fb55 	bl	8002f58 <lcd_ShowStr>
	}
}
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	20000a68 	.word	0x20000a68
 80018b8:	20000104 	.word	0x20000104
 80018bc:	0800cff4 	.word	0x0800cff4
 80018c0:	0800d030 	.word	0x0800d030
 80018c4:	0800d038 	.word	0x0800d038
 80018c8:	0800d044 	.word	0x0800d044
 80018cc:	0800d028 	.word	0x0800d028
 80018d0:	20000000 	.word	0x20000000

080018d4 <displayLeaderBoard>:

void displayLeaderBoard(struct player *head){
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b088      	sub	sp, #32
 80018d8:	af04      	add	r7, sp, #16
 80018da:	6078      	str	r0, [r7, #4]
	struct player *temp = head;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	60fb      	str	r3, [r7, #12]
	int count_leaderboard = 1;
 80018e0:	2301      	movs	r3, #1
 80018e2:	60bb      	str	r3, [r7, #8]
//	}
//	uart_EspSendString("/");
//
//	temp = head;
//	count_leaderboard = 1;
	lcd_ShowStr(15, 10, "ID", WHITE, BLACK, 24, 0);
 80018e4:	2300      	movs	r3, #0
 80018e6:	9302      	str	r3, [sp, #8]
 80018e8:	2318      	movs	r3, #24
 80018ea:	9301      	str	r3, [sp, #4]
 80018ec:	2300      	movs	r3, #0
 80018ee:	9300      	str	r3, [sp, #0]
 80018f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018f4:	4a66      	ldr	r2, [pc, #408]	; (8001a90 <displayLeaderBoard+0x1bc>)
 80018f6:	210a      	movs	r1, #10
 80018f8:	200f      	movs	r0, #15
 80018fa:	f001 fb2d 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(80, 10, "SCORE", WHITE, BLACK, 24, 0);
 80018fe:	2300      	movs	r3, #0
 8001900:	9302      	str	r3, [sp, #8]
 8001902:	2318      	movs	r3, #24
 8001904:	9301      	str	r3, [sp, #4]
 8001906:	2300      	movs	r3, #0
 8001908:	9300      	str	r3, [sp, #0]
 800190a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800190e:	4a61      	ldr	r2, [pc, #388]	; (8001a94 <displayLeaderBoard+0x1c0>)
 8001910:	210a      	movs	r1, #10
 8001912:	2050      	movs	r0, #80	; 0x50
 8001914:	f001 fb20 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(170, 10, "MODE", WHITE, BLACK, 24, 0);
 8001918:	2300      	movs	r3, #0
 800191a:	9302      	str	r3, [sp, #8]
 800191c:	2318      	movs	r3, #24
 800191e:	9301      	str	r3, [sp, #4]
 8001920:	2300      	movs	r3, #0
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001928:	4a5b      	ldr	r2, [pc, #364]	; (8001a98 <displayLeaderBoard+0x1c4>)
 800192a:	210a      	movs	r1, #10
 800192c:	20aa      	movs	r0, #170	; 0xaa
 800192e:	f001 fb13 	bl	8002f58 <lcd_ShowStr>
	while(temp != NULL && 50+(count_leaderboard-1)*20 < 300){
 8001932:	e09c      	b.n	8001a6e <displayLeaderBoard+0x19a>
		lcd_ShowIntNum(15, 50+(count_leaderboard-1)*20, temp->player_ID, 4, WHITE, BLACK, 16);
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	3b01      	subs	r3, #1
 8001938:	b29b      	uxth	r3, r3
 800193a:	461a      	mov	r2, r3
 800193c:	0092      	lsls	r2, r2, #2
 800193e:	4413      	add	r3, r2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	b29b      	uxth	r3, r3
 8001944:	3332      	adds	r3, #50	; 0x32
 8001946:	b299      	uxth	r1, r3
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	b29a      	uxth	r2, r3
 800194e:	2310      	movs	r3, #16
 8001950:	9302      	str	r3, [sp, #8]
 8001952:	2300      	movs	r3, #0
 8001954:	9301      	str	r3, [sp, #4]
 8001956:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	2304      	movs	r3, #4
 800195e:	200f      	movs	r0, #15
 8001960:	f001 f800 	bl	8002964 <lcd_ShowIntNum>
		lcd_ShowIntNum(83, 50+(count_leaderboard-1)*20, temp->player_score, 4, WHITE, BLACK, 16);
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	3b01      	subs	r3, #1
 8001968:	b29b      	uxth	r3, r3
 800196a:	461a      	mov	r2, r3
 800196c:	0092      	lsls	r2, r2, #2
 800196e:	4413      	add	r3, r2
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	b29b      	uxth	r3, r3
 8001974:	3332      	adds	r3, #50	; 0x32
 8001976:	b299      	uxth	r1, r3
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	b29a      	uxth	r2, r3
 800197e:	2310      	movs	r3, #16
 8001980:	9302      	str	r3, [sp, #8]
 8001982:	2300      	movs	r3, #0
 8001984:	9301      	str	r3, [sp, #4]
 8001986:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	2304      	movs	r3, #4
 800198e:	2053      	movs	r0, #83	; 0x53
 8001990:	f000 ffe8 	bl	8002964 <lcd_ShowIntNum>
		if(temp->player_mode == NORMAL)
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d116      	bne.n	80019ca <displayLeaderBoard+0xf6>
			lcd_ShowStr(170, 50+(count_leaderboard-1)*20, "NORMAL", WHITE, BLACK, 16, 0);
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	3b01      	subs	r3, #1
 80019a0:	b29b      	uxth	r3, r3
 80019a2:	461a      	mov	r2, r3
 80019a4:	0092      	lsls	r2, r2, #2
 80019a6:	4413      	add	r3, r2
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	3332      	adds	r3, #50	; 0x32
 80019ae:	b299      	uxth	r1, r3
 80019b0:	2300      	movs	r3, #0
 80019b2:	9302      	str	r3, [sp, #8]
 80019b4:	2310      	movs	r3, #16
 80019b6:	9301      	str	r3, [sp, #4]
 80019b8:	2300      	movs	r3, #0
 80019ba:	9300      	str	r3, [sp, #0]
 80019bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019c0:	4a36      	ldr	r2, [pc, #216]	; (8001a9c <displayLeaderBoard+0x1c8>)
 80019c2:	20aa      	movs	r0, #170	; 0xaa
 80019c4:	f001 fac8 	bl	8002f58 <lcd_ShowStr>
 80019c8:	e04b      	b.n	8001a62 <displayLeaderBoard+0x18e>
		else if(temp->player_mode == WALL)
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d116      	bne.n	8001a00 <displayLeaderBoard+0x12c>
			lcd_ShowStr(170, 50+(count_leaderboard-1)*20, "WALL", WHITE, BLACK, 16, 0);
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	3b01      	subs	r3, #1
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	461a      	mov	r2, r3
 80019da:	0092      	lsls	r2, r2, #2
 80019dc:	4413      	add	r3, r2
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	3332      	adds	r3, #50	; 0x32
 80019e4:	b299      	uxth	r1, r3
 80019e6:	2300      	movs	r3, #0
 80019e8:	9302      	str	r3, [sp, #8]
 80019ea:	2310      	movs	r3, #16
 80019ec:	9301      	str	r3, [sp, #4]
 80019ee:	2300      	movs	r3, #0
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019f6:	4a2a      	ldr	r2, [pc, #168]	; (8001aa0 <displayLeaderBoard+0x1cc>)
 80019f8:	20aa      	movs	r0, #170	; 0xaa
 80019fa:	f001 faad 	bl	8002f58 <lcd_ShowStr>
 80019fe:	e030      	b.n	8001a62 <displayLeaderBoard+0x18e>
		else if(temp->player_mode == WALLS)
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d116      	bne.n	8001a36 <displayLeaderBoard+0x162>
			lcd_ShowStr(170, 50+(count_leaderboard-1)*20, "WALLS", WHITE, BLACK, 16, 0);
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	461a      	mov	r2, r3
 8001a10:	0092      	lsls	r2, r2, #2
 8001a12:	4413      	add	r3, r2
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	3332      	adds	r3, #50	; 0x32
 8001a1a:	b299      	uxth	r1, r3
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	9302      	str	r3, [sp, #8]
 8001a20:	2310      	movs	r3, #16
 8001a22:	9301      	str	r3, [sp, #4]
 8001a24:	2300      	movs	r3, #0
 8001a26:	9300      	str	r3, [sp, #0]
 8001a28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a2c:	4a1d      	ldr	r2, [pc, #116]	; (8001aa4 <displayLeaderBoard+0x1d0>)
 8001a2e:	20aa      	movs	r0, #170	; 0xaa
 8001a30:	f001 fa92 	bl	8002f58 <lcd_ShowStr>
 8001a34:	e015      	b.n	8001a62 <displayLeaderBoard+0x18e>
		else
			lcd_ShowStr(170, 50+(count_leaderboard-1)*20, "TIMER", WHITE, BLACK, 16, 0);
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	3b01      	subs	r3, #1
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	0092      	lsls	r2, r2, #2
 8001a40:	4413      	add	r3, r2
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	3332      	adds	r3, #50	; 0x32
 8001a48:	b299      	uxth	r1, r3
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	9302      	str	r3, [sp, #8]
 8001a4e:	2310      	movs	r3, #16
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	2300      	movs	r3, #0
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a5a:	4a13      	ldr	r2, [pc, #76]	; (8001aa8 <displayLeaderBoard+0x1d4>)
 8001a5c:	20aa      	movs	r0, #170	; 0xaa
 8001a5e:	f001 fa7b 	bl	8002f58 <lcd_ShowStr>
		temp=temp->next;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	60fb      	str	r3, [r7, #12]
		count_leaderboard++;
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	60bb      	str	r3, [r7, #8]
	while(temp != NULL && 50+(count_leaderboard-1)*20 < 300){
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d008      	beq.n	8001a86 <displayLeaderBoard+0x1b2>
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	1e5a      	subs	r2, r3, #1
 8001a78:	4613      	mov	r3, r2
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	4413      	add	r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	2bf9      	cmp	r3, #249	; 0xf9
 8001a82:	f77f af57 	ble.w	8001934 <displayLeaderBoard+0x60>
	}
}
 8001a86:	bf00      	nop
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	0800d04c 	.word	0x0800d04c
 8001a94:	0800d050 	.word	0x0800d050
 8001a98:	0800d058 	.word	0x0800d058
 8001a9c:	0800d060 	.word	0x0800d060
 8001aa0:	0800d068 	.word	0x0800d068
 8001aa4:	0800d070 	.word	0x0800d070
 8001aa8:	0800d078 	.word	0x0800d078

08001aac <fsm_machine>:

void fsm_machine(){
 8001aac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001aae:	b09f      	sub	sp, #124	; 0x7c
 8001ab0:	af04      	add	r7, sp, #16
	switch (status) {
 8001ab2:	4b4d      	ldr	r3, [pc, #308]	; (8001be8 <fsm_machine+0x13c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	2b05      	cmp	r3, #5
 8001ab8:	f200 826e 	bhi.w	8001f98 <fsm_machine+0x4ec>
 8001abc:	a201      	add	r2, pc, #4	; (adr r2, 8001ac4 <fsm_machine+0x18>)
 8001abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac2:	bf00      	nop
 8001ac4:	08001b2f 	.word	0x08001b2f
 8001ac8:	08001bc1 	.word	0x08001bc1
 8001acc:	08001f11 	.word	0x08001f11
 8001ad0:	08001b23 	.word	0x08001b23
 8001ad4:	08001b29 	.word	0x08001b29
 8001ad8:	08001add 	.word	0x08001add
	case DISPLAY_LEADERBOARD:
//		displayLeaderBoard(leaderboard);
		if(button_count[12] == 1){
 8001adc:	4b43      	ldr	r3, [pc, #268]	; (8001bec <fsm_machine+0x140>)
 8001ade:	8b1b      	ldrh	r3, [r3, #24]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	f040 825b 	bne.w	8001f9c <fsm_machine+0x4f0>
			lcd_Clear(BLACK);
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	f000 fd4c 	bl	8002584 <lcd_Clear>
			lcd_Fill(50, 250, 190, 300, GREEN);
 8001aec:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001af0:	9300      	str	r3, [sp, #0]
 8001af2:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001af6:	22be      	movs	r2, #190	; 0xbe
 8001af8:	21fa      	movs	r1, #250	; 0xfa
 8001afa:	2032      	movs	r0, #50	; 0x32
 8001afc:	f000 fd74 	bl	80025e8 <lcd_Fill>
			lcd_ShowStr(90,260,"START",BLACK,BLACK,24,1);
 8001b00:	2301      	movs	r3, #1
 8001b02:	9302      	str	r3, [sp, #8]
 8001b04:	2318      	movs	r3, #24
 8001b06:	9301      	str	r3, [sp, #4]
 8001b08:	2300      	movs	r3, #0
 8001b0a:	9300      	str	r3, [sp, #0]
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	4a38      	ldr	r2, [pc, #224]	; (8001bf0 <fsm_machine+0x144>)
 8001b10:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001b14:	205a      	movs	r0, #90	; 0x5a
 8001b16:	f001 fa1f 	bl	8002f58 <lcd_ShowStr>
			status = INIT;
 8001b1a:	4b33      	ldr	r3, [pc, #204]	; (8001be8 <fsm_machine+0x13c>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
		}
		break;
 8001b20:	e23c      	b.n	8001f9c <fsm_machine+0x4f0>
	case CHANGE_MODE:
		change_mode();
 8001b22:	f7ff fcf3 	bl	800150c <change_mode>
		break;
 8001b26:	e240      	b.n	8001faa <fsm_machine+0x4fe>
	case CHANGE_SPEED:
		change_speed();
 8001b28:	f7ff fdfa 	bl	8001720 <change_speed>
		break;
 8001b2c:	e23d      	b.n	8001faa <fsm_machine+0x4fe>
	case INIT:
		screen_init();
 8001b2e:	f001 fc6b 	bl	8003408 <screen_init>
		enter_ID();
 8001b32:	f7ff fc47 	bl	80013c4 <enter_ID>
		//test_Adc();

		if(button_count[14] == 1){
 8001b36:	4b2d      	ldr	r3, [pc, #180]	; (8001bec <fsm_machine+0x140>)
 8001b38:	8b9b      	ldrh	r3, [r3, #28]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d105      	bne.n	8001b4a <fsm_machine+0x9e>
			lcd_Clear(BLACK);
 8001b3e:	2000      	movs	r0, #0
 8001b40:	f000 fd20 	bl	8002584 <lcd_Clear>
			status = CHANGE_MODE;
 8001b44:	4b28      	ldr	r3, [pc, #160]	; (8001be8 <fsm_machine+0x13c>)
 8001b46:	2203      	movs	r2, #3
 8001b48:	601a      	str	r2, [r3, #0]
		}
		if(button_count[12] == 1){
 8001b4a:	4b28      	ldr	r3, [pc, #160]	; (8001bec <fsm_machine+0x140>)
 8001b4c:	8b1b      	ldrh	r3, [r3, #24]
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d105      	bne.n	8001b5e <fsm_machine+0xb2>
			lcd_Clear(BLACK);
 8001b52:	2000      	movs	r0, #0
 8001b54:	f000 fd16 	bl	8002584 <lcd_Clear>
			status = CHANGE_SPEED;
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <fsm_machine+0x13c>)
 8001b5a:	2204      	movs	r2, #4
 8001b5c:	601a      	str	r2, [r3, #0]
		}
		if(button_count[15] == 1){
 8001b5e:	4b23      	ldr	r3, [pc, #140]	; (8001bec <fsm_machine+0x140>)
 8001b60:	8bdb      	ldrh	r3, [r3, #30]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d10a      	bne.n	8001b7c <fsm_machine+0xd0>
			lcd_Clear(BLACK);
 8001b66:	2000      	movs	r0, #0
 8001b68:	f000 fd0c 	bl	8002584 <lcd_Clear>
			displayLeaderBoard(leaderboard);
 8001b6c:	4b21      	ldr	r3, [pc, #132]	; (8001bf4 <fsm_machine+0x148>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff feaf 	bl	80018d4 <displayLeaderBoard>
			status = DISPLAY_LEADERBOARD;
 8001b76:	4b1c      	ldr	r3, [pc, #112]	; (8001be8 <fsm_machine+0x13c>)
 8001b78:	2205      	movs	r2, #5
 8001b7a:	601a      	str	r2, [r3, #0]
		}

		if(isButtonStart()){
 8001b7c:	f004 f846 	bl	8005c0c <isButtonStart>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f000 820c 	beq.w	8001fa0 <fsm_machine+0x4f4>
			status = PLAY;
 8001b88:	4b17      	ldr	r3, [pc, #92]	; (8001be8 <fsm_machine+0x13c>)
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	601a      	str	r2, [r3, #0]
			char res[100];
			sprintf(res, "%d is playing %c", ID, sec);//gui len Wifi
 8001b8e:	4b1a      	ldr	r3, [pc, #104]	; (8001bf8 <fsm_machine+0x14c>)
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	4b1a      	ldr	r3, [pc, #104]	; (8001bfc <fsm_machine+0x150>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	1d38      	adds	r0, r7, #4
 8001b98:	4919      	ldr	r1, [pc, #100]	; (8001c00 <fsm_machine+0x154>)
 8001b9a:	f00a f865 	bl	800bc68 <siprintf>
//			uart_EspSendString(res);
			count = 0;
 8001b9e:	4b19      	ldr	r3, [pc, #100]	; (8001c04 <fsm_machine+0x158>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
			lcd_Clear(BLACK);
 8001ba4:	2000      	movs	r0, #0
 8001ba6:	f000 fced 	bl	8002584 <lcd_Clear>
			re_init();
 8001baa:	f002 f989 	bl	8003ec0 <re_init>
			screen_play();
 8001bae:	f001 fd35 	bl	800361c <screen_play>
			fsm_mode();
 8001bb2:	f7ff fbc7 	bl	8001344 <fsm_mode>
			setTimer4(1000);
 8001bb6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bba:	f002 fcd9 	bl	8004570 <setTimer4>
		}
		break;
 8001bbe:	e1ef      	b.n	8001fa0 <fsm_machine+0x4f4>
	case PLAY:
		if(flag_timer4 == 1){
 8001bc0:	4b11      	ldr	r3, [pc, #68]	; (8001c08 <fsm_machine+0x15c>)
 8001bc2:	881b      	ldrh	r3, [r3, #0]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	f040 80b4 	bne.w	8001d32 <fsm_machine+0x286>
			setTimer4(1000);
 8001bca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bce:	f002 fccf 	bl	8004570 <setTimer4>
			if(colon == 0){
 8001bd2:	4b0e      	ldr	r3, [pc, #56]	; (8001c0c <fsm_machine+0x160>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d11a      	bne.n	8001c10 <fsm_machine+0x164>
				led7_SetColon(1);
 8001bda:	2001      	movs	r0, #1
 8001bdc:	f001 fb1a 	bl	8003214 <led7_SetColon>
				colon = 1;
 8001be0:	4b0a      	ldr	r3, [pc, #40]	; (8001c0c <fsm_machine+0x160>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	e019      	b.n	8001c1c <fsm_machine+0x170>
 8001be8:	20000104 	.word	0x20000104
 8001bec:	20000a68 	.word	0x20000a68
 8001bf0:	0800cff4 	.word	0x0800cff4
 8001bf4:	20000128 	.word	0x20000128
 8001bf8:	20000108 	.word	0x20000108
 8001bfc:	20000004 	.word	0x20000004
 8001c00:	0800d080 	.word	0x0800d080
 8001c04:	20000110 	.word	0x20000110
 8001c08:	20000998 	.word	0x20000998
 8001c0c:	20000120 	.word	0x20000120
			}else{
				led7_SetColon(0);
 8001c10:	2000      	movs	r0, #0
 8001c12:	f001 faff 	bl	8003214 <led7_SetColon>
				colon = 0;
 8001c16:	4ba5      	ldr	r3, [pc, #660]	; (8001eac <fsm_machine+0x400>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
			}
			count++;
 8001c1c:	4ba4      	ldr	r3, [pc, #656]	; (8001eb0 <fsm_machine+0x404>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	3301      	adds	r3, #1
 8001c22:	4aa3      	ldr	r2, [pc, #652]	; (8001eb0 <fsm_machine+0x404>)
 8001c24:	6013      	str	r3, [r2, #0]
			timer = count;
 8001c26:	4ba2      	ldr	r3, [pc, #648]	; (8001eb0 <fsm_machine+0x404>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4aa2      	ldr	r2, [pc, #648]	; (8001eb4 <fsm_machine+0x408>)
 8001c2c:	6013      	str	r3, [r2, #0]
			if(wall == 1){
 8001c2e:	4ba2      	ldr	r3, [pc, #648]	; (8001eb8 <fsm_machine+0x40c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d115      	bne.n	8001c62 <fsm_machine+0x1b6>
				if(count%5 == 0){
 8001c36:	4b9e      	ldr	r3, [pc, #632]	; (8001eb0 <fsm_machine+0x404>)
 8001c38:	6819      	ldr	r1, [r3, #0]
 8001c3a:	4ba0      	ldr	r3, [pc, #640]	; (8001ebc <fsm_machine+0x410>)
 8001c3c:	fb83 2301 	smull	r2, r3, r3, r1
 8001c40:	105a      	asrs	r2, r3, #1
 8001c42:	17cb      	asrs	r3, r1, #31
 8001c44:	1ad2      	subs	r2, r2, r3
 8001c46:	4613      	mov	r3, r2
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	4413      	add	r3, r2
 8001c4c:	1aca      	subs	r2, r1, r3
 8001c4e:	2a00      	cmp	r2, #0
 8001c50:	d107      	bne.n	8001c62 <fsm_machine+0x1b6>
					if(walls == 0){
 8001c52:	4b9b      	ldr	r3, [pc, #620]	; (8001ec0 <fsm_machine+0x414>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d101      	bne.n	8001c5e <fsm_machine+0x1b2>
						delete_wall();
 8001c5a:	f001 fff9 	bl	8003c50 <delete_wall>
					}
					spawn_wall();
 8001c5e:	f002 f9a5 	bl	8003fac <spawn_wall>
				}
			}
			if(mode == TIMER){
 8001c62:	4b98      	ldr	r3, [pc, #608]	; (8001ec4 <fsm_machine+0x418>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2b03      	cmp	r3, #3
 8001c68:	d108      	bne.n	8001c7c <fsm_machine+0x1d0>
				countdown--;
 8001c6a:	4b97      	ldr	r3, [pc, #604]	; (8001ec8 <fsm_machine+0x41c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	4a95      	ldr	r2, [pc, #596]	; (8001ec8 <fsm_machine+0x41c>)
 8001c72:	6013      	str	r3, [r2, #0]
				timer = countdown;
 8001c74:	4b94      	ldr	r3, [pc, #592]	; (8001ec8 <fsm_machine+0x41c>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a8e      	ldr	r2, [pc, #568]	; (8001eb4 <fsm_machine+0x408>)
 8001c7a:	6013      	str	r3, [r2, #0]
			}
			led7_SetDigit((timer%60)%10, 3, 0);
 8001c7c:	4b8d      	ldr	r3, [pc, #564]	; (8001eb4 <fsm_machine+0x408>)
 8001c7e:	6819      	ldr	r1, [r3, #0]
 8001c80:	4b92      	ldr	r3, [pc, #584]	; (8001ecc <fsm_machine+0x420>)
 8001c82:	fb83 2301 	smull	r2, r3, r3, r1
 8001c86:	440b      	add	r3, r1
 8001c88:	115a      	asrs	r2, r3, #5
 8001c8a:	17cb      	asrs	r3, r1, #31
 8001c8c:	1ad2      	subs	r2, r2, r3
 8001c8e:	4613      	mov	r3, r2
 8001c90:	011b      	lsls	r3, r3, #4
 8001c92:	1a9b      	subs	r3, r3, r2
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	1aca      	subs	r2, r1, r3
 8001c98:	4b88      	ldr	r3, [pc, #544]	; (8001ebc <fsm_machine+0x410>)
 8001c9a:	fb83 1302 	smull	r1, r3, r3, r2
 8001c9e:	1099      	asrs	r1, r3, #2
 8001ca0:	17d3      	asrs	r3, r2, #31
 8001ca2:	1ac8      	subs	r0, r1, r3
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	4403      	add	r3, r0
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	1ad0      	subs	r0, r2, r3
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2103      	movs	r1, #3
 8001cb2:	f001 fa8b 	bl	80031cc <led7_SetDigit>
			led7_SetDigit((timer%60)/10, 2, 0);
 8001cb6:	4b7f      	ldr	r3, [pc, #508]	; (8001eb4 <fsm_machine+0x408>)
 8001cb8:	6819      	ldr	r1, [r3, #0]
 8001cba:	4b84      	ldr	r3, [pc, #528]	; (8001ecc <fsm_machine+0x420>)
 8001cbc:	fb83 2301 	smull	r2, r3, r3, r1
 8001cc0:	440b      	add	r3, r1
 8001cc2:	115a      	asrs	r2, r3, #5
 8001cc4:	17cb      	asrs	r3, r1, #31
 8001cc6:	1ad2      	subs	r2, r2, r3
 8001cc8:	4613      	mov	r3, r2
 8001cca:	011b      	lsls	r3, r3, #4
 8001ccc:	1a9b      	subs	r3, r3, r2
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	1aca      	subs	r2, r1, r3
 8001cd2:	4b7a      	ldr	r3, [pc, #488]	; (8001ebc <fsm_machine+0x410>)
 8001cd4:	fb83 1302 	smull	r1, r3, r3, r2
 8001cd8:	1099      	asrs	r1, r3, #2
 8001cda:	17d3      	asrs	r3, r2, #31
 8001cdc:	1acb      	subs	r3, r1, r3
 8001cde:	2200      	movs	r2, #0
 8001ce0:	2102      	movs	r1, #2
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f001 fa72 	bl	80031cc <led7_SetDigit>
			led7_SetDigit((timer/60)%10, 1, 0);
 8001ce8:	4b72      	ldr	r3, [pc, #456]	; (8001eb4 <fsm_machine+0x408>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a77      	ldr	r2, [pc, #476]	; (8001ecc <fsm_machine+0x420>)
 8001cee:	fb82 1203 	smull	r1, r2, r2, r3
 8001cf2:	441a      	add	r2, r3
 8001cf4:	1152      	asrs	r2, r2, #5
 8001cf6:	17db      	asrs	r3, r3, #31
 8001cf8:	1ad2      	subs	r2, r2, r3
 8001cfa:	4b70      	ldr	r3, [pc, #448]	; (8001ebc <fsm_machine+0x410>)
 8001cfc:	fb83 1302 	smull	r1, r3, r3, r2
 8001d00:	1099      	asrs	r1, r3, #2
 8001d02:	17d3      	asrs	r3, r2, #31
 8001d04:	1ac8      	subs	r0, r1, r3
 8001d06:	4603      	mov	r3, r0
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	4403      	add	r3, r0
 8001d0c:	005b      	lsls	r3, r3, #1
 8001d0e:	1ad0      	subs	r0, r2, r3
 8001d10:	2200      	movs	r2, #0
 8001d12:	2101      	movs	r1, #1
 8001d14:	f001 fa5a 	bl	80031cc <led7_SetDigit>
			led7_SetDigit((timer/60)/10, 0, 0);
 8001d18:	4b66      	ldr	r3, [pc, #408]	; (8001eb4 <fsm_machine+0x408>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a6c      	ldr	r2, [pc, #432]	; (8001ed0 <fsm_machine+0x424>)
 8001d1e:	fb82 1203 	smull	r1, r2, r2, r3
 8001d22:	1192      	asrs	r2, r2, #6
 8001d24:	17db      	asrs	r3, r3, #31
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f001 fa4d 	bl	80031cc <led7_SetDigit>
		}
		if(isButtonUp()){
 8001d32:	f003 ff8f 	bl	8005c54 <isButtonUp>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d00b      	beq.n	8001d54 <fsm_machine+0x2a8>
			sw_up = 0;
 8001d3c:	4b65      	ldr	r3, [pc, #404]	; (8001ed4 <fsm_machine+0x428>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]
			sw_down = 1;
 8001d42:	4b65      	ldr	r3, [pc, #404]	; (8001ed8 <fsm_machine+0x42c>)
 8001d44:	2201      	movs	r2, #1
 8001d46:	601a      	str	r2, [r3, #0]
			sw_left = 1;
 8001d48:	4b64      	ldr	r3, [pc, #400]	; (8001edc <fsm_machine+0x430>)
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	601a      	str	r2, [r3, #0]
			sw_right = 1;
 8001d4e:	4b64      	ldr	r3, [pc, #400]	; (8001ee0 <fsm_machine+0x434>)
 8001d50:	2201      	movs	r2, #1
 8001d52:	601a      	str	r2, [r3, #0]
			//flag_timer3 = 1;
		}
		if(isButtonDown()){
 8001d54:	f003 ffa1 	bl	8005c9a <isButtonDown>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d00b      	beq.n	8001d76 <fsm_machine+0x2ca>
			sw_up = 1;
 8001d5e:	4b5d      	ldr	r3, [pc, #372]	; (8001ed4 <fsm_machine+0x428>)
 8001d60:	2201      	movs	r2, #1
 8001d62:	601a      	str	r2, [r3, #0]
			sw_down = 0;
 8001d64:	4b5c      	ldr	r3, [pc, #368]	; (8001ed8 <fsm_machine+0x42c>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
			sw_left = 1;
 8001d6a:	4b5c      	ldr	r3, [pc, #368]	; (8001edc <fsm_machine+0x430>)
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	601a      	str	r2, [r3, #0]
			sw_right = 1;
 8001d70:	4b5b      	ldr	r3, [pc, #364]	; (8001ee0 <fsm_machine+0x434>)
 8001d72:	2201      	movs	r2, #1
 8001d74:	601a      	str	r2, [r3, #0]
			//flag_timer3 = 1;
		}
		if(isButtonLeft()){
 8001d76:	f003 ffb5 	bl	8005ce4 <isButtonLeft>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d00b      	beq.n	8001d98 <fsm_machine+0x2ec>
			sw_up = 1;
 8001d80:	4b54      	ldr	r3, [pc, #336]	; (8001ed4 <fsm_machine+0x428>)
 8001d82:	2201      	movs	r2, #1
 8001d84:	601a      	str	r2, [r3, #0]
			sw_down = 1;
 8001d86:	4b54      	ldr	r3, [pc, #336]	; (8001ed8 <fsm_machine+0x42c>)
 8001d88:	2201      	movs	r2, #1
 8001d8a:	601a      	str	r2, [r3, #0]
			sw_left = 0;
 8001d8c:	4b53      	ldr	r3, [pc, #332]	; (8001edc <fsm_machine+0x430>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	601a      	str	r2, [r3, #0]
			sw_right = 1;
 8001d92:	4b53      	ldr	r3, [pc, #332]	; (8001ee0 <fsm_machine+0x434>)
 8001d94:	2201      	movs	r2, #1
 8001d96:	601a      	str	r2, [r3, #0]
			//flag_timer3 = 1;
		}
		if(isButtonRight()){
 8001d98:	f003 ffc9 	bl	8005d2e <isButtonRight>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d00b      	beq.n	8001dba <fsm_machine+0x30e>
			sw_up = 1;
 8001da2:	4b4c      	ldr	r3, [pc, #304]	; (8001ed4 <fsm_machine+0x428>)
 8001da4:	2201      	movs	r2, #1
 8001da6:	601a      	str	r2, [r3, #0]
			sw_down = 1;
 8001da8:	4b4b      	ldr	r3, [pc, #300]	; (8001ed8 <fsm_machine+0x42c>)
 8001daa:	2201      	movs	r2, #1
 8001dac:	601a      	str	r2, [r3, #0]
			sw_left = 1;
 8001dae:	4b4b      	ldr	r3, [pc, #300]	; (8001edc <fsm_machine+0x430>)
 8001db0:	2201      	movs	r2, #1
 8001db2:	601a      	str	r2, [r3, #0]
			sw_right = 0;
 8001db4:	4b4a      	ldr	r3, [pc, #296]	; (8001ee0 <fsm_machine+0x434>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
			//flag_timer3 = 1;
		}
		wait_check();
 8001dba:	f002 facb 	bl	8004354 <wait_check>
		update_grid();
 8001dbe:	f001 fea9 	bl	8003b14 <update_grid>
		if(flag_timer3 == 1){
 8001dc2:	4b48      	ldr	r3, [pc, #288]	; (8001ee4 <fsm_machine+0x438>)
 8001dc4:	881b      	ldrh	r3, [r3, #0]
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d10d      	bne.n	8001de6 <fsm_machine+0x33a>
			//wait_check();
			setTimer3(speed);
 8001dca:	4b47      	ldr	r3, [pc, #284]	; (8001ee8 <fsm_machine+0x43c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f002 fbb1 	bl	8004538 <setTimer3>
			move_snake();
 8001dd6:	f001 ff9b 	bl	8003d10 <move_snake>
			//check_food();
			//check_collision();
			screen_score();
 8001dda:	f001 fc93 	bl	8003704 <screen_score>
			update_grid();
 8001dde:	f001 fe99 	bl	8003b14 <update_grid>
			screen_exit();
 8001de2:	f001 fcb7 	bl	8003754 <screen_exit>
		}
		if(lose == 1 || isExit()){
 8001de6:	4b41      	ldr	r3, [pc, #260]	; (8001eec <fsm_machine+0x440>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d005      	beq.n	8001dfa <fsm_machine+0x34e>
 8001dee:	f003 ffe7 	bl	8005dc0 <isExit>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	f000 80d5 	beq.w	8001fa4 <fsm_machine+0x4f8>
			status = GAME_OVER;
 8001dfa:	4b3d      	ldr	r3, [pc, #244]	; (8001ef0 <fsm_machine+0x444>)
 8001dfc:	2202      	movs	r2, #2
 8001dfe:	601a      	str	r2, [r3, #0]
			addPlayer(&leaderboard, ID, score, mode);
 8001e00:	4b3c      	ldr	r3, [pc, #240]	; (8001ef4 <fsm_machine+0x448>)
 8001e02:	6819      	ldr	r1, [r3, #0]
 8001e04:	4b3c      	ldr	r3, [pc, #240]	; (8001ef8 <fsm_machine+0x44c>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	461a      	mov	r2, r3
 8001e0a:	4b2e      	ldr	r3, [pc, #184]	; (8001ec4 <fsm_machine+0x418>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	483b      	ldr	r0, [pc, #236]	; (8001efc <fsm_machine+0x450>)
 8001e10:	f001 f906 	bl	8003020 <addPlayer>
			send_flag = 1;
 8001e14:	4b3a      	ldr	r3, [pc, #232]	; (8001f00 <fsm_machine+0x454>)
 8001e16:	2201      	movs	r2, #1
 8001e18:	601a      	str	r2, [r3, #0]
			char res[100];
			sprintf(res, "%d was game over\nScore : %d\nTime : %d:%d %c", ID, score, count/60, count%60, sec);//STM32 -> wifi
 8001e1a:	4b36      	ldr	r3, [pc, #216]	; (8001ef4 <fsm_machine+0x448>)
 8001e1c:	681d      	ldr	r5, [r3, #0]
 8001e1e:	4b36      	ldr	r3, [pc, #216]	; (8001ef8 <fsm_machine+0x44c>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	461e      	mov	r6, r3
 8001e24:	4b22      	ldr	r3, [pc, #136]	; (8001eb0 <fsm_machine+0x404>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a28      	ldr	r2, [pc, #160]	; (8001ecc <fsm_machine+0x420>)
 8001e2a:	fb82 1203 	smull	r1, r2, r2, r3
 8001e2e:	441a      	add	r2, r3
 8001e30:	1152      	asrs	r2, r2, #5
 8001e32:	17db      	asrs	r3, r3, #31
 8001e34:	1ad0      	subs	r0, r2, r3
 8001e36:	4b1e      	ldr	r3, [pc, #120]	; (8001eb0 <fsm_machine+0x404>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	4b24      	ldr	r3, [pc, #144]	; (8001ecc <fsm_machine+0x420>)
 8001e3c:	fb83 1302 	smull	r1, r3, r3, r2
 8001e40:	4413      	add	r3, r2
 8001e42:	1159      	asrs	r1, r3, #5
 8001e44:	17d3      	asrs	r3, r2, #31
 8001e46:	1ac9      	subs	r1, r1, r3
 8001e48:	460b      	mov	r3, r1
 8001e4a:	011b      	lsls	r3, r3, #4
 8001e4c:	1a5b      	subs	r3, r3, r1
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	1ad1      	subs	r1, r2, r3
 8001e52:	4b2c      	ldr	r3, [pc, #176]	; (8001f04 <fsm_machine+0x458>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	1d3c      	adds	r4, r7, #4
 8001e58:	9302      	str	r3, [sp, #8]
 8001e5a:	9101      	str	r1, [sp, #4]
 8001e5c:	9000      	str	r0, [sp, #0]
 8001e5e:	4633      	mov	r3, r6
 8001e60:	462a      	mov	r2, r5
 8001e62:	4929      	ldr	r1, [pc, #164]	; (8001f08 <fsm_machine+0x45c>)
 8001e64:	4620      	mov	r0, r4
 8001e66:	f009 feff 	bl	800bc68 <siprintf>
//			uart_EspSendString(res);
			send_flag =0;
 8001e6a:	4b25      	ldr	r3, [pc, #148]	; (8001f00 <fsm_machine+0x454>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
			lcd_Clear(BLACK);
 8001e70:	2000      	movs	r0, #0
 8001e72:	f000 fb87 	bl	8002584 <lcd_Clear>
			lcd_Fill(50, 250, 190, 300, GREEN);
 8001e76:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001e7a:	9300      	str	r3, [sp, #0]
 8001e7c:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001e80:	22be      	movs	r2, #190	; 0xbe
 8001e82:	21fa      	movs	r1, #250	; 0xfa
 8001e84:	2032      	movs	r0, #50	; 0x32
 8001e86:	f000 fbaf 	bl	80025e8 <lcd_Fill>
			lcd_ShowStr(80,260,"RESTART",BLACK,BLACK,24,1);
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	9302      	str	r3, [sp, #8]
 8001e8e:	2318      	movs	r3, #24
 8001e90:	9301      	str	r3, [sp, #4]
 8001e92:	2300      	movs	r3, #0
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	2300      	movs	r3, #0
 8001e98:	4a1c      	ldr	r2, [pc, #112]	; (8001f0c <fsm_machine+0x460>)
 8001e9a:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001e9e:	2050      	movs	r0, #80	; 0x50
 8001ea0:	f001 f85a 	bl	8002f58 <lcd_ShowStr>
			lose = 0;
 8001ea4:	4b11      	ldr	r3, [pc, #68]	; (8001eec <fsm_machine+0x440>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
		}
		break;
 8001eaa:	e07b      	b.n	8001fa4 <fsm_machine+0x4f8>
 8001eac:	20000120 	.word	0x20000120
 8001eb0:	20000110 	.word	0x20000110
 8001eb4:	2000011c 	.word	0x2000011c
 8001eb8:	20000114 	.word	0x20000114
 8001ebc:	66666667 	.word	0x66666667
 8001ec0:	20000118 	.word	0x20000118
 8001ec4:	2000010c 	.word	0x2000010c
 8001ec8:	20000008 	.word	0x20000008
 8001ecc:	88888889 	.word	0x88888889
 8001ed0:	1b4e81b5 	.word	0x1b4e81b5
 8001ed4:	20000028 	.word	0x20000028
 8001ed8:	2000002c 	.word	0x2000002c
 8001edc:	20000034 	.word	0x20000034
 8001ee0:	20000030 	.word	0x20000030
 8001ee4:	20000992 	.word	0x20000992
 8001ee8:	20000000 	.word	0x20000000
 8001eec:	20000988 	.word	0x20000988
 8001ef0:	20000104 	.word	0x20000104
 8001ef4:	20000108 	.word	0x20000108
 8001ef8:	20000984 	.word	0x20000984
 8001efc:	20000128 	.word	0x20000128
 8001f00:	20000124 	.word	0x20000124
 8001f04:	20000004 	.word	0x20000004
 8001f08:	0800d094 	.word	0x0800d094
 8001f0c:	0800d0c0 	.word	0x0800d0c0
	case GAME_OVER:
		enter_ID();
 8001f10:	f7ff fa58 	bl	80013c4 <enter_ID>
		screen_game_over();
 8001f14:	f001 fc44 	bl	80037a0 <screen_game_over>
		if(button_count[14] == 1){
 8001f18:	4b26      	ldr	r3, [pc, #152]	; (8001fb4 <fsm_machine+0x508>)
 8001f1a:	8b9b      	ldrh	r3, [r3, #28]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d105      	bne.n	8001f2c <fsm_machine+0x480>
			lcd_Clear(BLACK);
 8001f20:	2000      	movs	r0, #0
 8001f22:	f000 fb2f 	bl	8002584 <lcd_Clear>
			status = CHANGE_MODE;
 8001f26:	4b24      	ldr	r3, [pc, #144]	; (8001fb8 <fsm_machine+0x50c>)
 8001f28:	2203      	movs	r2, #3
 8001f2a:	601a      	str	r2, [r3, #0]
		}

		if(button_count[12] == 1){
 8001f2c:	4b21      	ldr	r3, [pc, #132]	; (8001fb4 <fsm_machine+0x508>)
 8001f2e:	8b1b      	ldrh	r3, [r3, #24]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d105      	bne.n	8001f40 <fsm_machine+0x494>
			lcd_Clear(BLACK);
 8001f34:	2000      	movs	r0, #0
 8001f36:	f000 fb25 	bl	8002584 <lcd_Clear>
			status = CHANGE_SPEED;
 8001f3a:	4b1f      	ldr	r3, [pc, #124]	; (8001fb8 <fsm_machine+0x50c>)
 8001f3c:	2204      	movs	r2, #4
 8001f3e:	601a      	str	r2, [r3, #0]
		}

		if(button_count[15] == 1){
 8001f40:	4b1c      	ldr	r3, [pc, #112]	; (8001fb4 <fsm_machine+0x508>)
 8001f42:	8bdb      	ldrh	r3, [r3, #30]
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d10a      	bne.n	8001f5e <fsm_machine+0x4b2>
			lcd_Clear(BLACK);
 8001f48:	2000      	movs	r0, #0
 8001f4a:	f000 fb1b 	bl	8002584 <lcd_Clear>
			displayLeaderBoard(leaderboard);
 8001f4e:	4b1b      	ldr	r3, [pc, #108]	; (8001fbc <fsm_machine+0x510>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7ff fcbe 	bl	80018d4 <displayLeaderBoard>
			status = DISPLAY_LEADERBOARD;
 8001f58:	4b17      	ldr	r3, [pc, #92]	; (8001fb8 <fsm_machine+0x50c>)
 8001f5a:	2205      	movs	r2, #5
 8001f5c:	601a      	str	r2, [r3, #0]
		}

		if(isButtonRestart()){
 8001f5e:	f003 ff0b 	bl	8005d78 <isButtonRestart>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d01f      	beq.n	8001fa8 <fsm_machine+0x4fc>
//			status = INIT;
//			lcd_Clear(BLACK);
//			re_init();
			char res[100];
			sprintf(res, "%d is playing %c", ID, sec);//STM32->Wifi
 8001f68:	4b15      	ldr	r3, [pc, #84]	; (8001fc0 <fsm_machine+0x514>)
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	4b15      	ldr	r3, [pc, #84]	; (8001fc4 <fsm_machine+0x518>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	1d38      	adds	r0, r7, #4
 8001f72:	4915      	ldr	r1, [pc, #84]	; (8001fc8 <fsm_machine+0x51c>)
 8001f74:	f009 fe78 	bl	800bc68 <siprintf>
//			uart_EspSendString(res);
			count = 0;
 8001f78:	4b14      	ldr	r3, [pc, #80]	; (8001fcc <fsm_machine+0x520>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	601a      	str	r2, [r3, #0]
			status = PLAY;
 8001f7e:	4b0e      	ldr	r3, [pc, #56]	; (8001fb8 <fsm_machine+0x50c>)
 8001f80:	2201      	movs	r2, #1
 8001f82:	601a      	str	r2, [r3, #0]
			lcd_Clear(BLACK);
 8001f84:	2000      	movs	r0, #0
 8001f86:	f000 fafd 	bl	8002584 <lcd_Clear>
			re_init();
 8001f8a:	f001 ff99 	bl	8003ec0 <re_init>
			screen_play();
 8001f8e:	f001 fb45 	bl	800361c <screen_play>
			fsm_mode();
 8001f92:	f7ff f9d7 	bl	8001344 <fsm_mode>
		}
		break;
 8001f96:	e007      	b.n	8001fa8 <fsm_machine+0x4fc>
	default:
		break;
 8001f98:	bf00      	nop
 8001f9a:	e006      	b.n	8001faa <fsm_machine+0x4fe>
		break;
 8001f9c:	bf00      	nop
 8001f9e:	e004      	b.n	8001faa <fsm_machine+0x4fe>
		break;
 8001fa0:	bf00      	nop
 8001fa2:	e002      	b.n	8001faa <fsm_machine+0x4fe>
		break;
 8001fa4:	bf00      	nop
 8001fa6:	e000      	b.n	8001faa <fsm_machine+0x4fe>
		break;
 8001fa8:	bf00      	nop
	}
}
 8001faa:	bf00      	nop
 8001fac:	376c      	adds	r7, #108	; 0x6c
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	20000a68 	.word	0x20000a68
 8001fb8:	20000104 	.word	0x20000104
 8001fbc:	20000128 	.word	0x20000128
 8001fc0:	20000108 	.word	0x20000108
 8001fc4:	20000004 	.word	0x20000004
 8001fc8:	0800d080 	.word	0x0800d080
 8001fcc:	20000110 	.word	0x20000110

08001fd0 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08e      	sub	sp, #56	; 0x38
 8001fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001fd6:	f107 031c 	add.w	r3, r7, #28
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	605a      	str	r2, [r3, #4]
 8001fe0:	609a      	str	r2, [r3, #8]
 8001fe2:	60da      	str	r2, [r3, #12]
 8001fe4:	611a      	str	r2, [r3, #16]
 8001fe6:	615a      	str	r2, [r3, #20]
 8001fe8:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001fea:	463b      	mov	r3, r7
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	605a      	str	r2, [r3, #4]
 8001ff2:	609a      	str	r2, [r3, #8]
 8001ff4:	60da      	str	r2, [r3, #12]
 8001ff6:	611a      	str	r2, [r3, #16]
 8001ff8:	615a      	str	r2, [r3, #20]
 8001ffa:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001ffc:	4b2f      	ldr	r3, [pc, #188]	; (80020bc <MX_FSMC_Init+0xec>)
 8001ffe:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002002:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8002004:	4b2d      	ldr	r3, [pc, #180]	; (80020bc <MX_FSMC_Init+0xec>)
 8002006:	4a2e      	ldr	r2, [pc, #184]	; (80020c0 <MX_FSMC_Init+0xf0>)
 8002008:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800200a:	4b2c      	ldr	r3, [pc, #176]	; (80020bc <MX_FSMC_Init+0xec>)
 800200c:	2200      	movs	r2, #0
 800200e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8002010:	4b2a      	ldr	r3, [pc, #168]	; (80020bc <MX_FSMC_Init+0xec>)
 8002012:	2200      	movs	r2, #0
 8002014:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8002016:	4b29      	ldr	r3, [pc, #164]	; (80020bc <MX_FSMC_Init+0xec>)
 8002018:	2200      	movs	r2, #0
 800201a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800201c:	4b27      	ldr	r3, [pc, #156]	; (80020bc <MX_FSMC_Init+0xec>)
 800201e:	2210      	movs	r2, #16
 8002020:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8002022:	4b26      	ldr	r3, [pc, #152]	; (80020bc <MX_FSMC_Init+0xec>)
 8002024:	2200      	movs	r2, #0
 8002026:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8002028:	4b24      	ldr	r3, [pc, #144]	; (80020bc <MX_FSMC_Init+0xec>)
 800202a:	2200      	movs	r2, #0
 800202c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800202e:	4b23      	ldr	r3, [pc, #140]	; (80020bc <MX_FSMC_Init+0xec>)
 8002030:	2200      	movs	r2, #0
 8002032:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8002034:	4b21      	ldr	r3, [pc, #132]	; (80020bc <MX_FSMC_Init+0xec>)
 8002036:	2200      	movs	r2, #0
 8002038:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800203a:	4b20      	ldr	r3, [pc, #128]	; (80020bc <MX_FSMC_Init+0xec>)
 800203c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002040:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8002042:	4b1e      	ldr	r3, [pc, #120]	; (80020bc <MX_FSMC_Init+0xec>)
 8002044:	2200      	movs	r2, #0
 8002046:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8002048:	4b1c      	ldr	r3, [pc, #112]	; (80020bc <MX_FSMC_Init+0xec>)
 800204a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800204e:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8002050:	4b1a      	ldr	r3, [pc, #104]	; (80020bc <MX_FSMC_Init+0xec>)
 8002052:	2200      	movs	r2, #0
 8002054:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8002056:	4b19      	ldr	r3, [pc, #100]	; (80020bc <MX_FSMC_Init+0xec>)
 8002058:	2200      	movs	r2, #0
 800205a:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 800205c:	4b17      	ldr	r3, [pc, #92]	; (80020bc <MX_FSMC_Init+0xec>)
 800205e:	2200      	movs	r2, #0
 8002060:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8002062:	230f      	movs	r3, #15
 8002064:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8002066:	230f      	movs	r3, #15
 8002068:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800206a:	233c      	movs	r3, #60	; 0x3c
 800206c:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 800206e:	2300      	movs	r3, #0
 8002070:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8002072:	2310      	movs	r3, #16
 8002074:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8002076:	2311      	movs	r3, #17
 8002078:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800207a:	2300      	movs	r3, #0
 800207c:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 800207e:	2308      	movs	r3, #8
 8002080:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8002082:	230f      	movs	r3, #15
 8002084:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8002086:	2309      	movs	r3, #9
 8002088:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800208a:	2300      	movs	r3, #0
 800208c:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800208e:	2310      	movs	r3, #16
 8002090:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8002092:	2311      	movs	r3, #17
 8002094:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8002096:	2300      	movs	r3, #0
 8002098:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800209a:	463a      	mov	r2, r7
 800209c:	f107 031c 	add.w	r3, r7, #28
 80020a0:	4619      	mov	r1, r3
 80020a2:	4806      	ldr	r0, [pc, #24]	; (80020bc <MX_FSMC_Init+0xec>)
 80020a4:	f007 fb2c 	bl	8009700 <HAL_SRAM_Init>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80020ae:	f001 f9a5 	bl	80033fc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80020b2:	bf00      	nop
 80020b4:	3738      	adds	r7, #56	; 0x38
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20000a88 	.word	0x20000a88
 80020c0:	a0000104 	.word	0xa0000104

080020c4 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ca:	1d3b      	adds	r3, r7, #4
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80020d8:	4b1c      	ldr	r3, [pc, #112]	; (800214c <HAL_FSMC_MspInit+0x88>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d131      	bne.n	8002144 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80020e0:	4b1a      	ldr	r3, [pc, #104]	; (800214c <HAL_FSMC_MspInit+0x88>)
 80020e2:	2201      	movs	r2, #1
 80020e4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	603b      	str	r3, [r7, #0]
 80020ea:	4b19      	ldr	r3, [pc, #100]	; (8002150 <HAL_FSMC_MspInit+0x8c>)
 80020ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ee:	4a18      	ldr	r2, [pc, #96]	; (8002150 <HAL_FSMC_MspInit+0x8c>)
 80020f0:	f043 0301 	orr.w	r3, r3, #1
 80020f4:	6393      	str	r3, [r2, #56]	; 0x38
 80020f6:	4b16      	ldr	r3, [pc, #88]	; (8002150 <HAL_FSMC_MspInit+0x8c>)
 80020f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020fa:	f003 0301 	and.w	r3, r3, #1
 80020fe:	603b      	str	r3, [r7, #0]
 8002100:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8002102:	f64f 7388 	movw	r3, #65416	; 0xff88
 8002106:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002108:	2302      	movs	r3, #2
 800210a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002110:	2303      	movs	r3, #3
 8002112:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002114:	230c      	movs	r3, #12
 8002116:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002118:	1d3b      	adds	r3, r7, #4
 800211a:	4619      	mov	r1, r3
 800211c:	480d      	ldr	r0, [pc, #52]	; (8002154 <HAL_FSMC_MspInit+0x90>)
 800211e:	f004 ff45 	bl	8006fac <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8002122:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8002126:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002128:	2302      	movs	r3, #2
 800212a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212c:	2300      	movs	r3, #0
 800212e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002130:	2303      	movs	r3, #3
 8002132:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002134:	230c      	movs	r3, #12
 8002136:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002138:	1d3b      	adds	r3, r7, #4
 800213a:	4619      	mov	r1, r3
 800213c:	4806      	ldr	r0, [pc, #24]	; (8002158 <HAL_FSMC_MspInit+0x94>)
 800213e:	f004 ff35 	bl	8006fac <HAL_GPIO_Init>
 8002142:	e000      	b.n	8002146 <HAL_FSMC_MspInit+0x82>
    return;
 8002144:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8002146:	3718      	adds	r7, #24
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	2000012c 	.word	0x2000012c
 8002150:	40023800 	.word	0x40023800
 8002154:	40021000 	.word	0x40021000
 8002158:	40020c00 	.word	0x40020c00

0800215c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8002164:	f7ff ffae 	bl	80020c4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002168:	bf00      	nop
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b08e      	sub	sp, #56	; 0x38
 8002174:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002176:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800217a:	2200      	movs	r2, #0
 800217c:	601a      	str	r2, [r3, #0]
 800217e:	605a      	str	r2, [r3, #4]
 8002180:	609a      	str	r2, [r3, #8]
 8002182:	60da      	str	r2, [r3, #12]
 8002184:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	623b      	str	r3, [r7, #32]
 800218a:	4b7e      	ldr	r3, [pc, #504]	; (8002384 <MX_GPIO_Init+0x214>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218e:	4a7d      	ldr	r2, [pc, #500]	; (8002384 <MX_GPIO_Init+0x214>)
 8002190:	f043 0310 	orr.w	r3, r3, #16
 8002194:	6313      	str	r3, [r2, #48]	; 0x30
 8002196:	4b7b      	ldr	r3, [pc, #492]	; (8002384 <MX_GPIO_Init+0x214>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219a:	f003 0310 	and.w	r3, r3, #16
 800219e:	623b      	str	r3, [r7, #32]
 80021a0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	61fb      	str	r3, [r7, #28]
 80021a6:	4b77      	ldr	r3, [pc, #476]	; (8002384 <MX_GPIO_Init+0x214>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	4a76      	ldr	r2, [pc, #472]	; (8002384 <MX_GPIO_Init+0x214>)
 80021ac:	f043 0304 	orr.w	r3, r3, #4
 80021b0:	6313      	str	r3, [r2, #48]	; 0x30
 80021b2:	4b74      	ldr	r3, [pc, #464]	; (8002384 <MX_GPIO_Init+0x214>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	f003 0304 	and.w	r3, r3, #4
 80021ba:	61fb      	str	r3, [r7, #28]
 80021bc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	61bb      	str	r3, [r7, #24]
 80021c2:	4b70      	ldr	r3, [pc, #448]	; (8002384 <MX_GPIO_Init+0x214>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c6:	4a6f      	ldr	r2, [pc, #444]	; (8002384 <MX_GPIO_Init+0x214>)
 80021c8:	f043 0320 	orr.w	r3, r3, #32
 80021cc:	6313      	str	r3, [r2, #48]	; 0x30
 80021ce:	4b6d      	ldr	r3, [pc, #436]	; (8002384 <MX_GPIO_Init+0x214>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d2:	f003 0320 	and.w	r3, r3, #32
 80021d6:	61bb      	str	r3, [r7, #24]
 80021d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021da:	2300      	movs	r3, #0
 80021dc:	617b      	str	r3, [r7, #20]
 80021de:	4b69      	ldr	r3, [pc, #420]	; (8002384 <MX_GPIO_Init+0x214>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e2:	4a68      	ldr	r2, [pc, #416]	; (8002384 <MX_GPIO_Init+0x214>)
 80021e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021e8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ea:	4b66      	ldr	r3, [pc, #408]	; (8002384 <MX_GPIO_Init+0x214>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021f2:	617b      	str	r3, [r7, #20]
 80021f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	613b      	str	r3, [r7, #16]
 80021fa:	4b62      	ldr	r3, [pc, #392]	; (8002384 <MX_GPIO_Init+0x214>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fe:	4a61      	ldr	r2, [pc, #388]	; (8002384 <MX_GPIO_Init+0x214>)
 8002200:	f043 0301 	orr.w	r3, r3, #1
 8002204:	6313      	str	r3, [r2, #48]	; 0x30
 8002206:	4b5f      	ldr	r3, [pc, #380]	; (8002384 <MX_GPIO_Init+0x214>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	613b      	str	r3, [r7, #16]
 8002210:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002212:	2300      	movs	r3, #0
 8002214:	60fb      	str	r3, [r7, #12]
 8002216:	4b5b      	ldr	r3, [pc, #364]	; (8002384 <MX_GPIO_Init+0x214>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	4a5a      	ldr	r2, [pc, #360]	; (8002384 <MX_GPIO_Init+0x214>)
 800221c:	f043 0302 	orr.w	r3, r3, #2
 8002220:	6313      	str	r3, [r2, #48]	; 0x30
 8002222:	4b58      	ldr	r3, [pc, #352]	; (8002384 <MX_GPIO_Init+0x214>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	60bb      	str	r3, [r7, #8]
 8002232:	4b54      	ldr	r3, [pc, #336]	; (8002384 <MX_GPIO_Init+0x214>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	4a53      	ldr	r2, [pc, #332]	; (8002384 <MX_GPIO_Init+0x214>)
 8002238:	f043 0308 	orr.w	r3, r3, #8
 800223c:	6313      	str	r3, [r2, #48]	; 0x30
 800223e:	4b51      	ldr	r3, [pc, #324]	; (8002384 <MX_GPIO_Init+0x214>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002242:	f003 0308 	and.w	r3, r3, #8
 8002246:	60bb      	str	r3, [r7, #8]
 8002248:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800224a:	2300      	movs	r3, #0
 800224c:	607b      	str	r3, [r7, #4]
 800224e:	4b4d      	ldr	r3, [pc, #308]	; (8002384 <MX_GPIO_Init+0x214>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002252:	4a4c      	ldr	r2, [pc, #304]	; (8002384 <MX_GPIO_Init+0x214>)
 8002254:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002258:	6313      	str	r3, [r2, #48]	; 0x30
 800225a:	4b4a      	ldr	r3, [pc, #296]	; (8002384 <MX_GPIO_Init+0x214>)
 800225c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002262:	607b      	str	r3, [r7, #4]
 8002264:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8002266:	2200      	movs	r2, #0
 8002268:	2170      	movs	r1, #112	; 0x70
 800226a:	4847      	ldr	r0, [pc, #284]	; (8002388 <MX_GPIO_Init+0x218>)
 800226c:	f005 f852 	bl	8007314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FSMC_RES_Pin|T_MOSI_Pin, GPIO_PIN_RESET);
 8002270:	2200      	movs	r2, #0
 8002272:	f44f 5108 	mov.w	r1, #8704	; 0x2200
 8002276:	4845      	ldr	r0, [pc, #276]	; (800238c <MX_GPIO_Init+0x21c>)
 8002278:	f005 f84c 	bl	8007314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin, GPIO_PIN_RESET);
 800227c:	2200      	movs	r2, #0
 800227e:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8002282:	4843      	ldr	r0, [pc, #268]	; (8002390 <MX_GPIO_Init+0x220>)
 8002284:	f005 f846 	bl	8007314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8002288:	2200      	movs	r2, #0
 800228a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800228e:	4841      	ldr	r0, [pc, #260]	; (8002394 <MX_GPIO_Init+0x224>)
 8002290:	f005 f840 	bl	8007314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8002294:	2200      	movs	r2, #0
 8002296:	2108      	movs	r1, #8
 8002298:	483f      	ldr	r0, [pc, #252]	; (8002398 <MX_GPIO_Init+0x228>)
 800229a:	f005 f83b 	bl	8007314 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 800229e:	2370      	movs	r3, #112	; 0x70
 80022a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022a2:	2301      	movs	r3, #1
 80022a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022aa:	2300      	movs	r3, #0
 80022ac:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b2:	4619      	mov	r1, r3
 80022b4:	4834      	ldr	r0, [pc, #208]	; (8002388 <MX_GPIO_Init+0x218>)
 80022b6:	f004 fe79 	bl	8006fac <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin|T_MOSI_Pin;
 80022ba:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 80022be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c0:	2301      	movs	r3, #1
 80022c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c8:	2300      	movs	r3, #0
 80022ca:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022d0:	4619      	mov	r1, r3
 80022d2:	482e      	ldr	r0, [pc, #184]	; (800238c <MX_GPIO_Init+0x21c>)
 80022d4:	f004 fe6a 	bl	8006fac <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 80022d8:	23c0      	movs	r3, #192	; 0xc0
 80022da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022dc:	2300      	movs	r3, #0
 80022de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e0:	2300      	movs	r3, #0
 80022e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022e8:	4619      	mov	r1, r3
 80022ea:	482a      	ldr	r0, [pc, #168]	; (8002394 <MX_GPIO_Init+0x224>)
 80022ec:	f004 fe5e 	bl	8006fac <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 80022f0:	2330      	movs	r3, #48	; 0x30
 80022f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f4:	2300      	movs	r3, #0
 80022f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f8:	2300      	movs	r3, #0
 80022fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002300:	4619      	mov	r1, r3
 8002302:	4822      	ldr	r0, [pc, #136]	; (800238c <MX_GPIO_Init+0x21c>)
 8002304:	f004 fe52 	bl	8006fac <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin;
 8002308:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800230c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800230e:	2301      	movs	r3, #1
 8002310:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002312:	2300      	movs	r3, #0
 8002314:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002316:	2300      	movs	r3, #0
 8002318:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800231a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800231e:	4619      	mov	r1, r3
 8002320:	481b      	ldr	r0, [pc, #108]	; (8002390 <MX_GPIO_Init+0x220>)
 8002322:	f004 fe43 	bl	8006fac <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = T_PEN_Pin|T_MISO_Pin;
 8002326:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 800232a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800232c:	2300      	movs	r3, #0
 800232e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002330:	2301      	movs	r3, #1
 8002332:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002334:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002338:	4619      	mov	r1, r3
 800233a:	4814      	ldr	r0, [pc, #80]	; (800238c <MX_GPIO_Init+0x21c>)
 800233c:	f004 fe36 	bl	8006fac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8002340:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002344:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002346:	2301      	movs	r3, #1
 8002348:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234a:	2300      	movs	r3, #0
 800234c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800234e:	2300      	movs	r3, #0
 8002350:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8002352:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002356:	4619      	mov	r1, r3
 8002358:	480e      	ldr	r0, [pc, #56]	; (8002394 <MX_GPIO_Init+0x224>)
 800235a:	f004 fe27 	bl	8006fac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 800235e:	2308      	movs	r3, #8
 8002360:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002362:	2301      	movs	r3, #1
 8002364:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002366:	2300      	movs	r3, #0
 8002368:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236a:	2300      	movs	r3, #0
 800236c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 800236e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002372:	4619      	mov	r1, r3
 8002374:	4808      	ldr	r0, [pc, #32]	; (8002398 <MX_GPIO_Init+0x228>)
 8002376:	f004 fe19 	bl	8006fac <HAL_GPIO_Init>

}
 800237a:	bf00      	nop
 800237c:	3738      	adds	r7, #56	; 0x38
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40023800 	.word	0x40023800
 8002388:	40021000 	.word	0x40021000
 800238c:	40020800 	.word	0x40020800
 8002390:	40021800 	.word	0x40021800
 8002394:	40020000 	.word	0x40020000
 8002398:	40020c00 	.word	0x40020c00

0800239c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80023a0:	4b12      	ldr	r3, [pc, #72]	; (80023ec <MX_I2C1_Init+0x50>)
 80023a2:	4a13      	ldr	r2, [pc, #76]	; (80023f0 <MX_I2C1_Init+0x54>)
 80023a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80023a6:	4b11      	ldr	r3, [pc, #68]	; (80023ec <MX_I2C1_Init+0x50>)
 80023a8:	4a12      	ldr	r2, [pc, #72]	; (80023f4 <MX_I2C1_Init+0x58>)
 80023aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80023ac:	4b0f      	ldr	r3, [pc, #60]	; (80023ec <MX_I2C1_Init+0x50>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80023b2:	4b0e      	ldr	r3, [pc, #56]	; (80023ec <MX_I2C1_Init+0x50>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80023b8:	4b0c      	ldr	r3, [pc, #48]	; (80023ec <MX_I2C1_Init+0x50>)
 80023ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80023c0:	4b0a      	ldr	r3, [pc, #40]	; (80023ec <MX_I2C1_Init+0x50>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80023c6:	4b09      	ldr	r3, [pc, #36]	; (80023ec <MX_I2C1_Init+0x50>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80023cc:	4b07      	ldr	r3, [pc, #28]	; (80023ec <MX_I2C1_Init+0x50>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80023d2:	4b06      	ldr	r3, [pc, #24]	; (80023ec <MX_I2C1_Init+0x50>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80023d8:	4804      	ldr	r0, [pc, #16]	; (80023ec <MX_I2C1_Init+0x50>)
 80023da:	f004 ffb5 	bl	8007348 <HAL_I2C_Init>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80023e4:	f001 f80a 	bl	80033fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80023e8:	bf00      	nop
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	20000ad8 	.word	0x20000ad8
 80023f0:	40005400 	.word	0x40005400
 80023f4:	000186a0 	.word	0x000186a0

080023f8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b08a      	sub	sp, #40	; 0x28
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002400:	f107 0314 	add.w	r3, r7, #20
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	605a      	str	r2, [r3, #4]
 800240a:	609a      	str	r2, [r3, #8]
 800240c:	60da      	str	r2, [r3, #12]
 800240e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a19      	ldr	r2, [pc, #100]	; (800247c <HAL_I2C_MspInit+0x84>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d12b      	bne.n	8002472 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	613b      	str	r3, [r7, #16]
 800241e:	4b18      	ldr	r3, [pc, #96]	; (8002480 <HAL_I2C_MspInit+0x88>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002422:	4a17      	ldr	r2, [pc, #92]	; (8002480 <HAL_I2C_MspInit+0x88>)
 8002424:	f043 0302 	orr.w	r3, r3, #2
 8002428:	6313      	str	r3, [r2, #48]	; 0x30
 800242a:	4b15      	ldr	r3, [pc, #84]	; (8002480 <HAL_I2C_MspInit+0x88>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	613b      	str	r3, [r7, #16]
 8002434:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002436:	23c0      	movs	r3, #192	; 0xc0
 8002438:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800243a:	2312      	movs	r3, #18
 800243c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243e:	2300      	movs	r3, #0
 8002440:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002442:	2303      	movs	r3, #3
 8002444:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002446:	2304      	movs	r3, #4
 8002448:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800244a:	f107 0314 	add.w	r3, r7, #20
 800244e:	4619      	mov	r1, r3
 8002450:	480c      	ldr	r0, [pc, #48]	; (8002484 <HAL_I2C_MspInit+0x8c>)
 8002452:	f004 fdab 	bl	8006fac <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002456:	2300      	movs	r3, #0
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	4b09      	ldr	r3, [pc, #36]	; (8002480 <HAL_I2C_MspInit+0x88>)
 800245c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245e:	4a08      	ldr	r2, [pc, #32]	; (8002480 <HAL_I2C_MspInit+0x88>)
 8002460:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002464:	6413      	str	r3, [r2, #64]	; 0x40
 8002466:	4b06      	ldr	r3, [pc, #24]	; (8002480 <HAL_I2C_MspInit+0x88>)
 8002468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002472:	bf00      	nop
 8002474:	3728      	adds	r7, #40	; 0x28
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40005400 	.word	0x40005400
 8002480:	40023800 	.word	0x40023800
 8002484:	40020400 	.word	0x40020400

08002488 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	4603      	mov	r3, r0
 8002490:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8002492:	4a04      	ldr	r2, [pc, #16]	; (80024a4 <LCD_WR_REG+0x1c>)
 8002494:	88fb      	ldrh	r3, [r7, #6]
 8002496:	8013      	strh	r3, [r2, #0]
}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr
 80024a4:	600ffffe 	.word	0x600ffffe

080024a8 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 80024b2:	4a04      	ldr	r2, [pc, #16]	; (80024c4 <LCD_WR_DATA+0x1c>)
 80024b4:	88fb      	ldrh	r3, [r7, #6]
 80024b6:	8053      	strh	r3, [r2, #2]
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	600ffffe 	.word	0x600ffffe

080024c8 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 80024ce:	4b06      	ldr	r3, [pc, #24]	; (80024e8 <LCD_RD_DATA+0x20>)
 80024d0:	885b      	ldrh	r3, [r3, #2]
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	80fb      	strh	r3, [r7, #6]
	return ram;
 80024d6:	88fb      	ldrh	r3, [r7, #6]
 80024d8:	b29b      	uxth	r3, r3
}
 80024da:	4618      	mov	r0, r3
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	600ffffe 	.word	0x600ffffe

080024ec <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 80024ec:	b590      	push	{r4, r7, lr}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4604      	mov	r4, r0
 80024f4:	4608      	mov	r0, r1
 80024f6:	4611      	mov	r1, r2
 80024f8:	461a      	mov	r2, r3
 80024fa:	4623      	mov	r3, r4
 80024fc:	80fb      	strh	r3, [r7, #6]
 80024fe:	4603      	mov	r3, r0
 8002500:	80bb      	strh	r3, [r7, #4]
 8002502:	460b      	mov	r3, r1
 8002504:	807b      	strh	r3, [r7, #2]
 8002506:	4613      	mov	r3, r2
 8002508:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 800250a:	202a      	movs	r0, #42	; 0x2a
 800250c:	f7ff ffbc 	bl	8002488 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8002510:	88fb      	ldrh	r3, [r7, #6]
 8002512:	0a1b      	lsrs	r3, r3, #8
 8002514:	b29b      	uxth	r3, r3
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff ffc6 	bl	80024a8 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 800251c:	88fb      	ldrh	r3, [r7, #6]
 800251e:	b2db      	uxtb	r3, r3
 8002520:	b29b      	uxth	r3, r3
 8002522:	4618      	mov	r0, r3
 8002524:	f7ff ffc0 	bl	80024a8 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8002528:	887b      	ldrh	r3, [r7, #2]
 800252a:	0a1b      	lsrs	r3, r3, #8
 800252c:	b29b      	uxth	r3, r3
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff ffba 	bl	80024a8 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8002534:	887b      	ldrh	r3, [r7, #2]
 8002536:	b2db      	uxtb	r3, r3
 8002538:	b29b      	uxth	r3, r3
 800253a:	4618      	mov	r0, r3
 800253c:	f7ff ffb4 	bl	80024a8 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8002540:	202b      	movs	r0, #43	; 0x2b
 8002542:	f7ff ffa1 	bl	8002488 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8002546:	88bb      	ldrh	r3, [r7, #4]
 8002548:	0a1b      	lsrs	r3, r3, #8
 800254a:	b29b      	uxth	r3, r3
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff ffab 	bl	80024a8 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8002552:	88bb      	ldrh	r3, [r7, #4]
 8002554:	b2db      	uxtb	r3, r3
 8002556:	b29b      	uxth	r3, r3
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff ffa5 	bl	80024a8 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 800255e:	883b      	ldrh	r3, [r7, #0]
 8002560:	0a1b      	lsrs	r3, r3, #8
 8002562:	b29b      	uxth	r3, r3
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff ff9f 	bl	80024a8 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 800256a:	883b      	ldrh	r3, [r7, #0]
 800256c:	b2db      	uxtb	r3, r3
 800256e:	b29b      	uxth	r3, r3
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff ff99 	bl	80024a8 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8002576:	202c      	movs	r0, #44	; 0x2c
 8002578:	f7ff ff86 	bl	8002488 <LCD_WR_REG>
}
 800257c:	bf00      	nop
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	bd90      	pop	{r4, r7, pc}

08002584 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 800258e:	4b15      	ldr	r3, [pc, #84]	; (80025e4 <lcd_Clear+0x60>)
 8002590:	881b      	ldrh	r3, [r3, #0]
 8002592:	3b01      	subs	r3, #1
 8002594:	b29a      	uxth	r2, r3
 8002596:	4b13      	ldr	r3, [pc, #76]	; (80025e4 <lcd_Clear+0x60>)
 8002598:	885b      	ldrh	r3, [r3, #2]
 800259a:	3b01      	subs	r3, #1
 800259c:	b29b      	uxth	r3, r3
 800259e:	2100      	movs	r1, #0
 80025a0:	2000      	movs	r0, #0
 80025a2:	f7ff ffa3 	bl	80024ec <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 80025a6:	2300      	movs	r3, #0
 80025a8:	81fb      	strh	r3, [r7, #14]
 80025aa:	e011      	b.n	80025d0 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 80025ac:	2300      	movs	r3, #0
 80025ae:	81bb      	strh	r3, [r7, #12]
 80025b0:	e006      	b.n	80025c0 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 80025b2:	88fb      	ldrh	r3, [r7, #6]
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff ff77 	bl	80024a8 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 80025ba:	89bb      	ldrh	r3, [r7, #12]
 80025bc:	3301      	adds	r3, #1
 80025be:	81bb      	strh	r3, [r7, #12]
 80025c0:	4b08      	ldr	r3, [pc, #32]	; (80025e4 <lcd_Clear+0x60>)
 80025c2:	885b      	ldrh	r3, [r3, #2]
 80025c4:	89ba      	ldrh	r2, [r7, #12]
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d3f3      	bcc.n	80025b2 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 80025ca:	89fb      	ldrh	r3, [r7, #14]
 80025cc:	3301      	adds	r3, #1
 80025ce:	81fb      	strh	r3, [r7, #14]
 80025d0:	4b04      	ldr	r3, [pc, #16]	; (80025e4 <lcd_Clear+0x60>)
 80025d2:	881b      	ldrh	r3, [r3, #0]
 80025d4:	89fa      	ldrh	r2, [r7, #14]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d3e8      	bcc.n	80025ac <lcd_Clear+0x28>
		}
	}
}
 80025da:	bf00      	nop
 80025dc:	bf00      	nop
 80025de:	3710      	adds	r7, #16
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	20000b2c 	.word	0x20000b2c

080025e8 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 80025e8:	b590      	push	{r4, r7, lr}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4604      	mov	r4, r0
 80025f0:	4608      	mov	r0, r1
 80025f2:	4611      	mov	r1, r2
 80025f4:	461a      	mov	r2, r3
 80025f6:	4623      	mov	r3, r4
 80025f8:	80fb      	strh	r3, [r7, #6]
 80025fa:	4603      	mov	r3, r0
 80025fc:	80bb      	strh	r3, [r7, #4]
 80025fe:	460b      	mov	r3, r1
 8002600:	807b      	strh	r3, [r7, #2]
 8002602:	4613      	mov	r3, r2
 8002604:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 8002606:	887b      	ldrh	r3, [r7, #2]
 8002608:	3b01      	subs	r3, #1
 800260a:	b29a      	uxth	r2, r3
 800260c:	883b      	ldrh	r3, [r7, #0]
 800260e:	3b01      	subs	r3, #1
 8002610:	b29b      	uxth	r3, r3
 8002612:	88b9      	ldrh	r1, [r7, #4]
 8002614:	88f8      	ldrh	r0, [r7, #6]
 8002616:	f7ff ff69 	bl	80024ec <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 800261a:	88bb      	ldrh	r3, [r7, #4]
 800261c:	81fb      	strh	r3, [r7, #14]
 800261e:	e010      	b.n	8002642 <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 8002620:	88fb      	ldrh	r3, [r7, #6]
 8002622:	81bb      	strh	r3, [r7, #12]
 8002624:	e006      	b.n	8002634 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 8002626:	8c3b      	ldrh	r3, [r7, #32]
 8002628:	4618      	mov	r0, r3
 800262a:	f7ff ff3d 	bl	80024a8 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 800262e:	89bb      	ldrh	r3, [r7, #12]
 8002630:	3301      	adds	r3, #1
 8002632:	81bb      	strh	r3, [r7, #12]
 8002634:	89ba      	ldrh	r2, [r7, #12]
 8002636:	887b      	ldrh	r3, [r7, #2]
 8002638:	429a      	cmp	r2, r3
 800263a:	d3f4      	bcc.n	8002626 <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 800263c:	89fb      	ldrh	r3, [r7, #14]
 800263e:	3301      	adds	r3, #1
 8002640:	81fb      	strh	r3, [r7, #14]
 8002642:	89fa      	ldrh	r2, [r7, #14]
 8002644:	883b      	ldrh	r3, [r7, #0]
 8002646:	429a      	cmp	r2, r3
 8002648:	d3ea      	bcc.n	8002620 <lcd_Fill+0x38>
		}
	}
}
 800264a:	bf00      	nop
 800264c:	bf00      	nop
 800264e:	3714      	adds	r7, #20
 8002650:	46bd      	mov	sp, r7
 8002652:	bd90      	pop	{r4, r7, pc}

08002654 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	80fb      	strh	r3, [r7, #6]
 800265e:	460b      	mov	r3, r1
 8002660:	80bb      	strh	r3, [r7, #4]
 8002662:	4613      	mov	r3, r2
 8002664:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 8002666:	88bb      	ldrh	r3, [r7, #4]
 8002668:	88fa      	ldrh	r2, [r7, #6]
 800266a:	88b9      	ldrh	r1, [r7, #4]
 800266c:	88f8      	ldrh	r0, [r7, #6]
 800266e:	f7ff ff3d 	bl	80024ec <lcd_AddressSet>
	LCD_WR_DATA(color);
 8002672:	887b      	ldrh	r3, [r7, #2]
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff ff17 	bl	80024a8 <LCD_WR_DATA>
}
 800267a:	bf00      	nop
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <lcd_DrawLine>:
  * @param  y2 Y coordinate of end point
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color) // ve duong
{
 8002682:	b590      	push	{r4, r7, lr}
 8002684:	b08d      	sub	sp, #52	; 0x34
 8002686:	af00      	add	r7, sp, #0
 8002688:	4604      	mov	r4, r0
 800268a:	4608      	mov	r0, r1
 800268c:	4611      	mov	r1, r2
 800268e:	461a      	mov	r2, r3
 8002690:	4623      	mov	r3, r4
 8002692:	80fb      	strh	r3, [r7, #6]
 8002694:	4603      	mov	r3, r0
 8002696:	80bb      	strh	r3, [r7, #4]
 8002698:	460b      	mov	r3, r1
 800269a:	807b      	strh	r3, [r7, #2]
 800269c:	4613      	mov	r3, r2
 800269e:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 80026a0:	2300      	movs	r3, #0
 80026a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80026a4:	2300      	movs	r3, #0
 80026a6:	627b      	str	r3, [r7, #36]	; 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1;
 80026a8:	887a      	ldrh	r2, [r7, #2]
 80026aa:	88fb      	ldrh	r3, [r7, #6]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 80026b0:	883a      	ldrh	r2, [r7, #0]
 80026b2:	88bb      	ldrh	r3, [r7, #4]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 80026b8:	88fb      	ldrh	r3, [r7, #6]
 80026ba:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 80026bc:	88bb      	ldrh	r3, [r7, #4]
 80026be:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 80026c0:	6a3b      	ldr	r3, [r7, #32]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	dd02      	ble.n	80026cc <lcd_DrawLine+0x4a>
 80026c6:	2301      	movs	r3, #1
 80026c8:	617b      	str	r3, [r7, #20]
 80026ca:	e00b      	b.n	80026e4 <lcd_DrawLine+0x62>
	else if (delta_x==0)incx=0;
 80026cc:	6a3b      	ldr	r3, [r7, #32]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d102      	bne.n	80026d8 <lcd_DrawLine+0x56>
 80026d2:	2300      	movs	r3, #0
 80026d4:	617b      	str	r3, [r7, #20]
 80026d6:	e005      	b.n	80026e4 <lcd_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 80026d8:	f04f 33ff 	mov.w	r3, #4294967295
 80026dc:	617b      	str	r3, [r7, #20]
 80026de:	6a3b      	ldr	r3, [r7, #32]
 80026e0:	425b      	negs	r3, r3
 80026e2:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	dd02      	ble.n	80026f0 <lcd_DrawLine+0x6e>
 80026ea:	2301      	movs	r3, #1
 80026ec:	613b      	str	r3, [r7, #16]
 80026ee:	e00b      	b.n	8002708 <lcd_DrawLine+0x86>
	else if (delta_y==0)incy=0;
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d102      	bne.n	80026fc <lcd_DrawLine+0x7a>
 80026f6:	2300      	movs	r3, #0
 80026f8:	613b      	str	r3, [r7, #16]
 80026fa:	e005      	b.n	8002708 <lcd_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 80026fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002700:	613b      	str	r3, [r7, #16]
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	425b      	negs	r3, r3
 8002706:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x;
 8002708:	6a3a      	ldr	r2, [r7, #32]
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	429a      	cmp	r2, r3
 800270e:	dd02      	ble.n	8002716 <lcd_DrawLine+0x94>
 8002710:	6a3b      	ldr	r3, [r7, #32]
 8002712:	61bb      	str	r3, [r7, #24]
 8002714:	e001      	b.n	800271a <lcd_DrawLine+0x98>
	else distance=delta_y;
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 800271a:	2300      	movs	r3, #0
 800271c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800271e:	e02b      	b.n	8002778 <lcd_DrawLine+0xf6>
	{
		lcd_DrawPoint(uRow,uCol,color);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	b29b      	uxth	r3, r3
 8002724:	68ba      	ldr	r2, [r7, #8]
 8002726:	b291      	uxth	r1, r2
 8002728:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800272c:	4618      	mov	r0, r3
 800272e:	f7ff ff91 	bl	8002654 <lcd_DrawPoint>
		xerr+=delta_x;
 8002732:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002734:	6a3b      	ldr	r3, [r7, #32]
 8002736:	4413      	add	r3, r2
 8002738:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr+=delta_y;
 800273a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	4413      	add	r3, r2
 8002740:	627b      	str	r3, [r7, #36]	; 0x24
		if(xerr>distance)
 8002742:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	429a      	cmp	r2, r3
 8002748:	dd07      	ble.n	800275a <lcd_DrawLine+0xd8>
		{
			xerr-=distance;
 800274a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow+=incx;
 8002752:	68fa      	ldr	r2, [r7, #12]
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	4413      	add	r3, r2
 8002758:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 800275a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	429a      	cmp	r2, r3
 8002760:	dd07      	ble.n	8002772 <lcd_DrawLine+0xf0>
		{
			yerr-=distance;
 8002762:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	627b      	str	r3, [r7, #36]	; 0x24
			uCol+=incy;
 800276a:	68ba      	ldr	r2, [r7, #8]
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	4413      	add	r3, r2
 8002770:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 8002772:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002774:	3301      	adds	r3, #1
 8002776:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002778:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	429a      	cmp	r2, r3
 800277e:	dacf      	bge.n	8002720 <lcd_DrawLine+0x9e>
		}
	}
}
 8002780:	bf00      	nop
 8002782:	bf00      	nop
 8002784:	3734      	adds	r7, #52	; 0x34
 8002786:	46bd      	mov	sp, r7
 8002788:	bd90      	pop	{r4, r7, pc}
	...

0800278c <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 800278c:	b590      	push	{r4, r7, lr}
 800278e:	b087      	sub	sp, #28
 8002790:	af00      	add	r7, sp, #0
 8002792:	4604      	mov	r4, r0
 8002794:	4608      	mov	r0, r1
 8002796:	4611      	mov	r1, r2
 8002798:	461a      	mov	r2, r3
 800279a:	4623      	mov	r3, r4
 800279c:	80fb      	strh	r3, [r7, #6]
 800279e:	4603      	mov	r3, r0
 80027a0:	80bb      	strh	r3, [r7, #4]
 80027a2:	460b      	mov	r3, r1
 80027a4:	70fb      	strb	r3, [r7, #3]
 80027a6:	4613      	mov	r3, r2
 80027a8:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 80027aa:	2300      	movs	r3, #0
 80027ac:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 80027ae:	88fb      	ldrh	r3, [r7, #6]
 80027b0:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 80027b2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80027b6:	085b      	lsrs	r3, r3, #1
 80027b8:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 80027ba:	7bfb      	ldrb	r3, [r7, #15]
 80027bc:	08db      	lsrs	r3, r3, #3
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	461a      	mov	r2, r3
 80027c2:	7bfb      	ldrb	r3, [r7, #15]
 80027c4:	f003 0307 	and.w	r3, r3, #7
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	bf14      	ite	ne
 80027ce:	2301      	movne	r3, #1
 80027d0:	2300      	moveq	r3, #0
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	4413      	add	r3, r2
 80027d6:	b29a      	uxth	r2, r3
 80027d8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80027dc:	b29b      	uxth	r3, r3
 80027de:	fb12 f303 	smulbb	r3, r2, r3
 80027e2:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 80027e4:	78fb      	ldrb	r3, [r7, #3]
 80027e6:	3b20      	subs	r3, #32
 80027e8:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
 80027ec:	b29a      	uxth	r2, r3
 80027ee:	88fb      	ldrh	r3, [r7, #6]
 80027f0:	4413      	add	r3, r2
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	3b01      	subs	r3, #1
 80027f6:	b29c      	uxth	r4, r3
 80027f8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80027fc:	b29a      	uxth	r2, r3
 80027fe:	88bb      	ldrh	r3, [r7, #4]
 8002800:	4413      	add	r3, r2
 8002802:	b29b      	uxth	r3, r3
 8002804:	3b01      	subs	r3, #1
 8002806:	b29b      	uxth	r3, r3
 8002808:	88b9      	ldrh	r1, [r7, #4]
 800280a:	88f8      	ldrh	r0, [r7, #6]
 800280c:	4622      	mov	r2, r4
 800280e:	f7ff fe6d 	bl	80024ec <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8002812:	2300      	movs	r3, #0
 8002814:	827b      	strh	r3, [r7, #18]
 8002816:	e07a      	b.n	800290e <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8002818:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800281c:	2b0c      	cmp	r3, #12
 800281e:	d028      	beq.n	8002872 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8002820:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002824:	2b10      	cmp	r3, #16
 8002826:	d108      	bne.n	800283a <lcd_ShowChar+0xae>
 8002828:	78fa      	ldrb	r2, [r7, #3]
 800282a:	8a7b      	ldrh	r3, [r7, #18]
 800282c:	493c      	ldr	r1, [pc, #240]	; (8002920 <lcd_ShowChar+0x194>)
 800282e:	0112      	lsls	r2, r2, #4
 8002830:	440a      	add	r2, r1
 8002832:	4413      	add	r3, r2
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	75fb      	strb	r3, [r7, #23]
 8002838:	e01b      	b.n	8002872 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 800283a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800283e:	2b18      	cmp	r3, #24
 8002840:	d10b      	bne.n	800285a <lcd_ShowChar+0xce>
 8002842:	78fa      	ldrb	r2, [r7, #3]
 8002844:	8a79      	ldrh	r1, [r7, #18]
 8002846:	4837      	ldr	r0, [pc, #220]	; (8002924 <lcd_ShowChar+0x198>)
 8002848:	4613      	mov	r3, r2
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	4413      	add	r3, r2
 800284e:	011b      	lsls	r3, r3, #4
 8002850:	4403      	add	r3, r0
 8002852:	440b      	add	r3, r1
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	75fb      	strb	r3, [r7, #23]
 8002858:	e00b      	b.n	8002872 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 800285a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800285e:	2b20      	cmp	r3, #32
 8002860:	d15a      	bne.n	8002918 <lcd_ShowChar+0x18c>
 8002862:	78fa      	ldrb	r2, [r7, #3]
 8002864:	8a7b      	ldrh	r3, [r7, #18]
 8002866:	4930      	ldr	r1, [pc, #192]	; (8002928 <lcd_ShowChar+0x19c>)
 8002868:	0192      	lsls	r2, r2, #6
 800286a:	440a      	add	r2, r1
 800286c:	4413      	add	r3, r2
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8002872:	2300      	movs	r3, #0
 8002874:	75bb      	strb	r3, [r7, #22]
 8002876:	e044      	b.n	8002902 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8002878:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800287c:	2b00      	cmp	r3, #0
 800287e:	d120      	bne.n	80028c2 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8002880:	7dfa      	ldrb	r2, [r7, #23]
 8002882:	7dbb      	ldrb	r3, [r7, #22]
 8002884:	fa42 f303 	asr.w	r3, r2, r3
 8002888:	f003 0301 	and.w	r3, r3, #1
 800288c:	2b00      	cmp	r3, #0
 800288e:	d004      	beq.n	800289a <lcd_ShowChar+0x10e>
 8002890:	883b      	ldrh	r3, [r7, #0]
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff fe08 	bl	80024a8 <LCD_WR_DATA>
 8002898:	e003      	b.n	80028a2 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 800289a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff fe03 	bl	80024a8 <LCD_WR_DATA>
				m++;
 80028a2:	7d7b      	ldrb	r3, [r7, #21]
 80028a4:	3301      	adds	r3, #1
 80028a6:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 80028a8:	7d7b      	ldrb	r3, [r7, #21]
 80028aa:	7bfa      	ldrb	r2, [r7, #15]
 80028ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80028b0:	fb02 f201 	mul.w	r2, r2, r1
 80028b4:	1a9b      	subs	r3, r3, r2
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d11f      	bne.n	80028fc <lcd_ShowChar+0x170>
				{
					m=0;
 80028bc:	2300      	movs	r3, #0
 80028be:	757b      	strb	r3, [r7, #21]
					break;
 80028c0:	e022      	b.n	8002908 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 80028c2:	7dfa      	ldrb	r2, [r7, #23]
 80028c4:	7dbb      	ldrb	r3, [r7, #22]
 80028c6:	fa42 f303 	asr.w	r3, r2, r3
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d005      	beq.n	80028de <lcd_ShowChar+0x152>
 80028d2:	883a      	ldrh	r2, [r7, #0]
 80028d4:	88b9      	ldrh	r1, [r7, #4]
 80028d6:	88fb      	ldrh	r3, [r7, #6]
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff febb 	bl	8002654 <lcd_DrawPoint>
				x++;
 80028de:	88fb      	ldrh	r3, [r7, #6]
 80028e0:	3301      	adds	r3, #1
 80028e2:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 80028e4:	88fa      	ldrh	r2, [r7, #6]
 80028e6:	8a3b      	ldrh	r3, [r7, #16]
 80028e8:	1ad2      	subs	r2, r2, r3
 80028ea:	7bfb      	ldrb	r3, [r7, #15]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d105      	bne.n	80028fc <lcd_ShowChar+0x170>
				{
					x=x0;
 80028f0:	8a3b      	ldrh	r3, [r7, #16]
 80028f2:	80fb      	strh	r3, [r7, #6]
					y++;
 80028f4:	88bb      	ldrh	r3, [r7, #4]
 80028f6:	3301      	adds	r3, #1
 80028f8:	80bb      	strh	r3, [r7, #4]
					break;
 80028fa:	e005      	b.n	8002908 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 80028fc:	7dbb      	ldrb	r3, [r7, #22]
 80028fe:	3301      	adds	r3, #1
 8002900:	75bb      	strb	r3, [r7, #22]
 8002902:	7dbb      	ldrb	r3, [r7, #22]
 8002904:	2b07      	cmp	r3, #7
 8002906:	d9b7      	bls.n	8002878 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8002908:	8a7b      	ldrh	r3, [r7, #18]
 800290a:	3301      	adds	r3, #1
 800290c:	827b      	strh	r3, [r7, #18]
 800290e:	8a7a      	ldrh	r2, [r7, #18]
 8002910:	89bb      	ldrh	r3, [r7, #12]
 8002912:	429a      	cmp	r2, r3
 8002914:	d380      	bcc.n	8002818 <lcd_ShowChar+0x8c>
 8002916:	e000      	b.n	800291a <lcd_ShowChar+0x18e>
		else return;
 8002918:	bf00      	nop
				}
			}
		}
	}
}
 800291a:	371c      	adds	r7, #28
 800291c:	46bd      	mov	sp, r7
 800291e:	bd90      	pop	{r4, r7, pc}
 8002920:	0800d3b4 	.word	0x0800d3b4
 8002924:	0800d9a4 	.word	0x0800d9a4
 8002928:	0800eb74 	.word	0x0800eb74

0800292c <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 800292c:	b480      	push	{r7}
 800292e:	b085      	sub	sp, #20
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	460a      	mov	r2, r1
 8002936:	71fb      	strb	r3, [r7, #7]
 8002938:	4613      	mov	r3, r2
 800293a:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 800293c:	2301      	movs	r3, #1
 800293e:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8002940:	e004      	b.n	800294c <mypow+0x20>
 8002942:	79fa      	ldrb	r2, [r7, #7]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	fb02 f303 	mul.w	r3, r2, r3
 800294a:	60fb      	str	r3, [r7, #12]
 800294c:	79bb      	ldrb	r3, [r7, #6]
 800294e:	1e5a      	subs	r2, r3, #1
 8002950:	71ba      	strb	r2, [r7, #6]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1f5      	bne.n	8002942 <mypow+0x16>
	return result;
 8002956:	68fb      	ldr	r3, [r7, #12]
}
 8002958:	4618      	mov	r0, r3
 800295a:	3714      	adds	r7, #20
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8002964:	b590      	push	{r4, r7, lr}
 8002966:	b089      	sub	sp, #36	; 0x24
 8002968:	af04      	add	r7, sp, #16
 800296a:	4604      	mov	r4, r0
 800296c:	4608      	mov	r0, r1
 800296e:	4611      	mov	r1, r2
 8002970:	461a      	mov	r2, r3
 8002972:	4623      	mov	r3, r4
 8002974:	80fb      	strh	r3, [r7, #6]
 8002976:	4603      	mov	r3, r0
 8002978:	80bb      	strh	r3, [r7, #4]
 800297a:	460b      	mov	r3, r1
 800297c:	807b      	strh	r3, [r7, #2]
 800297e:	4613      	mov	r3, r2
 8002980:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8002982:	2300      	movs	r3, #0
 8002984:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8002986:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800298a:	085b      	lsrs	r3, r3, #1
 800298c:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 800298e:	2300      	movs	r3, #0
 8002990:	73fb      	strb	r3, [r7, #15]
 8002992:	e059      	b.n	8002a48 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8002994:	887c      	ldrh	r4, [r7, #2]
 8002996:	787a      	ldrb	r2, [r7, #1]
 8002998:	7bfb      	ldrb	r3, [r7, #15]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	b2db      	uxtb	r3, r3
 800299e:	3b01      	subs	r3, #1
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	4619      	mov	r1, r3
 80029a4:	200a      	movs	r0, #10
 80029a6:	f7ff ffc1 	bl	800292c <mypow>
 80029aa:	4603      	mov	r3, r0
 80029ac:	fbb4 f1f3 	udiv	r1, r4, r3
 80029b0:	4b2a      	ldr	r3, [pc, #168]	; (8002a5c <lcd_ShowIntNum+0xf8>)
 80029b2:	fba3 2301 	umull	r2, r3, r3, r1
 80029b6:	08da      	lsrs	r2, r3, #3
 80029b8:	4613      	mov	r3, r2
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	4413      	add	r3, r2
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	1aca      	subs	r2, r1, r3
 80029c2:	4613      	mov	r3, r2
 80029c4:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 80029c6:	7bbb      	ldrb	r3, [r7, #14]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d121      	bne.n	8002a10 <lcd_ShowIntNum+0xac>
 80029cc:	7bfa      	ldrb	r2, [r7, #15]
 80029ce:	787b      	ldrb	r3, [r7, #1]
 80029d0:	3b01      	subs	r3, #1
 80029d2:	429a      	cmp	r2, r3
 80029d4:	da1c      	bge.n	8002a10 <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 80029d6:	7b3b      	ldrb	r3, [r7, #12]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d117      	bne.n	8002a0c <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 80029dc:	7bfb      	ldrb	r3, [r7, #15]
 80029de:	b29a      	uxth	r2, r3
 80029e0:	7b7b      	ldrb	r3, [r7, #13]
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	fb12 f303 	smulbb	r3, r2, r3
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	88fb      	ldrh	r3, [r7, #6]
 80029ec:	4413      	add	r3, r2
 80029ee:	b298      	uxth	r0, r3
 80029f0:	8c3a      	ldrh	r2, [r7, #32]
 80029f2:	88b9      	ldrh	r1, [r7, #4]
 80029f4:	2300      	movs	r3, #0
 80029f6:	9302      	str	r3, [sp, #8]
 80029f8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80029fc:	9301      	str	r3, [sp, #4]
 80029fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	4613      	mov	r3, r2
 8002a04:	2220      	movs	r2, #32
 8002a06:	f7ff fec1 	bl	800278c <lcd_ShowChar>
				continue;
 8002a0a:	e01a      	b.n	8002a42 <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8002a10:	7bfb      	ldrb	r3, [r7, #15]
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	7b7b      	ldrb	r3, [r7, #13]
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	fb12 f303 	smulbb	r3, r2, r3
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	88fb      	ldrh	r3, [r7, #6]
 8002a20:	4413      	add	r3, r2
 8002a22:	b298      	uxth	r0, r3
 8002a24:	7b3b      	ldrb	r3, [r7, #12]
 8002a26:	3330      	adds	r3, #48	; 0x30
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	8c3c      	ldrh	r4, [r7, #32]
 8002a2c:	88b9      	ldrh	r1, [r7, #4]
 8002a2e:	2300      	movs	r3, #0
 8002a30:	9302      	str	r3, [sp, #8]
 8002a32:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002a36:	9301      	str	r3, [sp, #4]
 8002a38:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a3a:	9300      	str	r3, [sp, #0]
 8002a3c:	4623      	mov	r3, r4
 8002a3e:	f7ff fea5 	bl	800278c <lcd_ShowChar>
	for(t=0;t<len;t++)
 8002a42:	7bfb      	ldrb	r3, [r7, #15]
 8002a44:	3301      	adds	r3, #1
 8002a46:	73fb      	strb	r3, [r7, #15]
 8002a48:	7bfa      	ldrb	r2, [r7, #15]
 8002a4a:	787b      	ldrb	r3, [r7, #1]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d3a1      	bcc.n	8002994 <lcd_ShowIntNum+0x30>
	}
}
 8002a50:	bf00      	nop
 8002a52:	bf00      	nop
 8002a54:	3714      	adds	r7, #20
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd90      	pop	{r4, r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	cccccccd 	.word	0xcccccccd

08002a60 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	4603      	mov	r3, r0
 8002a68:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8002a6a:	79fb      	ldrb	r3, [r7, #7]
 8002a6c:	091b      	lsrs	r3, r3, #4
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	f003 0303 	and.w	r3, r3, #3
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d007      	beq.n	8002a8a <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8002a7a:	4b0a      	ldr	r3, [pc, #40]	; (8002aa4 <lcd_SetDir+0x44>)
 8002a7c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002a80:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8002a82:	4b08      	ldr	r3, [pc, #32]	; (8002aa4 <lcd_SetDir+0x44>)
 8002a84:	22f0      	movs	r2, #240	; 0xf0
 8002a86:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8002a88:	e006      	b.n	8002a98 <lcd_SetDir+0x38>
		lcddev.width=240;
 8002a8a:	4b06      	ldr	r3, [pc, #24]	; (8002aa4 <lcd_SetDir+0x44>)
 8002a8c:	22f0      	movs	r2, #240	; 0xf0
 8002a8e:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8002a90:	4b04      	ldr	r3, [pc, #16]	; (8002aa4 <lcd_SetDir+0x44>)
 8002a92:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002a96:	805a      	strh	r2, [r3, #2]
}
 8002a98:	bf00      	nop
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr
 8002aa4:	20000b2c 	.word	0x20000b2c

08002aa8 <lcd_init>:


void lcd_init(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002aac:	2200      	movs	r2, #0
 8002aae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ab2:	48aa      	ldr	r0, [pc, #680]	; (8002d5c <lcd_init+0x2b4>)
 8002ab4:	f004 fc2e 	bl	8007314 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002ab8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002abc:	f003 fb62 	bl	8006184 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ac6:	48a5      	ldr	r0, [pc, #660]	; (8002d5c <lcd_init+0x2b4>)
 8002ac8:	f004 fc24 	bl	8007314 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002acc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002ad0:	f003 fb58 	bl	8006184 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8002ad4:	2000      	movs	r0, #0
 8002ad6:	f7ff ffc3 	bl	8002a60 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8002ada:	20d3      	movs	r0, #211	; 0xd3
 8002adc:	f7ff fcd4 	bl	8002488 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8002ae0:	f7ff fcf2 	bl	80024c8 <LCD_RD_DATA>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	4b9d      	ldr	r3, [pc, #628]	; (8002d60 <lcd_init+0x2b8>)
 8002aea:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8002aec:	f7ff fcec 	bl	80024c8 <LCD_RD_DATA>
 8002af0:	4603      	mov	r3, r0
 8002af2:	461a      	mov	r2, r3
 8002af4:	4b9a      	ldr	r3, [pc, #616]	; (8002d60 <lcd_init+0x2b8>)
 8002af6:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8002af8:	f7ff fce6 	bl	80024c8 <LCD_RD_DATA>
 8002afc:	4603      	mov	r3, r0
 8002afe:	461a      	mov	r2, r3
 8002b00:	4b97      	ldr	r3, [pc, #604]	; (8002d60 <lcd_init+0x2b8>)
 8002b02:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8002b04:	4b96      	ldr	r3, [pc, #600]	; (8002d60 <lcd_init+0x2b8>)
 8002b06:	889b      	ldrh	r3, [r3, #4]
 8002b08:	021b      	lsls	r3, r3, #8
 8002b0a:	b29a      	uxth	r2, r3
 8002b0c:	4b94      	ldr	r3, [pc, #592]	; (8002d60 <lcd_init+0x2b8>)
 8002b0e:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8002b10:	f7ff fcda 	bl	80024c8 <LCD_RD_DATA>
 8002b14:	4603      	mov	r3, r0
 8002b16:	461a      	mov	r2, r3
 8002b18:	4b91      	ldr	r3, [pc, #580]	; (8002d60 <lcd_init+0x2b8>)
 8002b1a:	889b      	ldrh	r3, [r3, #4]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	b29a      	uxth	r2, r3
 8002b20:	4b8f      	ldr	r3, [pc, #572]	; (8002d60 <lcd_init+0x2b8>)
 8002b22:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8002b24:	20cf      	movs	r0, #207	; 0xcf
 8002b26:	f7ff fcaf 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002b2a:	2000      	movs	r0, #0
 8002b2c:	f7ff fcbc 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8002b30:	20c1      	movs	r0, #193	; 0xc1
 8002b32:	f7ff fcb9 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8002b36:	2030      	movs	r0, #48	; 0x30
 8002b38:	f7ff fcb6 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8002b3c:	20ed      	movs	r0, #237	; 0xed
 8002b3e:	f7ff fca3 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8002b42:	2064      	movs	r0, #100	; 0x64
 8002b44:	f7ff fcb0 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8002b48:	2003      	movs	r0, #3
 8002b4a:	f7ff fcad 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8002b4e:	2012      	movs	r0, #18
 8002b50:	f7ff fcaa 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8002b54:	2081      	movs	r0, #129	; 0x81
 8002b56:	f7ff fca7 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8002b5a:	20e8      	movs	r0, #232	; 0xe8
 8002b5c:	f7ff fc94 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8002b60:	2085      	movs	r0, #133	; 0x85
 8002b62:	f7ff fca1 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002b66:	2010      	movs	r0, #16
 8002b68:	f7ff fc9e 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8002b6c:	207a      	movs	r0, #122	; 0x7a
 8002b6e:	f7ff fc9b 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8002b72:	20cb      	movs	r0, #203	; 0xcb
 8002b74:	f7ff fc88 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8002b78:	2039      	movs	r0, #57	; 0x39
 8002b7a:	f7ff fc95 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8002b7e:	202c      	movs	r0, #44	; 0x2c
 8002b80:	f7ff fc92 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002b84:	2000      	movs	r0, #0
 8002b86:	f7ff fc8f 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8002b8a:	2034      	movs	r0, #52	; 0x34
 8002b8c:	f7ff fc8c 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8002b90:	2002      	movs	r0, #2
 8002b92:	f7ff fc89 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002b96:	20f7      	movs	r0, #247	; 0xf7
 8002b98:	f7ff fc76 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8002b9c:	2020      	movs	r0, #32
 8002b9e:	f7ff fc83 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8002ba2:	20ea      	movs	r0, #234	; 0xea
 8002ba4:	f7ff fc70 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002ba8:	2000      	movs	r0, #0
 8002baa:	f7ff fc7d 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002bae:	2000      	movs	r0, #0
 8002bb0:	f7ff fc7a 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002bb4:	20c0      	movs	r0, #192	; 0xc0
 8002bb6:	f7ff fc67 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8002bba:	201b      	movs	r0, #27
 8002bbc:	f7ff fc74 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8002bc0:	20c1      	movs	r0, #193	; 0xc1
 8002bc2:	f7ff fc61 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8002bc6:	2001      	movs	r0, #1
 8002bc8:	f7ff fc6e 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8002bcc:	20c5      	movs	r0, #197	; 0xc5
 8002bce:	f7ff fc5b 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8002bd2:	2030      	movs	r0, #48	; 0x30
 8002bd4:	f7ff fc68 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8002bd8:	2030      	movs	r0, #48	; 0x30
 8002bda:	f7ff fc65 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8002bde:	20c7      	movs	r0, #199	; 0xc7
 8002be0:	f7ff fc52 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002be4:	20b7      	movs	r0, #183	; 0xb7
 8002be6:	f7ff fc5f 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8002bea:	2036      	movs	r0, #54	; 0x36
 8002bec:	f7ff fc4c 	bl	8002488 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8002bf0:	2008      	movs	r0, #8
 8002bf2:	f7ff fc59 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8002bf6:	203a      	movs	r0, #58	; 0x3a
 8002bf8:	f7ff fc46 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8002bfc:	2055      	movs	r0, #85	; 0x55
 8002bfe:	f7ff fc53 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8002c02:	20b1      	movs	r0, #177	; 0xb1
 8002c04:	f7ff fc40 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002c08:	2000      	movs	r0, #0
 8002c0a:	f7ff fc4d 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8002c0e:	201a      	movs	r0, #26
 8002c10:	f7ff fc4a 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8002c14:	20b6      	movs	r0, #182	; 0xb6
 8002c16:	f7ff fc37 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8002c1a:	200a      	movs	r0, #10
 8002c1c:	f7ff fc44 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8002c20:	20a2      	movs	r0, #162	; 0xa2
 8002c22:	f7ff fc41 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8002c26:	20f2      	movs	r0, #242	; 0xf2
 8002c28:	f7ff fc2e 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002c2c:	2000      	movs	r0, #0
 8002c2e:	f7ff fc3b 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8002c32:	2026      	movs	r0, #38	; 0x26
 8002c34:	f7ff fc28 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8002c38:	2001      	movs	r0, #1
 8002c3a:	f7ff fc35 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8002c3e:	20e0      	movs	r0, #224	; 0xe0
 8002c40:	f7ff fc22 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8002c44:	200f      	movs	r0, #15
 8002c46:	f7ff fc2f 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8002c4a:	202a      	movs	r0, #42	; 0x2a
 8002c4c:	f7ff fc2c 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8002c50:	2028      	movs	r0, #40	; 0x28
 8002c52:	f7ff fc29 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8002c56:	2008      	movs	r0, #8
 8002c58:	f7ff fc26 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8002c5c:	200e      	movs	r0, #14
 8002c5e:	f7ff fc23 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8002c62:	2008      	movs	r0, #8
 8002c64:	f7ff fc20 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8002c68:	2054      	movs	r0, #84	; 0x54
 8002c6a:	f7ff fc1d 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8002c6e:	20a9      	movs	r0, #169	; 0xa9
 8002c70:	f7ff fc1a 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8002c74:	2043      	movs	r0, #67	; 0x43
 8002c76:	f7ff fc17 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8002c7a:	200a      	movs	r0, #10
 8002c7c:	f7ff fc14 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002c80:	200f      	movs	r0, #15
 8002c82:	f7ff fc11 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002c86:	2000      	movs	r0, #0
 8002c88:	f7ff fc0e 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002c8c:	2000      	movs	r0, #0
 8002c8e:	f7ff fc0b 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002c92:	2000      	movs	r0, #0
 8002c94:	f7ff fc08 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002c98:	2000      	movs	r0, #0
 8002c9a:	f7ff fc05 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8002c9e:	20e1      	movs	r0, #225	; 0xe1
 8002ca0:	f7ff fbf2 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002ca4:	2000      	movs	r0, #0
 8002ca6:	f7ff fbff 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8002caa:	2015      	movs	r0, #21
 8002cac:	f7ff fbfc 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8002cb0:	2017      	movs	r0, #23
 8002cb2:	f7ff fbf9 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8002cb6:	2007      	movs	r0, #7
 8002cb8:	f7ff fbf6 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8002cbc:	2011      	movs	r0, #17
 8002cbe:	f7ff fbf3 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8002cc2:	2006      	movs	r0, #6
 8002cc4:	f7ff fbf0 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8002cc8:	202b      	movs	r0, #43	; 0x2b
 8002cca:	f7ff fbed 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8002cce:	2056      	movs	r0, #86	; 0x56
 8002cd0:	f7ff fbea 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8002cd4:	203c      	movs	r0, #60	; 0x3c
 8002cd6:	f7ff fbe7 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8002cda:	2005      	movs	r0, #5
 8002cdc:	f7ff fbe4 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002ce0:	2010      	movs	r0, #16
 8002ce2:	f7ff fbe1 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002ce6:	200f      	movs	r0, #15
 8002ce8:	f7ff fbde 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002cec:	203f      	movs	r0, #63	; 0x3f
 8002cee:	f7ff fbdb 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002cf2:	203f      	movs	r0, #63	; 0x3f
 8002cf4:	f7ff fbd8 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002cf8:	200f      	movs	r0, #15
 8002cfa:	f7ff fbd5 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8002cfe:	202b      	movs	r0, #43	; 0x2b
 8002d00:	f7ff fbc2 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002d04:	2000      	movs	r0, #0
 8002d06:	f7ff fbcf 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002d0a:	2000      	movs	r0, #0
 8002d0c:	f7ff fbcc 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8002d10:	2001      	movs	r0, #1
 8002d12:	f7ff fbc9 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8002d16:	203f      	movs	r0, #63	; 0x3f
 8002d18:	f7ff fbc6 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8002d1c:	202a      	movs	r0, #42	; 0x2a
 8002d1e:	f7ff fbb3 	bl	8002488 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002d22:	2000      	movs	r0, #0
 8002d24:	f7ff fbc0 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002d28:	2000      	movs	r0, #0
 8002d2a:	f7ff fbbd 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002d2e:	2000      	movs	r0, #0
 8002d30:	f7ff fbba 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8002d34:	20ef      	movs	r0, #239	; 0xef
 8002d36:	f7ff fbb7 	bl	80024a8 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8002d3a:	2011      	movs	r0, #17
 8002d3c:	f7ff fba4 	bl	8002488 <LCD_WR_REG>
	HAL_Delay(120);
 8002d40:	2078      	movs	r0, #120	; 0x78
 8002d42:	f003 fa1f 	bl	8006184 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8002d46:	2029      	movs	r0, #41	; 0x29
 8002d48:	f7ff fb9e 	bl	8002488 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d52:	4804      	ldr	r0, [pc, #16]	; (8002d64 <lcd_init+0x2bc>)
 8002d54:	f004 fade 	bl	8007314 <HAL_GPIO_WritePin>
}
 8002d58:	bf00      	nop
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	40020800 	.word	0x40020800
 8002d60:	20000b2c 	.word	0x20000b2c
 8002d64:	40020000 	.word	0x40020000

08002d68 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
 8002d74:	603b      	str	r3, [r7, #0]
	lcd_DrawPoint(xc + x, yc + y, c);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	b29a      	uxth	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	4413      	add	r3, r2
 8002d80:	b298      	uxth	r0, r3
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	b29a      	uxth	r2, r3
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	4413      	add	r3, r2
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	8b3a      	ldrh	r2, [r7, #24]
 8002d90:	4619      	mov	r1, r3
 8002d92:	f7ff fc5f 	bl	8002654 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc + y, c);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	b29a      	uxth	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	b298      	uxth	r0, r3
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	b29a      	uxth	r2, r3
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	4413      	add	r3, r2
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	8b3a      	ldrh	r2, [r7, #24]
 8002db0:	4619      	mov	r1, r3
 8002db2:	f7ff fc4f 	bl	8002654 <lcd_DrawPoint>

	lcd_DrawPoint(xc + x, yc - y, c);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	4413      	add	r3, r2
 8002dc0:	b298      	uxth	r0, r3
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	8b3a      	ldrh	r2, [r7, #24]
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	f7ff fc3f 	bl	8002654 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc - y, c);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	b298      	uxth	r0, r3
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	8b3a      	ldrh	r2, [r7, #24]
 8002df0:	4619      	mov	r1, r3
 8002df2:	f7ff fc2f 	bl	8002654 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc + x, c);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	b29a      	uxth	r2, r3
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	4413      	add	r3, r2
 8002e00:	b298      	uxth	r0, r3
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	b29a      	uxth	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	4413      	add	r3, r2
 8002e0c:	b29b      	uxth	r3, r3
 8002e0e:	8b3a      	ldrh	r2, [r7, #24]
 8002e10:	4619      	mov	r1, r3
 8002e12:	f7ff fc1f 	bl	8002654 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc + x, c);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	b29a      	uxth	r2, r3
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	b298      	uxth	r0, r3
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	b29a      	uxth	r2, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	4413      	add	r3, r2
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	8b3a      	ldrh	r2, [r7, #24]
 8002e30:	4619      	mov	r1, r3
 8002e32:	f7ff fc0f 	bl	8002654 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc - x, c);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	4413      	add	r3, r2
 8002e40:	b298      	uxth	r0, r3
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	b29a      	uxth	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	8b3a      	ldrh	r2, [r7, #24]
 8002e50:	4619      	mov	r1, r3
 8002e52:	f7ff fbff 	bl	8002654 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc - x, c);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	b298      	uxth	r0, r3
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	b29a      	uxth	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	8b3a      	ldrh	r2, [r7, #24]
 8002e70:	4619      	mov	r1, r3
 8002e72:	f7ff fbef 	bl	8002654 <lcd_DrawPoint>
}
 8002e76:	bf00      	nop
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <lcd_DrawCircle>:

void lcd_DrawCircle(int xc, int yc,uint16_t c,int r, int fill) //ve duong or hinh, c: color
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b08a      	sub	sp, #40	; 0x28
 8002e82:	af02      	add	r7, sp, #8
 8002e84:	60f8      	str	r0, [r7, #12]
 8002e86:	60b9      	str	r1, [r7, #8]
 8002e88:	603b      	str	r3, [r7, #0]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	61fb      	str	r3, [r7, #28]
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	f1c3 0303 	rsb	r3, r3, #3
 8002e9e:	613b      	str	r3, [r7, #16]


	if (fill)
 8002ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d04f      	beq.n	8002f46 <lcd_DrawCircle+0xc8>
	{
		while (x <= y) {
 8002ea6:	e029      	b.n	8002efc <lcd_DrawCircle+0x7e>
			for (yi = x; yi <= y; yi++)
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	617b      	str	r3, [r7, #20]
 8002eac:	e00a      	b.n	8002ec4 <lcd_DrawCircle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8002eae:	88fb      	ldrh	r3, [r7, #6]
 8002eb0:	9300      	str	r3, [sp, #0]
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	69fa      	ldr	r2, [r7, #28]
 8002eb6:	68b9      	ldr	r1, [r7, #8]
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f7ff ff55 	bl	8002d68 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	617b      	str	r3, [r7, #20]
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	ddf0      	ble.n	8002eae <lcd_DrawCircle+0x30>

			if (d < 0) {
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	da06      	bge.n	8002ee0 <lcd_DrawCircle+0x62>
				d = d + 4 * x + 6;
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	009a      	lsls	r2, r3, #2
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	4413      	add	r3, r2
 8002eda:	3306      	adds	r3, #6
 8002edc:	613b      	str	r3, [r7, #16]
 8002ede:	e00a      	b.n	8002ef6 <lcd_DrawCircle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8002ee0:	69fa      	ldr	r2, [r7, #28]
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	009a      	lsls	r2, r3, #2
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	4413      	add	r3, r2
 8002eec:	330a      	adds	r3, #10
 8002eee:	613b      	str	r3, [r7, #16]
				y--;
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	61bb      	str	r3, [r7, #24]
			}
			x++;
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	3301      	adds	r3, #1
 8002efa:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8002efc:	69fa      	ldr	r2, [r7, #28]
 8002efe:	69bb      	ldr	r3, [r7, #24]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	ddd1      	ble.n	8002ea8 <lcd_DrawCircle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8002f04:	e023      	b.n	8002f4e <lcd_DrawCircle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 8002f06:	88fb      	ldrh	r3, [r7, #6]
 8002f08:	9300      	str	r3, [sp, #0]
 8002f0a:	69bb      	ldr	r3, [r7, #24]
 8002f0c:	69fa      	ldr	r2, [r7, #28]
 8002f0e:	68b9      	ldr	r1, [r7, #8]
 8002f10:	68f8      	ldr	r0, [r7, #12]
 8002f12:	f7ff ff29 	bl	8002d68 <_draw_circle_8>
			if (d < 0) {
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	da06      	bge.n	8002f2a <lcd_DrawCircle+0xac>
				d = d + 4 * x + 6;
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	009a      	lsls	r2, r3, #2
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	4413      	add	r3, r2
 8002f24:	3306      	adds	r3, #6
 8002f26:	613b      	str	r3, [r7, #16]
 8002f28:	e00a      	b.n	8002f40 <lcd_DrawCircle+0xc2>
				d = d + 4 * (x - y) + 10;
 8002f2a:	69fa      	ldr	r2, [r7, #28]
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	009a      	lsls	r2, r3, #2
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	4413      	add	r3, r2
 8002f36:	330a      	adds	r3, #10
 8002f38:	613b      	str	r3, [r7, #16]
				y--;
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	3b01      	subs	r3, #1
 8002f3e:	61bb      	str	r3, [r7, #24]
			x++;
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	3301      	adds	r3, #1
 8002f44:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8002f46:	69fa      	ldr	r2, [r7, #28]
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	dddb      	ble.n	8002f06 <lcd_DrawCircle+0x88>
}
 8002f4e:	bf00      	nop
 8002f50:	3720      	adds	r7, #32
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
	...

08002f58 <lcd_ShowStr>:

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8002f58:	b590      	push	{r4, r7, lr}
 8002f5a:	b08b      	sub	sp, #44	; 0x2c
 8002f5c:	af04      	add	r7, sp, #16
 8002f5e:	60ba      	str	r2, [r7, #8]
 8002f60:	461a      	mov	r2, r3
 8002f62:	4603      	mov	r3, r0
 8002f64:	81fb      	strh	r3, [r7, #14]
 8002f66:	460b      	mov	r3, r1
 8002f68:	81bb      	strh	r3, [r7, #12]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 8002f6e:	89fb      	ldrh	r3, [r7, #14]
 8002f70:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 8002f72:	2300      	movs	r3, #0
 8002f74:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8002f76:	e048      	b.n	800300a <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8002f78:	7dfb      	ldrb	r3, [r7, #23]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d145      	bne.n	800300a <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002f7e:	89fa      	ldrh	r2, [r7, #14]
 8002f80:	4b26      	ldr	r3, [pc, #152]	; (800301c <lcd_ShowStr+0xc4>)
 8002f82:	881b      	ldrh	r3, [r3, #0]
 8002f84:	4619      	mov	r1, r3
 8002f86:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002f8a:	085b      	lsrs	r3, r3, #1
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	1acb      	subs	r3, r1, r3
 8002f90:	429a      	cmp	r2, r3
 8002f92:	dc3f      	bgt.n	8003014 <lcd_ShowStr+0xbc>
 8002f94:	89ba      	ldrh	r2, [r7, #12]
 8002f96:	4b21      	ldr	r3, [pc, #132]	; (800301c <lcd_ShowStr+0xc4>)
 8002f98:	885b      	ldrh	r3, [r3, #2]
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002fa0:	1acb      	subs	r3, r1, r3
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	dc36      	bgt.n	8003014 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	2b80      	cmp	r3, #128	; 0x80
 8002fac:	d902      	bls.n	8002fb4 <lcd_ShowStr+0x5c>
 8002fae:	2301      	movs	r3, #1
 8002fb0:	75fb      	strb	r3, [r7, #23]
 8002fb2:	e02a      	b.n	800300a <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	2b0d      	cmp	r3, #13
 8002fba:	d10b      	bne.n	8002fd4 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8002fbc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	89bb      	ldrh	r3, [r7, #12]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8002fc8:	8abb      	ldrh	r3, [r7, #20]
 8002fca:	81fb      	strh	r3, [r7, #14]
					str++;
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	3301      	adds	r3, #1
 8002fd0:	60bb      	str	r3, [r7, #8]
 8002fd2:	e017      	b.n	8003004 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	781a      	ldrb	r2, [r3, #0]
 8002fd8:	88fc      	ldrh	r4, [r7, #6]
 8002fda:	89b9      	ldrh	r1, [r7, #12]
 8002fdc:	89f8      	ldrh	r0, [r7, #14]
 8002fde:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002fe2:	9302      	str	r3, [sp, #8]
 8002fe4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002fe8:	9301      	str	r3, [sp, #4]
 8002fea:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	4623      	mov	r3, r4
 8002ff0:	f7ff fbcc 	bl	800278c <lcd_ShowChar>
					x+=sizey/2;
 8002ff4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002ff8:	085b      	lsrs	r3, r3, #1
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	b29a      	uxth	r2, r3
 8002ffe:	89fb      	ldrh	r3, [r7, #14]
 8003000:	4413      	add	r3, r2
 8003002:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	3301      	adds	r3, #1
 8003008:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1b2      	bne.n	8002f78 <lcd_ShowStr+0x20>
 8003012:	e000      	b.n	8003016 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8003014:	bf00      	nop
			}
		}
	}
}
 8003016:	371c      	adds	r7, #28
 8003018:	46bd      	mov	sp, r7
 800301a:	bd90      	pop	{r4, r7, pc}
 800301c:	20000b2c 	.word	0x20000b2c

08003020 <addPlayer>:
 *  Created on: Dec 28, 2023
 *      Author: Windows
 */
#include "leaderboard.h"

void addPlayer(struct player **head, int ID, int score, int mode){
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af00      	add	r7, sp, #0
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	60b9      	str	r1, [r7, #8]
 800302a:	607a      	str	r2, [r7, #4]
 800302c:	603b      	str	r3, [r7, #0]
    struct player *newPlayer = (struct player *)malloc(sizeof(struct player));
 800302e:	2010      	movs	r0, #16
 8003030:	f008 fd10 	bl	800ba54 <malloc>
 8003034:	4603      	mov	r3, r0
 8003036:	613b      	str	r3, [r7, #16]
    if (newPlayer == NULL) {
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d036      	beq.n	80030ac <addPlayer+0x8c>
        return;
    }
    newPlayer->player_ID = ID;
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	68ba      	ldr	r2, [r7, #8]
 8003042:	601a      	str	r2, [r3, #0]
    newPlayer->player_score = score;
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	605a      	str	r2, [r3, #4]
    newPlayer->player_mode = mode;
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	683a      	ldr	r2, [r7, #0]
 800304e:	609a      	str	r2, [r3, #8]
    newPlayer->next = NULL;
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	2200      	movs	r2, #0
 8003054:	60da      	str	r2, [r3, #12]

    if (*head == NULL || score > (*head)->player_score) {
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d005      	beq.n	800306a <addPlayer+0x4a>
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	429a      	cmp	r2, r3
 8003068:	dd07      	ble.n	800307a <addPlayer+0x5a>
        newPlayer->next = *head;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	60da      	str	r2, [r3, #12]
        *head = newPlayer;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	693a      	ldr	r2, [r7, #16]
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	e019      	b.n	80030ae <addPlayer+0x8e>
    } else {
        struct player *current = *head;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	617b      	str	r3, [r7, #20]
        while (current->next != NULL && score <= current->next->player_score) {
 8003080:	e002      	b.n	8003088 <addPlayer+0x68>
            current = current->next;
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	617b      	str	r3, [r7, #20]
        while (current->next != NULL && score <= current->next->player_score) {
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d005      	beq.n	800309c <addPlayer+0x7c>
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	429a      	cmp	r2, r3
 800309a:	ddf2      	ble.n	8003082 <addPlayer+0x62>
        }
        newPlayer->next = current->next;
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	68da      	ldr	r2, [r3, #12]
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	60da      	str	r2, [r3, #12]
        current->next = newPlayer;
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	693a      	ldr	r2, [r7, #16]
 80030a8:	60da      	str	r2, [r3, #12]
 80030aa:	e000      	b.n	80030ae <addPlayer+0x8e>
        return;
 80030ac:	bf00      	nop
    }
}
 80030ae:	3718      	adds	r7, #24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <led7_Scan>:

void led7_init(){//khoi tao
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
}

void led7_Scan(){//quet led
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 80030b8:	4b3f      	ldr	r3, [pc, #252]	; (80031b8 <led7_Scan+0x104>)
 80030ba:	881b      	ldrh	r3, [r3, #0]
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	b29a      	uxth	r2, r3
 80030c0:	4b3d      	ldr	r3, [pc, #244]	; (80031b8 <led7_Scan+0x104>)
 80030c2:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 80030c4:	4b3d      	ldr	r3, [pc, #244]	; (80031bc <led7_Scan+0x108>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a3d      	ldr	r2, [pc, #244]	; (80031c0 <led7_Scan+0x10c>)
 80030ca:	5cd3      	ldrb	r3, [r2, r3]
 80030cc:	021b      	lsls	r3, r3, #8
 80030ce:	b21a      	sxth	r2, r3
 80030d0:	4b39      	ldr	r3, [pc, #228]	; (80031b8 <led7_Scan+0x104>)
 80030d2:	881b      	ldrh	r3, [r3, #0]
 80030d4:	b21b      	sxth	r3, r3
 80030d6:	4313      	orrs	r3, r2
 80030d8:	b21b      	sxth	r3, r3
 80030da:	b29a      	uxth	r2, r3
 80030dc:	4b36      	ldr	r3, [pc, #216]	; (80031b8 <led7_Scan+0x104>)
 80030de:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 80030e0:	4b36      	ldr	r3, [pc, #216]	; (80031bc <led7_Scan+0x108>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2b03      	cmp	r3, #3
 80030e6:	d847      	bhi.n	8003178 <led7_Scan+0xc4>
 80030e8:	a201      	add	r2, pc, #4	; (adr r2, 80030f0 <led7_Scan+0x3c>)
 80030ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ee:	bf00      	nop
 80030f0:	08003101 	.word	0x08003101
 80030f4:	0800311f 	.word	0x0800311f
 80030f8:	0800313d 	.word	0x0800313d
 80030fc:	0800315b 	.word	0x0800315b
	case 0:
		spi_buffer |= 0x00b0;
 8003100:	4b2d      	ldr	r3, [pc, #180]	; (80031b8 <led7_Scan+0x104>)
 8003102:	881b      	ldrh	r3, [r3, #0]
 8003104:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8003108:	b29a      	uxth	r2, r3
 800310a:	4b2b      	ldr	r3, [pc, #172]	; (80031b8 <led7_Scan+0x104>)
 800310c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 800310e:	4b2a      	ldr	r3, [pc, #168]	; (80031b8 <led7_Scan+0x104>)
 8003110:	881b      	ldrh	r3, [r3, #0]
 8003112:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003116:	b29a      	uxth	r2, r3
 8003118:	4b27      	ldr	r3, [pc, #156]	; (80031b8 <led7_Scan+0x104>)
 800311a:	801a      	strh	r2, [r3, #0]
		break;
 800311c:	e02d      	b.n	800317a <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 800311e:	4b26      	ldr	r3, [pc, #152]	; (80031b8 <led7_Scan+0x104>)
 8003120:	881b      	ldrh	r3, [r3, #0]
 8003122:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 8003126:	b29a      	uxth	r2, r3
 8003128:	4b23      	ldr	r3, [pc, #140]	; (80031b8 <led7_Scan+0x104>)
 800312a:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 800312c:	4b22      	ldr	r3, [pc, #136]	; (80031b8 <led7_Scan+0x104>)
 800312e:	881b      	ldrh	r3, [r3, #0]
 8003130:	f023 0320 	bic.w	r3, r3, #32
 8003134:	b29a      	uxth	r2, r3
 8003136:	4b20      	ldr	r3, [pc, #128]	; (80031b8 <led7_Scan+0x104>)
 8003138:	801a      	strh	r2, [r3, #0]
		break;
 800313a:	e01e      	b.n	800317a <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 800313c:	4b1e      	ldr	r3, [pc, #120]	; (80031b8 <led7_Scan+0x104>)
 800313e:	881b      	ldrh	r3, [r3, #0]
 8003140:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8003144:	b29a      	uxth	r2, r3
 8003146:	4b1c      	ldr	r3, [pc, #112]	; (80031b8 <led7_Scan+0x104>)
 8003148:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 800314a:	4b1b      	ldr	r3, [pc, #108]	; (80031b8 <led7_Scan+0x104>)
 800314c:	881b      	ldrh	r3, [r3, #0]
 800314e:	f023 0310 	bic.w	r3, r3, #16
 8003152:	b29a      	uxth	r2, r3
 8003154:	4b18      	ldr	r3, [pc, #96]	; (80031b8 <led7_Scan+0x104>)
 8003156:	801a      	strh	r2, [r3, #0]
		break;
 8003158:	e00f      	b.n	800317a <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 800315a:	4b17      	ldr	r3, [pc, #92]	; (80031b8 <led7_Scan+0x104>)
 800315c:	881b      	ldrh	r3, [r3, #0]
 800315e:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003162:	b29a      	uxth	r2, r3
 8003164:	4b14      	ldr	r3, [pc, #80]	; (80031b8 <led7_Scan+0x104>)
 8003166:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8003168:	4b13      	ldr	r3, [pc, #76]	; (80031b8 <led7_Scan+0x104>)
 800316a:	881b      	ldrh	r3, [r3, #0]
 800316c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003170:	b29a      	uxth	r2, r3
 8003172:	4b11      	ldr	r3, [pc, #68]	; (80031b8 <led7_Scan+0x104>)
 8003174:	801a      	strh	r2, [r3, #0]
		break;
 8003176:	e000      	b.n	800317a <led7_Scan+0xc6>
	default:
		break;
 8003178:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 800317a:	4b10      	ldr	r3, [pc, #64]	; (80031bc <led7_Scan+0x108>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	3301      	adds	r3, #1
 8003180:	425a      	negs	r2, r3
 8003182:	f003 0303 	and.w	r3, r3, #3
 8003186:	f002 0203 	and.w	r2, r2, #3
 800318a:	bf58      	it	pl
 800318c:	4253      	negpl	r3, r2
 800318e:	4a0b      	ldr	r2, [pc, #44]	; (80031bc <led7_Scan+0x108>)
 8003190:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8003192:	2200      	movs	r2, #0
 8003194:	2140      	movs	r1, #64	; 0x40
 8003196:	480b      	ldr	r0, [pc, #44]	; (80031c4 <led7_Scan+0x110>)
 8003198:	f004 f8bc 	bl	8007314 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 800319c:	2301      	movs	r3, #1
 800319e:	2202      	movs	r2, #2
 80031a0:	4905      	ldr	r1, [pc, #20]	; (80031b8 <led7_Scan+0x104>)
 80031a2:	4809      	ldr	r0, [pc, #36]	; (80031c8 <led7_Scan+0x114>)
 80031a4:	f005 fd8d 	bl	8008cc2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80031a8:	2201      	movs	r2, #1
 80031aa:	2140      	movs	r1, #64	; 0x40
 80031ac:	4805      	ldr	r0, [pc, #20]	; (80031c4 <led7_Scan+0x110>)
 80031ae:	f004 f8b1 	bl	8007314 <HAL_GPIO_WritePin>
}
 80031b2:	bf00      	nop
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	2000001a 	.word	0x2000001a
 80031bc:	20000130 	.word	0x20000130
 80031c0:	2000000c 	.word	0x2000000c
 80031c4:	40021800 	.word	0x40021800
 80031c8:	20000b68 	.word	0x20000b68

080031cc <led7_SetDigit>:

void led7_SetDigit(int num, int position, uint8_t show_dot){//set so cho led
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	60f8      	str	r0, [r7, #12]
 80031d4:	60b9      	str	r1, [r7, #8]
 80031d6:	4613      	mov	r3, r2
 80031d8:	71fb      	strb	r3, [r7, #7]
	if(num >= 0 && num <= 9){
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	db0e      	blt.n	80031fe <led7_SetDigit+0x32>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2b09      	cmp	r3, #9
 80031e4:	dc0b      	bgt.n	80031fe <led7_SetDigit+0x32>
		led7seg[position] = arrayOfNum[num] - show_dot;
 80031e6:	4a09      	ldr	r2, [pc, #36]	; (800320c <led7_SetDigit+0x40>)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	4413      	add	r3, r2
 80031ec:	781a      	ldrb	r2, [r3, #0]
 80031ee:	79fb      	ldrb	r3, [r7, #7]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	b2d9      	uxtb	r1, r3
 80031f4:	4a06      	ldr	r2, [pc, #24]	; (8003210 <led7_SetDigit+0x44>)
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	4413      	add	r3, r2
 80031fa:	460a      	mov	r2, r1
 80031fc:	701a      	strb	r2, [r3, #0]
	}
}
 80031fe:	bf00      	nop
 8003200:	3714      	adds	r7, #20
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	20000010 	.word	0x20000010
 8003210:	2000000c 	.word	0x2000000c

08003214 <led7_SetColon>:

void led7_SetColon(uint8_t status){// :
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	4603      	mov	r3, r0
 800321c:	71fb      	strb	r3, [r7, #7]
	if(status == 1) spi_buffer &= ~(1 << 3);
 800321e:	79fb      	ldrb	r3, [r7, #7]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d107      	bne.n	8003234 <led7_SetColon+0x20>
 8003224:	4b0a      	ldr	r3, [pc, #40]	; (8003250 <led7_SetColon+0x3c>)
 8003226:	881b      	ldrh	r3, [r3, #0]
 8003228:	f023 0308 	bic.w	r3, r3, #8
 800322c:	b29a      	uxth	r2, r3
 800322e:	4b08      	ldr	r3, [pc, #32]	; (8003250 <led7_SetColon+0x3c>)
 8003230:	801a      	strh	r2, [r3, #0]
	else spi_buffer |= (1 << 3);
}
 8003232:	e006      	b.n	8003242 <led7_SetColon+0x2e>
	else spi_buffer |= (1 << 3);
 8003234:	4b06      	ldr	r3, [pc, #24]	; (8003250 <led7_SetColon+0x3c>)
 8003236:	881b      	ldrh	r3, [r3, #0]
 8003238:	f043 0308 	orr.w	r3, r3, #8
 800323c:	b29a      	uxth	r2, r3
 800323e:	4b04      	ldr	r3, [pc, #16]	; (8003250 <led7_SetColon+0x3c>)
 8003240:	801a      	strh	r2, [r3, #0]
}
 8003242:	bf00      	nop
 8003244:	370c      	adds	r7, #12
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	2000001a 	.word	0x2000001a

08003254 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003258:	f002 ff22 	bl	80060a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800325c:	f000 f832 	bl	80032c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003260:	f7fe ff86 	bl	8002170 <MX_GPIO_Init>
  MX_TIM2_Init();
 8003264:	f001 fcc4 	bl	8004bf0 <MX_TIM2_Init>
  MX_SPI1_Init();
 8003268:	f001 faa2 	bl	80047b0 <MX_SPI1_Init>
  MX_FSMC_Init();
 800326c:	f7fe feb0 	bl	8001fd0 <MX_FSMC_Init>
  MX_I2C1_Init();
 8003270:	f7ff f894 	bl	800239c <MX_I2C1_Init>
  MX_TIM13_Init();
 8003274:	f001 fd08 	bl	8004c88 <MX_TIM13_Init>
  MX_DMA_Init();
 8003278:	f7fe f844 	bl	8001304 <MX_DMA_Init>
  MX_ADC1_Init();
 800327c:	f7fd fe00 	bl	8000e80 <MX_ADC1_Init>
  MX_TIM1_Init();
 8003280:	f001 fc66 	bl	8004b50 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8003284:	f002 fe02 	bl	8005e8c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8003288:	f002 fe2a 	bl	8005ee0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 800328c:	f000 f884 	bl	8003398 <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 //touch_Adjust();
 setTimer3(100);
 8003290:	2064      	movs	r0, #100	; 0x64
 8003292:	f001 f951 	bl	8004538 <setTimer3>
 setTimer5(10);
 8003296:	200a      	movs	r0, #10
 8003298:	f001 f986 	bl	80045a8 <setTimer5>
 setTimer7(10);
 800329c:	200a      	movs	r0, #10
 800329e:	f001 f99f 	bl	80045e0 <setTimer7>
	  /*if(touch_IsTouched() && draw_Status == DRAW){
            //draw a point at the touch position
		  lcd_DrawPoint(touch_GetX(), touch_GetY(), RED);
	  }*/
	  // 50ms task
	  while(!flag_timer2);
 80032a2:	bf00      	nop
 80032a4:	4b06      	ldr	r3, [pc, #24]	; (80032c0 <main+0x6c>)
 80032a6:	881b      	ldrh	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d0fb      	beq.n	80032a4 <main+0x50>
	  flag_timer2 = 0;
 80032ac:	4b04      	ldr	r3, [pc, #16]	; (80032c0 <main+0x6c>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	801a      	strh	r2, [r3, #0]
	  touch_Scan();
 80032b2:	f002 fc77 	bl	8005ba4 <touch_Scan>
	  button_Scan();
 80032b6:	f7fd ffaf 	bl	8001218 <button_Scan>
//		  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, RESET);
//	  }
//	  if(status == INIT || status == GAME_OVER)
//		  test_Adc();
	  //touchProcess();
	  fsm_machine();
 80032ba:	f7fe fbf7 	bl	8001aac <fsm_machine>
	  while(!flag_timer2);
 80032be:	e7f0      	b.n	80032a2 <main+0x4e>
 80032c0:	2000098c 	.word	0x2000098c

080032c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b094      	sub	sp, #80	; 0x50
 80032c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80032ca:	f107 0320 	add.w	r3, r7, #32
 80032ce:	2230      	movs	r2, #48	; 0x30
 80032d0:	2100      	movs	r1, #0
 80032d2:	4618      	mov	r0, r3
 80032d4:	f008 fbc6 	bl	800ba64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80032d8:	f107 030c 	add.w	r3, r7, #12
 80032dc:	2200      	movs	r2, #0
 80032de:	601a      	str	r2, [r3, #0]
 80032e0:	605a      	str	r2, [r3, #4]
 80032e2:	609a      	str	r2, [r3, #8]
 80032e4:	60da      	str	r2, [r3, #12]
 80032e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80032e8:	2300      	movs	r3, #0
 80032ea:	60bb      	str	r3, [r7, #8]
 80032ec:	4b28      	ldr	r3, [pc, #160]	; (8003390 <SystemClock_Config+0xcc>)
 80032ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f0:	4a27      	ldr	r2, [pc, #156]	; (8003390 <SystemClock_Config+0xcc>)
 80032f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032f6:	6413      	str	r3, [r2, #64]	; 0x40
 80032f8:	4b25      	ldr	r3, [pc, #148]	; (8003390 <SystemClock_Config+0xcc>)
 80032fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003300:	60bb      	str	r3, [r7, #8]
 8003302:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003304:	2300      	movs	r3, #0
 8003306:	607b      	str	r3, [r7, #4]
 8003308:	4b22      	ldr	r3, [pc, #136]	; (8003394 <SystemClock_Config+0xd0>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a21      	ldr	r2, [pc, #132]	; (8003394 <SystemClock_Config+0xd0>)
 800330e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003312:	6013      	str	r3, [r2, #0]
 8003314:	4b1f      	ldr	r3, [pc, #124]	; (8003394 <SystemClock_Config+0xd0>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800331c:	607b      	str	r3, [r7, #4]
 800331e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003320:	2302      	movs	r3, #2
 8003322:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003324:	2301      	movs	r3, #1
 8003326:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003328:	2310      	movs	r3, #16
 800332a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800332c:	2302      	movs	r3, #2
 800332e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003330:	2300      	movs	r3, #0
 8003332:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003334:	2308      	movs	r3, #8
 8003336:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003338:	23a8      	movs	r3, #168	; 0xa8
 800333a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800333c:	2302      	movs	r3, #2
 800333e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003340:	2304      	movs	r3, #4
 8003342:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003344:	f107 0320 	add.w	r3, r7, #32
 8003348:	4618      	mov	r0, r3
 800334a:	f004 ffbd 	bl	80082c8 <HAL_RCC_OscConfig>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d001      	beq.n	8003358 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003354:	f000 f852 	bl	80033fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003358:	230f      	movs	r3, #15
 800335a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800335c:	2302      	movs	r3, #2
 800335e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003360:	2300      	movs	r3, #0
 8003362:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003364:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003368:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800336a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800336e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003370:	f107 030c 	add.w	r3, r7, #12
 8003374:	2105      	movs	r1, #5
 8003376:	4618      	mov	r0, r3
 8003378:	f005 fa1e 	bl	80087b8 <HAL_RCC_ClockConfig>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003382:	f000 f83b 	bl	80033fc <Error_Handler>
  }
}
 8003386:	bf00      	nop
 8003388:	3750      	adds	r7, #80	; 0x50
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	40023800 	.word	0x40023800
 8003394:	40007000 	.word	0x40007000

08003398 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af04      	add	r7, sp, #16
	  timer_init();
 800339e:	f001 f8a1 	bl	80044e4 <timer_init>
	  button_init();
 80033a2:	f7fd ff2d 	bl	8001200 <button_init>
	  buzzer_init();
 80033a6:	f7fd ffa3 	bl	80012f0 <buzzer_init>
	  lcd_init();
 80033aa:	f7ff fb7d 	bl	8002aa8 <lcd_init>
	  touch_init();
 80033ae:	f002 fbe9 	bl	8005b84 <touch_init>
	  setTimer2(50);
 80033b2:	2032      	movs	r0, #50	; 0x32
 80033b4:	f001 f8a4 	bl	8004500 <setTimer2>
	  uart_init_esp();
 80033b8:	f002 fd26 	bl	8005e08 <uart_init_esp>

	  lcd_Clear(BLACK);
 80033bc:	2000      	movs	r0, #0
 80033be:	f7ff f8e1 	bl	8002584 <lcd_Clear>
	  lcd_Fill(50, 250, 190, 300, GREEN);
 80033c2:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80033c6:	9300      	str	r3, [sp, #0]
 80033c8:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80033cc:	22be      	movs	r2, #190	; 0xbe
 80033ce:	21fa      	movs	r1, #250	; 0xfa
 80033d0:	2032      	movs	r0, #50	; 0x32
 80033d2:	f7ff f909 	bl	80025e8 <lcd_Fill>
	  lcd_ShowStr(90,260,"START",BLACK,BLACK,24,1);
 80033d6:	2301      	movs	r3, #1
 80033d8:	9302      	str	r3, [sp, #8]
 80033da:	2318      	movs	r3, #24
 80033dc:	9301      	str	r3, [sp, #4]
 80033de:	2300      	movs	r3, #0
 80033e0:	9300      	str	r3, [sp, #0]
 80033e2:	2300      	movs	r3, #0
 80033e4:	4a04      	ldr	r2, [pc, #16]	; (80033f8 <system_init+0x60>)
 80033e6:	f44f 7182 	mov.w	r1, #260	; 0x104
 80033ea:	205a      	movs	r0, #90	; 0x5a
 80033ec:	f7ff fdb4 	bl	8002f58 <lcd_ShowStr>
}
 80033f0:	bf00      	nop
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	0800d0c8 	.word	0x0800d0c8

080033fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003400:	b672      	cpsid	i
}
 8003402:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003404:	e7fe      	b.n	8003404 <Error_Handler+0x8>
	...

08003408 <screen_init>:
 *      Author: Admin
 */

#include "screen.h"

void screen_init(){
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af04      	add	r7, sp, #16
	lcd_ShowStr(60,10,"SNAKE GAME",GREEN,WHITE,24,1);
 800340e:	2301      	movs	r3, #1
 8003410:	9302      	str	r3, [sp, #8]
 8003412:	2318      	movs	r3, #24
 8003414:	9301      	str	r3, [sp, #4]
 8003416:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800341a:	9300      	str	r3, [sp, #0]
 800341c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8003420:	4a6d      	ldr	r2, [pc, #436]	; (80035d8 <screen_init+0x1d0>)
 8003422:	210a      	movs	r1, #10
 8003424:	203c      	movs	r0, #60	; 0x3c
 8003426:	f7ff fd97 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(40,60,"Player ID:",WHITE,BLACK,16,0);
 800342a:	2300      	movs	r3, #0
 800342c:	9302      	str	r3, [sp, #8]
 800342e:	2310      	movs	r3, #16
 8003430:	9301      	str	r3, [sp, #4]
 8003432:	2300      	movs	r3, #0
 8003434:	9300      	str	r3, [sp, #0]
 8003436:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800343a:	4a68      	ldr	r2, [pc, #416]	; (80035dc <screen_init+0x1d4>)
 800343c:	213c      	movs	r1, #60	; 0x3c
 800343e:	2028      	movs	r0, #40	; 0x28
 8003440:	f7ff fd8a 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowIntNum(120, 60, ID, 4, WHITE, BLACK, 16);
 8003444:	4b66      	ldr	r3, [pc, #408]	; (80035e0 <screen_init+0x1d8>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	b29a      	uxth	r2, r3
 800344a:	2310      	movs	r3, #16
 800344c:	9302      	str	r3, [sp, #8]
 800344e:	2300      	movs	r3, #0
 8003450:	9301      	str	r3, [sp, #4]
 8003452:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003456:	9300      	str	r3, [sp, #0]
 8003458:	2304      	movs	r3, #4
 800345a:	213c      	movs	r1, #60	; 0x3c
 800345c:	2078      	movs	r0, #120	; 0x78
 800345e:	f7ff fa81 	bl	8002964 <lcd_ShowIntNum>
//	lcd_Fill(50, 200, 190, 300, GREEN);
	lcd_ShowStr(40, 90, "Mode (B):", WHITE, BLACK, 16, 0);
 8003462:	2300      	movs	r3, #0
 8003464:	9302      	str	r3, [sp, #8]
 8003466:	2310      	movs	r3, #16
 8003468:	9301      	str	r3, [sp, #4]
 800346a:	2300      	movs	r3, #0
 800346c:	9300      	str	r3, [sp, #0]
 800346e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003472:	4a5c      	ldr	r2, [pc, #368]	; (80035e4 <screen_init+0x1dc>)
 8003474:	215a      	movs	r1, #90	; 0x5a
 8003476:	2028      	movs	r0, #40	; 0x28
 8003478:	f7ff fd6e 	bl	8002f58 <lcd_ShowStr>
	if(mode == NORMAL)
 800347c:	4b5a      	ldr	r3, [pc, #360]	; (80035e8 <screen_init+0x1e0>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d10c      	bne.n	800349e <screen_init+0x96>
		lcd_ShowStr(120, 90, "NORMAL", WHITE, BLACK, 16, 0);
 8003484:	2300      	movs	r3, #0
 8003486:	9302      	str	r3, [sp, #8]
 8003488:	2310      	movs	r3, #16
 800348a:	9301      	str	r3, [sp, #4]
 800348c:	2300      	movs	r3, #0
 800348e:	9300      	str	r3, [sp, #0]
 8003490:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003494:	4a55      	ldr	r2, [pc, #340]	; (80035ec <screen_init+0x1e4>)
 8003496:	215a      	movs	r1, #90	; 0x5a
 8003498:	2078      	movs	r0, #120	; 0x78
 800349a:	f7ff fd5d 	bl	8002f58 <lcd_ShowStr>
	if(mode == WALL)
 800349e:	4b52      	ldr	r3, [pc, #328]	; (80035e8 <screen_init+0x1e0>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d10c      	bne.n	80034c0 <screen_init+0xb8>
		lcd_ShowStr(120, 90, "WALL", WHITE, BLACK, 16, 0);
 80034a6:	2300      	movs	r3, #0
 80034a8:	9302      	str	r3, [sp, #8]
 80034aa:	2310      	movs	r3, #16
 80034ac:	9301      	str	r3, [sp, #4]
 80034ae:	2300      	movs	r3, #0
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034b6:	4a4e      	ldr	r2, [pc, #312]	; (80035f0 <screen_init+0x1e8>)
 80034b8:	215a      	movs	r1, #90	; 0x5a
 80034ba:	2078      	movs	r0, #120	; 0x78
 80034bc:	f7ff fd4c 	bl	8002f58 <lcd_ShowStr>
	if(mode == WALLS)
 80034c0:	4b49      	ldr	r3, [pc, #292]	; (80035e8 <screen_init+0x1e0>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d10c      	bne.n	80034e2 <screen_init+0xda>
		lcd_ShowStr(120, 90, "WALLS", WHITE, BLACK, 16, 0);
 80034c8:	2300      	movs	r3, #0
 80034ca:	9302      	str	r3, [sp, #8]
 80034cc:	2310      	movs	r3, #16
 80034ce:	9301      	str	r3, [sp, #4]
 80034d0:	2300      	movs	r3, #0
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034d8:	4a46      	ldr	r2, [pc, #280]	; (80035f4 <screen_init+0x1ec>)
 80034da:	215a      	movs	r1, #90	; 0x5a
 80034dc:	2078      	movs	r0, #120	; 0x78
 80034de:	f7ff fd3b 	bl	8002f58 <lcd_ShowStr>
	if(mode == TIMER)
 80034e2:	4b41      	ldr	r3, [pc, #260]	; (80035e8 <screen_init+0x1e0>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2b03      	cmp	r3, #3
 80034e8:	d10c      	bne.n	8003504 <screen_init+0xfc>
		lcd_ShowStr(120, 90, "TIMER", WHITE, BLACK, 16, 0);
 80034ea:	2300      	movs	r3, #0
 80034ec:	9302      	str	r3, [sp, #8]
 80034ee:	2310      	movs	r3, #16
 80034f0:	9301      	str	r3, [sp, #4]
 80034f2:	2300      	movs	r3, #0
 80034f4:	9300      	str	r3, [sp, #0]
 80034f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034fa:	4a3f      	ldr	r2, [pc, #252]	; (80035f8 <screen_init+0x1f0>)
 80034fc:	215a      	movs	r1, #90	; 0x5a
 80034fe:	2078      	movs	r0, #120	; 0x78
 8003500:	f7ff fd2a 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(40, 120, "Speed (E):", WHITE, BLACK, 16, 0);
 8003504:	2300      	movs	r3, #0
 8003506:	9302      	str	r3, [sp, #8]
 8003508:	2310      	movs	r3, #16
 800350a:	9301      	str	r3, [sp, #4]
 800350c:	2300      	movs	r3, #0
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003514:	4a39      	ldr	r2, [pc, #228]	; (80035fc <screen_init+0x1f4>)
 8003516:	2178      	movs	r1, #120	; 0x78
 8003518:	2028      	movs	r0, #40	; 0x28
 800351a:	f7ff fd1d 	bl	8002f58 <lcd_ShowStr>
	if(speed == 1000)
 800351e:	4b38      	ldr	r3, [pc, #224]	; (8003600 <screen_init+0x1f8>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003526:	d10c      	bne.n	8003542 <screen_init+0x13a>
		lcd_ShowStr(120, 120, "EASY", WHITE, BLACK, 16, 0);
 8003528:	2300      	movs	r3, #0
 800352a:	9302      	str	r3, [sp, #8]
 800352c:	2310      	movs	r3, #16
 800352e:	9301      	str	r3, [sp, #4]
 8003530:	2300      	movs	r3, #0
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003538:	4a32      	ldr	r2, [pc, #200]	; (8003604 <screen_init+0x1fc>)
 800353a:	2178      	movs	r1, #120	; 0x78
 800353c:	2078      	movs	r0, #120	; 0x78
 800353e:	f7ff fd0b 	bl	8002f58 <lcd_ShowStr>
	if(speed == 500)
 8003542:	4b2f      	ldr	r3, [pc, #188]	; (8003600 <screen_init+0x1f8>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800354a:	d10c      	bne.n	8003566 <screen_init+0x15e>
		lcd_ShowStr(120, 120, "MEDIUM", WHITE, BLACK, 16, 0);
 800354c:	2300      	movs	r3, #0
 800354e:	9302      	str	r3, [sp, #8]
 8003550:	2310      	movs	r3, #16
 8003552:	9301      	str	r3, [sp, #4]
 8003554:	2300      	movs	r3, #0
 8003556:	9300      	str	r3, [sp, #0]
 8003558:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800355c:	4a2a      	ldr	r2, [pc, #168]	; (8003608 <screen_init+0x200>)
 800355e:	2178      	movs	r1, #120	; 0x78
 8003560:	2078      	movs	r0, #120	; 0x78
 8003562:	f7ff fcf9 	bl	8002f58 <lcd_ShowStr>
	if(speed == 100)
 8003566:	4b26      	ldr	r3, [pc, #152]	; (8003600 <screen_init+0x1f8>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2b64      	cmp	r3, #100	; 0x64
 800356c:	d10c      	bne.n	8003588 <screen_init+0x180>
		lcd_ShowStr(120, 120, "HARD", WHITE, BLACK, 16, 0);
 800356e:	2300      	movs	r3, #0
 8003570:	9302      	str	r3, [sp, #8]
 8003572:	2310      	movs	r3, #16
 8003574:	9301      	str	r3, [sp, #4]
 8003576:	2300      	movs	r3, #0
 8003578:	9300      	str	r3, [sp, #0]
 800357a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800357e:	4a23      	ldr	r2, [pc, #140]	; (800360c <screen_init+0x204>)
 8003580:	2178      	movs	r1, #120	; 0x78
 8003582:	2078      	movs	r0, #120	; 0x78
 8003584:	f7ff fce8 	bl	8002f58 <lcd_ShowStr>

	lcd_ShowStr(40,155,"Hi, I\'m Slyther! <3",BLUE,BLACK,16,0);
 8003588:	2300      	movs	r3, #0
 800358a:	9302      	str	r3, [sp, #8]
 800358c:	2310      	movs	r3, #16
 800358e:	9301      	str	r3, [sp, #4]
 8003590:	2300      	movs	r3, #0
 8003592:	9300      	str	r3, [sp, #0]
 8003594:	231f      	movs	r3, #31
 8003596:	4a1e      	ldr	r2, [pc, #120]	; (8003610 <screen_init+0x208>)
 8003598:	219b      	movs	r1, #155	; 0x9b
 800359a:	2028      	movs	r0, #40	; 0x28
 800359c:	f7ff fcdc 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(40,180,"Help me grow strong",BLUE,BLACK,16,0);
 80035a0:	2300      	movs	r3, #0
 80035a2:	9302      	str	r3, [sp, #8]
 80035a4:	2310      	movs	r3, #16
 80035a6:	9301      	str	r3, [sp, #4]
 80035a8:	2300      	movs	r3, #0
 80035aa:	9300      	str	r3, [sp, #0]
 80035ac:	231f      	movs	r3, #31
 80035ae:	4a19      	ldr	r2, [pc, #100]	; (8003614 <screen_init+0x20c>)
 80035b0:	21b4      	movs	r1, #180	; 0xb4
 80035b2:	2028      	movs	r0, #40	; 0x28
 80035b4:	f7ff fcd0 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(40,205,"to protect our jungle! ",BLUE,BLACK,16,0);
 80035b8:	2300      	movs	r3, #0
 80035ba:	9302      	str	r3, [sp, #8]
 80035bc:	2310      	movs	r3, #16
 80035be:	9301      	str	r3, [sp, #4]
 80035c0:	2300      	movs	r3, #0
 80035c2:	9300      	str	r3, [sp, #0]
 80035c4:	231f      	movs	r3, #31
 80035c6:	4a14      	ldr	r2, [pc, #80]	; (8003618 <screen_init+0x210>)
 80035c8:	21cd      	movs	r1, #205	; 0xcd
 80035ca:	2028      	movs	r0, #40	; 0x28
 80035cc:	f7ff fcc4 	bl	8002f58 <lcd_ShowStr>
//	lcd_ShowStr(90,235,"START",BLACK,BLACK,24,1);
}
 80035d0:	bf00      	nop
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	0800d1c8 	.word	0x0800d1c8
 80035dc:	0800d1d4 	.word	0x0800d1d4
 80035e0:	20000108 	.word	0x20000108
 80035e4:	0800d1e0 	.word	0x0800d1e0
 80035e8:	2000010c 	.word	0x2000010c
 80035ec:	0800d1ec 	.word	0x0800d1ec
 80035f0:	0800d1f4 	.word	0x0800d1f4
 80035f4:	0800d1fc 	.word	0x0800d1fc
 80035f8:	0800d204 	.word	0x0800d204
 80035fc:	0800d20c 	.word	0x0800d20c
 8003600:	20000000 	.word	0x20000000
 8003604:	0800d218 	.word	0x0800d218
 8003608:	0800d220 	.word	0x0800d220
 800360c:	0800d228 	.word	0x0800d228
 8003610:	0800d230 	.word	0x0800d230
 8003614:	0800d244 	.word	0x0800d244
 8003618:	0800d258 	.word	0x0800d258

0800361c <screen_play>:

void screen_play(){
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af04      	add	r7, sp, #16
	lcd_Fill(0, 0, 240, 200, WHITE);
 8003622:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	23c8      	movs	r3, #200	; 0xc8
 800362a:	22f0      	movs	r2, #240	; 0xf0
 800362c:	2100      	movs	r1, #0
 800362e:	2000      	movs	r0, #0
 8003630:	f7fe ffda 	bl	80025e8 <lcd_Fill>
	lcd_Fill(90, 210, 150, 250, BLUE);//UP
 8003634:	231f      	movs	r3, #31
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	23fa      	movs	r3, #250	; 0xfa
 800363a:	2296      	movs	r2, #150	; 0x96
 800363c:	21d2      	movs	r1, #210	; 0xd2
 800363e:	205a      	movs	r0, #90	; 0x5a
 8003640:	f7fe ffd2 	bl	80025e8 <lcd_Fill>
	lcd_ShowStr(110, 215, "UP", WHITE, BLUE, 24, 1);
 8003644:	2301      	movs	r3, #1
 8003646:	9302      	str	r3, [sp, #8]
 8003648:	2318      	movs	r3, #24
 800364a:	9301      	str	r3, [sp, #4]
 800364c:	231f      	movs	r3, #31
 800364e:	9300      	str	r3, [sp, #0]
 8003650:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003654:	4a27      	ldr	r2, [pc, #156]	; (80036f4 <screen_play+0xd8>)
 8003656:	21d7      	movs	r1, #215	; 0xd7
 8003658:	206e      	movs	r0, #110	; 0x6e
 800365a:	f7ff fc7d 	bl	8002f58 <lcd_ShowStr>
	lcd_Fill(90, 260, 150, 300, BLUE);//DOWN
 800365e:	231f      	movs	r3, #31
 8003660:	9300      	str	r3, [sp, #0]
 8003662:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003666:	2296      	movs	r2, #150	; 0x96
 8003668:	f44f 7182 	mov.w	r1, #260	; 0x104
 800366c:	205a      	movs	r0, #90	; 0x5a
 800366e:	f7fe ffbb 	bl	80025e8 <lcd_Fill>
	lcd_ShowStr(95, 265, "DOWN", WHITE, BLUE, 24, 1);
 8003672:	2301      	movs	r3, #1
 8003674:	9302      	str	r3, [sp, #8]
 8003676:	2318      	movs	r3, #24
 8003678:	9301      	str	r3, [sp, #4]
 800367a:	231f      	movs	r3, #31
 800367c:	9300      	str	r3, [sp, #0]
 800367e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003682:	4a1d      	ldr	r2, [pc, #116]	; (80036f8 <screen_play+0xdc>)
 8003684:	f240 1109 	movw	r1, #265	; 0x109
 8003688:	205f      	movs	r0, #95	; 0x5f
 800368a:	f7ff fc65 	bl	8002f58 <lcd_ShowStr>
	lcd_Fill(20, 260, 80, 300, BLUE);//LEFT
 800368e:	231f      	movs	r3, #31
 8003690:	9300      	str	r3, [sp, #0]
 8003692:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003696:	2250      	movs	r2, #80	; 0x50
 8003698:	f44f 7182 	mov.w	r1, #260	; 0x104
 800369c:	2014      	movs	r0, #20
 800369e:	f7fe ffa3 	bl	80025e8 <lcd_Fill>
	lcd_ShowStr(28, 265, "LEFT", WHITE, BLUE, 24, 1);
 80036a2:	2301      	movs	r3, #1
 80036a4:	9302      	str	r3, [sp, #8]
 80036a6:	2318      	movs	r3, #24
 80036a8:	9301      	str	r3, [sp, #4]
 80036aa:	231f      	movs	r3, #31
 80036ac:	9300      	str	r3, [sp, #0]
 80036ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036b2:	4a12      	ldr	r2, [pc, #72]	; (80036fc <screen_play+0xe0>)
 80036b4:	f240 1109 	movw	r1, #265	; 0x109
 80036b8:	201c      	movs	r0, #28
 80036ba:	f7ff fc4d 	bl	8002f58 <lcd_ShowStr>
	lcd_Fill(160, 260, 220, 300, BLUE);//RIGHT
 80036be:	231f      	movs	r3, #31
 80036c0:	9300      	str	r3, [sp, #0]
 80036c2:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80036c6:	22dc      	movs	r2, #220	; 0xdc
 80036c8:	f44f 7182 	mov.w	r1, #260	; 0x104
 80036cc:	20a0      	movs	r0, #160	; 0xa0
 80036ce:	f7fe ff8b 	bl	80025e8 <lcd_Fill>
	lcd_ShowStr(165, 265, "RGHT", WHITE, BLUE, 24, 1);
 80036d2:	2301      	movs	r3, #1
 80036d4:	9302      	str	r3, [sp, #8]
 80036d6:	2318      	movs	r3, #24
 80036d8:	9301      	str	r3, [sp, #4]
 80036da:	231f      	movs	r3, #31
 80036dc:	9300      	str	r3, [sp, #0]
 80036de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036e2:	4a07      	ldr	r2, [pc, #28]	; (8003700 <screen_play+0xe4>)
 80036e4:	f240 1109 	movw	r1, #265	; 0x109
 80036e8:	20a5      	movs	r0, #165	; 0xa5
 80036ea:	f7ff fc35 	bl	8002f58 <lcd_ShowStr>
}
 80036ee:	bf00      	nop
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	0800d270 	.word	0x0800d270
 80036f8:	0800d274 	.word	0x0800d274
 80036fc:	0800d27c 	.word	0x0800d27c
 8003700:	0800d284 	.word	0x0800d284

08003704 <screen_score>:

void screen_score(){
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af04      	add	r7, sp, #16
	lcd_ShowStr(0, 205, "Score: ", WHITE, WHITE, 24, 1);
 800370a:	2301      	movs	r3, #1
 800370c:	9302      	str	r3, [sp, #8]
 800370e:	2318      	movs	r3, #24
 8003710:	9301      	str	r3, [sp, #4]
 8003712:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003716:	9300      	str	r3, [sp, #0]
 8003718:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800371c:	4a0b      	ldr	r2, [pc, #44]	; (800374c <screen_score+0x48>)
 800371e:	21cd      	movs	r1, #205	; 0xcd
 8003720:	2000      	movs	r0, #0
 8003722:	f7ff fc19 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowIntNum(0, 230, score, 4, WHITE, BLACK, 24);
 8003726:	4b0a      	ldr	r3, [pc, #40]	; (8003750 <screen_score+0x4c>)
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	b29a      	uxth	r2, r3
 800372c:	2318      	movs	r3, #24
 800372e:	9302      	str	r3, [sp, #8]
 8003730:	2300      	movs	r3, #0
 8003732:	9301      	str	r3, [sp, #4]
 8003734:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003738:	9300      	str	r3, [sp, #0]
 800373a:	2304      	movs	r3, #4
 800373c:	21e6      	movs	r1, #230	; 0xe6
 800373e:	2000      	movs	r0, #0
 8003740:	f7ff f910 	bl	8002964 <lcd_ShowIntNum>
}
 8003744:	bf00      	nop
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	0800d28c 	.word	0x0800d28c
 8003750:	20000984 	.word	0x20000984

08003754 <screen_exit>:

void screen_exit(){
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af04      	add	r7, sp, #16
	lcd_ShowStr(170, 205, "Exit", WHITE, WHITE, 24, 1);
 800375a:	2301      	movs	r3, #1
 800375c:	9302      	str	r3, [sp, #8]
 800375e:	2318      	movs	r3, #24
 8003760:	9301      	str	r3, [sp, #4]
 8003762:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800376c:	4a0a      	ldr	r2, [pc, #40]	; (8003798 <screen_exit+0x44>)
 800376e:	21cd      	movs	r1, #205	; 0xcd
 8003770:	20aa      	movs	r0, #170	; 0xaa
 8003772:	f7ff fbf1 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(170, 230, " >> ", WHITE, WHITE, 24, 1);
 8003776:	2301      	movs	r3, #1
 8003778:	9302      	str	r3, [sp, #8]
 800377a:	2318      	movs	r3, #24
 800377c:	9301      	str	r3, [sp, #4]
 800377e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003782:	9300      	str	r3, [sp, #0]
 8003784:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003788:	4a04      	ldr	r2, [pc, #16]	; (800379c <screen_exit+0x48>)
 800378a:	21e6      	movs	r1, #230	; 0xe6
 800378c:	20aa      	movs	r0, #170	; 0xaa
 800378e:	f7ff fbe3 	bl	8002f58 <lcd_ShowStr>
}
 8003792:	bf00      	nop
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	0800d294 	.word	0x0800d294
 800379c:	0800d29c 	.word	0x0800d29c

080037a0 <screen_game_over>:

void screen_game_over(){
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af04      	add	r7, sp, #16
	lcd_ShowStr(70,10,"GAME OVER",RED,WHITE,24,1);
 80037a6:	2301      	movs	r3, #1
 80037a8:	9302      	str	r3, [sp, #8]
 80037aa:	2318      	movs	r3, #24
 80037ac:	9301      	str	r3, [sp, #4]
 80037ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037b2:	9300      	str	r3, [sp, #0]
 80037b4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80037b8:	4a94      	ldr	r2, [pc, #592]	; (8003a0c <screen_game_over+0x26c>)
 80037ba:	210a      	movs	r1, #10
 80037bc:	2046      	movs	r0, #70	; 0x46
 80037be:	f7ff fbcb 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(40, 180, "Score: ", WHITE, BLACK, 16, 0);
 80037c2:	2300      	movs	r3, #0
 80037c4:	9302      	str	r3, [sp, #8]
 80037c6:	2310      	movs	r3, #16
 80037c8:	9301      	str	r3, [sp, #4]
 80037ca:	2300      	movs	r3, #0
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037d2:	4a8f      	ldr	r2, [pc, #572]	; (8003a10 <screen_game_over+0x270>)
 80037d4:	21b4      	movs	r1, #180	; 0xb4
 80037d6:	2028      	movs	r0, #40	; 0x28
 80037d8:	f7ff fbbe 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(40,60,"Player ID:",WHITE,BLACK,16,0);
 80037dc:	2300      	movs	r3, #0
 80037de:	9302      	str	r3, [sp, #8]
 80037e0:	2310      	movs	r3, #16
 80037e2:	9301      	str	r3, [sp, #4]
 80037e4:	2300      	movs	r3, #0
 80037e6:	9300      	str	r3, [sp, #0]
 80037e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037ec:	4a89      	ldr	r2, [pc, #548]	; (8003a14 <screen_game_over+0x274>)
 80037ee:	213c      	movs	r1, #60	; 0x3c
 80037f0:	2028      	movs	r0, #40	; 0x28
 80037f2:	f7ff fbb1 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowIntNum(120, 60, ID, 4, WHITE, BLACK, 16);
 80037f6:	4b88      	ldr	r3, [pc, #544]	; (8003a18 <screen_game_over+0x278>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	b29a      	uxth	r2, r3
 80037fc:	2310      	movs	r3, #16
 80037fe:	9302      	str	r3, [sp, #8]
 8003800:	2300      	movs	r3, #0
 8003802:	9301      	str	r3, [sp, #4]
 8003804:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003808:	9300      	str	r3, [sp, #0]
 800380a:	2304      	movs	r3, #4
 800380c:	213c      	movs	r1, #60	; 0x3c
 800380e:	2078      	movs	r0, #120	; 0x78
 8003810:	f7ff f8a8 	bl	8002964 <lcd_ShowIntNum>
	lcd_ShowStr(40, 90, "Mode (B):", WHITE, BLACK, 16, 0);
 8003814:	2300      	movs	r3, #0
 8003816:	9302      	str	r3, [sp, #8]
 8003818:	2310      	movs	r3, #16
 800381a:	9301      	str	r3, [sp, #4]
 800381c:	2300      	movs	r3, #0
 800381e:	9300      	str	r3, [sp, #0]
 8003820:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003824:	4a7d      	ldr	r2, [pc, #500]	; (8003a1c <screen_game_over+0x27c>)
 8003826:	215a      	movs	r1, #90	; 0x5a
 8003828:	2028      	movs	r0, #40	; 0x28
 800382a:	f7ff fb95 	bl	8002f58 <lcd_ShowStr>
	if(mode == NORMAL)
 800382e:	4b7c      	ldr	r3, [pc, #496]	; (8003a20 <screen_game_over+0x280>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d10c      	bne.n	8003850 <screen_game_over+0xb0>
		lcd_ShowStr(120, 90, "NORMAL", WHITE, BLACK, 16, 0);
 8003836:	2300      	movs	r3, #0
 8003838:	9302      	str	r3, [sp, #8]
 800383a:	2310      	movs	r3, #16
 800383c:	9301      	str	r3, [sp, #4]
 800383e:	2300      	movs	r3, #0
 8003840:	9300      	str	r3, [sp, #0]
 8003842:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003846:	4a77      	ldr	r2, [pc, #476]	; (8003a24 <screen_game_over+0x284>)
 8003848:	215a      	movs	r1, #90	; 0x5a
 800384a:	2078      	movs	r0, #120	; 0x78
 800384c:	f7ff fb84 	bl	8002f58 <lcd_ShowStr>
	if(mode == WALL)
 8003850:	4b73      	ldr	r3, [pc, #460]	; (8003a20 <screen_game_over+0x280>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d10c      	bne.n	8003872 <screen_game_over+0xd2>
		lcd_ShowStr(120, 90, "WALL", WHITE, BLACK, 16, 0);
 8003858:	2300      	movs	r3, #0
 800385a:	9302      	str	r3, [sp, #8]
 800385c:	2310      	movs	r3, #16
 800385e:	9301      	str	r3, [sp, #4]
 8003860:	2300      	movs	r3, #0
 8003862:	9300      	str	r3, [sp, #0]
 8003864:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003868:	4a6f      	ldr	r2, [pc, #444]	; (8003a28 <screen_game_over+0x288>)
 800386a:	215a      	movs	r1, #90	; 0x5a
 800386c:	2078      	movs	r0, #120	; 0x78
 800386e:	f7ff fb73 	bl	8002f58 <lcd_ShowStr>
	if(mode == WALLS)
 8003872:	4b6b      	ldr	r3, [pc, #428]	; (8003a20 <screen_game_over+0x280>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	2b02      	cmp	r3, #2
 8003878:	d10c      	bne.n	8003894 <screen_game_over+0xf4>
		lcd_ShowStr(120, 90, "WALLS", WHITE, BLACK, 16, 0);
 800387a:	2300      	movs	r3, #0
 800387c:	9302      	str	r3, [sp, #8]
 800387e:	2310      	movs	r3, #16
 8003880:	9301      	str	r3, [sp, #4]
 8003882:	2300      	movs	r3, #0
 8003884:	9300      	str	r3, [sp, #0]
 8003886:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800388a:	4a68      	ldr	r2, [pc, #416]	; (8003a2c <screen_game_over+0x28c>)
 800388c:	215a      	movs	r1, #90	; 0x5a
 800388e:	2078      	movs	r0, #120	; 0x78
 8003890:	f7ff fb62 	bl	8002f58 <lcd_ShowStr>
	if(mode == TIMER)
 8003894:	4b62      	ldr	r3, [pc, #392]	; (8003a20 <screen_game_over+0x280>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2b03      	cmp	r3, #3
 800389a:	d10c      	bne.n	80038b6 <screen_game_over+0x116>
		lcd_ShowStr(120, 90, "TIMER", WHITE, BLACK, 16, 0);
 800389c:	2300      	movs	r3, #0
 800389e:	9302      	str	r3, [sp, #8]
 80038a0:	2310      	movs	r3, #16
 80038a2:	9301      	str	r3, [sp, #4]
 80038a4:	2300      	movs	r3, #0
 80038a6:	9300      	str	r3, [sp, #0]
 80038a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038ac:	4a60      	ldr	r2, [pc, #384]	; (8003a30 <screen_game_over+0x290>)
 80038ae:	215a      	movs	r1, #90	; 0x5a
 80038b0:	2078      	movs	r0, #120	; 0x78
 80038b2:	f7ff fb51 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowStr(40, 120, "Speed (E):", WHITE, BLACK, 16, 0);
 80038b6:	2300      	movs	r3, #0
 80038b8:	9302      	str	r3, [sp, #8]
 80038ba:	2310      	movs	r3, #16
 80038bc:	9301      	str	r3, [sp, #4]
 80038be:	2300      	movs	r3, #0
 80038c0:	9300      	str	r3, [sp, #0]
 80038c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038c6:	4a5b      	ldr	r2, [pc, #364]	; (8003a34 <screen_game_over+0x294>)
 80038c8:	2178      	movs	r1, #120	; 0x78
 80038ca:	2028      	movs	r0, #40	; 0x28
 80038cc:	f7ff fb44 	bl	8002f58 <lcd_ShowStr>
	if(speed == 1000)
 80038d0:	4b59      	ldr	r3, [pc, #356]	; (8003a38 <screen_game_over+0x298>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038d8:	d10c      	bne.n	80038f4 <screen_game_over+0x154>
		lcd_ShowStr(120, 120, "EASY", WHITE, BLACK, 16, 0);
 80038da:	2300      	movs	r3, #0
 80038dc:	9302      	str	r3, [sp, #8]
 80038de:	2310      	movs	r3, #16
 80038e0:	9301      	str	r3, [sp, #4]
 80038e2:	2300      	movs	r3, #0
 80038e4:	9300      	str	r3, [sp, #0]
 80038e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038ea:	4a54      	ldr	r2, [pc, #336]	; (8003a3c <screen_game_over+0x29c>)
 80038ec:	2178      	movs	r1, #120	; 0x78
 80038ee:	2078      	movs	r0, #120	; 0x78
 80038f0:	f7ff fb32 	bl	8002f58 <lcd_ShowStr>
	if(speed == 500)
 80038f4:	4b50      	ldr	r3, [pc, #320]	; (8003a38 <screen_game_over+0x298>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80038fc:	d10c      	bne.n	8003918 <screen_game_over+0x178>
		lcd_ShowStr(120, 120, "MEDIUM", WHITE, BLACK, 16, 0);
 80038fe:	2300      	movs	r3, #0
 8003900:	9302      	str	r3, [sp, #8]
 8003902:	2310      	movs	r3, #16
 8003904:	9301      	str	r3, [sp, #4]
 8003906:	2300      	movs	r3, #0
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800390e:	4a4c      	ldr	r2, [pc, #304]	; (8003a40 <screen_game_over+0x2a0>)
 8003910:	2178      	movs	r1, #120	; 0x78
 8003912:	2078      	movs	r0, #120	; 0x78
 8003914:	f7ff fb20 	bl	8002f58 <lcd_ShowStr>
	if(speed == 100)
 8003918:	4b47      	ldr	r3, [pc, #284]	; (8003a38 <screen_game_over+0x298>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2b64      	cmp	r3, #100	; 0x64
 800391e:	d10c      	bne.n	800393a <screen_game_over+0x19a>
		lcd_ShowStr(120, 120, "HARD", WHITE, BLACK, 16, 0);
 8003920:	2300      	movs	r3, #0
 8003922:	9302      	str	r3, [sp, #8]
 8003924:	2310      	movs	r3, #16
 8003926:	9301      	str	r3, [sp, #4]
 8003928:	2300      	movs	r3, #0
 800392a:	9300      	str	r3, [sp, #0]
 800392c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003930:	4a44      	ldr	r2, [pc, #272]	; (8003a44 <screen_game_over+0x2a4>)
 8003932:	2178      	movs	r1, #120	; 0x78
 8003934:	2078      	movs	r0, #120	; 0x78
 8003936:	f7ff fb0f 	bl	8002f58 <lcd_ShowStr>
//	lcd_ShowStr(40, 150, "Leaderboard (<)", WHITE, BLACK, 16, 0);
//	lcd_ShowStr(40, 180, "Time:", WHITE, BLACK, 16, 0);
	lcd_ShowStr(40, 150, "Time:", WHITE, BLACK, 16, 0);
 800393a:	2300      	movs	r3, #0
 800393c:	9302      	str	r3, [sp, #8]
 800393e:	2310      	movs	r3, #16
 8003940:	9301      	str	r3, [sp, #4]
 8003942:	2300      	movs	r3, #0
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800394a:	4a3f      	ldr	r2, [pc, #252]	; (8003a48 <screen_game_over+0x2a8>)
 800394c:	2196      	movs	r1, #150	; 0x96
 800394e:	2028      	movs	r0, #40	; 0x28
 8003950:	f7ff fb02 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowIntNum(90, 150, count/60, 2, WHITE, BLACK, 16);
 8003954:	4b3d      	ldr	r3, [pc, #244]	; (8003a4c <screen_game_over+0x2ac>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a3d      	ldr	r2, [pc, #244]	; (8003a50 <screen_game_over+0x2b0>)
 800395a:	fb82 1203 	smull	r1, r2, r2, r3
 800395e:	441a      	add	r2, r3
 8003960:	1152      	asrs	r2, r2, #5
 8003962:	17db      	asrs	r3, r3, #31
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	b29a      	uxth	r2, r3
 8003968:	2310      	movs	r3, #16
 800396a:	9302      	str	r3, [sp, #8]
 800396c:	2300      	movs	r3, #0
 800396e:	9301      	str	r3, [sp, #4]
 8003970:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	2302      	movs	r3, #2
 8003978:	2196      	movs	r1, #150	; 0x96
 800397a:	205a      	movs	r0, #90	; 0x5a
 800397c:	f7fe fff2 	bl	8002964 <lcd_ShowIntNum>
	lcd_ShowStr(110, 150, ":", WHITE, BLACK, 16, 0);
 8003980:	2300      	movs	r3, #0
 8003982:	9302      	str	r3, [sp, #8]
 8003984:	2310      	movs	r3, #16
 8003986:	9301      	str	r3, [sp, #4]
 8003988:	2300      	movs	r3, #0
 800398a:	9300      	str	r3, [sp, #0]
 800398c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003990:	4a30      	ldr	r2, [pc, #192]	; (8003a54 <screen_game_over+0x2b4>)
 8003992:	2196      	movs	r1, #150	; 0x96
 8003994:	206e      	movs	r0, #110	; 0x6e
 8003996:	f7ff fadf 	bl	8002f58 <lcd_ShowStr>
	lcd_ShowIntNum(120, 150, count%60, 2, WHITE, BLACK, 16);
 800399a:	4b2c      	ldr	r3, [pc, #176]	; (8003a4c <screen_game_over+0x2ac>)
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	4b2c      	ldr	r3, [pc, #176]	; (8003a50 <screen_game_over+0x2b0>)
 80039a0:	fb83 1302 	smull	r1, r3, r3, r2
 80039a4:	4413      	add	r3, r2
 80039a6:	1159      	asrs	r1, r3, #5
 80039a8:	17d3      	asrs	r3, r2, #31
 80039aa:	1ac9      	subs	r1, r1, r3
 80039ac:	460b      	mov	r3, r1
 80039ae:	011b      	lsls	r3, r3, #4
 80039b0:	1a5b      	subs	r3, r3, r1
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	1ad1      	subs	r1, r2, r3
 80039b6:	b28a      	uxth	r2, r1
 80039b8:	2310      	movs	r3, #16
 80039ba:	9302      	str	r3, [sp, #8]
 80039bc:	2300      	movs	r3, #0
 80039be:	9301      	str	r3, [sp, #4]
 80039c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80039c4:	9300      	str	r3, [sp, #0]
 80039c6:	2302      	movs	r3, #2
 80039c8:	2196      	movs	r1, #150	; 0x96
 80039ca:	2078      	movs	r0, #120	; 0x78
 80039cc:	f7fe ffca 	bl	8002964 <lcd_ShowIntNum>
	lcd_ShowIntNum(100, 180, score, 2, WHITE, BLACK, 16);
 80039d0:	4b21      	ldr	r3, [pc, #132]	; (8003a58 <screen_game_over+0x2b8>)
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	b29a      	uxth	r2, r3
 80039d6:	2310      	movs	r3, #16
 80039d8:	9302      	str	r3, [sp, #8]
 80039da:	2300      	movs	r3, #0
 80039dc:	9301      	str	r3, [sp, #4]
 80039de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80039e2:	9300      	str	r3, [sp, #0]
 80039e4:	2302      	movs	r3, #2
 80039e6:	21b4      	movs	r1, #180	; 0xb4
 80039e8:	2064      	movs	r0, #100	; 0x64
 80039ea:	f7fe ffbb 	bl	8002964 <lcd_ShowIntNum>
//	lcd_Fill(50, 250, 190, 300, GREEN);
//	lcd_ShowStr(80,260,"RESTART",BLACK,BLACK,24,1);
	lcd_ShowStr(40,211,"You did well!!! Again?",BLUE,BLACK,16,0);
 80039ee:	2300      	movs	r3, #0
 80039f0:	9302      	str	r3, [sp, #8]
 80039f2:	2310      	movs	r3, #16
 80039f4:	9301      	str	r3, [sp, #4]
 80039f6:	2300      	movs	r3, #0
 80039f8:	9300      	str	r3, [sp, #0]
 80039fa:	231f      	movs	r3, #31
 80039fc:	4a17      	ldr	r2, [pc, #92]	; (8003a5c <screen_game_over+0x2bc>)
 80039fe:	21d3      	movs	r1, #211	; 0xd3
 8003a00:	2028      	movs	r0, #40	; 0x28
 8003a02:	f7ff faa9 	bl	8002f58 <lcd_ShowStr>
}
 8003a06:	bf00      	nop
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	0800d2a4 	.word	0x0800d2a4
 8003a10:	0800d28c 	.word	0x0800d28c
 8003a14:	0800d1d4 	.word	0x0800d1d4
 8003a18:	20000108 	.word	0x20000108
 8003a1c:	0800d1e0 	.word	0x0800d1e0
 8003a20:	2000010c 	.word	0x2000010c
 8003a24:	0800d1ec 	.word	0x0800d1ec
 8003a28:	0800d1f4 	.word	0x0800d1f4
 8003a2c:	0800d1fc 	.word	0x0800d1fc
 8003a30:	0800d204 	.word	0x0800d204
 8003a34:	0800d20c 	.word	0x0800d20c
 8003a38:	20000000 	.word	0x20000000
 8003a3c:	0800d218 	.word	0x0800d218
 8003a40:	0800d220 	.word	0x0800d220
 8003a44:	0800d228 	.word	0x0800d228
 8003a48:	0800d2b0 	.word	0x0800d2b0
 8003a4c:	20000110 	.word	0x20000110
 8003a50:	88888889 	.word	0x88888889
 8003a54:	0800d2b8 	.word	0x0800d2b8
 8003a58:	20000984 	.word	0x20000984
 8003a5c:	0800d2bc 	.word	0x0800d2bc

08003a60 <draw_snake>:
int sw_right = 1;
int sw_left = 1;
uint8_t score = 0;
int lose = 0;

void draw_snake(int x,int y){
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af02      	add	r7, sp, #8
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
	lcd_DrawCircle(x, y, GREEN, 5, 1);
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	2305      	movs	r3, #5
 8003a70:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8003a74:	6839      	ldr	r1, [r7, #0]
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f7ff fa01 	bl	8002e7e <lcd_DrawCircle>
}
 8003a7c:	bf00      	nop
 8003a7e:	3708      	adds	r7, #8
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}

08003a84 <draw_food>:

void draw_food(int x,int y){
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af02      	add	r7, sp, #8
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
	lcd_DrawCircle(x, y, RED, 5, 1);
 8003a8e:	2301      	movs	r3, #1
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	2305      	movs	r3, #5
 8003a94:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8003a98:	6839      	ldr	r1, [r7, #0]
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f7ff f9ef 	bl	8002e7e <lcd_DrawCircle>
}
 8003aa0:	bf00      	nop
 8003aa2:	3708      	adds	r7, #8
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <draw_head>:

void draw_head(int x, int y){
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b084      	sub	sp, #16
 8003aac:	af02      	add	r7, sp, #8
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	6039      	str	r1, [r7, #0]
	lcd_DrawCircle(x, y, LIGHTGREEN, 5, 1);
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	2305      	movs	r3, #5
 8003ab8:	f248 421f 	movw	r2, #33823	; 0x841f
 8003abc:	6839      	ldr	r1, [r7, #0]
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f7ff f9dd 	bl	8002e7e <lcd_DrawCircle>
}
 8003ac4:	bf00      	nop
 8003ac6:	3708      	adds	r7, #8
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <draw_wall>:

void draw_wall(int x, int y){
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af02      	add	r7, sp, #8
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
	lcd_DrawCircle(x, y, GRAY, 5, 1);
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	2305      	movs	r3, #5
 8003adc:	f248 4230 	movw	r2, #33840	; 0x8430
 8003ae0:	6839      	ldr	r1, [r7, #0]
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f7ff f9cb 	bl	8002e7e <lcd_DrawCircle>
}
 8003ae8:	bf00      	nop
 8003aea:	3708      	adds	r7, #8
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <clear_block>:

void clear_block(int x,int y){
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af02      	add	r7, sp, #8
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
	lcd_DrawCircle(x, y, WHITE, 5, 1);
 8003afa:	2301      	movs	r3, #1
 8003afc:	9300      	str	r3, [sp, #0]
 8003afe:	2305      	movs	r3, #5
 8003b00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003b04:	6839      	ldr	r1, [r7, #0]
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f7ff f9b9 	bl	8002e7e <lcd_DrawCircle>
}
 8003b0c:	bf00      	nop
 8003b0e:	3708      	adds	r7, #8
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <update_grid>:

void update_grid(){
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
	for(int i=0;i<24;i++){
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	607b      	str	r3, [r7, #4]
 8003b1e:	e08b      	b.n	8003c38 <update_grid+0x124>
		for(int j=0;j<20;j++){
 8003b20:	2300      	movs	r3, #0
 8003b22:	603b      	str	r3, [r7, #0]
 8003b24:	e081      	b.n	8003c2a <update_grid+0x116>
			if(draw_grid[i][j]==2){
 8003b26:	4949      	ldr	r1, [pc, #292]	; (8003c4c <update_grid+0x138>)
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	4413      	add	r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	683a      	ldr	r2, [r7, #0]
 8003b34:	4413      	add	r3, r2
 8003b36:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003b3a:	2b02      	cmp	r3, #2
 8003b3c:	d10f      	bne.n	8003b5e <update_grid+0x4a>
				draw_snake(i*10+5,j*10+5);
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	4613      	mov	r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	4413      	add	r3, r2
 8003b46:	005b      	lsls	r3, r3, #1
 8003b48:	1d58      	adds	r0, r3, #5
 8003b4a:	683a      	ldr	r2, [r7, #0]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	005b      	lsls	r3, r3, #1
 8003b54:	3305      	adds	r3, #5
 8003b56:	4619      	mov	r1, r3
 8003b58:	f7ff ff82 	bl	8003a60 <draw_snake>
 8003b5c:	e062      	b.n	8003c24 <update_grid+0x110>
			}
			else if(draw_grid[i][j]==4){
 8003b5e:	493b      	ldr	r1, [pc, #236]	; (8003c4c <update_grid+0x138>)
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	4613      	mov	r3, r2
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	4413      	add	r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	683a      	ldr	r2, [r7, #0]
 8003b6c:	4413      	add	r3, r2
 8003b6e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003b72:	2b04      	cmp	r3, #4
 8003b74:	d10f      	bne.n	8003b96 <update_grid+0x82>
				draw_head(i*10+5,j*10+5);
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	4613      	mov	r3, r2
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	4413      	add	r3, r2
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	1d58      	adds	r0, r3, #5
 8003b82:	683a      	ldr	r2, [r7, #0]
 8003b84:	4613      	mov	r3, r2
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	4413      	add	r3, r2
 8003b8a:	005b      	lsls	r3, r3, #1
 8003b8c:	3305      	adds	r3, #5
 8003b8e:	4619      	mov	r1, r3
 8003b90:	f7ff ff8a 	bl	8003aa8 <draw_head>
 8003b94:	e046      	b.n	8003c24 <update_grid+0x110>
			}
			else if(draw_grid[i][j]==1){
 8003b96:	492d      	ldr	r1, [pc, #180]	; (8003c4c <update_grid+0x138>)
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	4413      	add	r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d10f      	bne.n	8003bce <update_grid+0xba>
				draw_food(i*10+5,j*10+5);
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	4413      	add	r3, r2
 8003bb6:	005b      	lsls	r3, r3, #1
 8003bb8:	1d58      	adds	r0, r3, #5
 8003bba:	683a      	ldr	r2, [r7, #0]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	4413      	add	r3, r2
 8003bc2:	005b      	lsls	r3, r3, #1
 8003bc4:	3305      	adds	r3, #5
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	f7ff ff5c 	bl	8003a84 <draw_food>
 8003bcc:	e02a      	b.n	8003c24 <update_grid+0x110>
			}
			else if(draw_grid[i][j]==3){
 8003bce:	491f      	ldr	r1, [pc, #124]	; (8003c4c <update_grid+0x138>)
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	4413      	add	r3, r2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	683a      	ldr	r2, [r7, #0]
 8003bdc:	4413      	add	r3, r2
 8003bde:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003be2:	2b03      	cmp	r3, #3
 8003be4:	d10f      	bne.n	8003c06 <update_grid+0xf2>
				draw_wall(i*10+5,j*10+5);
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	4613      	mov	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	4413      	add	r3, r2
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	1d58      	adds	r0, r3, #5
 8003bf2:	683a      	ldr	r2, [r7, #0]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	4413      	add	r3, r2
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	3305      	adds	r3, #5
 8003bfe:	4619      	mov	r1, r3
 8003c00:	f7ff ff64 	bl	8003acc <draw_wall>
 8003c04:	e00e      	b.n	8003c24 <update_grid+0x110>
			}
			else{
				clear_block(i*10+5,j*10+5);
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	4413      	add	r3, r2
 8003c0e:	005b      	lsls	r3, r3, #1
 8003c10:	1d58      	adds	r0, r3, #5
 8003c12:	683a      	ldr	r2, [r7, #0]
 8003c14:	4613      	mov	r3, r2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	4413      	add	r3, r2
 8003c1a:	005b      	lsls	r3, r3, #1
 8003c1c:	3305      	adds	r3, #5
 8003c1e:	4619      	mov	r1, r3
 8003c20:	f7ff ff66 	bl	8003af0 <clear_block>
		for(int j=0;j<20;j++){
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	3301      	adds	r3, #1
 8003c28:	603b      	str	r3, [r7, #0]
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	2b13      	cmp	r3, #19
 8003c2e:	f77f af7a 	ble.w	8003b26 <update_grid+0x12>
	for(int i=0;i<24;i++){
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	3301      	adds	r3, #1
 8003c36:	607b      	str	r3, [r7, #4]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b17      	cmp	r3, #23
 8003c3c:	f77f af70 	ble.w	8003b20 <update_grid+0xc>
			}
		}
	}
}
 8003c40:	bf00      	nop
 8003c42:	bf00      	nop
 8003c44:	3708      	adds	r7, #8
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	20000134 	.word	0x20000134

08003c50 <delete_wall>:

void delete_wall(void){
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
	for(int i=0;i<24;i++){
 8003c56:	2300      	movs	r3, #0
 8003c58:	607b      	str	r3, [r7, #4]
 8003c5a:	e022      	b.n	8003ca2 <delete_wall+0x52>
		for(int j=0;j<20;j++){
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	603b      	str	r3, [r7, #0]
 8003c60:	e019      	b.n	8003c96 <delete_wall+0x46>
			if(draw_grid[i][j]==3){
 8003c62:	4915      	ldr	r1, [pc, #84]	; (8003cb8 <delete_wall+0x68>)
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	4613      	mov	r3, r2
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	4413      	add	r3, r2
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	4413      	add	r3, r2
 8003c72:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003c76:	2b03      	cmp	r3, #3
 8003c78:	d10a      	bne.n	8003c90 <delete_wall+0x40>
				draw_grid[i][j]=0;
 8003c7a:	490f      	ldr	r1, [pc, #60]	; (8003cb8 <delete_wall+0x68>)
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	4413      	add	r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	683a      	ldr	r2, [r7, #0]
 8003c88:	4413      	add	r3, r2
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int j=0;j<20;j++){
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	3301      	adds	r3, #1
 8003c94:	603b      	str	r3, [r7, #0]
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	2b13      	cmp	r3, #19
 8003c9a:	dde2      	ble.n	8003c62 <delete_wall+0x12>
	for(int i=0;i<24;i++){
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	607b      	str	r3, [r7, #4]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2b17      	cmp	r3, #23
 8003ca6:	ddd9      	ble.n	8003c5c <delete_wall+0xc>
			}
		}
	}
}
 8003ca8:	bf00      	nop
 8003caa:	bf00      	nop
 8003cac:	370c      	adds	r7, #12
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop
 8003cb8:	20000134 	.word	0x20000134

08003cbc <init_grid>:

void init_grid(void){
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
	for(int i=0; i<24;i++){
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	607b      	str	r3, [r7, #4]
 8003cc6:	e016      	b.n	8003cf6 <init_grid+0x3a>
		for(int j=0;j<20;j++){
 8003cc8:	2300      	movs	r3, #0
 8003cca:	603b      	str	r3, [r7, #0]
 8003ccc:	e00d      	b.n	8003cea <init_grid+0x2e>
			draw_grid[i][j]=0;
 8003cce:	490f      	ldr	r1, [pc, #60]	; (8003d0c <init_grid+0x50>)
 8003cd0:	687a      	ldr	r2, [r7, #4]
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	4413      	add	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	683a      	ldr	r2, [r7, #0]
 8003cdc:	4413      	add	r3, r2
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int j=0;j<20;j++){
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	603b      	str	r3, [r7, #0]
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	2b13      	cmp	r3, #19
 8003cee:	ddee      	ble.n	8003cce <init_grid+0x12>
	for(int i=0; i<24;i++){
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	607b      	str	r3, [r7, #4]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2b17      	cmp	r3, #23
 8003cfa:	dde5      	ble.n	8003cc8 <init_grid+0xc>
		}
	}
}
 8003cfc:	bf00      	nop
 8003cfe:	bf00      	nop
 8003d00:	370c      	adds	r7, #12
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	20000134 	.word	0x20000134

08003d10 <move_snake>:

void move_snake(){
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b086      	sub	sp, #24
 8003d14:	af00      	add	r7, sp, #0
		for(int i=size_of_snake-1;i>=0;i--){
 8003d16:	4b63      	ldr	r3, [pc, #396]	; (8003ea4 <move_snake+0x194>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	617b      	str	r3, [r7, #20]
 8003d1e:	e014      	b.n	8003d4a <move_snake+0x3a>
			draw_grid[snake_pos[0][i]][snake_pos[1][i]]=0;
 8003d20:	4a61      	ldr	r2, [pc, #388]	; (8003ea8 <move_snake+0x198>)
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003d28:	495f      	ldr	r1, [pc, #380]	; (8003ea8 <move_snake+0x198>)
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	3318      	adds	r3, #24
 8003d2e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003d32:	485e      	ldr	r0, [pc, #376]	; (8003eac <move_snake+0x19c>)
 8003d34:	4613      	mov	r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	4413      	add	r3, r2
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	440b      	add	r3, r1
 8003d3e:	2200      	movs	r2, #0
 8003d40:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		for(int i=size_of_snake-1;i>=0;i--){
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	3b01      	subs	r3, #1
 8003d48:	617b      	str	r3, [r7, #20]
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	dae7      	bge.n	8003d20 <move_snake+0x10>
		}
		draw_grid[snake_pos[0][0]][snake_pos[1][0]] = 0;
 8003d50:	4b55      	ldr	r3, [pc, #340]	; (8003ea8 <move_snake+0x198>)
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	4b54      	ldr	r3, [pc, #336]	; (8003ea8 <move_snake+0x198>)
 8003d56:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8003d58:	4854      	ldr	r0, [pc, #336]	; (8003eac <move_snake+0x19c>)
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	4413      	add	r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	440b      	add	r3, r1
 8003d64:	2200      	movs	r2, #0
 8003d66:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		old_poshx=snake_pos[0][size_of_snake-1];
 8003d6a:	4b4e      	ldr	r3, [pc, #312]	; (8003ea4 <move_snake+0x194>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	4a4d      	ldr	r2, [pc, #308]	; (8003ea8 <move_snake+0x198>)
 8003d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d76:	4a4e      	ldr	r2, [pc, #312]	; (8003eb0 <move_snake+0x1a0>)
 8003d78:	6013      	str	r3, [r2, #0]
		old_poshy=snake_pos[1][size_of_snake-1];
 8003d7a:	4b4a      	ldr	r3, [pc, #296]	; (8003ea4 <move_snake+0x194>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	3b01      	subs	r3, #1
 8003d80:	4a49      	ldr	r2, [pc, #292]	; (8003ea8 <move_snake+0x198>)
 8003d82:	3318      	adds	r3, #24
 8003d84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d88:	4a4a      	ldr	r2, [pc, #296]	; (8003eb4 <move_snake+0x1a4>)
 8003d8a:	6013      	str	r3, [r2, #0]
		snake_pos[0][size_of_snake-1]=snake_pos[0][size_of_snake-1]+snake_speed[0];
 8003d8c:	4b45      	ldr	r3, [pc, #276]	; (8003ea4 <move_snake+0x194>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	3b01      	subs	r3, #1
 8003d92:	4a45      	ldr	r2, [pc, #276]	; (8003ea8 <move_snake+0x198>)
 8003d94:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003d98:	4b47      	ldr	r3, [pc, #284]	; (8003eb8 <move_snake+0x1a8>)
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	4b41      	ldr	r3, [pc, #260]	; (8003ea4 <move_snake+0x194>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	3b01      	subs	r3, #1
 8003da2:	440a      	add	r2, r1
 8003da4:	4940      	ldr	r1, [pc, #256]	; (8003ea8 <move_snake+0x198>)
 8003da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		snake_pos[1][size_of_snake-1]=snake_pos[1][size_of_snake-1]+snake_speed[1];
 8003daa:	4b3e      	ldr	r3, [pc, #248]	; (8003ea4 <move_snake+0x194>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	3b01      	subs	r3, #1
 8003db0:	4a3d      	ldr	r2, [pc, #244]	; (8003ea8 <move_snake+0x198>)
 8003db2:	3318      	adds	r3, #24
 8003db4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003db8:	4b3f      	ldr	r3, [pc, #252]	; (8003eb8 <move_snake+0x1a8>)
 8003dba:	685a      	ldr	r2, [r3, #4]
 8003dbc:	4b39      	ldr	r3, [pc, #228]	; (8003ea4 <move_snake+0x194>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	3b01      	subs	r3, #1
 8003dc2:	440a      	add	r2, r1
 8003dc4:	4938      	ldr	r1, [pc, #224]	; (8003ea8 <move_snake+0x198>)
 8003dc6:	3318      	adds	r3, #24
 8003dc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		pos_head[0]=snake_pos[0][size_of_snake-1];
 8003dcc:	4b35      	ldr	r3, [pc, #212]	; (8003ea4 <move_snake+0x194>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	4a35      	ldr	r2, [pc, #212]	; (8003ea8 <move_snake+0x198>)
 8003dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dd8:	4a38      	ldr	r2, [pc, #224]	; (8003ebc <move_snake+0x1ac>)
 8003dda:	6013      	str	r3, [r2, #0]
		pos_head[1]=snake_pos[1][size_of_snake-1];
 8003ddc:	4b31      	ldr	r3, [pc, #196]	; (8003ea4 <move_snake+0x194>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	3b01      	subs	r3, #1
 8003de2:	4a31      	ldr	r2, [pc, #196]	; (8003ea8 <move_snake+0x198>)
 8003de4:	3318      	adds	r3, #24
 8003de6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dea:	4a34      	ldr	r2, [pc, #208]	; (8003ebc <move_snake+0x1ac>)
 8003dec:	6053      	str	r3, [r2, #4]
		for(int i=size_of_snake-2;i>=0;i--){
 8003dee:	4b2d      	ldr	r3, [pc, #180]	; (8003ea4 <move_snake+0x194>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	3b02      	subs	r3, #2
 8003df4:	613b      	str	r3, [r7, #16]
 8003df6:	e020      	b.n	8003e3a <move_snake+0x12a>
			int nx = snake_pos[0][i];
 8003df8:	4a2b      	ldr	r2, [pc, #172]	; (8003ea8 <move_snake+0x198>)
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e00:	60bb      	str	r3, [r7, #8]
			int ny = snake_pos[1][i];
 8003e02:	4a29      	ldr	r2, [pc, #164]	; (8003ea8 <move_snake+0x198>)
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	3318      	adds	r3, #24
 8003e08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e0c:	607b      	str	r3, [r7, #4]
			snake_pos[0][i]=old_poshx;
 8003e0e:	4b28      	ldr	r3, [pc, #160]	; (8003eb0 <move_snake+0x1a0>)
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	4925      	ldr	r1, [pc, #148]	; (8003ea8 <move_snake+0x198>)
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			snake_pos[1][i]=old_poshy;
 8003e1a:	4b26      	ldr	r3, [pc, #152]	; (8003eb4 <move_snake+0x1a4>)
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	4922      	ldr	r1, [pc, #136]	; (8003ea8 <move_snake+0x198>)
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	3318      	adds	r3, #24
 8003e24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			old_poshx=nx;
 8003e28:	4a21      	ldr	r2, [pc, #132]	; (8003eb0 <move_snake+0x1a0>)
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	6013      	str	r3, [r2, #0]
			old_poshy=ny;
 8003e2e:	4a21      	ldr	r2, [pc, #132]	; (8003eb4 <move_snake+0x1a4>)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6013      	str	r3, [r2, #0]
		for(int i=size_of_snake-2;i>=0;i--){
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	3b01      	subs	r3, #1
 8003e38:	613b      	str	r3, [r7, #16]
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	dadb      	bge.n	8003df8 <move_snake+0xe8>
		}
		for(int i=size_of_snake-2;i>=0;i--){
 8003e40:	4b18      	ldr	r3, [pc, #96]	; (8003ea4 <move_snake+0x194>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	3b02      	subs	r3, #2
 8003e46:	60fb      	str	r3, [r7, #12]
 8003e48:	e014      	b.n	8003e74 <move_snake+0x164>
			draw_grid[snake_pos[0][i]][snake_pos[1][i]]=2;
 8003e4a:	4a17      	ldr	r2, [pc, #92]	; (8003ea8 <move_snake+0x198>)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003e52:	4915      	ldr	r1, [pc, #84]	; (8003ea8 <move_snake+0x198>)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	3318      	adds	r3, #24
 8003e58:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003e5c:	4813      	ldr	r0, [pc, #76]	; (8003eac <move_snake+0x19c>)
 8003e5e:	4613      	mov	r3, r2
 8003e60:	009b      	lsls	r3, r3, #2
 8003e62:	4413      	add	r3, r2
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	440b      	add	r3, r1
 8003e68:	2202      	movs	r2, #2
 8003e6a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		for(int i=size_of_snake-2;i>=0;i--){
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	3b01      	subs	r3, #1
 8003e72:	60fb      	str	r3, [r7, #12]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	dae7      	bge.n	8003e4a <move_snake+0x13a>
		}
		check_collision();
 8003e7a:	f000 fa19 	bl	80042b0 <check_collision>
		check_food();
 8003e7e:	f000 fac1 	bl	8004404 <check_food>
		draw_grid[pos_head[0]][pos_head[1]]=4;
 8003e82:	4b0e      	ldr	r3, [pc, #56]	; (8003ebc <move_snake+0x1ac>)
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	4b0d      	ldr	r3, [pc, #52]	; (8003ebc <move_snake+0x1ac>)
 8003e88:	6859      	ldr	r1, [r3, #4]
 8003e8a:	4808      	ldr	r0, [pc, #32]	; (8003eac <move_snake+0x19c>)
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	4413      	add	r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	440b      	add	r3, r1
 8003e96:	2204      	movs	r2, #4
 8003e98:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8003e9c:	bf00      	nop
 8003e9e:	3718      	adds	r7, #24
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	2000001c 	.word	0x2000001c
 8003ea8:	200008b4 	.word	0x200008b4
 8003eac:	20000134 	.word	0x20000134
 8003eb0:	20000974 	.word	0x20000974
 8003eb4:	20000978 	.word	0x20000978
 8003eb8:	20000020 	.word	0x20000020
 8003ebc:	2000097c 	.word	0x2000097c

08003ec0 <re_init>:

void re_init(void){
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
	init_grid();
 8003ec4:	f7ff fefa 	bl	8003cbc <init_grid>
	draw_grid[0][0]=2;
 8003ec8:	4b16      	ldr	r3, [pc, #88]	; (8003f24 <re_init+0x64>)
 8003eca:	2202      	movs	r2, #2
 8003ecc:	601a      	str	r2, [r3, #0]
	draw_grid[1][0]=2;
 8003ece:	4b15      	ldr	r3, [pc, #84]	; (8003f24 <re_init+0x64>)
 8003ed0:	2202      	movs	r2, #2
 8003ed2:	651a      	str	r2, [r3, #80]	; 0x50
	snake_pos[0][0]=0;
 8003ed4:	4b14      	ldr	r3, [pc, #80]	; (8003f28 <re_init+0x68>)
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	601a      	str	r2, [r3, #0]
	snake_pos[1][0]=0;
 8003eda:	4b13      	ldr	r3, [pc, #76]	; (8003f28 <re_init+0x68>)
 8003edc:	2200      	movs	r2, #0
 8003ede:	661a      	str	r2, [r3, #96]	; 0x60
	snake_pos[0][1]=1;
 8003ee0:	4b11      	ldr	r3, [pc, #68]	; (8003f28 <re_init+0x68>)
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	605a      	str	r2, [r3, #4]
	snake_pos[1][1]=0;
 8003ee6:	4b10      	ldr	r3, [pc, #64]	; (8003f28 <re_init+0x68>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	665a      	str	r2, [r3, #100]	; 0x64
	size_of_snake=2;
 8003eec:	4b0f      	ldr	r3, [pc, #60]	; (8003f2c <re_init+0x6c>)
 8003eee:	2202      	movs	r2, #2
 8003ef0:	601a      	str	r2, [r3, #0]
	snake_speed[0]=1;
 8003ef2:	4b0f      	ldr	r3, [pc, #60]	; (8003f30 <re_init+0x70>)
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	601a      	str	r2, [r3, #0]
	snake_speed[1]=0;
 8003ef8:	4b0d      	ldr	r3, [pc, #52]	; (8003f30 <re_init+0x70>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	605a      	str	r2, [r3, #4]
	sw_up=1;
 8003efe:	4b0d      	ldr	r3, [pc, #52]	; (8003f34 <re_init+0x74>)
 8003f00:	2201      	movs	r2, #1
 8003f02:	601a      	str	r2, [r3, #0]
	sw_down=1;
 8003f04:	4b0c      	ldr	r3, [pc, #48]	; (8003f38 <re_init+0x78>)
 8003f06:	2201      	movs	r2, #1
 8003f08:	601a      	str	r2, [r3, #0]
	sw_right=1;
 8003f0a:	4b0c      	ldr	r3, [pc, #48]	; (8003f3c <re_init+0x7c>)
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	601a      	str	r2, [r3, #0]
	sw_left=1;
 8003f10:	4b0b      	ldr	r3, [pc, #44]	; (8003f40 <re_init+0x80>)
 8003f12:	2201      	movs	r2, #1
 8003f14:	601a      	str	r2, [r3, #0]
	score=0;
 8003f16:	4b0b      	ldr	r3, [pc, #44]	; (8003f44 <re_init+0x84>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	701a      	strb	r2, [r3, #0]
	spawn_food();
 8003f1c:	f000 f814 	bl	8003f48 <spawn_food>
}
 8003f20:	bf00      	nop
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	20000134 	.word	0x20000134
 8003f28:	200008b4 	.word	0x200008b4
 8003f2c:	2000001c 	.word	0x2000001c
 8003f30:	20000020 	.word	0x20000020
 8003f34:	20000028 	.word	0x20000028
 8003f38:	2000002c 	.word	0x2000002c
 8003f3c:	20000030 	.word	0x20000030
 8003f40:	20000034 	.word	0x20000034
 8003f44:	20000984 	.word	0x20000984

08003f48 <spawn_food>:

void spawn_food(void){
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
	int xf=rand_no(23);
 8003f4e:	2017      	movs	r0, #23
 8003f50:	f000 f99a 	bl	8004288 <rand_no>
 8003f54:	6078      	str	r0, [r7, #4]
	int yf=rand_no(19);
 8003f56:	2013      	movs	r0, #19
 8003f58:	f000 f996 	bl	8004288 <rand_no>
 8003f5c:	6038      	str	r0, [r7, #0]
	while(draw_grid[xf][yf]==2){
 8003f5e:	e007      	b.n	8003f70 <spawn_food+0x28>
		xf=rand_no(23);
 8003f60:	2017      	movs	r0, #23
 8003f62:	f000 f991 	bl	8004288 <rand_no>
 8003f66:	6078      	str	r0, [r7, #4]
		yf=rand_no(19);
 8003f68:	2013      	movs	r0, #19
 8003f6a:	f000 f98d 	bl	8004288 <rand_no>
 8003f6e:	6038      	str	r0, [r7, #0]
	while(draw_grid[xf][yf]==2){
 8003f70:	490d      	ldr	r1, [pc, #52]	; (8003fa8 <spawn_food+0x60>)
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	4613      	mov	r3, r2
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	4413      	add	r3, r2
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	683a      	ldr	r2, [r7, #0]
 8003f7e:	4413      	add	r3, r2
 8003f80:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d0eb      	beq.n	8003f60 <spawn_food+0x18>
	}
	draw_grid[xf][yf]=1;
 8003f88:	4907      	ldr	r1, [pc, #28]	; (8003fa8 <spawn_food+0x60>)
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	4413      	add	r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	683a      	ldr	r2, [r7, #0]
 8003f96:	4413      	add	r3, r2
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003f9e:	bf00      	nop
 8003fa0:	3708      	adds	r7, #8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	20000134 	.word	0x20000134

08003fac <spawn_wall>:

void spawn_wall(void){
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
	int xw=rand_no(23);
 8003fb2:	2017      	movs	r0, #23
 8003fb4:	f000 f968 	bl	8004288 <rand_no>
 8003fb8:	60f8      	str	r0, [r7, #12]
	int yw=rand_no(19);
 8003fba:	2013      	movs	r0, #19
 8003fbc:	f000 f964 	bl	8004288 <rand_no>
 8003fc0:	60b8      	str	r0, [r7, #8]
	while(draw_grid[xw][yw]==2 || draw_grid[xw][yw]==1 ||
 8003fc2:	e007      	b.n	8003fd4 <spawn_wall+0x28>
			((draw_grid[xw+1][yw]==2 || draw_grid[xw+1][yw]==1) && (draw_grid[xw-1][yw]==2 || draw_grid[xw-1][yw]==1)
			&& (draw_grid[xw][yw+1]==2 || draw_grid[xw][yw+1]==1) && (draw_grid[xw][yw-1]==2 || draw_grid[xw][yw-1]==1))){
		xw=rand_no(23);
 8003fc4:	2017      	movs	r0, #23
 8003fc6:	f000 f95f 	bl	8004288 <rand_no>
 8003fca:	60f8      	str	r0, [r7, #12]
		yw=rand_no(19);
 8003fcc:	2013      	movs	r0, #19
 8003fce:	f000 f95b 	bl	8004288 <rand_no>
 8003fd2:	60b8      	str	r0, [r7, #8]
	while(draw_grid[xw][yw]==2 || draw_grid[xw][yw]==1 ||
 8003fd4:	49ab      	ldr	r1, [pc, #684]	; (8004284 <spawn_wall+0x2d8>)
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	4413      	add	r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	68ba      	ldr	r2, [r7, #8]
 8003fe2:	4413      	add	r3, r2
 8003fe4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d0eb      	beq.n	8003fc4 <spawn_wall+0x18>
 8003fec:	49a5      	ldr	r1, [pc, #660]	; (8004284 <spawn_wall+0x2d8>)
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	4413      	add	r3, r2
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	4413      	add	r3, r2
 8003ffc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004000:	2b01      	cmp	r3, #1
 8004002:	d0df      	beq.n	8003fc4 <spawn_wall+0x18>
			((draw_grid[xw+1][yw]==2 || draw_grid[xw+1][yw]==1) && (draw_grid[xw-1][yw]==2 || draw_grid[xw-1][yw]==1)
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	1c5a      	adds	r2, r3, #1
 8004008:	499e      	ldr	r1, [pc, #632]	; (8004284 <spawn_wall+0x2d8>)
 800400a:	4613      	mov	r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	4413      	add	r3, r2
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	68ba      	ldr	r2, [r7, #8]
 8004014:	4413      	add	r3, r2
 8004016:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
	while(draw_grid[xw][yw]==2 || draw_grid[xw][yw]==1 ||
 800401a:	2b02      	cmp	r3, #2
 800401c:	d00c      	beq.n	8004038 <spawn_wall+0x8c>
			((draw_grid[xw+1][yw]==2 || draw_grid[xw+1][yw]==1) && (draw_grid[xw-1][yw]==2 || draw_grid[xw-1][yw]==1)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	1c5a      	adds	r2, r3, #1
 8004022:	4998      	ldr	r1, [pc, #608]	; (8004284 <spawn_wall+0x2d8>)
 8004024:	4613      	mov	r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	4413      	add	r3, r2
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	68ba      	ldr	r2, [r7, #8]
 800402e:	4413      	add	r3, r2
 8004030:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004034:	2b01      	cmp	r3, #1
 8004036:	d14e      	bne.n	80040d6 <spawn_wall+0x12a>
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	1e5a      	subs	r2, r3, #1
 800403c:	4991      	ldr	r1, [pc, #580]	; (8004284 <spawn_wall+0x2d8>)
 800403e:	4613      	mov	r3, r2
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	4413      	add	r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	68ba      	ldr	r2, [r7, #8]
 8004048:	4413      	add	r3, r2
 800404a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800404e:	2b02      	cmp	r3, #2
 8004050:	d00c      	beq.n	800406c <spawn_wall+0xc0>
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	1e5a      	subs	r2, r3, #1
 8004056:	498b      	ldr	r1, [pc, #556]	; (8004284 <spawn_wall+0x2d8>)
 8004058:	4613      	mov	r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	4413      	add	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	68ba      	ldr	r2, [r7, #8]
 8004062:	4413      	add	r3, r2
 8004064:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d134      	bne.n	80040d6 <spawn_wall+0x12a>
			&& (draw_grid[xw][yw+1]==2 || draw_grid[xw][yw+1]==1) && (draw_grid[xw][yw-1]==2 || draw_grid[xw][yw-1]==1))){
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	1c59      	adds	r1, r3, #1
 8004070:	4884      	ldr	r0, [pc, #528]	; (8004284 <spawn_wall+0x2d8>)
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	4613      	mov	r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	4413      	add	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	440b      	add	r3, r1
 800407e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004082:	2b02      	cmp	r3, #2
 8004084:	d00c      	beq.n	80040a0 <spawn_wall+0xf4>
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	1c59      	adds	r1, r3, #1
 800408a:	487e      	ldr	r0, [pc, #504]	; (8004284 <spawn_wall+0x2d8>)
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	4613      	mov	r3, r2
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	4413      	add	r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	440b      	add	r3, r1
 8004098:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d11a      	bne.n	80040d6 <spawn_wall+0x12a>
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	1e59      	subs	r1, r3, #1
 80040a4:	4877      	ldr	r0, [pc, #476]	; (8004284 <spawn_wall+0x2d8>)
 80040a6:	68fa      	ldr	r2, [r7, #12]
 80040a8:	4613      	mov	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4413      	add	r3, r2
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	440b      	add	r3, r1
 80040b2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d084      	beq.n	8003fc4 <spawn_wall+0x18>
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	1e59      	subs	r1, r3, #1
 80040be:	4871      	ldr	r0, [pc, #452]	; (8004284 <spawn_wall+0x2d8>)
 80040c0:	68fa      	ldr	r2, [r7, #12]
 80040c2:	4613      	mov	r3, r2
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	4413      	add	r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	440b      	add	r3, r1
 80040cc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	f43f af77 	beq.w	8003fc4 <spawn_wall+0x18>
	}
	draw_grid[xw][yw]=3;
 80040d6:	496b      	ldr	r1, [pc, #428]	; (8004284 <spawn_wall+0x2d8>)
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	4613      	mov	r3, r2
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	4413      	add	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	68ba      	ldr	r2, [r7, #8]
 80040e4:	4413      	add	r3, r2
 80040e6:	2203      	movs	r2, #3
 80040e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	int d=rand_no(4);
 80040ec:	2004      	movs	r0, #4
 80040ee:	f000 f8cb 	bl	8004288 <rand_no>
 80040f2:	6038      	str	r0, [r7, #0]
	int flag = 0;
 80040f4:	2300      	movs	r3, #0
 80040f6:	607b      	str	r3, [r7, #4]
	while(flag == 0){
 80040f8:	e0bb      	b.n	8004272 <spawn_wall+0x2c6>
		d = rand_no(4);
 80040fa:	2004      	movs	r0, #4
 80040fc:	f000 f8c4 	bl	8004288 <rand_no>
 8004100:	6038      	str	r0, [r7, #0]
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	3b01      	subs	r3, #1
 8004106:	2b03      	cmp	r3, #3
 8004108:	f200 80b2 	bhi.w	8004270 <spawn_wall+0x2c4>
 800410c:	a201      	add	r2, pc, #4	; (adr r2, 8004114 <spawn_wall+0x168>)
 800410e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004112:	bf00      	nop
 8004114:	08004125 	.word	0x08004125
 8004118:	0800417b 	.word	0x0800417b
 800411c:	080041cd 	.word	0x080041cd
 8004120:	0800421f 	.word	0x0800421f
		switch (d){
		case 1:
			if(draw_grid[xw+1][yw]!=2 && draw_grid[xw+1][yw]!=1){
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	1c5a      	adds	r2, r3, #1
 8004128:	4956      	ldr	r1, [pc, #344]	; (8004284 <spawn_wall+0x2d8>)
 800412a:	4613      	mov	r3, r2
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	4413      	add	r3, r2
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	68ba      	ldr	r2, [r7, #8]
 8004134:	4413      	add	r3, r2
 8004136:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800413a:	2b02      	cmp	r3, #2
 800413c:	f000 8099 	beq.w	8004272 <spawn_wall+0x2c6>
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	1c5a      	adds	r2, r3, #1
 8004144:	494f      	ldr	r1, [pc, #316]	; (8004284 <spawn_wall+0x2d8>)
 8004146:	4613      	mov	r3, r2
 8004148:	009b      	lsls	r3, r3, #2
 800414a:	4413      	add	r3, r2
 800414c:	009b      	lsls	r3, r3, #2
 800414e:	68ba      	ldr	r2, [r7, #8]
 8004150:	4413      	add	r3, r2
 8004152:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004156:	2b01      	cmp	r3, #1
 8004158:	f000 808b 	beq.w	8004272 <spawn_wall+0x2c6>
				draw_grid[xw+1][yw]=3;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	1c5a      	adds	r2, r3, #1
 8004160:	4948      	ldr	r1, [pc, #288]	; (8004284 <spawn_wall+0x2d8>)
 8004162:	4613      	mov	r3, r2
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	4413      	add	r3, r2
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	68ba      	ldr	r2, [r7, #8]
 800416c:	4413      	add	r3, r2
 800416e:	2203      	movs	r2, #3
 8004170:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				flag = 1;
 8004174:	2301      	movs	r3, #1
 8004176:	607b      	str	r3, [r7, #4]
			}
			break;
 8004178:	e07b      	b.n	8004272 <spawn_wall+0x2c6>
		case 2:
			if(draw_grid[xw-1][yw]!=2 && draw_grid[xw-1][yw]!=1){
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	1e5a      	subs	r2, r3, #1
 800417e:	4941      	ldr	r1, [pc, #260]	; (8004284 <spawn_wall+0x2d8>)
 8004180:	4613      	mov	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	4413      	add	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	68ba      	ldr	r2, [r7, #8]
 800418a:	4413      	add	r3, r2
 800418c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004190:	2b02      	cmp	r3, #2
 8004192:	d06e      	beq.n	8004272 <spawn_wall+0x2c6>
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	1e5a      	subs	r2, r3, #1
 8004198:	493a      	ldr	r1, [pc, #232]	; (8004284 <spawn_wall+0x2d8>)
 800419a:	4613      	mov	r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	4413      	add	r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	68ba      	ldr	r2, [r7, #8]
 80041a4:	4413      	add	r3, r2
 80041a6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d061      	beq.n	8004272 <spawn_wall+0x2c6>
				draw_grid[xw-1][yw]=3;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	1e5a      	subs	r2, r3, #1
 80041b2:	4934      	ldr	r1, [pc, #208]	; (8004284 <spawn_wall+0x2d8>)
 80041b4:	4613      	mov	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	4413      	add	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	68ba      	ldr	r2, [r7, #8]
 80041be:	4413      	add	r3, r2
 80041c0:	2203      	movs	r2, #3
 80041c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				flag = 1;
 80041c6:	2301      	movs	r3, #1
 80041c8:	607b      	str	r3, [r7, #4]
			}
			break;
 80041ca:	e052      	b.n	8004272 <spawn_wall+0x2c6>
		case 3:
			if(draw_grid[xw][yw+1]!=2 && draw_grid[xw][yw+1]!=1){
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	1c59      	adds	r1, r3, #1
 80041d0:	482c      	ldr	r0, [pc, #176]	; (8004284 <spawn_wall+0x2d8>)
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	4613      	mov	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	4413      	add	r3, r2
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	440b      	add	r3, r1
 80041de:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d045      	beq.n	8004272 <spawn_wall+0x2c6>
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	1c59      	adds	r1, r3, #1
 80041ea:	4826      	ldr	r0, [pc, #152]	; (8004284 <spawn_wall+0x2d8>)
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	4613      	mov	r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	4413      	add	r3, r2
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	440b      	add	r3, r1
 80041f8:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d038      	beq.n	8004272 <spawn_wall+0x2c6>
				draw_grid[xw][yw+1]=3;
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	1c59      	adds	r1, r3, #1
 8004204:	481f      	ldr	r0, [pc, #124]	; (8004284 <spawn_wall+0x2d8>)
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	4613      	mov	r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	4413      	add	r3, r2
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	440b      	add	r3, r1
 8004212:	2203      	movs	r2, #3
 8004214:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
				flag = 1;
 8004218:	2301      	movs	r3, #1
 800421a:	607b      	str	r3, [r7, #4]
			}
			break;
 800421c:	e029      	b.n	8004272 <spawn_wall+0x2c6>
		case 4:
			if(draw_grid[xw][yw-1]!=2 && draw_grid[xw][yw-1]!=1){
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	1e59      	subs	r1, r3, #1
 8004222:	4818      	ldr	r0, [pc, #96]	; (8004284 <spawn_wall+0x2d8>)
 8004224:	68fa      	ldr	r2, [r7, #12]
 8004226:	4613      	mov	r3, r2
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	4413      	add	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	440b      	add	r3, r1
 8004230:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004234:	2b02      	cmp	r3, #2
 8004236:	d01c      	beq.n	8004272 <spawn_wall+0x2c6>
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	1e59      	subs	r1, r3, #1
 800423c:	4811      	ldr	r0, [pc, #68]	; (8004284 <spawn_wall+0x2d8>)
 800423e:	68fa      	ldr	r2, [r7, #12]
 8004240:	4613      	mov	r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	4413      	add	r3, r2
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	440b      	add	r3, r1
 800424a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800424e:	2b01      	cmp	r3, #1
 8004250:	d00f      	beq.n	8004272 <spawn_wall+0x2c6>
				draw_grid[xw][yw-1]=3;
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	1e59      	subs	r1, r3, #1
 8004256:	480b      	ldr	r0, [pc, #44]	; (8004284 <spawn_wall+0x2d8>)
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	4613      	mov	r3, r2
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	4413      	add	r3, r2
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	440b      	add	r3, r1
 8004264:	2203      	movs	r2, #3
 8004266:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
				flag = 1;
 800426a:	2301      	movs	r3, #1
 800426c:	607b      	str	r3, [r7, #4]
			}
			break;
 800426e:	e000      	b.n	8004272 <spawn_wall+0x2c6>
		default:
			break;
 8004270:	bf00      	nop
	while(flag == 0){
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2b00      	cmp	r3, #0
 8004276:	f43f af40 	beq.w	80040fa <spawn_wall+0x14e>
		}
	}
}
 800427a:	bf00      	nop
 800427c:	bf00      	nop
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	20000134 	.word	0x20000134

08004288 <rand_no>:

int rand_no(int m){
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
	int num = (rand()%(m+1));
 8004290:	f007 fc9a 	bl	800bbc8 <rand>
 8004294:	4602      	mov	r2, r0
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	3301      	adds	r3, #1
 800429a:	fb92 f1f3 	sdiv	r1, r2, r3
 800429e:	fb03 f301 	mul.w	r3, r3, r1
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	60fb      	str	r3, [r7, #12]
	return num;
 80042a6:	68fb      	ldr	r3, [r7, #12]
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3710      	adds	r7, #16
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <check_collision>:

void check_collision(void){
 80042b0:	b480      	push	{r7}
 80042b2:	af00      	add	r7, sp, #0
	if(pos_head[0]>23 || pos_head[0]<0){
 80042b4:	4b23      	ldr	r3, [pc, #140]	; (8004344 <check_collision+0x94>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2b17      	cmp	r3, #23
 80042ba:	dc03      	bgt.n	80042c4 <check_collision+0x14>
 80042bc:	4b21      	ldr	r3, [pc, #132]	; (8004344 <check_collision+0x94>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	da02      	bge.n	80042ca <check_collision+0x1a>
		lose = 1;
 80042c4:	4b20      	ldr	r3, [pc, #128]	; (8004348 <check_collision+0x98>)
 80042c6:	2201      	movs	r2, #1
 80042c8:	601a      	str	r2, [r3, #0]
	}
	if(pos_head[1]>19 || pos_head[1]<0){
 80042ca:	4b1e      	ldr	r3, [pc, #120]	; (8004344 <check_collision+0x94>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2b13      	cmp	r3, #19
 80042d0:	dc03      	bgt.n	80042da <check_collision+0x2a>
 80042d2:	4b1c      	ldr	r3, [pc, #112]	; (8004344 <check_collision+0x94>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	da02      	bge.n	80042e0 <check_collision+0x30>
		lose = 1;
 80042da:	4b1b      	ldr	r3, [pc, #108]	; (8004348 <check_collision+0x98>)
 80042dc:	2201      	movs	r2, #1
 80042de:	601a      	str	r2, [r3, #0]
	}
	if(draw_grid[pos_head[0]][pos_head[1]]==2){
 80042e0:	4b18      	ldr	r3, [pc, #96]	; (8004344 <check_collision+0x94>)
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	4b17      	ldr	r3, [pc, #92]	; (8004344 <check_collision+0x94>)
 80042e6:	6859      	ldr	r1, [r3, #4]
 80042e8:	4818      	ldr	r0, [pc, #96]	; (800434c <check_collision+0x9c>)
 80042ea:	4613      	mov	r3, r2
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	4413      	add	r3, r2
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	440b      	add	r3, r1
 80042f4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d102      	bne.n	8004302 <check_collision+0x52>
		lose = 1;
 80042fc:	4b12      	ldr	r3, [pc, #72]	; (8004348 <check_collision+0x98>)
 80042fe:	2201      	movs	r2, #1
 8004300:	601a      	str	r2, [r3, #0]
	}
	if(draw_grid[pos_head[0]][pos_head[1]]==3){
 8004302:	4b10      	ldr	r3, [pc, #64]	; (8004344 <check_collision+0x94>)
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	4b0f      	ldr	r3, [pc, #60]	; (8004344 <check_collision+0x94>)
 8004308:	6859      	ldr	r1, [r3, #4]
 800430a:	4810      	ldr	r0, [pc, #64]	; (800434c <check_collision+0x9c>)
 800430c:	4613      	mov	r3, r2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	4413      	add	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	440b      	add	r3, r1
 8004316:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800431a:	2b03      	cmp	r3, #3
 800431c:	d102      	bne.n	8004324 <check_collision+0x74>
		lose = 1;
 800431e:	4b0a      	ldr	r3, [pc, #40]	; (8004348 <check_collision+0x98>)
 8004320:	2201      	movs	r2, #1
 8004322:	601a      	str	r2, [r3, #0]
	}
	if(countdown == 0){
 8004324:	4b0a      	ldr	r3, [pc, #40]	; (8004350 <check_collision+0xa0>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d105      	bne.n	8004338 <check_collision+0x88>
		lose = 1;
 800432c:	4b06      	ldr	r3, [pc, #24]	; (8004348 <check_collision+0x98>)
 800432e:	2201      	movs	r2, #1
 8004330:	601a      	str	r2, [r3, #0]
		countdown = 180;
 8004332:	4b07      	ldr	r3, [pc, #28]	; (8004350 <check_collision+0xa0>)
 8004334:	22b4      	movs	r2, #180	; 0xb4
 8004336:	601a      	str	r2, [r3, #0]
	}
}
 8004338:	bf00      	nop
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	2000097c 	.word	0x2000097c
 8004348:	20000988 	.word	0x20000988
 800434c:	20000134 	.word	0x20000134
 8004350:	20000008 	.word	0x20000008

08004354 <wait_check>:

void wait_check(void){
 8004354:	b480      	push	{r7}
 8004356:	af00      	add	r7, sp, #0
	if(sw_down==0 && snake_speed[1]==0){
 8004358:	4b25      	ldr	r3, [pc, #148]	; (80043f0 <wait_check+0x9c>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10c      	bne.n	800437a <wait_check+0x26>
 8004360:	4b24      	ldr	r3, [pc, #144]	; (80043f4 <wait_check+0xa0>)
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d108      	bne.n	800437a <wait_check+0x26>
		snake_speed[0]=0;
 8004368:	4b22      	ldr	r3, [pc, #136]	; (80043f4 <wait_check+0xa0>)
 800436a:	2200      	movs	r2, #0
 800436c:	601a      	str	r2, [r3, #0]
		snake_speed[1]=1;
 800436e:	4b21      	ldr	r3, [pc, #132]	; (80043f4 <wait_check+0xa0>)
 8004370:	2201      	movs	r2, #1
 8004372:	605a      	str	r2, [r3, #4]
		sw_down=1;
 8004374:	4b1e      	ldr	r3, [pc, #120]	; (80043f0 <wait_check+0x9c>)
 8004376:	2201      	movs	r2, #1
 8004378:	601a      	str	r2, [r3, #0]
	}
	if(sw_up==0 && snake_speed[1]==0){
 800437a:	4b1f      	ldr	r3, [pc, #124]	; (80043f8 <wait_check+0xa4>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d10d      	bne.n	800439e <wait_check+0x4a>
 8004382:	4b1c      	ldr	r3, [pc, #112]	; (80043f4 <wait_check+0xa0>)
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d109      	bne.n	800439e <wait_check+0x4a>
		snake_speed[0]=0;
 800438a:	4b1a      	ldr	r3, [pc, #104]	; (80043f4 <wait_check+0xa0>)
 800438c:	2200      	movs	r2, #0
 800438e:	601a      	str	r2, [r3, #0]
		snake_speed[1]=-1;
 8004390:	4b18      	ldr	r3, [pc, #96]	; (80043f4 <wait_check+0xa0>)
 8004392:	f04f 32ff 	mov.w	r2, #4294967295
 8004396:	605a      	str	r2, [r3, #4]
		sw_up=1;
 8004398:	4b17      	ldr	r3, [pc, #92]	; (80043f8 <wait_check+0xa4>)
 800439a:	2201      	movs	r2, #1
 800439c:	601a      	str	r2, [r3, #0]
	}
	if(sw_right==0 && snake_speed[0]==0){
 800439e:	4b17      	ldr	r3, [pc, #92]	; (80043fc <wait_check+0xa8>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10c      	bne.n	80043c0 <wait_check+0x6c>
 80043a6:	4b13      	ldr	r3, [pc, #76]	; (80043f4 <wait_check+0xa0>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d108      	bne.n	80043c0 <wait_check+0x6c>
		snake_speed[0]=1;
 80043ae:	4b11      	ldr	r3, [pc, #68]	; (80043f4 <wait_check+0xa0>)
 80043b0:	2201      	movs	r2, #1
 80043b2:	601a      	str	r2, [r3, #0]
		snake_speed[1]=0;
 80043b4:	4b0f      	ldr	r3, [pc, #60]	; (80043f4 <wait_check+0xa0>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	605a      	str	r2, [r3, #4]
		sw_right=1;
 80043ba:	4b10      	ldr	r3, [pc, #64]	; (80043fc <wait_check+0xa8>)
 80043bc:	2201      	movs	r2, #1
 80043be:	601a      	str	r2, [r3, #0]
	}
	if(sw_left==0 && snake_speed[0]==0){
 80043c0:	4b0f      	ldr	r3, [pc, #60]	; (8004400 <wait_check+0xac>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d10d      	bne.n	80043e4 <wait_check+0x90>
 80043c8:	4b0a      	ldr	r3, [pc, #40]	; (80043f4 <wait_check+0xa0>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d109      	bne.n	80043e4 <wait_check+0x90>
		snake_speed[0]=-1;
 80043d0:	4b08      	ldr	r3, [pc, #32]	; (80043f4 <wait_check+0xa0>)
 80043d2:	f04f 32ff 	mov.w	r2, #4294967295
 80043d6:	601a      	str	r2, [r3, #0]
		snake_speed[1]=0;
 80043d8:	4b06      	ldr	r3, [pc, #24]	; (80043f4 <wait_check+0xa0>)
 80043da:	2200      	movs	r2, #0
 80043dc:	605a      	str	r2, [r3, #4]
		sw_left=1;
 80043de:	4b08      	ldr	r3, [pc, #32]	; (8004400 <wait_check+0xac>)
 80043e0:	2201      	movs	r2, #1
 80043e2:	601a      	str	r2, [r3, #0]
	}
}
 80043e4:	bf00      	nop
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	2000002c 	.word	0x2000002c
 80043f4:	20000020 	.word	0x20000020
 80043f8:	20000028 	.word	0x20000028
 80043fc:	20000030 	.word	0x20000030
 8004400:	20000034 	.word	0x20000034

08004404 <check_food>:


void check_food(void){
 8004404:	b580      	push	{r7, lr}
 8004406:	b082      	sub	sp, #8
 8004408:	af00      	add	r7, sp, #0
    if(draw_grid[pos_head[0]][pos_head[1]]==1){
 800440a:	4b31      	ldr	r3, [pc, #196]	; (80044d0 <check_food+0xcc>)
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	4b30      	ldr	r3, [pc, #192]	; (80044d0 <check_food+0xcc>)
 8004410:	6859      	ldr	r1, [r3, #4]
 8004412:	4830      	ldr	r0, [pc, #192]	; (80044d4 <check_food+0xd0>)
 8004414:	4613      	mov	r3, r2
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	4413      	add	r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	440b      	add	r3, r1
 800441e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004422:	2b01      	cmp	r3, #1
 8004424:	d150      	bne.n	80044c8 <check_food+0xc4>
        score++;
 8004426:	4b2c      	ldr	r3, [pc, #176]	; (80044d8 <check_food+0xd4>)
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	3301      	adds	r3, #1
 800442c:	b2da      	uxtb	r2, r3
 800442e:	4b2a      	ldr	r3, [pc, #168]	; (80044d8 <check_food+0xd4>)
 8004430:	701a      	strb	r2, [r3, #0]
        size_of_snake++;
 8004432:	4b2a      	ldr	r3, [pc, #168]	; (80044dc <check_food+0xd8>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	3301      	adds	r3, #1
 8004438:	4a28      	ldr	r2, [pc, #160]	; (80044dc <check_food+0xd8>)
 800443a:	6013      	str	r3, [r2, #0]

        for (int i = size_of_snake - 1; i > 0; i--) {
 800443c:	4b27      	ldr	r3, [pc, #156]	; (80044dc <check_food+0xd8>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	3b01      	subs	r3, #1
 8004442:	607b      	str	r3, [r7, #4]
 8004444:	e016      	b.n	8004474 <check_food+0x70>
            snake_pos[0][i] = snake_pos[0][i - 1];
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	3b01      	subs	r3, #1
 800444a:	4a25      	ldr	r2, [pc, #148]	; (80044e0 <check_food+0xdc>)
 800444c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004450:	4923      	ldr	r1, [pc, #140]	; (80044e0 <check_food+0xdc>)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            snake_pos[1][i] = snake_pos[1][i - 1];
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	3b01      	subs	r3, #1
 800445c:	4a20      	ldr	r2, [pc, #128]	; (80044e0 <check_food+0xdc>)
 800445e:	3318      	adds	r3, #24
 8004460:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004464:	491e      	ldr	r1, [pc, #120]	; (80044e0 <check_food+0xdc>)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	3318      	adds	r3, #24
 800446a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (int i = size_of_snake - 1; i > 0; i--) {
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	3b01      	subs	r3, #1
 8004472:	607b      	str	r3, [r7, #4]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2b00      	cmp	r3, #0
 8004478:	dce5      	bgt.n	8004446 <check_food+0x42>
        }

        snake_pos[0][0] = pos_head[0];
 800447a:	4b15      	ldr	r3, [pc, #84]	; (80044d0 <check_food+0xcc>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a18      	ldr	r2, [pc, #96]	; (80044e0 <check_food+0xdc>)
 8004480:	6013      	str	r3, [r2, #0]
        snake_pos[1][0] = pos_head[1];
 8004482:	4b13      	ldr	r3, [pc, #76]	; (80044d0 <check_food+0xcc>)
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	4a16      	ldr	r2, [pc, #88]	; (80044e0 <check_food+0xdc>)
 8004488:	6613      	str	r3, [r2, #96]	; 0x60

        for (int i = 0; i < size_of_snake; i++) {
 800448a:	2300      	movs	r3, #0
 800448c:	603b      	str	r3, [r7, #0]
 800448e:	e014      	b.n	80044ba <check_food+0xb6>
            draw_grid[snake_pos[0][i]][snake_pos[1][i]] = 2;
 8004490:	4a13      	ldr	r2, [pc, #76]	; (80044e0 <check_food+0xdc>)
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004498:	4911      	ldr	r1, [pc, #68]	; (80044e0 <check_food+0xdc>)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	3318      	adds	r3, #24
 800449e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80044a2:	480c      	ldr	r0, [pc, #48]	; (80044d4 <check_food+0xd0>)
 80044a4:	4613      	mov	r3, r2
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	4413      	add	r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	440b      	add	r3, r1
 80044ae:	2202      	movs	r2, #2
 80044b0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        for (int i = 0; i < size_of_snake; i++) {
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	3301      	adds	r3, #1
 80044b8:	603b      	str	r3, [r7, #0]
 80044ba:	4b08      	ldr	r3, [pc, #32]	; (80044dc <check_food+0xd8>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	683a      	ldr	r2, [r7, #0]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	dbe5      	blt.n	8004490 <check_food+0x8c>
        }

        spawn_food();
 80044c4:	f7ff fd40 	bl	8003f48 <spawn_food>
    }
}
 80044c8:	bf00      	nop
 80044ca:	3708      	adds	r7, #8
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	2000097c 	.word	0x2000097c
 80044d4:	20000134 	.word	0x20000134
 80044d8:	20000984 	.word	0x20000984
 80044dc:	2000001c 	.word	0x2000001c
 80044e0:	200008b4 	.word	0x200008b4

080044e4 <timer_init>:

uint16_t flag_timer7 = 0;
uint16_t timer7_counter = 0;
uint16_t timer7_MUL = 0;

void timer_init(){
 80044e4:	b580      	push	{r7, lr}
 80044e6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80044e8:	4803      	ldr	r0, [pc, #12]	; (80044f8 <timer_init+0x14>)
 80044ea:	f005 fa05 	bl	80098f8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim1);
 80044ee:	4803      	ldr	r0, [pc, #12]	; (80044fc <timer_init+0x18>)
 80044f0:	f005 f99a 	bl	8009828 <HAL_TIM_Base_Start>
}
 80044f4:	bf00      	nop
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	20000c50 	.word	0x20000c50
 80044fc:	20000c08 	.word	0x20000c08

08004500 <setTimer2>:

void timer_EnableDelayUs(){
	HAL_TIM_Base_Start(&htim1);
}

void setTimer2(uint16_t duration){
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	4603      	mov	r3, r0
 8004508:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 800450a:	4a08      	ldr	r2, [pc, #32]	; (800452c <setTimer2+0x2c>)
 800450c:	88fb      	ldrh	r3, [r7, #6]
 800450e:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8004510:	4b06      	ldr	r3, [pc, #24]	; (800452c <setTimer2+0x2c>)
 8004512:	881a      	ldrh	r2, [r3, #0]
 8004514:	4b06      	ldr	r3, [pc, #24]	; (8004530 <setTimer2+0x30>)
 8004516:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8004518:	4b06      	ldr	r3, [pc, #24]	; (8004534 <setTimer2+0x34>)
 800451a:	2200      	movs	r2, #0
 800451c:	801a      	strh	r2, [r3, #0]
}
 800451e:	bf00      	nop
 8004520:	370c      	adds	r7, #12
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr
 800452a:	bf00      	nop
 800452c:	20000990 	.word	0x20000990
 8004530:	2000098e 	.word	0x2000098e
 8004534:	2000098c 	.word	0x2000098c

08004538 <setTimer3>:

void setTimer3(uint16_t duration){
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	4603      	mov	r3, r0
 8004540:	80fb      	strh	r3, [r7, #6]
	timer3_MUL = duration/TIMER_CYCLE_2;
 8004542:	4a08      	ldr	r2, [pc, #32]	; (8004564 <setTimer3+0x2c>)
 8004544:	88fb      	ldrh	r3, [r7, #6]
 8004546:	8013      	strh	r3, [r2, #0]
	timer3_counter = timer3_MUL;
 8004548:	4b06      	ldr	r3, [pc, #24]	; (8004564 <setTimer3+0x2c>)
 800454a:	881a      	ldrh	r2, [r3, #0]
 800454c:	4b06      	ldr	r3, [pc, #24]	; (8004568 <setTimer3+0x30>)
 800454e:	801a      	strh	r2, [r3, #0]
	flag_timer3 = 0;
 8004550:	4b06      	ldr	r3, [pc, #24]	; (800456c <setTimer3+0x34>)
 8004552:	2200      	movs	r2, #0
 8004554:	801a      	strh	r2, [r3, #0]
}
 8004556:	bf00      	nop
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	20000996 	.word	0x20000996
 8004568:	20000994 	.word	0x20000994
 800456c:	20000992 	.word	0x20000992

08004570 <setTimer4>:

void setTimer4(uint16_t duration){
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	4603      	mov	r3, r0
 8004578:	80fb      	strh	r3, [r7, #6]
	timer4_MUL = duration/TIMER_CYCLE_2;
 800457a:	4a08      	ldr	r2, [pc, #32]	; (800459c <setTimer4+0x2c>)
 800457c:	88fb      	ldrh	r3, [r7, #6]
 800457e:	8013      	strh	r3, [r2, #0]
	timer4_counter = timer4_MUL;
 8004580:	4b06      	ldr	r3, [pc, #24]	; (800459c <setTimer4+0x2c>)
 8004582:	881a      	ldrh	r2, [r3, #0]
 8004584:	4b06      	ldr	r3, [pc, #24]	; (80045a0 <setTimer4+0x30>)
 8004586:	801a      	strh	r2, [r3, #0]
	flag_timer4 = 0;
 8004588:	4b06      	ldr	r3, [pc, #24]	; (80045a4 <setTimer4+0x34>)
 800458a:	2200      	movs	r2, #0
 800458c:	801a      	strh	r2, [r3, #0]
}
 800458e:	bf00      	nop
 8004590:	370c      	adds	r7, #12
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	2000099c 	.word	0x2000099c
 80045a0:	2000099a 	.word	0x2000099a
 80045a4:	20000998 	.word	0x20000998

080045a8 <setTimer5>:

void setTimer5(uint16_t duration){
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	4603      	mov	r3, r0
 80045b0:	80fb      	strh	r3, [r7, #6]
	timer5_MUL = duration/TIMER_CYCLE_2;
 80045b2:	4a08      	ldr	r2, [pc, #32]	; (80045d4 <setTimer5+0x2c>)
 80045b4:	88fb      	ldrh	r3, [r7, #6]
 80045b6:	8013      	strh	r3, [r2, #0]
	timer5_counter = timer5_MUL;
 80045b8:	4b06      	ldr	r3, [pc, #24]	; (80045d4 <setTimer5+0x2c>)
 80045ba:	881a      	ldrh	r2, [r3, #0]
 80045bc:	4b06      	ldr	r3, [pc, #24]	; (80045d8 <setTimer5+0x30>)
 80045be:	801a      	strh	r2, [r3, #0]
	flag_timer5 = 0;
 80045c0:	4b06      	ldr	r3, [pc, #24]	; (80045dc <setTimer5+0x34>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	801a      	strh	r2, [r3, #0]
}
 80045c6:	bf00      	nop
 80045c8:	370c      	adds	r7, #12
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	200009a2 	.word	0x200009a2
 80045d8:	200009a0 	.word	0x200009a0
 80045dc:	2000099e 	.word	0x2000099e

080045e0 <setTimer7>:
	timer6_MUL = duration/TIMER_CYCLE_2;
	timer6_counter = timer6_MUL;
	flag_timer6 = 0;
}

void setTimer7(uint16_t duration){
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	4603      	mov	r3, r0
 80045e8:	80fb      	strh	r3, [r7, #6]
	timer7_MUL = duration/TIMER_CYCLE_2;
 80045ea:	4a08      	ldr	r2, [pc, #32]	; (800460c <setTimer7+0x2c>)
 80045ec:	88fb      	ldrh	r3, [r7, #6]
 80045ee:	8013      	strh	r3, [r2, #0]
	timer7_counter = timer7_MUL;
 80045f0:	4b06      	ldr	r3, [pc, #24]	; (800460c <setTimer7+0x2c>)
 80045f2:	881a      	ldrh	r2, [r3, #0]
 80045f4:	4b06      	ldr	r3, [pc, #24]	; (8004610 <setTimer7+0x30>)
 80045f6:	801a      	strh	r2, [r3, #0]
	flag_timer7 = 0;
 80045f8:	4b06      	ldr	r3, [pc, #24]	; (8004614 <setTimer7+0x34>)
 80045fa:	2200      	movs	r2, #0
 80045fc:	801a      	strh	r2, [r3, #0]
}
 80045fe:	bf00      	nop
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	200009ae 	.word	0x200009ae
 8004610:	200009ac 	.word	0x200009ac
 8004614:	200009aa 	.word	0x200009aa

08004618 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004628:	d17f      	bne.n	800472a <HAL_TIM_PeriodElapsedCallback+0x112>
		if(timer2_counter > 0){
 800462a:	4b42      	ldr	r3, [pc, #264]	; (8004734 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800462c:	881b      	ldrh	r3, [r3, #0]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d010      	beq.n	8004654 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8004632:	4b40      	ldr	r3, [pc, #256]	; (8004734 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8004634:	881b      	ldrh	r3, [r3, #0]
 8004636:	3b01      	subs	r3, #1
 8004638:	b29a      	uxth	r2, r3
 800463a:	4b3e      	ldr	r3, [pc, #248]	; (8004734 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800463c:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 800463e:	4b3d      	ldr	r3, [pc, #244]	; (8004734 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8004640:	881b      	ldrh	r3, [r3, #0]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d106      	bne.n	8004654 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8004646:	4b3c      	ldr	r3, [pc, #240]	; (8004738 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8004648:	2201      	movs	r2, #1
 800464a:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 800464c:	4b3b      	ldr	r3, [pc, #236]	; (800473c <HAL_TIM_PeriodElapsedCallback+0x124>)
 800464e:	881a      	ldrh	r2, [r3, #0]
 8004650:	4b38      	ldr	r3, [pc, #224]	; (8004734 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8004652:	801a      	strh	r2, [r3, #0]
			}
		}
		if(timer3_counter > 0){
 8004654:	4b3a      	ldr	r3, [pc, #232]	; (8004740 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8004656:	881b      	ldrh	r3, [r3, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d010      	beq.n	800467e <HAL_TIM_PeriodElapsedCallback+0x66>
			timer3_counter--;
 800465c:	4b38      	ldr	r3, [pc, #224]	; (8004740 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800465e:	881b      	ldrh	r3, [r3, #0]
 8004660:	3b01      	subs	r3, #1
 8004662:	b29a      	uxth	r2, r3
 8004664:	4b36      	ldr	r3, [pc, #216]	; (8004740 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8004666:	801a      	strh	r2, [r3, #0]
			if(timer3_counter == 0) {
 8004668:	4b35      	ldr	r3, [pc, #212]	; (8004740 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800466a:	881b      	ldrh	r3, [r3, #0]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d106      	bne.n	800467e <HAL_TIM_PeriodElapsedCallback+0x66>
				flag_timer3 = 1;
 8004670:	4b34      	ldr	r3, [pc, #208]	; (8004744 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8004672:	2201      	movs	r2, #1
 8004674:	801a      	strh	r2, [r3, #0]
				timer3_counter = timer3_MUL;
 8004676:	4b34      	ldr	r3, [pc, #208]	; (8004748 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8004678:	881a      	ldrh	r2, [r3, #0]
 800467a:	4b31      	ldr	r3, [pc, #196]	; (8004740 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800467c:	801a      	strh	r2, [r3, #0]
			}
		}
		if(timer4_counter > 0){
 800467e:	4b33      	ldr	r3, [pc, #204]	; (800474c <HAL_TIM_PeriodElapsedCallback+0x134>)
 8004680:	881b      	ldrh	r3, [r3, #0]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d010      	beq.n	80046a8 <HAL_TIM_PeriodElapsedCallback+0x90>
			timer4_counter--;
 8004686:	4b31      	ldr	r3, [pc, #196]	; (800474c <HAL_TIM_PeriodElapsedCallback+0x134>)
 8004688:	881b      	ldrh	r3, [r3, #0]
 800468a:	3b01      	subs	r3, #1
 800468c:	b29a      	uxth	r2, r3
 800468e:	4b2f      	ldr	r3, [pc, #188]	; (800474c <HAL_TIM_PeriodElapsedCallback+0x134>)
 8004690:	801a      	strh	r2, [r3, #0]
			if(timer4_counter == 0) {
 8004692:	4b2e      	ldr	r3, [pc, #184]	; (800474c <HAL_TIM_PeriodElapsedCallback+0x134>)
 8004694:	881b      	ldrh	r3, [r3, #0]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d106      	bne.n	80046a8 <HAL_TIM_PeriodElapsedCallback+0x90>
				flag_timer4 = 1;
 800469a:	4b2d      	ldr	r3, [pc, #180]	; (8004750 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800469c:	2201      	movs	r2, #1
 800469e:	801a      	strh	r2, [r3, #0]
				timer4_counter = timer4_MUL;
 80046a0:	4b2c      	ldr	r3, [pc, #176]	; (8004754 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80046a2:	881a      	ldrh	r2, [r3, #0]
 80046a4:	4b29      	ldr	r3, [pc, #164]	; (800474c <HAL_TIM_PeriodElapsedCallback+0x134>)
 80046a6:	801a      	strh	r2, [r3, #0]
			}
		}
		if(timer5_counter > 0){
 80046a8:	4b2b      	ldr	r3, [pc, #172]	; (8004758 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80046aa:	881b      	ldrh	r3, [r3, #0]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d010      	beq.n	80046d2 <HAL_TIM_PeriodElapsedCallback+0xba>
			timer5_counter--;
 80046b0:	4b29      	ldr	r3, [pc, #164]	; (8004758 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80046b2:	881b      	ldrh	r3, [r3, #0]
 80046b4:	3b01      	subs	r3, #1
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	4b27      	ldr	r3, [pc, #156]	; (8004758 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80046ba:	801a      	strh	r2, [r3, #0]
			if(timer5_counter == 0) {
 80046bc:	4b26      	ldr	r3, [pc, #152]	; (8004758 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80046be:	881b      	ldrh	r3, [r3, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d106      	bne.n	80046d2 <HAL_TIM_PeriodElapsedCallback+0xba>
				flag_timer5 = 1;
 80046c4:	4b25      	ldr	r3, [pc, #148]	; (800475c <HAL_TIM_PeriodElapsedCallback+0x144>)
 80046c6:	2201      	movs	r2, #1
 80046c8:	801a      	strh	r2, [r3, #0]
				timer5_counter = timer5_MUL;
 80046ca:	4b25      	ldr	r3, [pc, #148]	; (8004760 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80046cc:	881a      	ldrh	r2, [r3, #0]
 80046ce:	4b22      	ldr	r3, [pc, #136]	; (8004758 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80046d0:	801a      	strh	r2, [r3, #0]
			}
		}
		if(timer6_counter > 0){
 80046d2:	4b24      	ldr	r3, [pc, #144]	; (8004764 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80046d4:	881b      	ldrh	r3, [r3, #0]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d010      	beq.n	80046fc <HAL_TIM_PeriodElapsedCallback+0xe4>
			timer6_counter--;
 80046da:	4b22      	ldr	r3, [pc, #136]	; (8004764 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80046dc:	881b      	ldrh	r3, [r3, #0]
 80046de:	3b01      	subs	r3, #1
 80046e0:	b29a      	uxth	r2, r3
 80046e2:	4b20      	ldr	r3, [pc, #128]	; (8004764 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80046e4:	801a      	strh	r2, [r3, #0]
			if(timer6_counter == 0) {
 80046e6:	4b1f      	ldr	r3, [pc, #124]	; (8004764 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80046e8:	881b      	ldrh	r3, [r3, #0]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d106      	bne.n	80046fc <HAL_TIM_PeriodElapsedCallback+0xe4>
				flag_timer6 = 1;
 80046ee:	4b1e      	ldr	r3, [pc, #120]	; (8004768 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80046f0:	2201      	movs	r2, #1
 80046f2:	801a      	strh	r2, [r3, #0]
				timer6_counter = timer6_MUL;
 80046f4:	4b1d      	ldr	r3, [pc, #116]	; (800476c <HAL_TIM_PeriodElapsedCallback+0x154>)
 80046f6:	881a      	ldrh	r2, [r3, #0]
 80046f8:	4b1a      	ldr	r3, [pc, #104]	; (8004764 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80046fa:	801a      	strh	r2, [r3, #0]
			}
		}
		if(timer7_counter > 0){
 80046fc:	4b1c      	ldr	r3, [pc, #112]	; (8004770 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80046fe:	881b      	ldrh	r3, [r3, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d010      	beq.n	8004726 <HAL_TIM_PeriodElapsedCallback+0x10e>
			timer7_counter--;
 8004704:	4b1a      	ldr	r3, [pc, #104]	; (8004770 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8004706:	881b      	ldrh	r3, [r3, #0]
 8004708:	3b01      	subs	r3, #1
 800470a:	b29a      	uxth	r2, r3
 800470c:	4b18      	ldr	r3, [pc, #96]	; (8004770 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800470e:	801a      	strh	r2, [r3, #0]
			if(timer7_counter == 0) {
 8004710:	4b17      	ldr	r3, [pc, #92]	; (8004770 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8004712:	881b      	ldrh	r3, [r3, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d106      	bne.n	8004726 <HAL_TIM_PeriodElapsedCallback+0x10e>
				flag_timer7 = 1;
 8004718:	4b16      	ldr	r3, [pc, #88]	; (8004774 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 800471a:	2201      	movs	r2, #1
 800471c:	801a      	strh	r2, [r3, #0]
				timer7_counter = timer7_MUL;
 800471e:	4b16      	ldr	r3, [pc, #88]	; (8004778 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8004720:	881a      	ldrh	r2, [r3, #0]
 8004722:	4b13      	ldr	r3, [pc, #76]	; (8004770 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8004724:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8004726:	f7fe fcc5 	bl	80030b4 <led7_Scan>
		//touch_Scan();
	}
}
 800472a:	bf00      	nop
 800472c:	3708      	adds	r7, #8
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	2000098e 	.word	0x2000098e
 8004738:	2000098c 	.word	0x2000098c
 800473c:	20000990 	.word	0x20000990
 8004740:	20000994 	.word	0x20000994
 8004744:	20000992 	.word	0x20000992
 8004748:	20000996 	.word	0x20000996
 800474c:	2000099a 	.word	0x2000099a
 8004750:	20000998 	.word	0x20000998
 8004754:	2000099c 	.word	0x2000099c
 8004758:	200009a0 	.word	0x200009a0
 800475c:	2000099e 	.word	0x2000099e
 8004760:	200009a2 	.word	0x200009a2
 8004764:	200009a6 	.word	0x200009a6
 8004768:	200009a4 	.word	0x200009a4
 800476c:	200009a8 	.word	0x200009a8
 8004770:	200009ac 	.word	0x200009ac
 8004774:	200009aa 	.word	0x200009aa
 8004778:	200009ae 	.word	0x200009ae

0800477c <delay_us>:

void delay_us (uint16_t us)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	4603      	mov	r3, r0
 8004784:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 8004786:	4b09      	ldr	r3, [pc, #36]	; (80047ac <delay_us+0x30>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2200      	movs	r2, #0
 800478c:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 800478e:	bf00      	nop
 8004790:	4b06      	ldr	r3, [pc, #24]	; (80047ac <delay_us+0x30>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004796:	88fb      	ldrh	r3, [r7, #6]
 8004798:	429a      	cmp	r2, r3
 800479a:	d3f9      	bcc.n	8004790 <delay_us+0x14>
}
 800479c:	bf00      	nop
 800479e:	bf00      	nop
 80047a0:	370c      	adds	r7, #12
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr
 80047aa:	bf00      	nop
 80047ac:	20000c08 	.word	0x20000c08

080047b0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80047b4:	4b17      	ldr	r3, [pc, #92]	; (8004814 <MX_SPI1_Init+0x64>)
 80047b6:	4a18      	ldr	r2, [pc, #96]	; (8004818 <MX_SPI1_Init+0x68>)
 80047b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80047ba:	4b16      	ldr	r3, [pc, #88]	; (8004814 <MX_SPI1_Init+0x64>)
 80047bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80047c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80047c2:	4b14      	ldr	r3, [pc, #80]	; (8004814 <MX_SPI1_Init+0x64>)
 80047c4:	2200      	movs	r2, #0
 80047c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80047c8:	4b12      	ldr	r3, [pc, #72]	; (8004814 <MX_SPI1_Init+0x64>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80047ce:	4b11      	ldr	r3, [pc, #68]	; (8004814 <MX_SPI1_Init+0x64>)
 80047d0:	2200      	movs	r2, #0
 80047d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80047d4:	4b0f      	ldr	r3, [pc, #60]	; (8004814 <MX_SPI1_Init+0x64>)
 80047d6:	2200      	movs	r2, #0
 80047d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80047da:	4b0e      	ldr	r3, [pc, #56]	; (8004814 <MX_SPI1_Init+0x64>)
 80047dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80047e2:	4b0c      	ldr	r3, [pc, #48]	; (8004814 <MX_SPI1_Init+0x64>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80047e8:	4b0a      	ldr	r3, [pc, #40]	; (8004814 <MX_SPI1_Init+0x64>)
 80047ea:	2200      	movs	r2, #0
 80047ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80047ee:	4b09      	ldr	r3, [pc, #36]	; (8004814 <MX_SPI1_Init+0x64>)
 80047f0:	2200      	movs	r2, #0
 80047f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047f4:	4b07      	ldr	r3, [pc, #28]	; (8004814 <MX_SPI1_Init+0x64>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80047fa:	4b06      	ldr	r3, [pc, #24]	; (8004814 <MX_SPI1_Init+0x64>)
 80047fc:	220a      	movs	r2, #10
 80047fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004800:	4804      	ldr	r0, [pc, #16]	; (8004814 <MX_SPI1_Init+0x64>)
 8004802:	f004 f9d5 	bl	8008bb0 <HAL_SPI_Init>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800480c:	f7fe fdf6 	bl	80033fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004810:	bf00      	nop
 8004812:	bd80      	pop	{r7, pc}
 8004814:	20000b68 	.word	0x20000b68
 8004818:	40013000 	.word	0x40013000

0800481c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b08a      	sub	sp, #40	; 0x28
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004824:	f107 0314 	add.w	r3, r7, #20
 8004828:	2200      	movs	r2, #0
 800482a:	601a      	str	r2, [r3, #0]
 800482c:	605a      	str	r2, [r3, #4]
 800482e:	609a      	str	r2, [r3, #8]
 8004830:	60da      	str	r2, [r3, #12]
 8004832:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a19      	ldr	r2, [pc, #100]	; (80048a0 <HAL_SPI_MspInit+0x84>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d12b      	bne.n	8004896 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800483e:	2300      	movs	r3, #0
 8004840:	613b      	str	r3, [r7, #16]
 8004842:	4b18      	ldr	r3, [pc, #96]	; (80048a4 <HAL_SPI_MspInit+0x88>)
 8004844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004846:	4a17      	ldr	r2, [pc, #92]	; (80048a4 <HAL_SPI_MspInit+0x88>)
 8004848:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800484c:	6453      	str	r3, [r2, #68]	; 0x44
 800484e:	4b15      	ldr	r3, [pc, #84]	; (80048a4 <HAL_SPI_MspInit+0x88>)
 8004850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004852:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004856:	613b      	str	r3, [r7, #16]
 8004858:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800485a:	2300      	movs	r3, #0
 800485c:	60fb      	str	r3, [r7, #12]
 800485e:	4b11      	ldr	r3, [pc, #68]	; (80048a4 <HAL_SPI_MspInit+0x88>)
 8004860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004862:	4a10      	ldr	r2, [pc, #64]	; (80048a4 <HAL_SPI_MspInit+0x88>)
 8004864:	f043 0302 	orr.w	r3, r3, #2
 8004868:	6313      	str	r3, [r2, #48]	; 0x30
 800486a:	4b0e      	ldr	r3, [pc, #56]	; (80048a4 <HAL_SPI_MspInit+0x88>)
 800486c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	60fb      	str	r3, [r7, #12]
 8004874:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8004876:	2338      	movs	r3, #56	; 0x38
 8004878:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800487a:	2302      	movs	r3, #2
 800487c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800487e:	2300      	movs	r3, #0
 8004880:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004882:	2303      	movs	r3, #3
 8004884:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004886:	2305      	movs	r3, #5
 8004888:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800488a:	f107 0314 	add.w	r3, r7, #20
 800488e:	4619      	mov	r1, r3
 8004890:	4805      	ldr	r0, [pc, #20]	; (80048a8 <HAL_SPI_MspInit+0x8c>)
 8004892:	f002 fb8b 	bl	8006fac <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8004896:	bf00      	nop
 8004898:	3728      	adds	r7, #40	; 0x28
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	40013000 	.word	0x40013000
 80048a4:	40023800 	.word	0x40023800
 80048a8:	40020400 	.word	0x40020400

080048ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048b2:	2300      	movs	r3, #0
 80048b4:	607b      	str	r3, [r7, #4]
 80048b6:	4b10      	ldr	r3, [pc, #64]	; (80048f8 <HAL_MspInit+0x4c>)
 80048b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ba:	4a0f      	ldr	r2, [pc, #60]	; (80048f8 <HAL_MspInit+0x4c>)
 80048bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048c0:	6453      	str	r3, [r2, #68]	; 0x44
 80048c2:	4b0d      	ldr	r3, [pc, #52]	; (80048f8 <HAL_MspInit+0x4c>)
 80048c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048ca:	607b      	str	r3, [r7, #4]
 80048cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80048ce:	2300      	movs	r3, #0
 80048d0:	603b      	str	r3, [r7, #0]
 80048d2:	4b09      	ldr	r3, [pc, #36]	; (80048f8 <HAL_MspInit+0x4c>)
 80048d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d6:	4a08      	ldr	r2, [pc, #32]	; (80048f8 <HAL_MspInit+0x4c>)
 80048d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048dc:	6413      	str	r3, [r2, #64]	; 0x40
 80048de:	4b06      	ldr	r3, [pc, #24]	; (80048f8 <HAL_MspInit+0x4c>)
 80048e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048e6:	603b      	str	r3, [r7, #0]
 80048e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048ea:	bf00      	nop
 80048ec:	370c      	adds	r7, #12
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop
 80048f8:	40023800 	.word	0x40023800

080048fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80048fc:	b480      	push	{r7}
 80048fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004900:	e7fe      	b.n	8004900 <NMI_Handler+0x4>

08004902 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004902:	b480      	push	{r7}
 8004904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004906:	e7fe      	b.n	8004906 <HardFault_Handler+0x4>

08004908 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004908:	b480      	push	{r7}
 800490a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800490c:	e7fe      	b.n	800490c <MemManage_Handler+0x4>

0800490e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800490e:	b480      	push	{r7}
 8004910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004912:	e7fe      	b.n	8004912 <BusFault_Handler+0x4>

08004914 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004914:	b480      	push	{r7}
 8004916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004918:	e7fe      	b.n	8004918 <UsageFault_Handler+0x4>

0800491a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800491a:	b480      	push	{r7}
 800491c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800491e:	bf00      	nop
 8004920:	46bd      	mov	sp, r7
 8004922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004926:	4770      	bx	lr

08004928 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004928:	b480      	push	{r7}
 800492a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800492c:	bf00      	nop
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr

08004936 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004936:	b480      	push	{r7}
 8004938:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800493a:	bf00      	nop
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004948:	f001 fbfc 	bl	8006144 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800494c:	bf00      	nop
 800494e:	bd80      	pop	{r7, pc}

08004950 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004954:	4802      	ldr	r0, [pc, #8]	; (8004960 <TIM2_IRQHandler+0x10>)
 8004956:	f005 f961 	bl	8009c1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800495a:	bf00      	nop
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	20000c50 	.word	0x20000c50

08004964 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004968:	4802      	ldr	r0, [pc, #8]	; (8004974 <USART1_IRQHandler+0x10>)
 800496a:	f006 f8c1 	bl	800aaf0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800496e:	bf00      	nop
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	20000dfc 	.word	0x20000dfc

08004978 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800497c:	4802      	ldr	r0, [pc, #8]	; (8004988 <USART2_IRQHandler+0x10>)
 800497e:	f006 f8b7 	bl	800aaf0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004982:	bf00      	nop
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	20000e40 	.word	0x20000e40

0800498c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004990:	4802      	ldr	r0, [pc, #8]	; (800499c <DMA2_Stream0_IRQHandler+0x10>)
 8004992:	f002 f8cf 	bl	8006b34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004996:	bf00      	nop
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	20000a08 	.word	0x20000a08

080049a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80049a0:	b480      	push	{r7}
 80049a2:	af00      	add	r7, sp, #0
	return 1;
 80049a4:	2301      	movs	r3, #1
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	46bd      	mov	sp, r7
 80049aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ae:	4770      	bx	lr

080049b0 <_kill>:

int _kill(int pid, int sig)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b082      	sub	sp, #8
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80049ba:	f007 f821 	bl	800ba00 <__errno>
 80049be:	4603      	mov	r3, r0
 80049c0:	2216      	movs	r2, #22
 80049c2:	601a      	str	r2, [r3, #0]
	return -1;
 80049c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3708      	adds	r7, #8
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <_exit>:

void _exit (int status)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80049d8:	f04f 31ff 	mov.w	r1, #4294967295
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f7ff ffe7 	bl	80049b0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80049e2:	e7fe      	b.n	80049e2 <_exit+0x12>

080049e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b086      	sub	sp, #24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049f0:	2300      	movs	r3, #0
 80049f2:	617b      	str	r3, [r7, #20]
 80049f4:	e00a      	b.n	8004a0c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80049f6:	f3af 8000 	nop.w
 80049fa:	4601      	mov	r1, r0
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	1c5a      	adds	r2, r3, #1
 8004a00:	60ba      	str	r2, [r7, #8]
 8004a02:	b2ca      	uxtb	r2, r1
 8004a04:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	3301      	adds	r3, #1
 8004a0a:	617b      	str	r3, [r7, #20]
 8004a0c:	697a      	ldr	r2, [r7, #20]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	dbf0      	blt.n	80049f6 <_read+0x12>
	}

return len;
 8004a14:	687b      	ldr	r3, [r7, #4]
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3718      	adds	r7, #24
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004a1e:	b580      	push	{r7, lr}
 8004a20:	b086      	sub	sp, #24
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	60f8      	str	r0, [r7, #12]
 8004a26:	60b9      	str	r1, [r7, #8]
 8004a28:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	617b      	str	r3, [r7, #20]
 8004a2e:	e009      	b.n	8004a44 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	1c5a      	adds	r2, r3, #1
 8004a34:	60ba      	str	r2, [r7, #8]
 8004a36:	781b      	ldrb	r3, [r3, #0]
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	3301      	adds	r3, #1
 8004a42:	617b      	str	r3, [r7, #20]
 8004a44:	697a      	ldr	r2, [r7, #20]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	dbf1      	blt.n	8004a30 <_write+0x12>
	}
	return len;
 8004a4c:	687b      	ldr	r3, [r7, #4]
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3718      	adds	r7, #24
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}

08004a56 <_close>:

int _close(int file)
{
 8004a56:	b480      	push	{r7}
 8004a58:	b083      	sub	sp, #12
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	6078      	str	r0, [r7, #4]
	return -1;
 8004a5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	370c      	adds	r7, #12
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr

08004a6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004a6e:	b480      	push	{r7}
 8004a70:	b083      	sub	sp, #12
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	6078      	str	r0, [r7, #4]
 8004a76:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004a7e:	605a      	str	r2, [r3, #4]
	return 0;
 8004a80:	2300      	movs	r3, #0
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	370c      	adds	r7, #12
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr

08004a8e <_isatty>:

int _isatty(int file)
{
 8004a8e:	b480      	push	{r7}
 8004a90:	b083      	sub	sp, #12
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
	return 1;
 8004a96:	2301      	movs	r3, #1
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b085      	sub	sp, #20
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]
	return 0;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3714      	adds	r7, #20
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
	...

08004ac0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b086      	sub	sp, #24
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ac8:	4a14      	ldr	r2, [pc, #80]	; (8004b1c <_sbrk+0x5c>)
 8004aca:	4b15      	ldr	r3, [pc, #84]	; (8004b20 <_sbrk+0x60>)
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ad4:	4b13      	ldr	r3, [pc, #76]	; (8004b24 <_sbrk+0x64>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d102      	bne.n	8004ae2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004adc:	4b11      	ldr	r3, [pc, #68]	; (8004b24 <_sbrk+0x64>)
 8004ade:	4a12      	ldr	r2, [pc, #72]	; (8004b28 <_sbrk+0x68>)
 8004ae0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ae2:	4b10      	ldr	r3, [pc, #64]	; (8004b24 <_sbrk+0x64>)
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4413      	add	r3, r2
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d207      	bcs.n	8004b00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004af0:	f006 ff86 	bl	800ba00 <__errno>
 8004af4:	4603      	mov	r3, r0
 8004af6:	220c      	movs	r2, #12
 8004af8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004afa:	f04f 33ff 	mov.w	r3, #4294967295
 8004afe:	e009      	b.n	8004b14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b00:	4b08      	ldr	r3, [pc, #32]	; (8004b24 <_sbrk+0x64>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b06:	4b07      	ldr	r3, [pc, #28]	; (8004b24 <_sbrk+0x64>)
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	4a05      	ldr	r2, [pc, #20]	; (8004b24 <_sbrk+0x64>)
 8004b10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b12:	68fb      	ldr	r3, [r7, #12]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3718      	adds	r7, #24
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	20020000 	.word	0x20020000
 8004b20:	00000400 	.word	0x00000400
 8004b24:	200009b0 	.word	0x200009b0
 8004b28:	20000e98 	.word	0x20000e98

08004b2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004b30:	4b06      	ldr	r3, [pc, #24]	; (8004b4c <SystemInit+0x20>)
 8004b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b36:	4a05      	ldr	r2, [pc, #20]	; (8004b4c <SystemInit+0x20>)
 8004b38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b40:	bf00      	nop
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	e000ed00 	.word	0xe000ed00

08004b50 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004b56:	f107 0308 	add.w	r3, r7, #8
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	601a      	str	r2, [r3, #0]
 8004b5e:	605a      	str	r2, [r3, #4]
 8004b60:	609a      	str	r2, [r3, #8]
 8004b62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b64:	463b      	mov	r3, r7
 8004b66:	2200      	movs	r2, #0
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004b6c:	4b1e      	ldr	r3, [pc, #120]	; (8004be8 <MX_TIM1_Init+0x98>)
 8004b6e:	4a1f      	ldr	r2, [pc, #124]	; (8004bec <MX_TIM1_Init+0x9c>)
 8004b70:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8004b72:	4b1d      	ldr	r3, [pc, #116]	; (8004be8 <MX_TIM1_Init+0x98>)
 8004b74:	2253      	movs	r2, #83	; 0x53
 8004b76:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b78:	4b1b      	ldr	r3, [pc, #108]	; (8004be8 <MX_TIM1_Init+0x98>)
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004b7e:	4b1a      	ldr	r3, [pc, #104]	; (8004be8 <MX_TIM1_Init+0x98>)
 8004b80:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004b84:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b86:	4b18      	ldr	r3, [pc, #96]	; (8004be8 <MX_TIM1_Init+0x98>)
 8004b88:	2200      	movs	r2, #0
 8004b8a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004b8c:	4b16      	ldr	r3, [pc, #88]	; (8004be8 <MX_TIM1_Init+0x98>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b92:	4b15      	ldr	r3, [pc, #84]	; (8004be8 <MX_TIM1_Init+0x98>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004b98:	4813      	ldr	r0, [pc, #76]	; (8004be8 <MX_TIM1_Init+0x98>)
 8004b9a:	f004 fdf5 	bl	8009788 <HAL_TIM_Base_Init>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d001      	beq.n	8004ba8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8004ba4:	f7fe fc2a 	bl	80033fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ba8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004bac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004bae:	f107 0308 	add.w	r3, r7, #8
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	480c      	ldr	r0, [pc, #48]	; (8004be8 <MX_TIM1_Init+0x98>)
 8004bb6:	f005 f9fb 	bl	8009fb0 <HAL_TIM_ConfigClockSource>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d001      	beq.n	8004bc4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8004bc0:	f7fe fc1c 	bl	80033fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004bcc:	463b      	mov	r3, r7
 8004bce:	4619      	mov	r1, r3
 8004bd0:	4805      	ldr	r0, [pc, #20]	; (8004be8 <MX_TIM1_Init+0x98>)
 8004bd2:	f005 fded 	bl	800a7b0 <HAL_TIMEx_MasterConfigSynchronization>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d001      	beq.n	8004be0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8004bdc:	f7fe fc0e 	bl	80033fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8004be0:	bf00      	nop
 8004be2:	3718      	adds	r7, #24
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	20000c08 	.word	0x20000c08
 8004bec:	40010000 	.word	0x40010000

08004bf0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b086      	sub	sp, #24
 8004bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004bf6:	f107 0308 	add.w	r3, r7, #8
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	601a      	str	r2, [r3, #0]
 8004bfe:	605a      	str	r2, [r3, #4]
 8004c00:	609a      	str	r2, [r3, #8]
 8004c02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c04:	463b      	mov	r3, r7
 8004c06:	2200      	movs	r2, #0
 8004c08:	601a      	str	r2, [r3, #0]
 8004c0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004c0c:	4b1d      	ldr	r3, [pc, #116]	; (8004c84 <MX_TIM2_Init+0x94>)
 8004c0e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004c12:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8004c14:	4b1b      	ldr	r3, [pc, #108]	; (8004c84 <MX_TIM2_Init+0x94>)
 8004c16:	f240 3247 	movw	r2, #839	; 0x347
 8004c1a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c1c:	4b19      	ldr	r3, [pc, #100]	; (8004c84 <MX_TIM2_Init+0x94>)
 8004c1e:	2200      	movs	r2, #0
 8004c20:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8004c22:	4b18      	ldr	r3, [pc, #96]	; (8004c84 <MX_TIM2_Init+0x94>)
 8004c24:	2263      	movs	r2, #99	; 0x63
 8004c26:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c28:	4b16      	ldr	r3, [pc, #88]	; (8004c84 <MX_TIM2_Init+0x94>)
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c2e:	4b15      	ldr	r3, [pc, #84]	; (8004c84 <MX_TIM2_Init+0x94>)
 8004c30:	2200      	movs	r2, #0
 8004c32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004c34:	4813      	ldr	r0, [pc, #76]	; (8004c84 <MX_TIM2_Init+0x94>)
 8004c36:	f004 fda7 	bl	8009788 <HAL_TIM_Base_Init>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d001      	beq.n	8004c44 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8004c40:	f7fe fbdc 	bl	80033fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004c48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004c4a:	f107 0308 	add.w	r3, r7, #8
 8004c4e:	4619      	mov	r1, r3
 8004c50:	480c      	ldr	r0, [pc, #48]	; (8004c84 <MX_TIM2_Init+0x94>)
 8004c52:	f005 f9ad 	bl	8009fb0 <HAL_TIM_ConfigClockSource>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d001      	beq.n	8004c60 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8004c5c:	f7fe fbce 	bl	80033fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c60:	2300      	movs	r3, #0
 8004c62:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c64:	2300      	movs	r3, #0
 8004c66:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004c68:	463b      	mov	r3, r7
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	4805      	ldr	r0, [pc, #20]	; (8004c84 <MX_TIM2_Init+0x94>)
 8004c6e:	f005 fd9f 	bl	800a7b0 <HAL_TIMEx_MasterConfigSynchronization>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d001      	beq.n	8004c7c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8004c78:	f7fe fbc0 	bl	80033fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004c7c:	bf00      	nop
 8004c7e:	3718      	adds	r7, #24
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	20000c50 	.word	0x20000c50

08004c88 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b088      	sub	sp, #32
 8004c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004c8e:	1d3b      	adds	r3, r7, #4
 8004c90:	2200      	movs	r2, #0
 8004c92:	601a      	str	r2, [r3, #0]
 8004c94:	605a      	str	r2, [r3, #4]
 8004c96:	609a      	str	r2, [r3, #8]
 8004c98:	60da      	str	r2, [r3, #12]
 8004c9a:	611a      	str	r2, [r3, #16]
 8004c9c:	615a      	str	r2, [r3, #20]
 8004c9e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8004ca0:	4b1e      	ldr	r3, [pc, #120]	; (8004d1c <MX_TIM13_Init+0x94>)
 8004ca2:	4a1f      	ldr	r2, [pc, #124]	; (8004d20 <MX_TIM13_Init+0x98>)
 8004ca4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8004ca6:	4b1d      	ldr	r3, [pc, #116]	; (8004d1c <MX_TIM13_Init+0x94>)
 8004ca8:	f240 3247 	movw	r2, #839	; 0x347
 8004cac:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004cae:	4b1b      	ldr	r3, [pc, #108]	; (8004d1c <MX_TIM13_Init+0x94>)
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8004cb4:	4b19      	ldr	r3, [pc, #100]	; (8004d1c <MX_TIM13_Init+0x94>)
 8004cb6:	2263      	movs	r2, #99	; 0x63
 8004cb8:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004cba:	4b18      	ldr	r3, [pc, #96]	; (8004d1c <MX_TIM13_Init+0x94>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004cc0:	4b16      	ldr	r3, [pc, #88]	; (8004d1c <MX_TIM13_Init+0x94>)
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8004cc6:	4815      	ldr	r0, [pc, #84]	; (8004d1c <MX_TIM13_Init+0x94>)
 8004cc8:	f004 fd5e 	bl	8009788 <HAL_TIM_Base_Init>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d001      	beq.n	8004cd6 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8004cd2:	f7fe fb93 	bl	80033fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8004cd6:	4811      	ldr	r0, [pc, #68]	; (8004d1c <MX_TIM13_Init+0x94>)
 8004cd8:	f004 fe7e 	bl	80099d8 <HAL_TIM_PWM_Init>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d001      	beq.n	8004ce6 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8004ce2:	f7fe fb8b 	bl	80033fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004ce6:	2360      	movs	r3, #96	; 0x60
 8004ce8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004cea:	2300      	movs	r3, #0
 8004cec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004cf6:	1d3b      	adds	r3, r7, #4
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	4619      	mov	r1, r3
 8004cfc:	4807      	ldr	r0, [pc, #28]	; (8004d1c <MX_TIM13_Init+0x94>)
 8004cfe:	f005 f895 	bl	8009e2c <HAL_TIM_PWM_ConfigChannel>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d001      	beq.n	8004d0c <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8004d08:	f7fe fb78 	bl	80033fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8004d0c:	4803      	ldr	r0, [pc, #12]	; (8004d1c <MX_TIM13_Init+0x94>)
 8004d0e:	f000 f85b 	bl	8004dc8 <HAL_TIM_MspPostInit>

}
 8004d12:	bf00      	nop
 8004d14:	3720      	adds	r7, #32
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	20000bc0 	.word	0x20000bc0
 8004d20:	40001c00 	.word	0x40001c00

08004d24 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b086      	sub	sp, #24
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a22      	ldr	r2, [pc, #136]	; (8004dbc <HAL_TIM_Base_MspInit+0x98>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d10e      	bne.n	8004d54 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004d36:	2300      	movs	r3, #0
 8004d38:	617b      	str	r3, [r7, #20]
 8004d3a:	4b21      	ldr	r3, [pc, #132]	; (8004dc0 <HAL_TIM_Base_MspInit+0x9c>)
 8004d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d3e:	4a20      	ldr	r2, [pc, #128]	; (8004dc0 <HAL_TIM_Base_MspInit+0x9c>)
 8004d40:	f043 0301 	orr.w	r3, r3, #1
 8004d44:	6453      	str	r3, [r2, #68]	; 0x44
 8004d46:	4b1e      	ldr	r3, [pc, #120]	; (8004dc0 <HAL_TIM_Base_MspInit+0x9c>)
 8004d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d4a:	f003 0301 	and.w	r3, r3, #1
 8004d4e:	617b      	str	r3, [r7, #20]
 8004d50:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8004d52:	e02e      	b.n	8004db2 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d5c:	d116      	bne.n	8004d8c <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004d5e:	2300      	movs	r3, #0
 8004d60:	613b      	str	r3, [r7, #16]
 8004d62:	4b17      	ldr	r3, [pc, #92]	; (8004dc0 <HAL_TIM_Base_MspInit+0x9c>)
 8004d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d66:	4a16      	ldr	r2, [pc, #88]	; (8004dc0 <HAL_TIM_Base_MspInit+0x9c>)
 8004d68:	f043 0301 	orr.w	r3, r3, #1
 8004d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8004d6e:	4b14      	ldr	r3, [pc, #80]	; (8004dc0 <HAL_TIM_Base_MspInit+0x9c>)
 8004d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	613b      	str	r3, [r7, #16]
 8004d78:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	201c      	movs	r0, #28
 8004d80:	f001 fd61 	bl	8006846 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004d84:	201c      	movs	r0, #28
 8004d86:	f001 fd7a 	bl	800687e <HAL_NVIC_EnableIRQ>
}
 8004d8a:	e012      	b.n	8004db2 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM13)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a0c      	ldr	r2, [pc, #48]	; (8004dc4 <HAL_TIM_Base_MspInit+0xa0>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d10d      	bne.n	8004db2 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8004d96:	2300      	movs	r3, #0
 8004d98:	60fb      	str	r3, [r7, #12]
 8004d9a:	4b09      	ldr	r3, [pc, #36]	; (8004dc0 <HAL_TIM_Base_MspInit+0x9c>)
 8004d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9e:	4a08      	ldr	r2, [pc, #32]	; (8004dc0 <HAL_TIM_Base_MspInit+0x9c>)
 8004da0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004da4:	6413      	str	r3, [r2, #64]	; 0x40
 8004da6:	4b06      	ldr	r3, [pc, #24]	; (8004dc0 <HAL_TIM_Base_MspInit+0x9c>)
 8004da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004daa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dae:	60fb      	str	r3, [r7, #12]
 8004db0:	68fb      	ldr	r3, [r7, #12]
}
 8004db2:	bf00      	nop
 8004db4:	3718      	adds	r7, #24
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	bf00      	nop
 8004dbc:	40010000 	.word	0x40010000
 8004dc0:	40023800 	.word	0x40023800
 8004dc4:	40001c00 	.word	0x40001c00

08004dc8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b088      	sub	sp, #32
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dd0:	f107 030c 	add.w	r3, r7, #12
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	601a      	str	r2, [r3, #0]
 8004dd8:	605a      	str	r2, [r3, #4]
 8004dda:	609a      	str	r2, [r3, #8]
 8004ddc:	60da      	str	r2, [r3, #12]
 8004dde:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a12      	ldr	r2, [pc, #72]	; (8004e30 <HAL_TIM_MspPostInit+0x68>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d11e      	bne.n	8004e28 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004dea:	2300      	movs	r3, #0
 8004dec:	60bb      	str	r3, [r7, #8]
 8004dee:	4b11      	ldr	r3, [pc, #68]	; (8004e34 <HAL_TIM_MspPostInit+0x6c>)
 8004df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df2:	4a10      	ldr	r2, [pc, #64]	; (8004e34 <HAL_TIM_MspPostInit+0x6c>)
 8004df4:	f043 0320 	orr.w	r3, r3, #32
 8004df8:	6313      	str	r3, [r2, #48]	; 0x30
 8004dfa:	4b0e      	ldr	r3, [pc, #56]	; (8004e34 <HAL_TIM_MspPostInit+0x6c>)
 8004dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dfe:	f003 0320 	and.w	r3, r3, #32
 8004e02:	60bb      	str	r3, [r7, #8]
 8004e04:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004e06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e0a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e0c:	2302      	movs	r3, #2
 8004e0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e10:	2300      	movs	r3, #0
 8004e12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e14:	2300      	movs	r3, #0
 8004e16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8004e18:	2309      	movs	r3, #9
 8004e1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004e1c:	f107 030c 	add.w	r3, r7, #12
 8004e20:	4619      	mov	r1, r3
 8004e22:	4805      	ldr	r0, [pc, #20]	; (8004e38 <HAL_TIM_MspPostInit+0x70>)
 8004e24:	f002 f8c2 	bl	8006fac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8004e28:	bf00      	nop
 8004e2a:	3720      	adds	r7, #32
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	40001c00 	.word	0x40001c00
 8004e34:	40023800 	.word	0x40023800
 8004e38:	40021400 	.word	0x40021400

08004e3c <TP_Write_Byte>:
uint8_t CMD_RDX=0XD0;
uint8_t CMD_RDY=0X90;
#endif

static void TP_Write_Byte(uint8_t num)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b084      	sub	sp, #16
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	4603      	mov	r3, r0
 8004e44:	71fb      	strb	r3, [r7, #7]
	uint8_t count=0;
 8004e46:	2300      	movs	r3, #0
 8004e48:	73fb      	strb	r3, [r7, #15]
	for(count=0;count<8;count++)
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	73fb      	strb	r3, [r7, #15]
 8004e4e:	e025      	b.n	8004e9c <TP_Write_Byte+0x60>
	{
		if(num&0x80) HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 1);
 8004e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	da06      	bge.n	8004e66 <TP_Write_Byte+0x2a>
 8004e58:	2201      	movs	r2, #1
 8004e5a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e5e:	4813      	ldr	r0, [pc, #76]	; (8004eac <TP_Write_Byte+0x70>)
 8004e60:	f002 fa58 	bl	8007314 <HAL_GPIO_WritePin>
 8004e64:	e005      	b.n	8004e72 <TP_Write_Byte+0x36>
		else HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 0);
 8004e66:	2200      	movs	r2, #0
 8004e68:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e6c:	480f      	ldr	r0, [pc, #60]	; (8004eac <TP_Write_Byte+0x70>)
 8004e6e:	f002 fa51 	bl	8007314 <HAL_GPIO_WritePin>
		num<<=1;
 8004e72:	79fb      	ldrb	r3, [r7, #7]
 8004e74:	005b      	lsls	r3, r3, #1
 8004e76:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e7e:	480c      	ldr	r0, [pc, #48]	; (8004eb0 <TP_Write_Byte+0x74>)
 8004e80:	f002 fa48 	bl	8007314 <HAL_GPIO_WritePin>
		delay_us(1);
 8004e84:	2001      	movs	r0, #1
 8004e86:	f7ff fc79 	bl	800477c <delay_us>
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e90:	4807      	ldr	r0, [pc, #28]	; (8004eb0 <TP_Write_Byte+0x74>)
 8004e92:	f002 fa3f 	bl	8007314 <HAL_GPIO_WritePin>
	for(count=0;count<8;count++)
 8004e96:	7bfb      	ldrb	r3, [r7, #15]
 8004e98:	3301      	adds	r3, #1
 8004e9a:	73fb      	strb	r3, [r7, #15]
 8004e9c:	7bfb      	ldrb	r3, [r7, #15]
 8004e9e:	2b07      	cmp	r3, #7
 8004ea0:	d9d6      	bls.n	8004e50 <TP_Write_Byte+0x14>
	}
}
 8004ea2:	bf00      	nop
 8004ea4:	bf00      	nop
 8004ea6:	3710      	adds	r7, #16
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}
 8004eac:	40020800 	.word	0x40020800
 8004eb0:	40021800 	.word	0x40021800

08004eb4 <TP_Read_AD>:

static uint16_t TP_Read_AD(uint8_t CMD)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b084      	sub	sp, #16
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	4603      	mov	r3, r0
 8004ebc:	71fb      	strb	r3, [r7, #7]
	uint8_t count=0;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	73fb      	strb	r3, [r7, #15]
	uint16_t Num=0;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ecc:	482f      	ldr	r0, [pc, #188]	; (8004f8c <TP_Read_AD+0xd8>)
 8004ece:	f002 fa21 	bl	8007314 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 0);
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ed8:	482d      	ldr	r0, [pc, #180]	; (8004f90 <TP_Read_AD+0xdc>)
 8004eda:	f002 fa1b 	bl	8007314 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(T_CS_GPIO_Port, T_CS_Pin, 0);
 8004ede:	2200      	movs	r2, #0
 8004ee0:	2180      	movs	r1, #128	; 0x80
 8004ee2:	482a      	ldr	r0, [pc, #168]	; (8004f8c <TP_Read_AD+0xd8>)
 8004ee4:	f002 fa16 	bl	8007314 <HAL_GPIO_WritePin>
	TP_Write_Byte(CMD);
 8004ee8:	79fb      	ldrb	r3, [r7, #7]
 8004eea:	4618      	mov	r0, r3
 8004eec:	f7ff ffa6 	bl	8004e3c <TP_Write_Byte>
	delay_us(6);
 8004ef0:	2006      	movs	r0, #6
 8004ef2:	f7ff fc43 	bl	800477c <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004efc:	4823      	ldr	r0, [pc, #140]	; (8004f8c <TP_Read_AD+0xd8>)
 8004efe:	f002 fa09 	bl	8007314 <HAL_GPIO_WritePin>
	delay_us(1);
 8004f02:	2001      	movs	r0, #1
 8004f04:	f7ff fc3a 	bl	800477c <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 8004f08:	2201      	movs	r2, #1
 8004f0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f0e:	481f      	ldr	r0, [pc, #124]	; (8004f8c <TP_Read_AD+0xd8>)
 8004f10:	f002 fa00 	bl	8007314 <HAL_GPIO_WritePin>
	delay_us(1);
 8004f14:	2001      	movs	r0, #1
 8004f16:	f7ff fc31 	bl	800477c <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f20:	481a      	ldr	r0, [pc, #104]	; (8004f8c <TP_Read_AD+0xd8>)
 8004f22:	f002 f9f7 	bl	8007314 <HAL_GPIO_WritePin>
	for(count=0;count<16;count++)
 8004f26:	2300      	movs	r3, #0
 8004f28:	73fb      	strb	r3, [r7, #15]
 8004f2a:	e01f      	b.n	8004f6c <TP_Read_AD+0xb8>
	{
		Num<<=1;
 8004f2c:	89bb      	ldrh	r3, [r7, #12]
 8004f2e:	005b      	lsls	r3, r3, #1
 8004f30:	81bb      	strh	r3, [r7, #12]
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 8004f32:	2200      	movs	r2, #0
 8004f34:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f38:	4814      	ldr	r0, [pc, #80]	; (8004f8c <TP_Read_AD+0xd8>)
 8004f3a:	f002 f9eb 	bl	8007314 <HAL_GPIO_WritePin>
		delay_us(1);
 8004f3e:	2001      	movs	r0, #1
 8004f40:	f7ff fc1c 	bl	800477c <delay_us>
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 8004f44:	2201      	movs	r2, #1
 8004f46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f4a:	4810      	ldr	r0, [pc, #64]	; (8004f8c <TP_Read_AD+0xd8>)
 8004f4c:	f002 f9e2 	bl	8007314 <HAL_GPIO_WritePin>
 		if(HAL_GPIO_ReadPin(T_MISO_GPIO_Port, T_MISO_Pin) != 0)Num++;
 8004f50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f54:	480e      	ldr	r0, [pc, #56]	; (8004f90 <TP_Read_AD+0xdc>)
 8004f56:	f002 f9c5 	bl	80072e4 <HAL_GPIO_ReadPin>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d002      	beq.n	8004f66 <TP_Read_AD+0xb2>
 8004f60:	89bb      	ldrh	r3, [r7, #12]
 8004f62:	3301      	adds	r3, #1
 8004f64:	81bb      	strh	r3, [r7, #12]
	for(count=0;count<16;count++)
 8004f66:	7bfb      	ldrb	r3, [r7, #15]
 8004f68:	3301      	adds	r3, #1
 8004f6a:	73fb      	strb	r3, [r7, #15]
 8004f6c:	7bfb      	ldrb	r3, [r7, #15]
 8004f6e:	2b0f      	cmp	r3, #15
 8004f70:	d9dc      	bls.n	8004f2c <TP_Read_AD+0x78>
	}
	Num>>=4;
 8004f72:	89bb      	ldrh	r3, [r7, #12]
 8004f74:	091b      	lsrs	r3, r3, #4
 8004f76:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(T_CS_GPIO_Port, T_CS_Pin, 1);
 8004f78:	2201      	movs	r2, #1
 8004f7a:	2180      	movs	r1, #128	; 0x80
 8004f7c:	4803      	ldr	r0, [pc, #12]	; (8004f8c <TP_Read_AD+0xd8>)
 8004f7e:	f002 f9c9 	bl	8007314 <HAL_GPIO_WritePin>
	return(Num);
 8004f82:	89bb      	ldrh	r3, [r7, #12]
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3710      	adds	r7, #16
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	40021800 	.word	0x40021800
 8004f90:	40020800 	.word	0x40020800

08004f94 <TP_Read_XOY>:

#define READ_TIMES 5
#define LOST_VAL 1
static uint16_t TP_Read_XOY(uint8_t xy)
{
 8004f94:	b590      	push	{r4, r7, lr}
 8004f96:	b089      	sub	sp, #36	; 0x24
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	71fb      	strb	r3, [r7, #7]
	uint16_t i, j;
	uint16_t buf[READ_TIMES];
	uint16_t sum=0;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	837b      	strh	r3, [r7, #26]
	uint16_t temp;
	for(i=0;i<READ_TIMES;i++)buf[i]=TP_Read_AD(xy);
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	83fb      	strh	r3, [r7, #30]
 8004fa6:	e00f      	b.n	8004fc8 <TP_Read_XOY+0x34>
 8004fa8:	8bfc      	ldrh	r4, [r7, #30]
 8004faa:	79fb      	ldrb	r3, [r7, #7]
 8004fac:	4618      	mov	r0, r3
 8004fae:	f7ff ff81 	bl	8004eb4 <TP_Read_AD>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	0063      	lsls	r3, r4, #1
 8004fb8:	f107 0120 	add.w	r1, r7, #32
 8004fbc:	440b      	add	r3, r1
 8004fbe:	f823 2c14 	strh.w	r2, [r3, #-20]
 8004fc2:	8bfb      	ldrh	r3, [r7, #30]
 8004fc4:	3301      	adds	r3, #1
 8004fc6:	83fb      	strh	r3, [r7, #30]
 8004fc8:	8bfb      	ldrh	r3, [r7, #30]
 8004fca:	2b04      	cmp	r3, #4
 8004fcc:	d9ec      	bls.n	8004fa8 <TP_Read_XOY+0x14>
	for(i=0;i<READ_TIMES-1; i++)
 8004fce:	2300      	movs	r3, #0
 8004fd0:	83fb      	strh	r3, [r7, #30]
 8004fd2:	e03b      	b.n	800504c <TP_Read_XOY+0xb8>
	{
		for(j=i+1;j<READ_TIMES;j++)
 8004fd4:	8bfb      	ldrh	r3, [r7, #30]
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	83bb      	strh	r3, [r7, #28]
 8004fda:	e031      	b.n	8005040 <TP_Read_XOY+0xac>
		{
			if(buf[i]>buf[j])
 8004fdc:	8bfb      	ldrh	r3, [r7, #30]
 8004fde:	005b      	lsls	r3, r3, #1
 8004fe0:	f107 0220 	add.w	r2, r7, #32
 8004fe4:	4413      	add	r3, r2
 8004fe6:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8004fea:	8bbb      	ldrh	r3, [r7, #28]
 8004fec:	005b      	lsls	r3, r3, #1
 8004fee:	f107 0120 	add.w	r1, r7, #32
 8004ff2:	440b      	add	r3, r1
 8004ff4:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d91e      	bls.n	800503a <TP_Read_XOY+0xa6>
			{
				temp=buf[i];
 8004ffc:	8bfb      	ldrh	r3, [r7, #30]
 8004ffe:	005b      	lsls	r3, r3, #1
 8005000:	f107 0220 	add.w	r2, r7, #32
 8005004:	4413      	add	r3, r2
 8005006:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800500a:	833b      	strh	r3, [r7, #24]
				buf[i]=buf[j];
 800500c:	8bbb      	ldrh	r3, [r7, #28]
 800500e:	8bfa      	ldrh	r2, [r7, #30]
 8005010:	005b      	lsls	r3, r3, #1
 8005012:	f107 0120 	add.w	r1, r7, #32
 8005016:	440b      	add	r3, r1
 8005018:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 800501c:	0053      	lsls	r3, r2, #1
 800501e:	f107 0220 	add.w	r2, r7, #32
 8005022:	4413      	add	r3, r2
 8005024:	460a      	mov	r2, r1
 8005026:	f823 2c14 	strh.w	r2, [r3, #-20]
				buf[j]=temp;
 800502a:	8bbb      	ldrh	r3, [r7, #28]
 800502c:	005b      	lsls	r3, r3, #1
 800502e:	f107 0220 	add.w	r2, r7, #32
 8005032:	4413      	add	r3, r2
 8005034:	8b3a      	ldrh	r2, [r7, #24]
 8005036:	f823 2c14 	strh.w	r2, [r3, #-20]
		for(j=i+1;j<READ_TIMES;j++)
 800503a:	8bbb      	ldrh	r3, [r7, #28]
 800503c:	3301      	adds	r3, #1
 800503e:	83bb      	strh	r3, [r7, #28]
 8005040:	8bbb      	ldrh	r3, [r7, #28]
 8005042:	2b04      	cmp	r3, #4
 8005044:	d9ca      	bls.n	8004fdc <TP_Read_XOY+0x48>
	for(i=0;i<READ_TIMES-1; i++)
 8005046:	8bfb      	ldrh	r3, [r7, #30]
 8005048:	3301      	adds	r3, #1
 800504a:	83fb      	strh	r3, [r7, #30]
 800504c:	8bfb      	ldrh	r3, [r7, #30]
 800504e:	2b03      	cmp	r3, #3
 8005050:	d9c0      	bls.n	8004fd4 <TP_Read_XOY+0x40>
			}
		}
	}
	sum=0;
 8005052:	2300      	movs	r3, #0
 8005054:	837b      	strh	r3, [r7, #26]
	for(i=LOST_VAL;i<READ_TIMES-LOST_VAL;i++)sum+=buf[i];
 8005056:	2301      	movs	r3, #1
 8005058:	83fb      	strh	r3, [r7, #30]
 800505a:	e00c      	b.n	8005076 <TP_Read_XOY+0xe2>
 800505c:	8bfb      	ldrh	r3, [r7, #30]
 800505e:	005b      	lsls	r3, r3, #1
 8005060:	f107 0220 	add.w	r2, r7, #32
 8005064:	4413      	add	r3, r2
 8005066:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 800506a:	8b7b      	ldrh	r3, [r7, #26]
 800506c:	4413      	add	r3, r2
 800506e:	837b      	strh	r3, [r7, #26]
 8005070:	8bfb      	ldrh	r3, [r7, #30]
 8005072:	3301      	adds	r3, #1
 8005074:	83fb      	strh	r3, [r7, #30]
 8005076:	8bfb      	ldrh	r3, [r7, #30]
 8005078:	2b03      	cmp	r3, #3
 800507a:	d9ef      	bls.n	800505c <TP_Read_XOY+0xc8>
	temp=sum/(READ_TIMES-2*LOST_VAL);
 800507c:	8b7b      	ldrh	r3, [r7, #26]
 800507e:	4a05      	ldr	r2, [pc, #20]	; (8005094 <TP_Read_XOY+0x100>)
 8005080:	fba2 2303 	umull	r2, r3, r2, r3
 8005084:	085b      	lsrs	r3, r3, #1
 8005086:	833b      	strh	r3, [r7, #24]
	return temp;
 8005088:	8b3b      	ldrh	r3, [r7, #24]
}
 800508a:	4618      	mov	r0, r3
 800508c:	3724      	adds	r7, #36	; 0x24
 800508e:	46bd      	mov	sp, r7
 8005090:	bd90      	pop	{r4, r7, pc}
 8005092:	bf00      	nop
 8005094:	aaaaaaab 	.word	0xaaaaaaab

08005098 <TP_Read_XY>:

static uint8_t TP_Read_XY(uint16_t *x,uint16_t *y)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
	uint16_t xtemp,ytemp;
	xtemp=TP_Read_XOY(CMD_RDX);
 80050a2:	4b0c      	ldr	r3, [pc, #48]	; (80050d4 <TP_Read_XY+0x3c>)
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7ff ff74 	bl	8004f94 <TP_Read_XOY>
 80050ac:	4603      	mov	r3, r0
 80050ae:	81fb      	strh	r3, [r7, #14]
	ytemp=TP_Read_XOY(CMD_RDY);
 80050b0:	4b09      	ldr	r3, [pc, #36]	; (80050d8 <TP_Read_XY+0x40>)
 80050b2:	781b      	ldrb	r3, [r3, #0]
 80050b4:	4618      	mov	r0, r3
 80050b6:	f7ff ff6d 	bl	8004f94 <TP_Read_XOY>
 80050ba:	4603      	mov	r3, r0
 80050bc:	81bb      	strh	r3, [r7, #12]
	*x=xtemp;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	89fa      	ldrh	r2, [r7, #14]
 80050c2:	801a      	strh	r2, [r3, #0]
	*y=ytemp;
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	89ba      	ldrh	r2, [r7, #12]
 80050c8:	801a      	strh	r2, [r3, #0]
	return 1;
 80050ca:	2301      	movs	r3, #1
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	20000070 	.word	0x20000070
 80050d8:	20000071 	.word	0x20000071

080050dc <TP_Read_XY2>:

#define ERR_RANGE 100
static uint8_t TP_Read_XY2(uint16_t *x,uint16_t *y)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b086      	sub	sp, #24
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	6039      	str	r1, [r7, #0]
	uint16_t x1,y1;
 	uint16_t x2,y2;
 	uint8_t flag;
	flag=TP_Read_XY(&x1,&y1);
 80050e6:	f107 0212 	add.w	r2, r7, #18
 80050ea:	f107 0314 	add.w	r3, r7, #20
 80050ee:	4611      	mov	r1, r2
 80050f0:	4618      	mov	r0, r3
 80050f2:	f7ff ffd1 	bl	8005098 <TP_Read_XY>
 80050f6:	4603      	mov	r3, r0
 80050f8:	75fb      	strb	r3, [r7, #23]
	if(flag==0)return(0);
 80050fa:	7dfb      	ldrb	r3, [r7, #23]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d101      	bne.n	8005104 <TP_Read_XY2+0x28>
 8005100:	2300      	movs	r3, #0
 8005102:	e049      	b.n	8005198 <TP_Read_XY2+0xbc>
	flag=TP_Read_XY(&x2,&y2);
 8005104:	f107 020e 	add.w	r2, r7, #14
 8005108:	f107 0310 	add.w	r3, r7, #16
 800510c:	4611      	mov	r1, r2
 800510e:	4618      	mov	r0, r3
 8005110:	f7ff ffc2 	bl	8005098 <TP_Read_XY>
 8005114:	4603      	mov	r3, r0
 8005116:	75fb      	strb	r3, [r7, #23]
	if(flag==0)return(0);
 8005118:	7dfb      	ldrb	r3, [r7, #23]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d101      	bne.n	8005122 <TP_Read_XY2+0x46>
 800511e:	2300      	movs	r3, #0
 8005120:	e03a      	b.n	8005198 <TP_Read_XY2+0xbc>
	if(((x2<=x1&&x1<x2+ERR_RANGE)||(x1<=x2&&x2<x1+ERR_RANGE))//+-50
 8005122:	8a3a      	ldrh	r2, [r7, #16]
 8005124:	8abb      	ldrh	r3, [r7, #20]
 8005126:	429a      	cmp	r2, r3
 8005128:	d804      	bhi.n	8005134 <TP_Read_XY2+0x58>
 800512a:	8a3b      	ldrh	r3, [r7, #16]
 800512c:	3363      	adds	r3, #99	; 0x63
 800512e:	8aba      	ldrh	r2, [r7, #20]
 8005130:	4293      	cmp	r3, r2
 8005132:	da08      	bge.n	8005146 <TP_Read_XY2+0x6a>
 8005134:	8aba      	ldrh	r2, [r7, #20]
 8005136:	8a3b      	ldrh	r3, [r7, #16]
 8005138:	429a      	cmp	r2, r3
 800513a:	d82c      	bhi.n	8005196 <TP_Read_XY2+0xba>
 800513c:	8abb      	ldrh	r3, [r7, #20]
 800513e:	3363      	adds	r3, #99	; 0x63
 8005140:	8a3a      	ldrh	r2, [r7, #16]
 8005142:	4293      	cmp	r3, r2
 8005144:	db27      	blt.n	8005196 <TP_Read_XY2+0xba>
	&&((y2<=y1&&y1<y2+ERR_RANGE)||(y1<=y2&&y2<y1+ERR_RANGE)))
 8005146:	89fa      	ldrh	r2, [r7, #14]
 8005148:	8a7b      	ldrh	r3, [r7, #18]
 800514a:	429a      	cmp	r2, r3
 800514c:	d804      	bhi.n	8005158 <TP_Read_XY2+0x7c>
 800514e:	89fb      	ldrh	r3, [r7, #14]
 8005150:	3363      	adds	r3, #99	; 0x63
 8005152:	8a7a      	ldrh	r2, [r7, #18]
 8005154:	4293      	cmp	r3, r2
 8005156:	da08      	bge.n	800516a <TP_Read_XY2+0x8e>
 8005158:	8a7a      	ldrh	r2, [r7, #18]
 800515a:	89fb      	ldrh	r3, [r7, #14]
 800515c:	429a      	cmp	r2, r3
 800515e:	d81a      	bhi.n	8005196 <TP_Read_XY2+0xba>
 8005160:	8a7b      	ldrh	r3, [r7, #18]
 8005162:	3363      	adds	r3, #99	; 0x63
 8005164:	89fa      	ldrh	r2, [r7, #14]
 8005166:	4293      	cmp	r3, r2
 8005168:	db15      	blt.n	8005196 <TP_Read_XY2+0xba>
	{
		*x=(x1+x2)/2;
 800516a:	8abb      	ldrh	r3, [r7, #20]
 800516c:	461a      	mov	r2, r3
 800516e:	8a3b      	ldrh	r3, [r7, #16]
 8005170:	4413      	add	r3, r2
 8005172:	0fda      	lsrs	r2, r3, #31
 8005174:	4413      	add	r3, r2
 8005176:	105b      	asrs	r3, r3, #1
 8005178:	b29a      	uxth	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	801a      	strh	r2, [r3, #0]
		*y=(y1+y2)/2;
 800517e:	8a7b      	ldrh	r3, [r7, #18]
 8005180:	461a      	mov	r2, r3
 8005182:	89fb      	ldrh	r3, [r7, #14]
 8005184:	4413      	add	r3, r2
 8005186:	0fda      	lsrs	r2, r3, #31
 8005188:	4413      	add	r3, r2
 800518a:	105b      	asrs	r3, r3, #1
 800518c:	b29a      	uxth	r2, r3
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	801a      	strh	r2, [r3, #0]
		return 1;
 8005192:	2301      	movs	r3, #1
 8005194:	e000      	b.n	8005198 <TP_Read_XY2+0xbc>
	}else return 0;
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3718      	adds	r7, #24
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <TP_Drow_Touch_Point>:

static void TP_Drow_Touch_Point(uint16_t x,uint16_t y,uint16_t color)
{
 80051a0:	b590      	push	{r4, r7, lr}
 80051a2:	b085      	sub	sp, #20
 80051a4:	af02      	add	r7, sp, #8
 80051a6:	4603      	mov	r3, r0
 80051a8:	80fb      	strh	r3, [r7, #6]
 80051aa:	460b      	mov	r3, r1
 80051ac:	80bb      	strh	r3, [r7, #4]
 80051ae:	4613      	mov	r3, r2
 80051b0:	807b      	strh	r3, [r7, #2]
	lcd_DrawLine(x-12,y,x+13,y,color);
 80051b2:	88fb      	ldrh	r3, [r7, #6]
 80051b4:	3b0c      	subs	r3, #12
 80051b6:	b298      	uxth	r0, r3
 80051b8:	88fb      	ldrh	r3, [r7, #6]
 80051ba:	330d      	adds	r3, #13
 80051bc:	b29a      	uxth	r2, r3
 80051be:	88bc      	ldrh	r4, [r7, #4]
 80051c0:	88b9      	ldrh	r1, [r7, #4]
 80051c2:	887b      	ldrh	r3, [r7, #2]
 80051c4:	9300      	str	r3, [sp, #0]
 80051c6:	4623      	mov	r3, r4
 80051c8:	f7fd fa5b 	bl	8002682 <lcd_DrawLine>
	lcd_DrawLine(x,y-12,x,y+13,color);
 80051cc:	88bb      	ldrh	r3, [r7, #4]
 80051ce:	3b0c      	subs	r3, #12
 80051d0:	b299      	uxth	r1, r3
 80051d2:	88bb      	ldrh	r3, [r7, #4]
 80051d4:	330d      	adds	r3, #13
 80051d6:	b29c      	uxth	r4, r3
 80051d8:	88fa      	ldrh	r2, [r7, #6]
 80051da:	88f8      	ldrh	r0, [r7, #6]
 80051dc:	887b      	ldrh	r3, [r7, #2]
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	4623      	mov	r3, r4
 80051e2:	f7fd fa4e 	bl	8002682 <lcd_DrawLine>
	lcd_DrawPoint(x+1,y+1,color);
 80051e6:	88fb      	ldrh	r3, [r7, #6]
 80051e8:	3301      	adds	r3, #1
 80051ea:	b298      	uxth	r0, r3
 80051ec:	88bb      	ldrh	r3, [r7, #4]
 80051ee:	3301      	adds	r3, #1
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	887a      	ldrh	r2, [r7, #2]
 80051f4:	4619      	mov	r1, r3
 80051f6:	f7fd fa2d 	bl	8002654 <lcd_DrawPoint>
	lcd_DrawPoint(x-1,y+1,color);
 80051fa:	88fb      	ldrh	r3, [r7, #6]
 80051fc:	3b01      	subs	r3, #1
 80051fe:	b298      	uxth	r0, r3
 8005200:	88bb      	ldrh	r3, [r7, #4]
 8005202:	3301      	adds	r3, #1
 8005204:	b29b      	uxth	r3, r3
 8005206:	887a      	ldrh	r2, [r7, #2]
 8005208:	4619      	mov	r1, r3
 800520a:	f7fd fa23 	bl	8002654 <lcd_DrawPoint>
	lcd_DrawPoint(x+1,y-1,color);
 800520e:	88fb      	ldrh	r3, [r7, #6]
 8005210:	3301      	adds	r3, #1
 8005212:	b298      	uxth	r0, r3
 8005214:	88bb      	ldrh	r3, [r7, #4]
 8005216:	3b01      	subs	r3, #1
 8005218:	b29b      	uxth	r3, r3
 800521a:	887a      	ldrh	r2, [r7, #2]
 800521c:	4619      	mov	r1, r3
 800521e:	f7fd fa19 	bl	8002654 <lcd_DrawPoint>
	lcd_DrawPoint(x-1,y-1,color);
 8005222:	88fb      	ldrh	r3, [r7, #6]
 8005224:	3b01      	subs	r3, #1
 8005226:	b298      	uxth	r0, r3
 8005228:	88bb      	ldrh	r3, [r7, #4]
 800522a:	3b01      	subs	r3, #1
 800522c:	b29b      	uxth	r3, r3
 800522e:	887a      	ldrh	r2, [r7, #2]
 8005230:	4619      	mov	r1, r3
 8005232:	f7fd fa0f 	bl	8002654 <lcd_DrawPoint>
	lcd_DrawCircle(x,y,color,6, 0);
 8005236:	88f8      	ldrh	r0, [r7, #6]
 8005238:	88b9      	ldrh	r1, [r7, #4]
 800523a:	887a      	ldrh	r2, [r7, #2]
 800523c:	2300      	movs	r3, #0
 800523e:	9300      	str	r3, [sp, #0]
 8005240:	2306      	movs	r3, #6
 8005242:	f7fd fe1c 	bl	8002e7e <lcd_DrawCircle>
}
 8005246:	bf00      	nop
 8005248:	370c      	adds	r7, #12
 800524a:	46bd      	mov	sp, r7
 800524c:	bd90      	pop	{r4, r7, pc}
	...

08005250 <TP_Scan>:
		}
	}
}

static uint8_t TP_Scan(uint8_t tp)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	4603      	mov	r3, r0
 8005258:	71fb      	strb	r3, [r7, #7]
	if(HAL_GPIO_ReadPin(T_PEN_GPIO_Port, T_PEN_Pin) == GPIO_PIN_RESET)
 800525a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800525e:	4843      	ldr	r0, [pc, #268]	; (800536c <TP_Scan+0x11c>)
 8005260:	f002 f840 	bl	80072e4 <HAL_GPIO_ReadPin>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d157      	bne.n	800531a <TP_Scan+0xca>
	{
		if(tp)TP_Read_XY2(&tp_dev.x[0],&tp_dev.y[0]);
 800526a:	79fb      	ldrb	r3, [r7, #7]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d004      	beq.n	800527a <TP_Scan+0x2a>
 8005270:	493f      	ldr	r1, [pc, #252]	; (8005370 <TP_Scan+0x120>)
 8005272:	4840      	ldr	r0, [pc, #256]	; (8005374 <TP_Scan+0x124>)
 8005274:	f7ff ff32 	bl	80050dc <TP_Read_XY2>
 8005278:	e03c      	b.n	80052f4 <TP_Scan+0xa4>
		else if(TP_Read_XY2(&tp_dev.x[0],&tp_dev.y[0]))
 800527a:	493d      	ldr	r1, [pc, #244]	; (8005370 <TP_Scan+0x120>)
 800527c:	483d      	ldr	r0, [pc, #244]	; (8005374 <TP_Scan+0x124>)
 800527e:	f7ff ff2d 	bl	80050dc <TP_Read_XY2>
 8005282:	4603      	mov	r3, r0
 8005284:	2b00      	cmp	r3, #0
 8005286:	d035      	beq.n	80052f4 <TP_Scan+0xa4>
		{
	 		tp_dev.x[0]=tp_dev.xfac*tp_dev.x[0]+tp_dev.xoff;
 8005288:	4b3b      	ldr	r3, [pc, #236]	; (8005378 <TP_Scan+0x128>)
 800528a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800528e:	4b3a      	ldr	r3, [pc, #232]	; (8005378 <TP_Scan+0x128>)
 8005290:	899b      	ldrh	r3, [r3, #12]
 8005292:	ee07 3a90 	vmov	s15, r3
 8005296:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800529a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800529e:	4b36      	ldr	r3, [pc, #216]	; (8005378 <TP_Scan+0x128>)
 80052a0:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 80052a4:	ee07 3a90 	vmov	s15, r3
 80052a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80052ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052b4:	ee17 3a90 	vmov	r3, s15
 80052b8:	b29a      	uxth	r2, r3
 80052ba:	4b2f      	ldr	r3, [pc, #188]	; (8005378 <TP_Scan+0x128>)
 80052bc:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0]=tp_dev.yfac*tp_dev.y[0]+tp_dev.yoff;
 80052be:	4b2e      	ldr	r3, [pc, #184]	; (8005378 <TP_Scan+0x128>)
 80052c0:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80052c4:	4b2c      	ldr	r3, [pc, #176]	; (8005378 <TP_Scan+0x128>)
 80052c6:	8adb      	ldrh	r3, [r3, #22]
 80052c8:	ee07 3a90 	vmov	s15, r3
 80052cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80052d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80052d4:	4b28      	ldr	r3, [pc, #160]	; (8005378 <TP_Scan+0x128>)
 80052d6:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80052da:	ee07 3a90 	vmov	s15, r3
 80052de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80052e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052ea:	ee17 3a90 	vmov	r3, s15
 80052ee:	b29a      	uxth	r2, r3
 80052f0:	4b21      	ldr	r3, [pc, #132]	; (8005378 <TP_Scan+0x128>)
 80052f2:	82da      	strh	r2, [r3, #22]
	 	}
		if((tp_dev.sta&TP_PRES_DOWN)==0)
 80052f4:	4b20      	ldr	r3, [pc, #128]	; (8005378 <TP_Scan+0x128>)
 80052f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052fa:	b25b      	sxtb	r3, r3
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	db2a      	blt.n	8005356 <TP_Scan+0x106>
		{
			tp_dev.sta=TP_PRES_DOWN|TP_CATH_PRES;
 8005300:	4b1d      	ldr	r3, [pc, #116]	; (8005378 <TP_Scan+0x128>)
 8005302:	22c0      	movs	r2, #192	; 0xc0
 8005304:	f883 2020 	strb.w	r2, [r3, #32]
			tp_dev.x[4]=tp_dev.x[0];
 8005308:	4b1b      	ldr	r3, [pc, #108]	; (8005378 <TP_Scan+0x128>)
 800530a:	899a      	ldrh	r2, [r3, #12]
 800530c:	4b1a      	ldr	r3, [pc, #104]	; (8005378 <TP_Scan+0x128>)
 800530e:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4]=tp_dev.y[0];
 8005310:	4b19      	ldr	r3, [pc, #100]	; (8005378 <TP_Scan+0x128>)
 8005312:	8ada      	ldrh	r2, [r3, #22]
 8005314:	4b18      	ldr	r3, [pc, #96]	; (8005378 <TP_Scan+0x128>)
 8005316:	83da      	strh	r2, [r3, #30]
 8005318:	e01d      	b.n	8005356 <TP_Scan+0x106>
		}
	}else
	{
		if(tp_dev.sta&TP_PRES_DOWN)
 800531a:	4b17      	ldr	r3, [pc, #92]	; (8005378 <TP_Scan+0x128>)
 800531c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005320:	b25b      	sxtb	r3, r3
 8005322:	2b00      	cmp	r3, #0
 8005324:	da09      	bge.n	800533a <TP_Scan+0xea>
		{
			tp_dev.sta&=~(1<<7);
 8005326:	4b14      	ldr	r3, [pc, #80]	; (8005378 <TP_Scan+0x128>)
 8005328:	f893 3020 	ldrb.w	r3, [r3, #32]
 800532c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005330:	b2da      	uxtb	r2, r3
 8005332:	4b11      	ldr	r3, [pc, #68]	; (8005378 <TP_Scan+0x128>)
 8005334:	f883 2020 	strb.w	r2, [r3, #32]
 8005338:	e00d      	b.n	8005356 <TP_Scan+0x106>
		}else
		{
			tp_dev.x[4]=0;
 800533a:	4b0f      	ldr	r3, [pc, #60]	; (8005378 <TP_Scan+0x128>)
 800533c:	2200      	movs	r2, #0
 800533e:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4]=0;
 8005340:	4b0d      	ldr	r3, [pc, #52]	; (8005378 <TP_Scan+0x128>)
 8005342:	2200      	movs	r2, #0
 8005344:	83da      	strh	r2, [r3, #30]
			tp_dev.x[0]=0xffff;
 8005346:	4b0c      	ldr	r3, [pc, #48]	; (8005378 <TP_Scan+0x128>)
 8005348:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800534c:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0]=0xffff;
 800534e:	4b0a      	ldr	r3, [pc, #40]	; (8005378 <TP_Scan+0x128>)
 8005350:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005354:	82da      	strh	r2, [r3, #22]
		}
	}
	return tp_dev.sta&TP_PRES_DOWN;
 8005356:	4b08      	ldr	r3, [pc, #32]	; (8005378 <TP_Scan+0x128>)
 8005358:	f893 3020 	ldrb.w	r3, [r3, #32]
 800535c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005360:	b2db      	uxtb	r3, r3
}
 8005362:	4618      	mov	r0, r3
 8005364:	3708      	adds	r7, #8
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	40020800 	.word	0x40020800
 8005370:	20000052 	.word	0x20000052
 8005374:	20000048 	.word	0x20000048
 8005378:	2000003c 	.word	0x2000003c

0800537c <TP_Save_Adjdata>:


#define SAVE_ADDR_BASE 0

static void TP_Save_Adjdata(void)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	af00      	add	r7, sp, #0
	at24c_Write(SAVE_ADDR_BASE,(uint8_t*)&tp_dev.xfac,14);
 8005380:	220e      	movs	r2, #14
 8005382:	4905      	ldr	r1, [pc, #20]	; (8005398 <TP_Save_Adjdata+0x1c>)
 8005384:	2000      	movs	r0, #0
 8005386:	f7fb ff1b 	bl	80011c0 <at24c_Write>
	at24c_WriteOneByte(SAVE_ADDR_BASE+14,DFT_SCAN_DIR);
 800538a:	2100      	movs	r1, #0
 800538c:	200e      	movs	r0, #14
 800538e:	f7fb feb7 	bl	8001100 <at24c_WriteOneByte>
}
 8005392:	bf00      	nop
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	20000060 	.word	0x20000060

0800539c <TP_Get_Adjdata>:

static uint8_t TP_Get_Adjdata(void)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b082      	sub	sp, #8
 80053a0:	af00      	add	r7, sp, #0
	uint8_t temp = 0;
 80053a2:	2300      	movs	r3, #0
 80053a4:	71fb      	strb	r3, [r7, #7]
	temp=at24c_ReadOneByte(SAVE_ADDR_BASE+14);
 80053a6:	200e      	movs	r0, #14
 80053a8:	f7fb fe8e 	bl	80010c8 <at24c_ReadOneByte>
 80053ac:	4603      	mov	r3, r0
 80053ae:	71fb      	strb	r3, [r7, #7]

	if(temp==DFT_SCAN_DIR)
 80053b0:	79fb      	ldrb	r3, [r7, #7]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d106      	bne.n	80053c4 <TP_Get_Adjdata+0x28>
 	{
		at24c_Read(SAVE_ADDR_BASE,(uint8_t*)&tp_dev.xfac,14);
 80053b6:	220e      	movs	r2, #14
 80053b8:	4905      	ldr	r1, [pc, #20]	; (80053d0 <TP_Get_Adjdata+0x34>)
 80053ba:	2000      	movs	r0, #0
 80053bc:	f7fb fee1 	bl	8001182 <at24c_Read>
		return 1;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e000      	b.n	80053c6 <TP_Get_Adjdata+0x2a>
	}
	return 0;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3708      	adds	r7, #8
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	20000060 	.word	0x20000060
 80053d4:	00000000 	.word	0x00000000

080053d8 <touch_Adjust>:


void touch_Adjust(void)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b08e      	sub	sp, #56	; 0x38
 80053dc:	af04      	add	r7, sp, #16
	uint16_t pos_temp[4][2];
	uint8_t  cnt=0;
 80053de:	2300      	movs	r3, #0
 80053e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t d1,d2;
	uint32_t tem1,tem2;
	double fac;
 	cnt=0;
 80053e4:	2300      	movs	r3, #0
 80053e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 	lcd_Fill(0,0,lcddev.width,lcddev.height,WHITE);
 80053ea:	4b61      	ldr	r3, [pc, #388]	; (8005570 <touch_Adjust+0x198>)
 80053ec:	881a      	ldrh	r2, [r3, #0]
 80053ee:	4b60      	ldr	r3, [pc, #384]	; (8005570 <touch_Adjust+0x198>)
 80053f0:	885b      	ldrh	r3, [r3, #2]
 80053f2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80053f6:	9100      	str	r1, [sp, #0]
 80053f8:	2100      	movs	r1, #0
 80053fa:	2000      	movs	r0, #0
 80053fc:	f7fd f8f4 	bl	80025e8 <lcd_Fill>
 	lcd_ShowStr(5,40,"Please adjust the screen",RED,WHITE,16,0);
 8005400:	2300      	movs	r3, #0
 8005402:	9302      	str	r3, [sp, #8]
 8005404:	2310      	movs	r3, #16
 8005406:	9301      	str	r3, [sp, #4]
 8005408:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8005412:	4a58      	ldr	r2, [pc, #352]	; (8005574 <touch_Adjust+0x19c>)
 8005414:	2128      	movs	r1, #40	; 0x28
 8005416:	2005      	movs	r0, #5
 8005418:	f7fd fd9e 	bl	8002f58 <lcd_ShowStr>
 	lcd_ShowStr(5,65,"by touching the marked",RED,WHITE,16,0);
 800541c:	2300      	movs	r3, #0
 800541e:	9302      	str	r3, [sp, #8]
 8005420:	2310      	movs	r3, #16
 8005422:	9301      	str	r3, [sp, #4]
 8005424:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005428:	9300      	str	r3, [sp, #0]
 800542a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800542e:	4a52      	ldr	r2, [pc, #328]	; (8005578 <touch_Adjust+0x1a0>)
 8005430:	2141      	movs	r1, #65	; 0x41
 8005432:	2005      	movs	r0, #5
 8005434:	f7fd fd90 	bl	8002f58 <lcd_ShowStr>
 	lcd_ShowStr(5,90,"points one by one",RED,WHITE,16,0);
 8005438:	2300      	movs	r3, #0
 800543a:	9302      	str	r3, [sp, #8]
 800543c:	2310      	movs	r3, #16
 800543e:	9301      	str	r3, [sp, #4]
 8005440:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800544a:	4a4c      	ldr	r2, [pc, #304]	; (800557c <touch_Adjust+0x1a4>)
 800544c:	215a      	movs	r1, #90	; 0x5a
 800544e:	2005      	movs	r0, #5
 8005450:	f7fd fd82 	bl	8002f58 <lcd_ShowStr>
	TP_Drow_Touch_Point(20,20,RED);
 8005454:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8005458:	2114      	movs	r1, #20
 800545a:	2014      	movs	r0, #20
 800545c:	f7ff fea0 	bl	80051a0 <TP_Drow_Touch_Point>
	tp_dev.sta=0;
 8005460:	4b47      	ldr	r3, [pc, #284]	; (8005580 <touch_Adjust+0x1a8>)
 8005462:	2200      	movs	r2, #0
 8005464:	f883 2020 	strb.w	r2, [r3, #32]
	tp_dev.xfac=0;
 8005468:	4b45      	ldr	r3, [pc, #276]	; (8005580 <touch_Adjust+0x1a8>)
 800546a:	f04f 0200 	mov.w	r2, #0
 800546e:	625a      	str	r2, [r3, #36]	; 0x24
	while(1)
	{
		HAL_Delay(50);
 8005470:	2032      	movs	r0, #50	; 0x32
 8005472:	f000 fe87 	bl	8006184 <HAL_Delay>
		tp_dev.scan(1);
 8005476:	4b42      	ldr	r3, [pc, #264]	; (8005580 <touch_Adjust+0x1a8>)
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	2001      	movs	r0, #1
 800547c:	4798      	blx	r3
		if((tp_dev.sta&0xc0)==TP_CATH_PRES)
 800547e:	4b40      	ldr	r3, [pc, #256]	; (8005580 <touch_Adjust+0x1a8>)
 8005480:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005484:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005488:	2b40      	cmp	r3, #64	; 0x40
 800548a:	f040 835e 	bne.w	8005b4a <touch_Adjust+0x772>
		{
			tp_dev.sta&=~(1<<6);
 800548e:	4b3c      	ldr	r3, [pc, #240]	; (8005580 <touch_Adjust+0x1a8>)
 8005490:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005494:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005498:	b2da      	uxtb	r2, r3
 800549a:	4b39      	ldr	r3, [pc, #228]	; (8005580 <touch_Adjust+0x1a8>)
 800549c:	f883 2020 	strb.w	r2, [r3, #32]

			pos_temp[cnt][0]=tp_dev.x[0];
 80054a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054a4:	4a36      	ldr	r2, [pc, #216]	; (8005580 <touch_Adjust+0x1a8>)
 80054a6:	8992      	ldrh	r2, [r2, #12]
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80054ae:	440b      	add	r3, r1
 80054b0:	f823 2c28 	strh.w	r2, [r3, #-40]
			pos_temp[cnt][1]=tp_dev.y[0];
 80054b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054b8:	4a31      	ldr	r2, [pc, #196]	; (8005580 <touch_Adjust+0x1a8>)
 80054ba:	8ad2      	ldrh	r2, [r2, #22]
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80054c2:	440b      	add	r3, r1
 80054c4:	f823 2c26 	strh.w	r2, [r3, #-38]
			cnt++;
 80054c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054cc:	3301      	adds	r3, #1
 80054ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			switch(cnt)
 80054d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054d6:	3b01      	subs	r3, #1
 80054d8:	2b03      	cmp	r3, #3
 80054da:	d8c9      	bhi.n	8005470 <touch_Adjust+0x98>
 80054dc:	a201      	add	r2, pc, #4	; (adr r2, 80054e4 <touch_Adjust+0x10c>)
 80054de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054e2:	bf00      	nop
 80054e4:	080054f5 	.word	0x080054f5
 80054e8:	08005517 	.word	0x08005517
 80054ec:	08005541 	.word	0x08005541
 80054f0:	08005585 	.word	0x08005585
			{
				case 1:
					TP_Drow_Touch_Point(20,20,WHITE);
 80054f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054f8:	2114      	movs	r1, #20
 80054fa:	2014      	movs	r0, #20
 80054fc:	f7ff fe50 	bl	80051a0 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(lcddev.width-20,20,RED);
 8005500:	4b1b      	ldr	r3, [pc, #108]	; (8005570 <touch_Adjust+0x198>)
 8005502:	881b      	ldrh	r3, [r3, #0]
 8005504:	3b14      	subs	r3, #20
 8005506:	b29b      	uxth	r3, r3
 8005508:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800550c:	2114      	movs	r1, #20
 800550e:	4618      	mov	r0, r3
 8005510:	f7ff fe46 	bl	80051a0 <TP_Drow_Touch_Point>
					break;
 8005514:	e31a      	b.n	8005b4c <touch_Adjust+0x774>
				case 2:
 					TP_Drow_Touch_Point(lcddev.width-20,20,WHITE);
 8005516:	4b16      	ldr	r3, [pc, #88]	; (8005570 <touch_Adjust+0x198>)
 8005518:	881b      	ldrh	r3, [r3, #0]
 800551a:	3b14      	subs	r3, #20
 800551c:	b29b      	uxth	r3, r3
 800551e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005522:	2114      	movs	r1, #20
 8005524:	4618      	mov	r0, r3
 8005526:	f7ff fe3b 	bl	80051a0 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(20,lcddev.height-20,RED);
 800552a:	4b11      	ldr	r3, [pc, #68]	; (8005570 <touch_Adjust+0x198>)
 800552c:	885b      	ldrh	r3, [r3, #2]
 800552e:	3b14      	subs	r3, #20
 8005530:	b29b      	uxth	r3, r3
 8005532:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8005536:	4619      	mov	r1, r3
 8005538:	2014      	movs	r0, #20
 800553a:	f7ff fe31 	bl	80051a0 <TP_Drow_Touch_Point>
					break;
 800553e:	e305      	b.n	8005b4c <touch_Adjust+0x774>
				case 3:
 					TP_Drow_Touch_Point(20,lcddev.height-20,WHITE);
 8005540:	4b0b      	ldr	r3, [pc, #44]	; (8005570 <touch_Adjust+0x198>)
 8005542:	885b      	ldrh	r3, [r3, #2]
 8005544:	3b14      	subs	r3, #20
 8005546:	b29b      	uxth	r3, r3
 8005548:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800554c:	4619      	mov	r1, r3
 800554e:	2014      	movs	r0, #20
 8005550:	f7ff fe26 	bl	80051a0 <TP_Drow_Touch_Point>
 					TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,RED);
 8005554:	4b06      	ldr	r3, [pc, #24]	; (8005570 <touch_Adjust+0x198>)
 8005556:	881b      	ldrh	r3, [r3, #0]
 8005558:	3b14      	subs	r3, #20
 800555a:	b298      	uxth	r0, r3
 800555c:	4b04      	ldr	r3, [pc, #16]	; (8005570 <touch_Adjust+0x198>)
 800555e:	885b      	ldrh	r3, [r3, #2]
 8005560:	3b14      	subs	r3, #20
 8005562:	b29b      	uxth	r3, r3
 8005564:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8005568:	4619      	mov	r1, r3
 800556a:	f7ff fe19 	bl	80051a0 <TP_Drow_Touch_Point>
					break;
 800556e:	e2ed      	b.n	8005b4c <touch_Adjust+0x774>
 8005570:	20000b2c 	.word	0x20000b2c
 8005574:	0800d2d4 	.word	0x0800d2d4
 8005578:	0800d2f0 	.word	0x0800d2f0
 800557c:	0800d308 	.word	0x0800d308
 8005580:	2000003c 	.word	0x2000003c
				case 4:
					tem1=abs(pos_temp[0][0]-pos_temp[1][0]);
 8005584:	883b      	ldrh	r3, [r7, #0]
 8005586:	461a      	mov	r2, r3
 8005588:	88bb      	ldrh	r3, [r7, #4]
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	2b00      	cmp	r3, #0
 800558e:	bfb8      	it	lt
 8005590:	425b      	neglt	r3, r3
 8005592:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[1][1]);
 8005594:	887b      	ldrh	r3, [r7, #2]
 8005596:	461a      	mov	r2, r3
 8005598:	88fb      	ldrh	r3, [r7, #6]
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	2b00      	cmp	r3, #0
 800559e:	bfb8      	it	lt
 80055a0:	425b      	neglt	r3, r3
 80055a2:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 80055a4:	6a3b      	ldr	r3, [r7, #32]
 80055a6:	fb03 f303 	mul.w	r3, r3, r3
 80055aa:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 80055ac:	69fb      	ldr	r3, [r7, #28]
 80055ae:	fb03 f303 	mul.w	r3, r3, r3
 80055b2:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 80055b4:	6a3a      	ldr	r2, [r7, #32]
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	4413      	add	r3, r2
 80055ba:	4618      	mov	r0, r3
 80055bc:	f7fa ff9a 	bl	80004f4 <__aeabi_ui2d>
 80055c0:	4602      	mov	r2, r0
 80055c2:	460b      	mov	r3, r1
 80055c4:	ec43 2b10 	vmov	d0, r2, r3
 80055c8:	f007 fc20 	bl	800ce0c <sqrt>
 80055cc:	ec53 2b10 	vmov	r2, r3, d0
 80055d0:	4610      	mov	r0, r2
 80055d2:	4619      	mov	r1, r3
 80055d4:	f7fb fab8 	bl	8000b48 <__aeabi_d2uiz>
 80055d8:	4603      	mov	r3, r0
 80055da:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[2][0]-pos_temp[3][0]);
 80055dc:	893b      	ldrh	r3, [r7, #8]
 80055de:	461a      	mov	r2, r3
 80055e0:	89bb      	ldrh	r3, [r7, #12]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	bfb8      	it	lt
 80055e8:	425b      	neglt	r3, r3
 80055ea:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[2][1]-pos_temp[3][1]);
 80055ec:	897b      	ldrh	r3, [r7, #10]
 80055ee:	461a      	mov	r2, r3
 80055f0:	89fb      	ldrh	r3, [r7, #14]
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	bfb8      	it	lt
 80055f8:	425b      	neglt	r3, r3
 80055fa:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 80055fc:	6a3b      	ldr	r3, [r7, #32]
 80055fe:	fb03 f303 	mul.w	r3, r3, r3
 8005602:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8005604:	69fb      	ldr	r3, [r7, #28]
 8005606:	fb03 f303 	mul.w	r3, r3, r3
 800560a:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 800560c:	6a3a      	ldr	r2, [r7, #32]
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	4413      	add	r3, r2
 8005612:	4618      	mov	r0, r3
 8005614:	f7fa ff6e 	bl	80004f4 <__aeabi_ui2d>
 8005618:	4602      	mov	r2, r0
 800561a:	460b      	mov	r3, r1
 800561c:	ec43 2b10 	vmov	d0, r2, r3
 8005620:	f007 fbf4 	bl	800ce0c <sqrt>
 8005624:	ec53 2b10 	vmov	r2, r3, d0
 8005628:	4610      	mov	r0, r2
 800562a:	4619      	mov	r1, r3
 800562c:	f7fb fa8c 	bl	8000b48 <__aeabi_d2uiz>
 8005630:	4603      	mov	r3, r0
 8005632:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 8005634:	8b7b      	ldrh	r3, [r7, #26]
 8005636:	ee07 3a90 	vmov	s15, r3
 800563a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800563e:	8b3b      	ldrh	r3, [r7, #24]
 8005640:	ee07 3a90 	vmov	s15, r3
 8005644:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005648:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800564c:	ee16 0a90 	vmov	r0, s13
 8005650:	f7fa ff72 	bl	8000538 <__aeabi_f2d>
 8005654:	4602      	mov	r2, r0
 8005656:	460b      	mov	r3, r1
 8005658:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05||d1==0||d2==0)
 800565c:	a384      	add	r3, pc, #528	; (adr r3, 8005870 <touch_Adjust+0x498>)
 800565e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005662:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005666:	f7fb fa31 	bl	8000acc <__aeabi_dcmplt>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d10f      	bne.n	8005690 <touch_Adjust+0x2b8>
 8005670:	a381      	add	r3, pc, #516	; (adr r3, 8005878 <touch_Adjust+0x4a0>)
 8005672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005676:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800567a:	f7fb fa45 	bl	8000b08 <__aeabi_dcmpgt>
 800567e:	4603      	mov	r3, r0
 8005680:	2b00      	cmp	r3, #0
 8005682:	d105      	bne.n	8005690 <touch_Adjust+0x2b8>
 8005684:	8b7b      	ldrh	r3, [r7, #26]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d002      	beq.n	8005690 <touch_Adjust+0x2b8>
 800568a:	8b3b      	ldrh	r3, [r7, #24]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d136      	bne.n	80056fe <touch_Adjust+0x326>
					{
						cnt=0;
 8005690:	2300      	movs	r3, #0
 8005692:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8005696:	4b7a      	ldr	r3, [pc, #488]	; (8005880 <touch_Adjust+0x4a8>)
 8005698:	881b      	ldrh	r3, [r3, #0]
 800569a:	3b14      	subs	r3, #20
 800569c:	b298      	uxth	r0, r3
 800569e:	4b78      	ldr	r3, [pc, #480]	; (8005880 <touch_Adjust+0x4a8>)
 80056a0:	885b      	ldrh	r3, [r3, #2]
 80056a2:	3b14      	subs	r3, #20
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056aa:	4619      	mov	r1, r3
 80056ac:	f7ff fd78 	bl	80051a0 <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 80056b0:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80056b4:	2114      	movs	r1, #20
 80056b6:	2014      	movs	r0, #20
 80056b8:	f7ff fd72 	bl	80051a0 <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 80056bc:	2300      	movs	r3, #0
 80056be:	9302      	str	r3, [sp, #8]
 80056c0:	2310      	movs	r3, #16
 80056c2:	9301      	str	r3, [sp, #4]
 80056c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80056c8:	9300      	str	r3, [sp, #0]
 80056ca:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80056ce:	4a6d      	ldr	r2, [pc, #436]	; (8005884 <touch_Adjust+0x4ac>)
 80056d0:	2128      	movs	r1, #40	; 0x28
 80056d2:	2005      	movs	r0, #5
 80056d4:	f7fd fc40 	bl	8002f58 <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 80056d8:	2300      	movs	r3, #0
 80056da:	9302      	str	r3, [sp, #8]
 80056dc:	2310      	movs	r3, #16
 80056de:	9301      	str	r3, [sp, #4]
 80056e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80056e4:	9300      	str	r3, [sp, #0]
 80056e6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80056ea:	4a67      	ldr	r2, [pc, #412]	; (8005888 <touch_Adjust+0x4b0>)
 80056ec:	213c      	movs	r1, #60	; 0x3c
 80056ee:	2005      	movs	r0, #5
 80056f0:	f7fd fc32 	bl	8002f58 <lcd_ShowStr>
						HAL_Delay(1000);
 80056f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80056f8:	f000 fd44 	bl	8006184 <HAL_Delay>
 						continue;
 80056fc:	e226      	b.n	8005b4c <touch_Adjust+0x774>
					}
					tem1=abs(pos_temp[0][0]-pos_temp[2][0]);
 80056fe:	883b      	ldrh	r3, [r7, #0]
 8005700:	461a      	mov	r2, r3
 8005702:	893b      	ldrh	r3, [r7, #8]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	2b00      	cmp	r3, #0
 8005708:	bfb8      	it	lt
 800570a:	425b      	neglt	r3, r3
 800570c:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[2][1]);
 800570e:	887b      	ldrh	r3, [r7, #2]
 8005710:	461a      	mov	r2, r3
 8005712:	897b      	ldrh	r3, [r7, #10]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	2b00      	cmp	r3, #0
 8005718:	bfb8      	it	lt
 800571a:	425b      	neglt	r3, r3
 800571c:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 800571e:	6a3b      	ldr	r3, [r7, #32]
 8005720:	fb03 f303 	mul.w	r3, r3, r3
 8005724:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	fb03 f303 	mul.w	r3, r3, r3
 800572c:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 800572e:	6a3a      	ldr	r2, [r7, #32]
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	4413      	add	r3, r2
 8005734:	4618      	mov	r0, r3
 8005736:	f7fa fedd 	bl	80004f4 <__aeabi_ui2d>
 800573a:	4602      	mov	r2, r0
 800573c:	460b      	mov	r3, r1
 800573e:	ec43 2b10 	vmov	d0, r2, r3
 8005742:	f007 fb63 	bl	800ce0c <sqrt>
 8005746:	ec53 2b10 	vmov	r2, r3, d0
 800574a:	4610      	mov	r0, r2
 800574c:	4619      	mov	r1, r3
 800574e:	f7fb f9fb 	bl	8000b48 <__aeabi_d2uiz>
 8005752:	4603      	mov	r3, r0
 8005754:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[1][0]-pos_temp[3][0]);
 8005756:	88bb      	ldrh	r3, [r7, #4]
 8005758:	461a      	mov	r2, r3
 800575a:	89bb      	ldrh	r3, [r7, #12]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	2b00      	cmp	r3, #0
 8005760:	bfb8      	it	lt
 8005762:	425b      	neglt	r3, r3
 8005764:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[1][1]-pos_temp[3][1]);
 8005766:	88fb      	ldrh	r3, [r7, #6]
 8005768:	461a      	mov	r2, r3
 800576a:	89fb      	ldrh	r3, [r7, #14]
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	2b00      	cmp	r3, #0
 8005770:	bfb8      	it	lt
 8005772:	425b      	neglt	r3, r3
 8005774:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8005776:	6a3b      	ldr	r3, [r7, #32]
 8005778:	fb03 f303 	mul.w	r3, r3, r3
 800577c:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	fb03 f303 	mul.w	r3, r3, r3
 8005784:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 8005786:	6a3a      	ldr	r2, [r7, #32]
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	4413      	add	r3, r2
 800578c:	4618      	mov	r0, r3
 800578e:	f7fa feb1 	bl	80004f4 <__aeabi_ui2d>
 8005792:	4602      	mov	r2, r0
 8005794:	460b      	mov	r3, r1
 8005796:	ec43 2b10 	vmov	d0, r2, r3
 800579a:	f007 fb37 	bl	800ce0c <sqrt>
 800579e:	ec53 2b10 	vmov	r2, r3, d0
 80057a2:	4610      	mov	r0, r2
 80057a4:	4619      	mov	r1, r3
 80057a6:	f7fb f9cf 	bl	8000b48 <__aeabi_d2uiz>
 80057aa:	4603      	mov	r3, r0
 80057ac:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 80057ae:	8b7b      	ldrh	r3, [r7, #26]
 80057b0:	ee07 3a90 	vmov	s15, r3
 80057b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80057b8:	8b3b      	ldrh	r3, [r7, #24]
 80057ba:	ee07 3a90 	vmov	s15, r3
 80057be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80057c2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80057c6:	ee16 0a90 	vmov	r0, s13
 80057ca:	f7fa feb5 	bl	8000538 <__aeabi_f2d>
 80057ce:	4602      	mov	r2, r0
 80057d0:	460b      	mov	r3, r1
 80057d2:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05)
 80057d6:	a326      	add	r3, pc, #152	; (adr r3, 8005870 <touch_Adjust+0x498>)
 80057d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057dc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80057e0:	f7fb f974 	bl	8000acc <__aeabi_dcmplt>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d109      	bne.n	80057fe <touch_Adjust+0x426>
 80057ea:	a323      	add	r3, pc, #140	; (adr r3, 8005878 <touch_Adjust+0x4a0>)
 80057ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80057f4:	f7fb f988 	bl	8000b08 <__aeabi_dcmpgt>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d046      	beq.n	800588c <touch_Adjust+0x4b4>
					{
						cnt=0;
 80057fe:	2300      	movs	r3, #0
 8005800:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8005804:	4b1e      	ldr	r3, [pc, #120]	; (8005880 <touch_Adjust+0x4a8>)
 8005806:	881b      	ldrh	r3, [r3, #0]
 8005808:	3b14      	subs	r3, #20
 800580a:	b298      	uxth	r0, r3
 800580c:	4b1c      	ldr	r3, [pc, #112]	; (8005880 <touch_Adjust+0x4a8>)
 800580e:	885b      	ldrh	r3, [r3, #2]
 8005810:	3b14      	subs	r3, #20
 8005812:	b29b      	uxth	r3, r3
 8005814:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005818:	4619      	mov	r1, r3
 800581a:	f7ff fcc1 	bl	80051a0 <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 800581e:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8005822:	2114      	movs	r1, #20
 8005824:	2014      	movs	r0, #20
 8005826:	f7ff fcbb 	bl	80051a0 <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 800582a:	2300      	movs	r3, #0
 800582c:	9302      	str	r3, [sp, #8]
 800582e:	2310      	movs	r3, #16
 8005830:	9301      	str	r3, [sp, #4]
 8005832:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005836:	9300      	str	r3, [sp, #0]
 8005838:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800583c:	4a11      	ldr	r2, [pc, #68]	; (8005884 <touch_Adjust+0x4ac>)
 800583e:	2128      	movs	r1, #40	; 0x28
 8005840:	2005      	movs	r0, #5
 8005842:	f7fd fb89 	bl	8002f58 <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 8005846:	2300      	movs	r3, #0
 8005848:	9302      	str	r3, [sp, #8]
 800584a:	2310      	movs	r3, #16
 800584c:	9301      	str	r3, [sp, #4]
 800584e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005852:	9300      	str	r3, [sp, #0]
 8005854:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8005858:	4a0b      	ldr	r2, [pc, #44]	; (8005888 <touch_Adjust+0x4b0>)
 800585a:	213c      	movs	r1, #60	; 0x3c
 800585c:	2005      	movs	r0, #5
 800585e:	f7fd fb7b 	bl	8002f58 <lcd_ShowStr>
						HAL_Delay(1000);
 8005862:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005866:	f000 fc8d 	bl	8006184 <HAL_Delay>
						continue;
 800586a:	e16f      	b.n	8005b4c <touch_Adjust+0x774>
 800586c:	f3af 8000 	nop.w
 8005870:	66666666 	.word	0x66666666
 8005874:	3fee6666 	.word	0x3fee6666
 8005878:	cccccccd 	.word	0xcccccccd
 800587c:	3ff0cccc 	.word	0x3ff0cccc
 8005880:	20000b2c 	.word	0x20000b2c
 8005884:	0800d31c 	.word	0x0800d31c
 8005888:	0800d33c 	.word	0x0800d33c
					}

					tem1=abs(pos_temp[1][0]-pos_temp[2][0]);
 800588c:	88bb      	ldrh	r3, [r7, #4]
 800588e:	461a      	mov	r2, r3
 8005890:	893b      	ldrh	r3, [r7, #8]
 8005892:	1ad3      	subs	r3, r2, r3
 8005894:	2b00      	cmp	r3, #0
 8005896:	bfb8      	it	lt
 8005898:	425b      	neglt	r3, r3
 800589a:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[1][1]-pos_temp[2][1]);
 800589c:	88fb      	ldrh	r3, [r7, #6]
 800589e:	461a      	mov	r2, r3
 80058a0:	897b      	ldrh	r3, [r7, #10]
 80058a2:	1ad3      	subs	r3, r2, r3
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	bfb8      	it	lt
 80058a8:	425b      	neglt	r3, r3
 80058aa:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 80058ac:	6a3b      	ldr	r3, [r7, #32]
 80058ae:	fb03 f303 	mul.w	r3, r3, r3
 80058b2:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 80058b4:	69fb      	ldr	r3, [r7, #28]
 80058b6:	fb03 f303 	mul.w	r3, r3, r3
 80058ba:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 80058bc:	6a3a      	ldr	r2, [r7, #32]
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	4413      	add	r3, r2
 80058c2:	4618      	mov	r0, r3
 80058c4:	f7fa fe16 	bl	80004f4 <__aeabi_ui2d>
 80058c8:	4602      	mov	r2, r0
 80058ca:	460b      	mov	r3, r1
 80058cc:	ec43 2b10 	vmov	d0, r2, r3
 80058d0:	f007 fa9c 	bl	800ce0c <sqrt>
 80058d4:	ec53 2b10 	vmov	r2, r3, d0
 80058d8:	4610      	mov	r0, r2
 80058da:	4619      	mov	r1, r3
 80058dc:	f7fb f934 	bl	8000b48 <__aeabi_d2uiz>
 80058e0:	4603      	mov	r3, r0
 80058e2:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[0][0]-pos_temp[3][0]);
 80058e4:	883b      	ldrh	r3, [r7, #0]
 80058e6:	461a      	mov	r2, r3
 80058e8:	89bb      	ldrh	r3, [r7, #12]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	bfb8      	it	lt
 80058f0:	425b      	neglt	r3, r3
 80058f2:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[3][1]);
 80058f4:	887b      	ldrh	r3, [r7, #2]
 80058f6:	461a      	mov	r2, r3
 80058f8:	89fb      	ldrh	r3, [r7, #14]
 80058fa:	1ad3      	subs	r3, r2, r3
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	bfb8      	it	lt
 8005900:	425b      	neglt	r3, r3
 8005902:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8005904:	6a3b      	ldr	r3, [r7, #32]
 8005906:	fb03 f303 	mul.w	r3, r3, r3
 800590a:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	fb03 f303 	mul.w	r3, r3, r3
 8005912:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 8005914:	6a3a      	ldr	r2, [r7, #32]
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	4413      	add	r3, r2
 800591a:	4618      	mov	r0, r3
 800591c:	f7fa fdea 	bl	80004f4 <__aeabi_ui2d>
 8005920:	4602      	mov	r2, r0
 8005922:	460b      	mov	r3, r1
 8005924:	ec43 2b10 	vmov	d0, r2, r3
 8005928:	f007 fa70 	bl	800ce0c <sqrt>
 800592c:	ec53 2b10 	vmov	r2, r3, d0
 8005930:	4610      	mov	r0, r2
 8005932:	4619      	mov	r1, r3
 8005934:	f7fb f908 	bl	8000b48 <__aeabi_d2uiz>
 8005938:	4603      	mov	r3, r0
 800593a:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 800593c:	8b7b      	ldrh	r3, [r7, #26]
 800593e:	ee07 3a90 	vmov	s15, r3
 8005942:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005946:	8b3b      	ldrh	r3, [r7, #24]
 8005948:	ee07 3a90 	vmov	s15, r3
 800594c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005950:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005954:	ee16 0a90 	vmov	r0, s13
 8005958:	f7fa fdee 	bl	8000538 <__aeabi_f2d>
 800595c:	4602      	mov	r2, r0
 800595e:	460b      	mov	r3, r1
 8005960:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05)
 8005964:	a383      	add	r3, pc, #524	; (adr r3, 8005b74 <touch_Adjust+0x79c>)
 8005966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800596a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800596e:	f7fb f8ad 	bl	8000acc <__aeabi_dcmplt>
 8005972:	4603      	mov	r3, r0
 8005974:	2b00      	cmp	r3, #0
 8005976:	d109      	bne.n	800598c <touch_Adjust+0x5b4>
 8005978:	a380      	add	r3, pc, #512	; (adr r3, 8005b7c <touch_Adjust+0x7a4>)
 800597a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800597e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005982:	f7fb f8c1 	bl	8000b08 <__aeabi_dcmpgt>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d036      	beq.n	80059fa <touch_Adjust+0x622>
					{
						cnt=0;
 800598c:	2300      	movs	r3, #0
 800598e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8005992:	4b71      	ldr	r3, [pc, #452]	; (8005b58 <touch_Adjust+0x780>)
 8005994:	881b      	ldrh	r3, [r3, #0]
 8005996:	3b14      	subs	r3, #20
 8005998:	b298      	uxth	r0, r3
 800599a:	4b6f      	ldr	r3, [pc, #444]	; (8005b58 <touch_Adjust+0x780>)
 800599c:	885b      	ldrh	r3, [r3, #2]
 800599e:	3b14      	subs	r3, #20
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059a6:	4619      	mov	r1, r3
 80059a8:	f7ff fbfa 	bl	80051a0 <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 80059ac:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80059b0:	2114      	movs	r1, #20
 80059b2:	2014      	movs	r0, #20
 80059b4:	f7ff fbf4 	bl	80051a0 <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 80059b8:	2300      	movs	r3, #0
 80059ba:	9302      	str	r3, [sp, #8]
 80059bc:	2310      	movs	r3, #16
 80059be:	9301      	str	r3, [sp, #4]
 80059c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80059c4:	9300      	str	r3, [sp, #0]
 80059c6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80059ca:	4a64      	ldr	r2, [pc, #400]	; (8005b5c <touch_Adjust+0x784>)
 80059cc:	2128      	movs	r1, #40	; 0x28
 80059ce:	2005      	movs	r0, #5
 80059d0:	f7fd fac2 	bl	8002f58 <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 80059d4:	2300      	movs	r3, #0
 80059d6:	9302      	str	r3, [sp, #8]
 80059d8:	2310      	movs	r3, #16
 80059da:	9301      	str	r3, [sp, #4]
 80059dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80059e0:	9300      	str	r3, [sp, #0]
 80059e2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80059e6:	4a5e      	ldr	r2, [pc, #376]	; (8005b60 <touch_Adjust+0x788>)
 80059e8:	213c      	movs	r1, #60	; 0x3c
 80059ea:	2005      	movs	r0, #5
 80059ec:	f7fd fab4 	bl	8002f58 <lcd_ShowStr>

						HAL_Delay(1000);
 80059f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80059f4:	f000 fbc6 	bl	8006184 <HAL_Delay>
 							continue;
 80059f8:	e0a8      	b.n	8005b4c <touch_Adjust+0x774>
					}
					tp_dev.xfac=(float)(lcddev.width-40)/(pos_temp[1][0]-pos_temp[0][0]);
 80059fa:	4b57      	ldr	r3, [pc, #348]	; (8005b58 <touch_Adjust+0x780>)
 80059fc:	881b      	ldrh	r3, [r3, #0]
 80059fe:	3b28      	subs	r3, #40	; 0x28
 8005a00:	ee07 3a90 	vmov	s15, r3
 8005a04:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005a08:	88bb      	ldrh	r3, [r7, #4]
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	883b      	ldrh	r3, [r7, #0]
 8005a0e:	1ad3      	subs	r3, r2, r3
 8005a10:	ee07 3a90 	vmov	s15, r3
 8005a14:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a1c:	4b51      	ldr	r3, [pc, #324]	; (8005b64 <touch_Adjust+0x78c>)
 8005a1e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
					tp_dev.xoff=(lcddev.width-tp_dev.xfac*(pos_temp[1][0]+pos_temp[0][0]))/2;
 8005a22:	4b4d      	ldr	r3, [pc, #308]	; (8005b58 <touch_Adjust+0x780>)
 8005a24:	881b      	ldrh	r3, [r3, #0]
 8005a26:	ee07 3a90 	vmov	s15, r3
 8005a2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a2e:	4b4d      	ldr	r3, [pc, #308]	; (8005b64 <touch_Adjust+0x78c>)
 8005a30:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8005a34:	88bb      	ldrh	r3, [r7, #4]
 8005a36:	461a      	mov	r2, r3
 8005a38:	883b      	ldrh	r3, [r7, #0]
 8005a3a:	4413      	add	r3, r2
 8005a3c:	ee07 3a90 	vmov	s15, r3
 8005a40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a48:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005a4c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005a50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005a54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a58:	ee17 3a90 	vmov	r3, s15
 8005a5c:	b21a      	sxth	r2, r3
 8005a5e:	4b41      	ldr	r3, [pc, #260]	; (8005b64 <touch_Adjust+0x78c>)
 8005a60:	859a      	strh	r2, [r3, #44]	; 0x2c

					tp_dev.yfac=(float)(lcddev.height-40)/(pos_temp[2][1]-pos_temp[0][1]);
 8005a62:	4b3d      	ldr	r3, [pc, #244]	; (8005b58 <touch_Adjust+0x780>)
 8005a64:	885b      	ldrh	r3, [r3, #2]
 8005a66:	3b28      	subs	r3, #40	; 0x28
 8005a68:	ee07 3a90 	vmov	s15, r3
 8005a6c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005a70:	897b      	ldrh	r3, [r7, #10]
 8005a72:	461a      	mov	r2, r3
 8005a74:	887b      	ldrh	r3, [r7, #2]
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	ee07 3a90 	vmov	s15, r3
 8005a7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a84:	4b37      	ldr	r3, [pc, #220]	; (8005b64 <touch_Adjust+0x78c>)
 8005a86:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
					tp_dev.yoff=(lcddev.height-tp_dev.yfac*(pos_temp[2][1]+pos_temp[0][1]))/2;
 8005a8a:	4b33      	ldr	r3, [pc, #204]	; (8005b58 <touch_Adjust+0x780>)
 8005a8c:	885b      	ldrh	r3, [r3, #2]
 8005a8e:	ee07 3a90 	vmov	s15, r3
 8005a92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a96:	4b33      	ldr	r3, [pc, #204]	; (8005b64 <touch_Adjust+0x78c>)
 8005a98:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8005a9c:	897b      	ldrh	r3, [r7, #10]
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	887b      	ldrh	r3, [r7, #2]
 8005aa2:	4413      	add	r3, r2
 8005aa4:	ee07 3a90 	vmov	s15, r3
 8005aa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ab0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005ab4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005ab8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005abc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005ac0:	ee17 3a90 	vmov	r3, s15
 8005ac4:	b21a      	sxth	r2, r3
 8005ac6:	4b27      	ldr	r3, [pc, #156]	; (8005b64 <touch_Adjust+0x78c>)
 8005ac8:	85da      	strh	r2, [r3, #46]	; 0x2e

					TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8005aca:	4b23      	ldr	r3, [pc, #140]	; (8005b58 <touch_Adjust+0x780>)
 8005acc:	881b      	ldrh	r3, [r3, #0]
 8005ace:	3b14      	subs	r3, #20
 8005ad0:	b298      	uxth	r0, r3
 8005ad2:	4b21      	ldr	r3, [pc, #132]	; (8005b58 <touch_Adjust+0x780>)
 8005ad4:	885b      	ldrh	r3, [r3, #2]
 8005ad6:	3b14      	subs	r3, #20
 8005ad8:	b29b      	uxth	r3, r3
 8005ada:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005ade:	4619      	mov	r1, r3
 8005ae0:	f7ff fb5e 	bl	80051a0 <TP_Drow_Touch_Point>
					lcd_ShowStr(5,40,"Touch Screen Adjust OK!      ",RED,WHITE,16,0);
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	9302      	str	r3, [sp, #8]
 8005ae8:	2310      	movs	r3, #16
 8005aea:	9301      	str	r3, [sp, #4]
 8005aec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005af0:	9300      	str	r3, [sp, #0]
 8005af2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8005af6:	4a1c      	ldr	r2, [pc, #112]	; (8005b68 <touch_Adjust+0x790>)
 8005af8:	2128      	movs	r1, #40	; 0x28
 8005afa:	2005      	movs	r0, #5
 8005afc:	f7fd fa2c 	bl	8002f58 <lcd_ShowStr>
					lcd_ShowStr(5,60,"                             ",RED,WHITE,16,0);
 8005b00:	2300      	movs	r3, #0
 8005b02:	9302      	str	r3, [sp, #8]
 8005b04:	2310      	movs	r3, #16
 8005b06:	9301      	str	r3, [sp, #4]
 8005b08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005b0c:	9300      	str	r3, [sp, #0]
 8005b0e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8005b12:	4a16      	ldr	r2, [pc, #88]	; (8005b6c <touch_Adjust+0x794>)
 8005b14:	213c      	movs	r1, #60	; 0x3c
 8005b16:	2005      	movs	r0, #5
 8005b18:	f7fd fa1e 	bl	8002f58 <lcd_ShowStr>
					HAL_Delay(1000);
 8005b1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005b20:	f000 fb30 	bl	8006184 <HAL_Delay>
 					lcd_ShowStr(5,40,"                       ",RED,WHITE,16,0);
 8005b24:	2300      	movs	r3, #0
 8005b26:	9302      	str	r3, [sp, #8]
 8005b28:	2310      	movs	r3, #16
 8005b2a:	9301      	str	r3, [sp, #4]
 8005b2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005b30:	9300      	str	r3, [sp, #0]
 8005b32:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8005b36:	4a0e      	ldr	r2, [pc, #56]	; (8005b70 <touch_Adjust+0x798>)
 8005b38:	2128      	movs	r1, #40	; 0x28
 8005b3a:	2005      	movs	r0, #5
 8005b3c:	f7fd fa0c 	bl	8002f58 <lcd_ShowStr>
					TP_Save_Adjdata();
 8005b40:	f7ff fc1c 	bl	800537c <TP_Save_Adjdata>
					TP_Get_Adjdata();
 8005b44:	f7ff fc2a 	bl	800539c <TP_Get_Adjdata>
					return;
 8005b48:	e001      	b.n	8005b4e <touch_Adjust+0x776>
			}
		}
 8005b4a:	bf00      	nop
		HAL_Delay(50);
 8005b4c:	e490      	b.n	8005470 <touch_Adjust+0x98>
 	}
}
 8005b4e:	3728      	adds	r7, #40	; 0x28
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	f3af 8000 	nop.w
 8005b58:	20000b2c 	.word	0x20000b2c
 8005b5c:	0800d31c 	.word	0x0800d31c
 8005b60:	0800d33c 	.word	0x0800d33c
 8005b64:	2000003c 	.word	0x2000003c
 8005b68:	0800d35c 	.word	0x0800d35c
 8005b6c:	0800d37c 	.word	0x0800d37c
 8005b70:	0800d39c 	.word	0x0800d39c
 8005b74:	66666666 	.word	0x66666666
 8005b78:	3fee6666 	.word	0x3fee6666
 8005b7c:	cccccccd 	.word	0xcccccccd
 8005b80:	3ff0cccc 	.word	0x3ff0cccc

08005b84 <touch_init>:

void touch_init(void)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	af00      	add	r7, sp, #0
	TP_Read_XY(&tp_dev.x[0],&tp_dev.y[0]);
 8005b88:	4904      	ldr	r1, [pc, #16]	; (8005b9c <touch_init+0x18>)
 8005b8a:	4805      	ldr	r0, [pc, #20]	; (8005ba0 <touch_init+0x1c>)
 8005b8c:	f7ff fa84 	bl	8005098 <TP_Read_XY>
	at24c_init();
 8005b90:	f7fb fa94 	bl	80010bc <at24c_init>
	TP_Get_Adjdata();
 8005b94:	f7ff fc02 	bl	800539c <TP_Get_Adjdata>
}
 8005b98:	bf00      	nop
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	20000052 	.word	0x20000052
 8005ba0:	20000048 	.word	0x20000048

08005ba4 <touch_Scan>:

void touch_Scan(){
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	af00      	add	r7, sp, #0
	  tp_dev.scan(0);
 8005ba8:	4b02      	ldr	r3, [pc, #8]	; (8005bb4 <touch_Scan+0x10>)
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	2000      	movs	r0, #0
 8005bae:	4798      	blx	r3
}
 8005bb0:	bf00      	nop
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	2000003c 	.word	0x2000003c

08005bb8 <touch_IsTouched>:

uint8_t touch_IsTouched(){
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(T_PEN_GPIO_Port, T_PEN_Pin) == 0;
 8005bbc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005bc0:	4805      	ldr	r0, [pc, #20]	; (8005bd8 <touch_IsTouched+0x20>)
 8005bc2:	f001 fb8f 	bl	80072e4 <HAL_GPIO_ReadPin>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	bf0c      	ite	eq
 8005bcc:	2301      	moveq	r3, #1
 8005bce:	2300      	movne	r3, #0
 8005bd0:	b2db      	uxtb	r3, r3
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	bd80      	pop	{r7, pc}
 8005bd6:	bf00      	nop
 8005bd8:	40020800 	.word	0x40020800

08005bdc <touch_GetX>:

uint16_t touch_GetX(){
 8005bdc:	b480      	push	{r7}
 8005bde:	af00      	add	r7, sp, #0
	return tp_dev.x[0];
 8005be0:	4b03      	ldr	r3, [pc, #12]	; (8005bf0 <touch_GetX+0x14>)
 8005be2:	899b      	ldrh	r3, [r3, #12]
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	2000003c 	.word	0x2000003c

08005bf4 <touch_GetY>:

uint16_t touch_GetY(){
 8005bf4:	b480      	push	{r7}
 8005bf6:	af00      	add	r7, sp, #0
	return tp_dev.y[0];
 8005bf8:	4b03      	ldr	r3, [pc, #12]	; (8005c08 <touch_GetY+0x14>)
 8005bfa:	8adb      	ldrh	r3, [r3, #22]
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr
 8005c06:	bf00      	nop
 8005c08:	2000003c 	.word	0x2000003c

08005c0c <isButtonStart>:
 *      Author: Admin
 */

#include "touch_screen.h"

uint8_t isButtonStart(){
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	af00      	add	r7, sp, #0
	if(!touch_IsTouched()) return 0;
 8005c10:	f7ff ffd2 	bl	8005bb8 <touch_IsTouched>
 8005c14:	4603      	mov	r3, r0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d101      	bne.n	8005c1e <isButtonStart+0x12>
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	e018      	b.n	8005c50 <isButtonStart+0x44>
	return touch_GetX() > 50 && touch_GetX() < 190 && touch_GetY() > 250 && touch_GetY() < 350;
 8005c1e:	f7ff ffdd 	bl	8005bdc <touch_GetX>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b32      	cmp	r3, #50	; 0x32
 8005c26:	d911      	bls.n	8005c4c <isButtonStart+0x40>
 8005c28:	f7ff ffd8 	bl	8005bdc <touch_GetX>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2bbd      	cmp	r3, #189	; 0xbd
 8005c30:	d80c      	bhi.n	8005c4c <isButtonStart+0x40>
 8005c32:	f7ff ffdf 	bl	8005bf4 <touch_GetY>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2bfa      	cmp	r3, #250	; 0xfa
 8005c3a:	d907      	bls.n	8005c4c <isButtonStart+0x40>
 8005c3c:	f7ff ffda 	bl	8005bf4 <touch_GetY>
 8005c40:	4603      	mov	r3, r0
 8005c42:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8005c46:	d201      	bcs.n	8005c4c <isButtonStart+0x40>
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e000      	b.n	8005c4e <isButtonStart+0x42>
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	b2db      	uxtb	r3, r3
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <isButtonUp>:
uint8_t isButtonUp(){
 8005c54:	b580      	push	{r7, lr}
 8005c56:	af00      	add	r7, sp, #0
	if(!touch_IsTouched()) return 0;
 8005c58:	f7ff ffae 	bl	8005bb8 <touch_IsTouched>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d101      	bne.n	8005c66 <isButtonUp+0x12>
 8005c62:	2300      	movs	r3, #0
 8005c64:	e017      	b.n	8005c96 <isButtonUp+0x42>
	return touch_GetX() > 90 && touch_GetX() < 150 && touch_GetY() > 210 && touch_GetY() < 250;
 8005c66:	f7ff ffb9 	bl	8005bdc <touch_GetX>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b5a      	cmp	r3, #90	; 0x5a
 8005c6e:	d910      	bls.n	8005c92 <isButtonUp+0x3e>
 8005c70:	f7ff ffb4 	bl	8005bdc <touch_GetX>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b95      	cmp	r3, #149	; 0x95
 8005c78:	d80b      	bhi.n	8005c92 <isButtonUp+0x3e>
 8005c7a:	f7ff ffbb 	bl	8005bf4 <touch_GetY>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	2bd2      	cmp	r3, #210	; 0xd2
 8005c82:	d906      	bls.n	8005c92 <isButtonUp+0x3e>
 8005c84:	f7ff ffb6 	bl	8005bf4 <touch_GetY>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2bf9      	cmp	r3, #249	; 0xf9
 8005c8c:	d801      	bhi.n	8005c92 <isButtonUp+0x3e>
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e000      	b.n	8005c94 <isButtonUp+0x40>
 8005c92:	2300      	movs	r3, #0
 8005c94:	b2db      	uxtb	r3, r3
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	bd80      	pop	{r7, pc}

08005c9a <isButtonDown>:
uint8_t isButtonDown(){
 8005c9a:	b580      	push	{r7, lr}
 8005c9c:	af00      	add	r7, sp, #0
	if(!touch_IsTouched()) return 0;
 8005c9e:	f7ff ff8b 	bl	8005bb8 <touch_IsTouched>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d101      	bne.n	8005cac <isButtonDown+0x12>
 8005ca8:	2300      	movs	r3, #0
 8005caa:	e019      	b.n	8005ce0 <isButtonDown+0x46>
	return touch_GetX() > 90 && touch_GetX() < 150 && touch_GetY() > 260 && touch_GetY() < 300;
 8005cac:	f7ff ff96 	bl	8005bdc <touch_GetX>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b5a      	cmp	r3, #90	; 0x5a
 8005cb4:	d912      	bls.n	8005cdc <isButtonDown+0x42>
 8005cb6:	f7ff ff91 	bl	8005bdc <touch_GetX>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	2b95      	cmp	r3, #149	; 0x95
 8005cbe:	d80d      	bhi.n	8005cdc <isButtonDown+0x42>
 8005cc0:	f7ff ff98 	bl	8005bf4 <touch_GetY>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cca:	d907      	bls.n	8005cdc <isButtonDown+0x42>
 8005ccc:	f7ff ff92 	bl	8005bf4 <touch_GetY>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8005cd6:	d201      	bcs.n	8005cdc <isButtonDown+0x42>
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e000      	b.n	8005cde <isButtonDown+0x44>
 8005cdc:	2300      	movs	r3, #0
 8005cde:	b2db      	uxtb	r3, r3
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <isButtonLeft>:
uint8_t isButtonLeft(){
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	af00      	add	r7, sp, #0
	if(!touch_IsTouched()) return 0;
 8005ce8:	f7ff ff66 	bl	8005bb8 <touch_IsTouched>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d101      	bne.n	8005cf6 <isButtonLeft+0x12>
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	e019      	b.n	8005d2a <isButtonLeft+0x46>
	return touch_GetX() > 20 && touch_GetX() < 80 && touch_GetY() > 260 && touch_GetY() < 300;
 8005cf6:	f7ff ff71 	bl	8005bdc <touch_GetX>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b14      	cmp	r3, #20
 8005cfe:	d912      	bls.n	8005d26 <isButtonLeft+0x42>
 8005d00:	f7ff ff6c 	bl	8005bdc <touch_GetX>
 8005d04:	4603      	mov	r3, r0
 8005d06:	2b4f      	cmp	r3, #79	; 0x4f
 8005d08:	d80d      	bhi.n	8005d26 <isButtonLeft+0x42>
 8005d0a:	f7ff ff73 	bl	8005bf4 <touch_GetY>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d14:	d907      	bls.n	8005d26 <isButtonLeft+0x42>
 8005d16:	f7ff ff6d 	bl	8005bf4 <touch_GetY>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8005d20:	d201      	bcs.n	8005d26 <isButtonLeft+0x42>
 8005d22:	2301      	movs	r3, #1
 8005d24:	e000      	b.n	8005d28 <isButtonLeft+0x44>
 8005d26:	2300      	movs	r3, #0
 8005d28:	b2db      	uxtb	r3, r3
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	bd80      	pop	{r7, pc}

08005d2e <isButtonRight>:
uint8_t isButtonRight(){
 8005d2e:	b580      	push	{r7, lr}
 8005d30:	af00      	add	r7, sp, #0
	if(!touch_IsTouched()) return 0;
 8005d32:	f7ff ff41 	bl	8005bb8 <touch_IsTouched>
 8005d36:	4603      	mov	r3, r0
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d101      	bne.n	8005d40 <isButtonRight+0x12>
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	e019      	b.n	8005d74 <isButtonRight+0x46>
	return touch_GetX() > 160 && touch_GetX() < 220 && touch_GetY() > 260 && touch_GetY() < 300;
 8005d40:	f7ff ff4c 	bl	8005bdc <touch_GetX>
 8005d44:	4603      	mov	r3, r0
 8005d46:	2ba0      	cmp	r3, #160	; 0xa0
 8005d48:	d912      	bls.n	8005d70 <isButtonRight+0x42>
 8005d4a:	f7ff ff47 	bl	8005bdc <touch_GetX>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	2bdb      	cmp	r3, #219	; 0xdb
 8005d52:	d80d      	bhi.n	8005d70 <isButtonRight+0x42>
 8005d54:	f7ff ff4e 	bl	8005bf4 <touch_GetY>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d5e:	d907      	bls.n	8005d70 <isButtonRight+0x42>
 8005d60:	f7ff ff48 	bl	8005bf4 <touch_GetY>
 8005d64:	4603      	mov	r3, r0
 8005d66:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8005d6a:	d201      	bcs.n	8005d70 <isButtonRight+0x42>
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e000      	b.n	8005d72 <isButtonRight+0x44>
 8005d70:	2300      	movs	r3, #0
 8005d72:	b2db      	uxtb	r3, r3
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <isButtonRestart>:
uint8_t isButtonRestart(){
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	af00      	add	r7, sp, #0
	if(!touch_IsTouched()) return 0;
 8005d7c:	f7ff ff1c 	bl	8005bb8 <touch_IsTouched>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d101      	bne.n	8005d8a <isButtonRestart+0x12>
 8005d86:	2300      	movs	r3, #0
 8005d88:	e018      	b.n	8005dbc <isButtonRestart+0x44>
	return touch_GetX() > 50 && touch_GetX() < 190 && touch_GetY() > 250 && touch_GetY() < 350;
 8005d8a:	f7ff ff27 	bl	8005bdc <touch_GetX>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	2b32      	cmp	r3, #50	; 0x32
 8005d92:	d911      	bls.n	8005db8 <isButtonRestart+0x40>
 8005d94:	f7ff ff22 	bl	8005bdc <touch_GetX>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2bbd      	cmp	r3, #189	; 0xbd
 8005d9c:	d80c      	bhi.n	8005db8 <isButtonRestart+0x40>
 8005d9e:	f7ff ff29 	bl	8005bf4 <touch_GetY>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2bfa      	cmp	r3, #250	; 0xfa
 8005da6:	d907      	bls.n	8005db8 <isButtonRestart+0x40>
 8005da8:	f7ff ff24 	bl	8005bf4 <touch_GetY>
 8005dac:	4603      	mov	r3, r0
 8005dae:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8005db2:	d201      	bcs.n	8005db8 <isButtonRestart+0x40>
 8005db4:	2301      	movs	r3, #1
 8005db6:	e000      	b.n	8005dba <isButtonRestart+0x42>
 8005db8:	2300      	movs	r3, #0
 8005dba:	b2db      	uxtb	r3, r3
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <isExit>:

uint8_t isExit(){
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	af00      	add	r7, sp, #0
	if(!touch_IsTouched()) return 0;
 8005dc4:	f7ff fef8 	bl	8005bb8 <touch_IsTouched>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d101      	bne.n	8005dd2 <isExit+0x12>
 8005dce:	2300      	movs	r3, #0
 8005dd0:	e017      	b.n	8005e02 <isExit+0x42>
	return touch_GetX() > 170 && touch_GetX() < 240 && touch_GetY() > 200 && touch_GetY() < 255;
 8005dd2:	f7ff ff03 	bl	8005bdc <touch_GetX>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	2baa      	cmp	r3, #170	; 0xaa
 8005dda:	d910      	bls.n	8005dfe <isExit+0x3e>
 8005ddc:	f7ff fefe 	bl	8005bdc <touch_GetX>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2bef      	cmp	r3, #239	; 0xef
 8005de4:	d80b      	bhi.n	8005dfe <isExit+0x3e>
 8005de6:	f7ff ff05 	bl	8005bf4 <touch_GetY>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2bc8      	cmp	r3, #200	; 0xc8
 8005dee:	d906      	bls.n	8005dfe <isExit+0x3e>
 8005df0:	f7ff ff00 	bl	8005bf4 <touch_GetY>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2bfe      	cmp	r3, #254	; 0xfe
 8005df8:	d801      	bhi.n	8005dfe <isExit+0x3e>
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e000      	b.n	8005e00 <isExit+0x40>
 8005dfe:	2300      	movs	r3, #0
 8005e00:	b2db      	uxtb	r3, r3
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	bd80      	pop	{r7, pc}
	...

08005e08 <uart_init_esp>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void uart_init_esp(){// khoi tao uart gui den wifi
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &receive_buffer2, 1);
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	4903      	ldr	r1, [pc, #12]	; (8005e1c <uart_init_esp+0x14>)
 8005e10:	4803      	ldr	r0, [pc, #12]	; (8005e20 <uart_init_esp+0x18>)
 8005e12:	f004 fe3c 	bl	800aa8e <HAL_UART_Receive_IT>
}
 8005e16:	bf00      	nop
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	200009b5 	.word	0x200009b5
 8005e20:	20000e40 	.word	0x20000e40

08005e24 <HAL_UART_RxCpltCallback>:
        }
        num %= mypow(10, i-1);
    }
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a11      	ldr	r2, [pc, #68]	; (8005e78 <HAL_UART_RxCpltCallback+0x54>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d11c      	bne.n	8005e70 <HAL_UART_RxCpltCallback+0x4c>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 8005e36:	230a      	movs	r3, #10
 8005e38:	2201      	movs	r2, #1
 8005e3a:	4910      	ldr	r1, [pc, #64]	; (8005e7c <HAL_UART_RxCpltCallback+0x58>)
 8005e3c:	4810      	ldr	r0, [pc, #64]	; (8005e80 <HAL_UART_RxCpltCallback+0x5c>)
 8005e3e:	f004 fd94 	bl	800a96a <HAL_UART_Transmit>

		// turn on the receice interrupt
		rxBuffer[rxHead] = receive_buffer1;
 8005e42:	4b10      	ldr	r3, [pc, #64]	; (8005e84 <HAL_UART_RxCpltCallback+0x60>)
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	461a      	mov	r2, r3
 8005e48:	4b0c      	ldr	r3, [pc, #48]	; (8005e7c <HAL_UART_RxCpltCallback+0x58>)
 8005e4a:	7819      	ldrb	r1, [r3, #0]
 8005e4c:	4b0e      	ldr	r3, [pc, #56]	; (8005e88 <HAL_UART_RxCpltCallback+0x64>)
 8005e4e:	5499      	strb	r1, [r3, r2]
		rxHead = (rxHead + 1)%BUFFER_SIZE;
 8005e50:	4b0c      	ldr	r3, [pc, #48]	; (8005e84 <HAL_UART_RxCpltCallback+0x60>)
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	3301      	adds	r3, #1
 8005e56:	425a      	negs	r2, r3
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	b2d2      	uxtb	r2, r2
 8005e5c:	bf58      	it	pl
 8005e5e:	4253      	negpl	r3, r2
 8005e60:	b2da      	uxtb	r2, r3
 8005e62:	4b08      	ldr	r3, [pc, #32]	; (8005e84 <HAL_UART_RxCpltCallback+0x60>)
 8005e64:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8005e66:	2201      	movs	r2, #1
 8005e68:	4904      	ldr	r1, [pc, #16]	; (8005e7c <HAL_UART_RxCpltCallback+0x58>)
 8005e6a:	4805      	ldr	r0, [pc, #20]	; (8005e80 <HAL_UART_RxCpltCallback+0x5c>)
 8005e6c:	f004 fe0f 	bl	800aa8e <HAL_UART_Receive_IT>
	}
}
 8005e70:	bf00      	nop
 8005e72:	3708      	adds	r7, #8
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}
 8005e78:	40011000 	.word	0x40011000
 8005e7c:	200009b4 	.word	0x200009b4
 8005e80:	20000dfc 	.word	0x20000dfc
 8005e84:	200009b6 	.word	0x200009b6
 8005e88:	20000cfc 	.word	0x20000cfc

08005e8c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005e90:	4b11      	ldr	r3, [pc, #68]	; (8005ed8 <MX_USART1_UART_Init+0x4c>)
 8005e92:	4a12      	ldr	r2, [pc, #72]	; (8005edc <MX_USART1_UART_Init+0x50>)
 8005e94:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005e96:	4b10      	ldr	r3, [pc, #64]	; (8005ed8 <MX_USART1_UART_Init+0x4c>)
 8005e98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005e9c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005e9e:	4b0e      	ldr	r3, [pc, #56]	; (8005ed8 <MX_USART1_UART_Init+0x4c>)
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005ea4:	4b0c      	ldr	r3, [pc, #48]	; (8005ed8 <MX_USART1_UART_Init+0x4c>)
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005eaa:	4b0b      	ldr	r3, [pc, #44]	; (8005ed8 <MX_USART1_UART_Init+0x4c>)
 8005eac:	2200      	movs	r2, #0
 8005eae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005eb0:	4b09      	ldr	r3, [pc, #36]	; (8005ed8 <MX_USART1_UART_Init+0x4c>)
 8005eb2:	220c      	movs	r2, #12
 8005eb4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005eb6:	4b08      	ldr	r3, [pc, #32]	; (8005ed8 <MX_USART1_UART_Init+0x4c>)
 8005eb8:	2200      	movs	r2, #0
 8005eba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ebc:	4b06      	ldr	r3, [pc, #24]	; (8005ed8 <MX_USART1_UART_Init+0x4c>)
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005ec2:	4805      	ldr	r0, [pc, #20]	; (8005ed8 <MX_USART1_UART_Init+0x4c>)
 8005ec4:	f004 fd04 	bl	800a8d0 <HAL_UART_Init>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d001      	beq.n	8005ed2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005ece:	f7fd fa95 	bl	80033fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005ed2:	bf00      	nop
 8005ed4:	bd80      	pop	{r7, pc}
 8005ed6:	bf00      	nop
 8005ed8:	20000dfc 	.word	0x20000dfc
 8005edc:	40011000 	.word	0x40011000

08005ee0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005ee4:	4b11      	ldr	r3, [pc, #68]	; (8005f2c <MX_USART2_UART_Init+0x4c>)
 8005ee6:	4a12      	ldr	r2, [pc, #72]	; (8005f30 <MX_USART2_UART_Init+0x50>)
 8005ee8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005eea:	4b10      	ldr	r3, [pc, #64]	; (8005f2c <MX_USART2_UART_Init+0x4c>)
 8005eec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005ef0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005ef2:	4b0e      	ldr	r3, [pc, #56]	; (8005f2c <MX_USART2_UART_Init+0x4c>)
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005ef8:	4b0c      	ldr	r3, [pc, #48]	; (8005f2c <MX_USART2_UART_Init+0x4c>)
 8005efa:	2200      	movs	r2, #0
 8005efc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005efe:	4b0b      	ldr	r3, [pc, #44]	; (8005f2c <MX_USART2_UART_Init+0x4c>)
 8005f00:	2200      	movs	r2, #0
 8005f02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005f04:	4b09      	ldr	r3, [pc, #36]	; (8005f2c <MX_USART2_UART_Init+0x4c>)
 8005f06:	220c      	movs	r2, #12
 8005f08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f0a:	4b08      	ldr	r3, [pc, #32]	; (8005f2c <MX_USART2_UART_Init+0x4c>)
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f10:	4b06      	ldr	r3, [pc, #24]	; (8005f2c <MX_USART2_UART_Init+0x4c>)
 8005f12:	2200      	movs	r2, #0
 8005f14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005f16:	4805      	ldr	r0, [pc, #20]	; (8005f2c <MX_USART2_UART_Init+0x4c>)
 8005f18:	f004 fcda 	bl	800a8d0 <HAL_UART_Init>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d001      	beq.n	8005f26 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005f22:	f7fd fa6b 	bl	80033fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005f26:	bf00      	nop
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	bf00      	nop
 8005f2c:	20000e40 	.word	0x20000e40
 8005f30:	40004400 	.word	0x40004400

08005f34 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b08c      	sub	sp, #48	; 0x30
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f3c:	f107 031c 	add.w	r3, r7, #28
 8005f40:	2200      	movs	r2, #0
 8005f42:	601a      	str	r2, [r3, #0]
 8005f44:	605a      	str	r2, [r3, #4]
 8005f46:	609a      	str	r2, [r3, #8]
 8005f48:	60da      	str	r2, [r3, #12]
 8005f4a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a3a      	ldr	r2, [pc, #232]	; (800603c <HAL_UART_MspInit+0x108>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d135      	bne.n	8005fc2 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005f56:	2300      	movs	r3, #0
 8005f58:	61bb      	str	r3, [r7, #24]
 8005f5a:	4b39      	ldr	r3, [pc, #228]	; (8006040 <HAL_UART_MspInit+0x10c>)
 8005f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f5e:	4a38      	ldr	r2, [pc, #224]	; (8006040 <HAL_UART_MspInit+0x10c>)
 8005f60:	f043 0310 	orr.w	r3, r3, #16
 8005f64:	6453      	str	r3, [r2, #68]	; 0x44
 8005f66:	4b36      	ldr	r3, [pc, #216]	; (8006040 <HAL_UART_MspInit+0x10c>)
 8005f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f6a:	f003 0310 	and.w	r3, r3, #16
 8005f6e:	61bb      	str	r3, [r7, #24]
 8005f70:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f72:	2300      	movs	r3, #0
 8005f74:	617b      	str	r3, [r7, #20]
 8005f76:	4b32      	ldr	r3, [pc, #200]	; (8006040 <HAL_UART_MspInit+0x10c>)
 8005f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f7a:	4a31      	ldr	r2, [pc, #196]	; (8006040 <HAL_UART_MspInit+0x10c>)
 8005f7c:	f043 0301 	orr.w	r3, r3, #1
 8005f80:	6313      	str	r3, [r2, #48]	; 0x30
 8005f82:	4b2f      	ldr	r3, [pc, #188]	; (8006040 <HAL_UART_MspInit+0x10c>)
 8005f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f86:	f003 0301 	and.w	r3, r3, #1
 8005f8a:	617b      	str	r3, [r7, #20]
 8005f8c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005f8e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005f92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f94:	2302      	movs	r3, #2
 8005f96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f9c:	2303      	movs	r3, #3
 8005f9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005fa0:	2307      	movs	r3, #7
 8005fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fa4:	f107 031c 	add.w	r3, r7, #28
 8005fa8:	4619      	mov	r1, r3
 8005faa:	4826      	ldr	r0, [pc, #152]	; (8006044 <HAL_UART_MspInit+0x110>)
 8005fac:	f000 fffe 	bl	8006fac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	2100      	movs	r1, #0
 8005fb4:	2025      	movs	r0, #37	; 0x25
 8005fb6:	f000 fc46 	bl	8006846 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005fba:	2025      	movs	r0, #37	; 0x25
 8005fbc:	f000 fc5f 	bl	800687e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005fc0:	e038      	b.n	8006034 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a20      	ldr	r2, [pc, #128]	; (8006048 <HAL_UART_MspInit+0x114>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d133      	bne.n	8006034 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005fcc:	2300      	movs	r3, #0
 8005fce:	613b      	str	r3, [r7, #16]
 8005fd0:	4b1b      	ldr	r3, [pc, #108]	; (8006040 <HAL_UART_MspInit+0x10c>)
 8005fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd4:	4a1a      	ldr	r2, [pc, #104]	; (8006040 <HAL_UART_MspInit+0x10c>)
 8005fd6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fda:	6413      	str	r3, [r2, #64]	; 0x40
 8005fdc:	4b18      	ldr	r3, [pc, #96]	; (8006040 <HAL_UART_MspInit+0x10c>)
 8005fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fe0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fe4:	613b      	str	r3, [r7, #16]
 8005fe6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fe8:	2300      	movs	r3, #0
 8005fea:	60fb      	str	r3, [r7, #12]
 8005fec:	4b14      	ldr	r3, [pc, #80]	; (8006040 <HAL_UART_MspInit+0x10c>)
 8005fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ff0:	4a13      	ldr	r2, [pc, #76]	; (8006040 <HAL_UART_MspInit+0x10c>)
 8005ff2:	f043 0301 	orr.w	r3, r3, #1
 8005ff6:	6313      	str	r3, [r2, #48]	; 0x30
 8005ff8:	4b11      	ldr	r3, [pc, #68]	; (8006040 <HAL_UART_MspInit+0x10c>)
 8005ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ffc:	f003 0301 	and.w	r3, r3, #1
 8006000:	60fb      	str	r3, [r7, #12]
 8006002:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006004:	230c      	movs	r3, #12
 8006006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006008:	2302      	movs	r3, #2
 800600a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800600c:	2300      	movs	r3, #0
 800600e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006010:	2303      	movs	r3, #3
 8006012:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006014:	2307      	movs	r3, #7
 8006016:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006018:	f107 031c 	add.w	r3, r7, #28
 800601c:	4619      	mov	r1, r3
 800601e:	4809      	ldr	r0, [pc, #36]	; (8006044 <HAL_UART_MspInit+0x110>)
 8006020:	f000 ffc4 	bl	8006fac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006024:	2200      	movs	r2, #0
 8006026:	2100      	movs	r1, #0
 8006028:	2026      	movs	r0, #38	; 0x26
 800602a:	f000 fc0c 	bl	8006846 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800602e:	2026      	movs	r0, #38	; 0x26
 8006030:	f000 fc25 	bl	800687e <HAL_NVIC_EnableIRQ>
}
 8006034:	bf00      	nop
 8006036:	3730      	adds	r7, #48	; 0x30
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}
 800603c:	40011000 	.word	0x40011000
 8006040:	40023800 	.word	0x40023800
 8006044:	40020000 	.word	0x40020000
 8006048:	40004400 	.word	0x40004400

0800604c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800604c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006084 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006050:	480d      	ldr	r0, [pc, #52]	; (8006088 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006052:	490e      	ldr	r1, [pc, #56]	; (800608c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006054:	4a0e      	ldr	r2, [pc, #56]	; (8006090 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006056:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006058:	e002      	b.n	8006060 <LoopCopyDataInit>

0800605a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800605a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800605c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800605e:	3304      	adds	r3, #4

08006060 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006060:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006062:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006064:	d3f9      	bcc.n	800605a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006066:	4a0b      	ldr	r2, [pc, #44]	; (8006094 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006068:	4c0b      	ldr	r4, [pc, #44]	; (8006098 <LoopFillZerobss+0x26>)
  movs r3, #0
 800606a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800606c:	e001      	b.n	8006072 <LoopFillZerobss>

0800606e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800606e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006070:	3204      	adds	r2, #4

08006072 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006072:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006074:	d3fb      	bcc.n	800606e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006076:	f7fe fd59 	bl	8004b2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800607a:	f005 fcc7 	bl	800ba0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800607e:	f7fd f8e9 	bl	8003254 <main>
  bx  lr    
 8006082:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006084:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006088:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800608c:	200000e4 	.word	0x200000e4
  ldr r2, =_sidata
 8006090:	080104b0 	.word	0x080104b0
  ldr r2, =_sbss
 8006094:	200000e4 	.word	0x200000e4
  ldr r4, =_ebss
 8006098:	20000e98 	.word	0x20000e98

0800609c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800609c:	e7fe      	b.n	800609c <ADC_IRQHandler>
	...

080060a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80060a4:	4b0e      	ldr	r3, [pc, #56]	; (80060e0 <HAL_Init+0x40>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a0d      	ldr	r2, [pc, #52]	; (80060e0 <HAL_Init+0x40>)
 80060aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80060ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80060b0:	4b0b      	ldr	r3, [pc, #44]	; (80060e0 <HAL_Init+0x40>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a0a      	ldr	r2, [pc, #40]	; (80060e0 <HAL_Init+0x40>)
 80060b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80060ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80060bc:	4b08      	ldr	r3, [pc, #32]	; (80060e0 <HAL_Init+0x40>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a07      	ldr	r2, [pc, #28]	; (80060e0 <HAL_Init+0x40>)
 80060c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80060c8:	2003      	movs	r0, #3
 80060ca:	f000 fbb1 	bl	8006830 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80060ce:	200f      	movs	r0, #15
 80060d0:	f000 f808 	bl	80060e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80060d4:	f7fe fbea 	bl	80048ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	40023c00 	.word	0x40023c00

080060e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80060ec:	4b12      	ldr	r3, [pc, #72]	; (8006138 <HAL_InitTick+0x54>)
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	4b12      	ldr	r3, [pc, #72]	; (800613c <HAL_InitTick+0x58>)
 80060f2:	781b      	ldrb	r3, [r3, #0]
 80060f4:	4619      	mov	r1, r3
 80060f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80060fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80060fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006102:	4618      	mov	r0, r3
 8006104:	f000 fbc9 	bl	800689a <HAL_SYSTICK_Config>
 8006108:	4603      	mov	r3, r0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d001      	beq.n	8006112 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	e00e      	b.n	8006130 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2b0f      	cmp	r3, #15
 8006116:	d80a      	bhi.n	800612e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006118:	2200      	movs	r2, #0
 800611a:	6879      	ldr	r1, [r7, #4]
 800611c:	f04f 30ff 	mov.w	r0, #4294967295
 8006120:	f000 fb91 	bl	8006846 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006124:	4a06      	ldr	r2, [pc, #24]	; (8006140 <HAL_InitTick+0x5c>)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800612a:	2300      	movs	r3, #0
 800612c:	e000      	b.n	8006130 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
}
 8006130:	4618      	mov	r0, r3
 8006132:	3708      	adds	r7, #8
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}
 8006138:	20000038 	.word	0x20000038
 800613c:	20000078 	.word	0x20000078
 8006140:	20000074 	.word	0x20000074

08006144 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006144:	b480      	push	{r7}
 8006146:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006148:	4b06      	ldr	r3, [pc, #24]	; (8006164 <HAL_IncTick+0x20>)
 800614a:	781b      	ldrb	r3, [r3, #0]
 800614c:	461a      	mov	r2, r3
 800614e:	4b06      	ldr	r3, [pc, #24]	; (8006168 <HAL_IncTick+0x24>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4413      	add	r3, r2
 8006154:	4a04      	ldr	r2, [pc, #16]	; (8006168 <HAL_IncTick+0x24>)
 8006156:	6013      	str	r3, [r2, #0]
}
 8006158:	bf00      	nop
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop
 8006164:	20000078 	.word	0x20000078
 8006168:	20000e84 	.word	0x20000e84

0800616c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800616c:	b480      	push	{r7}
 800616e:	af00      	add	r7, sp, #0
  return uwTick;
 8006170:	4b03      	ldr	r3, [pc, #12]	; (8006180 <HAL_GetTick+0x14>)
 8006172:	681b      	ldr	r3, [r3, #0]
}
 8006174:	4618      	mov	r0, r3
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop
 8006180:	20000e84 	.word	0x20000e84

08006184 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800618c:	f7ff ffee 	bl	800616c <HAL_GetTick>
 8006190:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800619c:	d005      	beq.n	80061aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800619e:	4b0a      	ldr	r3, [pc, #40]	; (80061c8 <HAL_Delay+0x44>)
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	461a      	mov	r2, r3
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	4413      	add	r3, r2
 80061a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80061aa:	bf00      	nop
 80061ac:	f7ff ffde 	bl	800616c <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	68fa      	ldr	r2, [r7, #12]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d8f7      	bhi.n	80061ac <HAL_Delay+0x28>
  {
  }
}
 80061bc:	bf00      	nop
 80061be:	bf00      	nop
 80061c0:	3710      	adds	r7, #16
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}
 80061c6:	bf00      	nop
 80061c8:	20000078 	.word	0x20000078

080061cc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80061d4:	2300      	movs	r3, #0
 80061d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d101      	bne.n	80061e2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e033      	b.n	800624a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d109      	bne.n	80061fe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f7fa fed2 	bl	8000f94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2200      	movs	r2, #0
 80061f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006202:	f003 0310 	and.w	r3, r3, #16
 8006206:	2b00      	cmp	r3, #0
 8006208:	d118      	bne.n	800623c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800620e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006212:	f023 0302 	bic.w	r3, r3, #2
 8006216:	f043 0202 	orr.w	r2, r3, #2
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 f93a 	bl	8006498 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800622e:	f023 0303 	bic.w	r3, r3, #3
 8006232:	f043 0201 	orr.w	r2, r3, #1
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	641a      	str	r2, [r3, #64]	; 0x40
 800623a:	e001      	b.n	8006240 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006248:	7bfb      	ldrb	r3, [r7, #15]
}
 800624a:	4618      	mov	r0, r3
 800624c:	3710      	adds	r7, #16
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
	...

08006254 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800625e:	2300      	movs	r3, #0
 8006260:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006268:	2b01      	cmp	r3, #1
 800626a:	d101      	bne.n	8006270 <HAL_ADC_ConfigChannel+0x1c>
 800626c:	2302      	movs	r3, #2
 800626e:	e105      	b.n	800647c <HAL_ADC_ConfigChannel+0x228>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2b09      	cmp	r3, #9
 800627e:	d925      	bls.n	80062cc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68d9      	ldr	r1, [r3, #12]
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	b29b      	uxth	r3, r3
 800628c:	461a      	mov	r2, r3
 800628e:	4613      	mov	r3, r2
 8006290:	005b      	lsls	r3, r3, #1
 8006292:	4413      	add	r3, r2
 8006294:	3b1e      	subs	r3, #30
 8006296:	2207      	movs	r2, #7
 8006298:	fa02 f303 	lsl.w	r3, r2, r3
 800629c:	43da      	mvns	r2, r3
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	400a      	ands	r2, r1
 80062a4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68d9      	ldr	r1, [r3, #12]
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	689a      	ldr	r2, [r3, #8]
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	4618      	mov	r0, r3
 80062b8:	4603      	mov	r3, r0
 80062ba:	005b      	lsls	r3, r3, #1
 80062bc:	4403      	add	r3, r0
 80062be:	3b1e      	subs	r3, #30
 80062c0:	409a      	lsls	r2, r3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	430a      	orrs	r2, r1
 80062c8:	60da      	str	r2, [r3, #12]
 80062ca:	e022      	b.n	8006312 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	6919      	ldr	r1, [r3, #16]
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	461a      	mov	r2, r3
 80062da:	4613      	mov	r3, r2
 80062dc:	005b      	lsls	r3, r3, #1
 80062de:	4413      	add	r3, r2
 80062e0:	2207      	movs	r2, #7
 80062e2:	fa02 f303 	lsl.w	r3, r2, r3
 80062e6:	43da      	mvns	r2, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	400a      	ands	r2, r1
 80062ee:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	6919      	ldr	r1, [r3, #16]
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	689a      	ldr	r2, [r3, #8]
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	b29b      	uxth	r3, r3
 8006300:	4618      	mov	r0, r3
 8006302:	4603      	mov	r3, r0
 8006304:	005b      	lsls	r3, r3, #1
 8006306:	4403      	add	r3, r0
 8006308:	409a      	lsls	r2, r3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	430a      	orrs	r2, r1
 8006310:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	2b06      	cmp	r3, #6
 8006318:	d824      	bhi.n	8006364 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	685a      	ldr	r2, [r3, #4]
 8006324:	4613      	mov	r3, r2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	4413      	add	r3, r2
 800632a:	3b05      	subs	r3, #5
 800632c:	221f      	movs	r2, #31
 800632e:	fa02 f303 	lsl.w	r3, r2, r3
 8006332:	43da      	mvns	r2, r3
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	400a      	ands	r2, r1
 800633a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	b29b      	uxth	r3, r3
 8006348:	4618      	mov	r0, r3
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	685a      	ldr	r2, [r3, #4]
 800634e:	4613      	mov	r3, r2
 8006350:	009b      	lsls	r3, r3, #2
 8006352:	4413      	add	r3, r2
 8006354:	3b05      	subs	r3, #5
 8006356:	fa00 f203 	lsl.w	r2, r0, r3
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	430a      	orrs	r2, r1
 8006360:	635a      	str	r2, [r3, #52]	; 0x34
 8006362:	e04c      	b.n	80063fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	2b0c      	cmp	r3, #12
 800636a:	d824      	bhi.n	80063b6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	685a      	ldr	r2, [r3, #4]
 8006376:	4613      	mov	r3, r2
 8006378:	009b      	lsls	r3, r3, #2
 800637a:	4413      	add	r3, r2
 800637c:	3b23      	subs	r3, #35	; 0x23
 800637e:	221f      	movs	r2, #31
 8006380:	fa02 f303 	lsl.w	r3, r2, r3
 8006384:	43da      	mvns	r2, r3
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	400a      	ands	r2, r1
 800638c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	b29b      	uxth	r3, r3
 800639a:	4618      	mov	r0, r3
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	685a      	ldr	r2, [r3, #4]
 80063a0:	4613      	mov	r3, r2
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	4413      	add	r3, r2
 80063a6:	3b23      	subs	r3, #35	; 0x23
 80063a8:	fa00 f203 	lsl.w	r2, r0, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	430a      	orrs	r2, r1
 80063b2:	631a      	str	r2, [r3, #48]	; 0x30
 80063b4:	e023      	b.n	80063fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	685a      	ldr	r2, [r3, #4]
 80063c0:	4613      	mov	r3, r2
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	4413      	add	r3, r2
 80063c6:	3b41      	subs	r3, #65	; 0x41
 80063c8:	221f      	movs	r2, #31
 80063ca:	fa02 f303 	lsl.w	r3, r2, r3
 80063ce:	43da      	mvns	r2, r3
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	400a      	ands	r2, r1
 80063d6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	4618      	mov	r0, r3
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	4613      	mov	r3, r2
 80063ec:	009b      	lsls	r3, r3, #2
 80063ee:	4413      	add	r3, r2
 80063f0:	3b41      	subs	r3, #65	; 0x41
 80063f2:	fa00 f203 	lsl.w	r2, r0, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	430a      	orrs	r2, r1
 80063fc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80063fe:	4b22      	ldr	r3, [pc, #136]	; (8006488 <HAL_ADC_ConfigChannel+0x234>)
 8006400:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a21      	ldr	r2, [pc, #132]	; (800648c <HAL_ADC_ConfigChannel+0x238>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d109      	bne.n	8006420 <HAL_ADC_ConfigChannel+0x1cc>
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2b12      	cmp	r3, #18
 8006412:	d105      	bne.n	8006420 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a19      	ldr	r2, [pc, #100]	; (800648c <HAL_ADC_ConfigChannel+0x238>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d123      	bne.n	8006472 <HAL_ADC_ConfigChannel+0x21e>
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2b10      	cmp	r3, #16
 8006430:	d003      	beq.n	800643a <HAL_ADC_ConfigChannel+0x1e6>
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	2b11      	cmp	r3, #17
 8006438:	d11b      	bne.n	8006472 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2b10      	cmp	r3, #16
 800644c:	d111      	bne.n	8006472 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800644e:	4b10      	ldr	r3, [pc, #64]	; (8006490 <HAL_ADC_ConfigChannel+0x23c>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a10      	ldr	r2, [pc, #64]	; (8006494 <HAL_ADC_ConfigChannel+0x240>)
 8006454:	fba2 2303 	umull	r2, r3, r2, r3
 8006458:	0c9a      	lsrs	r2, r3, #18
 800645a:	4613      	mov	r3, r2
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	4413      	add	r3, r2
 8006460:	005b      	lsls	r3, r3, #1
 8006462:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006464:	e002      	b.n	800646c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	3b01      	subs	r3, #1
 800646a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d1f9      	bne.n	8006466 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800647a:	2300      	movs	r3, #0
}
 800647c:	4618      	mov	r0, r3
 800647e:	3714      	adds	r7, #20
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr
 8006488:	40012300 	.word	0x40012300
 800648c:	40012000 	.word	0x40012000
 8006490:	20000038 	.word	0x20000038
 8006494:	431bde83 	.word	0x431bde83

08006498 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80064a0:	4b79      	ldr	r3, [pc, #484]	; (8006688 <ADC_Init+0x1f0>)
 80064a2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	685a      	ldr	r2, [r3, #4]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	431a      	orrs	r2, r3
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	685a      	ldr	r2, [r3, #4]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80064cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	6859      	ldr	r1, [r3, #4]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	021a      	lsls	r2, r3, #8
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	430a      	orrs	r2, r1
 80064e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	685a      	ldr	r2, [r3, #4]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80064f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	6859      	ldr	r1, [r3, #4]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	689a      	ldr	r2, [r3, #8]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	430a      	orrs	r2, r1
 8006502:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	689a      	ldr	r2, [r3, #8]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006512:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	6899      	ldr	r1, [r3, #8]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	68da      	ldr	r2, [r3, #12]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	430a      	orrs	r2, r1
 8006524:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800652a:	4a58      	ldr	r2, [pc, #352]	; (800668c <ADC_Init+0x1f4>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d022      	beq.n	8006576 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	689a      	ldr	r2, [r3, #8]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800653e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	6899      	ldr	r1, [r3, #8]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	430a      	orrs	r2, r1
 8006550:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	689a      	ldr	r2, [r3, #8]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006560:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	6899      	ldr	r1, [r3, #8]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	430a      	orrs	r2, r1
 8006572:	609a      	str	r2, [r3, #8]
 8006574:	e00f      	b.n	8006596 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	689a      	ldr	r2, [r3, #8]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006584:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	689a      	ldr	r2, [r3, #8]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006594:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	689a      	ldr	r2, [r3, #8]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f022 0202 	bic.w	r2, r2, #2
 80065a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	6899      	ldr	r1, [r3, #8]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	7e1b      	ldrb	r3, [r3, #24]
 80065b0:	005a      	lsls	r2, r3, #1
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	430a      	orrs	r2, r1
 80065b8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d01b      	beq.n	80065fc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	685a      	ldr	r2, [r3, #4]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065d2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	685a      	ldr	r2, [r3, #4]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80065e2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	6859      	ldr	r1, [r3, #4]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ee:	3b01      	subs	r3, #1
 80065f0:	035a      	lsls	r2, r3, #13
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	430a      	orrs	r2, r1
 80065f8:	605a      	str	r2, [r3, #4]
 80065fa:	e007      	b.n	800660c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	685a      	ldr	r2, [r3, #4]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800660a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800661a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	69db      	ldr	r3, [r3, #28]
 8006626:	3b01      	subs	r3, #1
 8006628:	051a      	lsls	r2, r3, #20
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	430a      	orrs	r2, r1
 8006630:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	689a      	ldr	r2, [r3, #8]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006640:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	6899      	ldr	r1, [r3, #8]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800664e:	025a      	lsls	r2, r3, #9
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	430a      	orrs	r2, r1
 8006656:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	689a      	ldr	r2, [r3, #8]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006666:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6899      	ldr	r1, [r3, #8]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	695b      	ldr	r3, [r3, #20]
 8006672:	029a      	lsls	r2, r3, #10
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	430a      	orrs	r2, r1
 800667a:	609a      	str	r2, [r3, #8]
}
 800667c:	bf00      	nop
 800667e:	3714      	adds	r7, #20
 8006680:	46bd      	mov	sp, r7
 8006682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006686:	4770      	bx	lr
 8006688:	40012300 	.word	0x40012300
 800668c:	0f000001 	.word	0x0f000001

08006690 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006690:	b480      	push	{r7}
 8006692:	b085      	sub	sp, #20
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f003 0307 	and.w	r3, r3, #7
 800669e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80066a0:	4b0c      	ldr	r3, [pc, #48]	; (80066d4 <__NVIC_SetPriorityGrouping+0x44>)
 80066a2:	68db      	ldr	r3, [r3, #12]
 80066a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80066a6:	68ba      	ldr	r2, [r7, #8]
 80066a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80066ac:	4013      	ands	r3, r2
 80066ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80066b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80066bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80066c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80066c2:	4a04      	ldr	r2, [pc, #16]	; (80066d4 <__NVIC_SetPriorityGrouping+0x44>)
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	60d3      	str	r3, [r2, #12]
}
 80066c8:	bf00      	nop
 80066ca:	3714      	adds	r7, #20
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr
 80066d4:	e000ed00 	.word	0xe000ed00

080066d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80066d8:	b480      	push	{r7}
 80066da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80066dc:	4b04      	ldr	r3, [pc, #16]	; (80066f0 <__NVIC_GetPriorityGrouping+0x18>)
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	0a1b      	lsrs	r3, r3, #8
 80066e2:	f003 0307 	and.w	r3, r3, #7
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr
 80066f0:	e000ed00 	.word	0xe000ed00

080066f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	4603      	mov	r3, r0
 80066fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80066fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006702:	2b00      	cmp	r3, #0
 8006704:	db0b      	blt.n	800671e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006706:	79fb      	ldrb	r3, [r7, #7]
 8006708:	f003 021f 	and.w	r2, r3, #31
 800670c:	4907      	ldr	r1, [pc, #28]	; (800672c <__NVIC_EnableIRQ+0x38>)
 800670e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006712:	095b      	lsrs	r3, r3, #5
 8006714:	2001      	movs	r0, #1
 8006716:	fa00 f202 	lsl.w	r2, r0, r2
 800671a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800671e:	bf00      	nop
 8006720:	370c      	adds	r7, #12
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr
 800672a:	bf00      	nop
 800672c:	e000e100 	.word	0xe000e100

08006730 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
 8006736:	4603      	mov	r3, r0
 8006738:	6039      	str	r1, [r7, #0]
 800673a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800673c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006740:	2b00      	cmp	r3, #0
 8006742:	db0a      	blt.n	800675a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	b2da      	uxtb	r2, r3
 8006748:	490c      	ldr	r1, [pc, #48]	; (800677c <__NVIC_SetPriority+0x4c>)
 800674a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800674e:	0112      	lsls	r2, r2, #4
 8006750:	b2d2      	uxtb	r2, r2
 8006752:	440b      	add	r3, r1
 8006754:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006758:	e00a      	b.n	8006770 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	b2da      	uxtb	r2, r3
 800675e:	4908      	ldr	r1, [pc, #32]	; (8006780 <__NVIC_SetPriority+0x50>)
 8006760:	79fb      	ldrb	r3, [r7, #7]
 8006762:	f003 030f 	and.w	r3, r3, #15
 8006766:	3b04      	subs	r3, #4
 8006768:	0112      	lsls	r2, r2, #4
 800676a:	b2d2      	uxtb	r2, r2
 800676c:	440b      	add	r3, r1
 800676e:	761a      	strb	r2, [r3, #24]
}
 8006770:	bf00      	nop
 8006772:	370c      	adds	r7, #12
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr
 800677c:	e000e100 	.word	0xe000e100
 8006780:	e000ed00 	.word	0xe000ed00

08006784 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006784:	b480      	push	{r7}
 8006786:	b089      	sub	sp, #36	; 0x24
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f003 0307 	and.w	r3, r3, #7
 8006796:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	f1c3 0307 	rsb	r3, r3, #7
 800679e:	2b04      	cmp	r3, #4
 80067a0:	bf28      	it	cs
 80067a2:	2304      	movcs	r3, #4
 80067a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80067a6:	69fb      	ldr	r3, [r7, #28]
 80067a8:	3304      	adds	r3, #4
 80067aa:	2b06      	cmp	r3, #6
 80067ac:	d902      	bls.n	80067b4 <NVIC_EncodePriority+0x30>
 80067ae:	69fb      	ldr	r3, [r7, #28]
 80067b0:	3b03      	subs	r3, #3
 80067b2:	e000      	b.n	80067b6 <NVIC_EncodePriority+0x32>
 80067b4:	2300      	movs	r3, #0
 80067b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80067b8:	f04f 32ff 	mov.w	r2, #4294967295
 80067bc:	69bb      	ldr	r3, [r7, #24]
 80067be:	fa02 f303 	lsl.w	r3, r2, r3
 80067c2:	43da      	mvns	r2, r3
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	401a      	ands	r2, r3
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80067cc:	f04f 31ff 	mov.w	r1, #4294967295
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	fa01 f303 	lsl.w	r3, r1, r3
 80067d6:	43d9      	mvns	r1, r3
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80067dc:	4313      	orrs	r3, r2
         );
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3724      	adds	r7, #36	; 0x24
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr
	...

080067ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b082      	sub	sp, #8
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	3b01      	subs	r3, #1
 80067f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80067fc:	d301      	bcc.n	8006802 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80067fe:	2301      	movs	r3, #1
 8006800:	e00f      	b.n	8006822 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006802:	4a0a      	ldr	r2, [pc, #40]	; (800682c <SysTick_Config+0x40>)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	3b01      	subs	r3, #1
 8006808:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800680a:	210f      	movs	r1, #15
 800680c:	f04f 30ff 	mov.w	r0, #4294967295
 8006810:	f7ff ff8e 	bl	8006730 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006814:	4b05      	ldr	r3, [pc, #20]	; (800682c <SysTick_Config+0x40>)
 8006816:	2200      	movs	r2, #0
 8006818:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800681a:	4b04      	ldr	r3, [pc, #16]	; (800682c <SysTick_Config+0x40>)
 800681c:	2207      	movs	r2, #7
 800681e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3708      	adds	r7, #8
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}
 800682a:	bf00      	nop
 800682c:	e000e010 	.word	0xe000e010

08006830 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f7ff ff29 	bl	8006690 <__NVIC_SetPriorityGrouping>
}
 800683e:	bf00      	nop
 8006840:	3708      	adds	r7, #8
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}

08006846 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006846:	b580      	push	{r7, lr}
 8006848:	b086      	sub	sp, #24
 800684a:	af00      	add	r7, sp, #0
 800684c:	4603      	mov	r3, r0
 800684e:	60b9      	str	r1, [r7, #8]
 8006850:	607a      	str	r2, [r7, #4]
 8006852:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006854:	2300      	movs	r3, #0
 8006856:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006858:	f7ff ff3e 	bl	80066d8 <__NVIC_GetPriorityGrouping>
 800685c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	68b9      	ldr	r1, [r7, #8]
 8006862:	6978      	ldr	r0, [r7, #20]
 8006864:	f7ff ff8e 	bl	8006784 <NVIC_EncodePriority>
 8006868:	4602      	mov	r2, r0
 800686a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800686e:	4611      	mov	r1, r2
 8006870:	4618      	mov	r0, r3
 8006872:	f7ff ff5d 	bl	8006730 <__NVIC_SetPriority>
}
 8006876:	bf00      	nop
 8006878:	3718      	adds	r7, #24
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}

0800687e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800687e:	b580      	push	{r7, lr}
 8006880:	b082      	sub	sp, #8
 8006882:	af00      	add	r7, sp, #0
 8006884:	4603      	mov	r3, r0
 8006886:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800688c:	4618      	mov	r0, r3
 800688e:	f7ff ff31 	bl	80066f4 <__NVIC_EnableIRQ>
}
 8006892:	bf00      	nop
 8006894:	3708      	adds	r7, #8
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}

0800689a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800689a:	b580      	push	{r7, lr}
 800689c:	b082      	sub	sp, #8
 800689e:	af00      	add	r7, sp, #0
 80068a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f7ff ffa2 	bl	80067ec <SysTick_Config>
 80068a8:	4603      	mov	r3, r0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3708      	adds	r7, #8
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
	...

080068b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b086      	sub	sp, #24
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80068bc:	2300      	movs	r3, #0
 80068be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80068c0:	f7ff fc54 	bl	800616c <HAL_GetTick>
 80068c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d101      	bne.n	80068d0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e099      	b.n	8006a04 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2202      	movs	r2, #2
 80068d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2200      	movs	r2, #0
 80068dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f022 0201 	bic.w	r2, r2, #1
 80068ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80068f0:	e00f      	b.n	8006912 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80068f2:	f7ff fc3b 	bl	800616c <HAL_GetTick>
 80068f6:	4602      	mov	r2, r0
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	1ad3      	subs	r3, r2, r3
 80068fc:	2b05      	cmp	r3, #5
 80068fe:	d908      	bls.n	8006912 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2220      	movs	r2, #32
 8006904:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2203      	movs	r2, #3
 800690a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800690e:	2303      	movs	r3, #3
 8006910:	e078      	b.n	8006a04 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 0301 	and.w	r3, r3, #1
 800691c:	2b00      	cmp	r3, #0
 800691e:	d1e8      	bne.n	80068f2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006928:	697a      	ldr	r2, [r7, #20]
 800692a:	4b38      	ldr	r3, [pc, #224]	; (8006a0c <HAL_DMA_Init+0x158>)
 800692c:	4013      	ands	r3, r2
 800692e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	685a      	ldr	r2, [r3, #4]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800693e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	691b      	ldr	r3, [r3, #16]
 8006944:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800694a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	699b      	ldr	r3, [r3, #24]
 8006950:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006956:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6a1b      	ldr	r3, [r3, #32]
 800695c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	4313      	orrs	r3, r2
 8006962:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006968:	2b04      	cmp	r3, #4
 800696a:	d107      	bne.n	800697c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006974:	4313      	orrs	r3, r2
 8006976:	697a      	ldr	r2, [r7, #20]
 8006978:	4313      	orrs	r3, r2
 800697a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	697a      	ldr	r2, [r7, #20]
 8006982:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	695b      	ldr	r3, [r3, #20]
 800698a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	f023 0307 	bic.w	r3, r3, #7
 8006992:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006998:	697a      	ldr	r2, [r7, #20]
 800699a:	4313      	orrs	r3, r2
 800699c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a2:	2b04      	cmp	r3, #4
 80069a4:	d117      	bne.n	80069d6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069aa:	697a      	ldr	r2, [r7, #20]
 80069ac:	4313      	orrs	r3, r2
 80069ae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d00e      	beq.n	80069d6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f000 fa7b 	bl	8006eb4 <DMA_CheckFifoParam>
 80069be:	4603      	mov	r3, r0
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d008      	beq.n	80069d6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2240      	movs	r2, #64	; 0x40
 80069c8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2201      	movs	r2, #1
 80069ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80069d2:	2301      	movs	r3, #1
 80069d4:	e016      	b.n	8006a04 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	697a      	ldr	r2, [r7, #20]
 80069dc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 fa32 	bl	8006e48 <DMA_CalcBaseAndBitshift>
 80069e4:	4603      	mov	r3, r0
 80069e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069ec:	223f      	movs	r2, #63	; 0x3f
 80069ee:	409a      	lsls	r2, r3
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2201      	movs	r2, #1
 80069fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006a02:	2300      	movs	r3, #0
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3718      	adds	r7, #24
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	f010803f 	.word	0xf010803f

08006a10 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b084      	sub	sp, #16
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a1c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006a1e:	f7ff fba5 	bl	800616c <HAL_GetTick>
 8006a22:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	2b02      	cmp	r3, #2
 8006a2e:	d008      	beq.n	8006a42 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2280      	movs	r2, #128	; 0x80
 8006a34:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e052      	b.n	8006ae8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f022 0216 	bic.w	r2, r2, #22
 8006a50:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	695a      	ldr	r2, [r3, #20]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a60:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d103      	bne.n	8006a72 <HAL_DMA_Abort+0x62>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d007      	beq.n	8006a82 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f022 0208 	bic.w	r2, r2, #8
 8006a80:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f022 0201 	bic.w	r2, r2, #1
 8006a90:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a92:	e013      	b.n	8006abc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006a94:	f7ff fb6a 	bl	800616c <HAL_GetTick>
 8006a98:	4602      	mov	r2, r0
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	1ad3      	subs	r3, r2, r3
 8006a9e:	2b05      	cmp	r3, #5
 8006aa0:	d90c      	bls.n	8006abc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2220      	movs	r2, #32
 8006aa6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2203      	movs	r2, #3
 8006aac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8006ab8:	2303      	movs	r3, #3
 8006aba:	e015      	b.n	8006ae8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f003 0301 	and.w	r3, r3, #1
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d1e4      	bne.n	8006a94 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ace:	223f      	movs	r2, #63	; 0x3f
 8006ad0:	409a      	lsls	r2, r3
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2201      	movs	r2, #1
 8006ada:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8006ae6:	2300      	movs	r3, #0
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3710      	adds	r7, #16
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b083      	sub	sp, #12
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006afe:	b2db      	uxtb	r3, r3
 8006b00:	2b02      	cmp	r3, #2
 8006b02:	d004      	beq.n	8006b0e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2280      	movs	r2, #128	; 0x80
 8006b08:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e00c      	b.n	8006b28 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2205      	movs	r2, #5
 8006b12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f022 0201 	bic.w	r2, r2, #1
 8006b24:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006b26:	2300      	movs	r3, #0
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	370c      	adds	r7, #12
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b086      	sub	sp, #24
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006b40:	4b92      	ldr	r3, [pc, #584]	; (8006d8c <HAL_DMA_IRQHandler+0x258>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a92      	ldr	r2, [pc, #584]	; (8006d90 <HAL_DMA_IRQHandler+0x25c>)
 8006b46:	fba2 2303 	umull	r2, r3, r2, r3
 8006b4a:	0a9b      	lsrs	r3, r3, #10
 8006b4c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b52:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b5e:	2208      	movs	r2, #8
 8006b60:	409a      	lsls	r2, r3
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	4013      	ands	r3, r2
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d01a      	beq.n	8006ba0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f003 0304 	and.w	r3, r3, #4
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d013      	beq.n	8006ba0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f022 0204 	bic.w	r2, r2, #4
 8006b86:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b8c:	2208      	movs	r2, #8
 8006b8e:	409a      	lsls	r2, r3
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b98:	f043 0201 	orr.w	r2, r3, #1
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	409a      	lsls	r2, r3
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	4013      	ands	r3, r2
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d012      	beq.n	8006bd6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	695b      	ldr	r3, [r3, #20]
 8006bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d00b      	beq.n	8006bd6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	409a      	lsls	r2, r3
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bce:	f043 0202 	orr.w	r2, r3, #2
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bda:	2204      	movs	r2, #4
 8006bdc:	409a      	lsls	r2, r3
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	4013      	ands	r3, r2
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d012      	beq.n	8006c0c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f003 0302 	and.w	r3, r3, #2
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d00b      	beq.n	8006c0c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bf8:	2204      	movs	r2, #4
 8006bfa:	409a      	lsls	r2, r3
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c04:	f043 0204 	orr.w	r2, r3, #4
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c10:	2210      	movs	r2, #16
 8006c12:	409a      	lsls	r2, r3
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	4013      	ands	r3, r2
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d043      	beq.n	8006ca4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 0308 	and.w	r3, r3, #8
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d03c      	beq.n	8006ca4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c2e:	2210      	movs	r2, #16
 8006c30:	409a      	lsls	r2, r3
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d018      	beq.n	8006c76 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d108      	bne.n	8006c64 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d024      	beq.n	8006ca4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	4798      	blx	r3
 8006c62:	e01f      	b.n	8006ca4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d01b      	beq.n	8006ca4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	4798      	blx	r3
 8006c74:	e016      	b.n	8006ca4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d107      	bne.n	8006c94 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f022 0208 	bic.w	r2, r2, #8
 8006c92:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d003      	beq.n	8006ca4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ca8:	2220      	movs	r2, #32
 8006caa:	409a      	lsls	r2, r3
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	4013      	ands	r3, r2
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	f000 808e 	beq.w	8006dd2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 0310 	and.w	r3, r3, #16
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	f000 8086 	beq.w	8006dd2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006cca:	2220      	movs	r2, #32
 8006ccc:	409a      	lsls	r2, r3
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006cd8:	b2db      	uxtb	r3, r3
 8006cda:	2b05      	cmp	r3, #5
 8006cdc:	d136      	bne.n	8006d4c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f022 0216 	bic.w	r2, r2, #22
 8006cec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	695a      	ldr	r2, [r3, #20]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006cfc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d103      	bne.n	8006d0e <HAL_DMA_IRQHandler+0x1da>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d007      	beq.n	8006d1e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f022 0208 	bic.w	r2, r2, #8
 8006d1c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d22:	223f      	movs	r2, #63	; 0x3f
 8006d24:	409a      	lsls	r2, r3
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d07d      	beq.n	8006e3e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	4798      	blx	r3
        }
        return;
 8006d4a:	e078      	b.n	8006e3e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d01c      	beq.n	8006d94 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d108      	bne.n	8006d7a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d030      	beq.n	8006dd2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	4798      	blx	r3
 8006d78:	e02b      	b.n	8006dd2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d027      	beq.n	8006dd2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	4798      	blx	r3
 8006d8a:	e022      	b.n	8006dd2 <HAL_DMA_IRQHandler+0x29e>
 8006d8c:	20000038 	.word	0x20000038
 8006d90:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d10f      	bne.n	8006dc2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f022 0210 	bic.w	r2, r2, #16
 8006db0:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2201      	movs	r2, #1
 8006db6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d003      	beq.n	8006dd2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d032      	beq.n	8006e40 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dde:	f003 0301 	and.w	r3, r3, #1
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d022      	beq.n	8006e2c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2205      	movs	r2, #5
 8006dea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f022 0201 	bic.w	r2, r2, #1
 8006dfc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	3301      	adds	r3, #1
 8006e02:	60bb      	str	r3, [r7, #8]
 8006e04:	697a      	ldr	r2, [r7, #20]
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d307      	bcc.n	8006e1a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f003 0301 	and.w	r3, r3, #1
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1f2      	bne.n	8006dfe <HAL_DMA_IRQHandler+0x2ca>
 8006e18:	e000      	b.n	8006e1c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8006e1a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d005      	beq.n	8006e40 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	4798      	blx	r3
 8006e3c:	e000      	b.n	8006e40 <HAL_DMA_IRQHandler+0x30c>
        return;
 8006e3e:	bf00      	nop
    }
  }
}
 8006e40:	3718      	adds	r7, #24
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	bf00      	nop

08006e48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b085      	sub	sp, #20
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	3b10      	subs	r3, #16
 8006e58:	4a14      	ldr	r2, [pc, #80]	; (8006eac <DMA_CalcBaseAndBitshift+0x64>)
 8006e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e5e:	091b      	lsrs	r3, r3, #4
 8006e60:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006e62:	4a13      	ldr	r2, [pc, #76]	; (8006eb0 <DMA_CalcBaseAndBitshift+0x68>)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	4413      	add	r3, r2
 8006e68:	781b      	ldrb	r3, [r3, #0]
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	2b03      	cmp	r3, #3
 8006e74:	d909      	bls.n	8006e8a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006e7e:	f023 0303 	bic.w	r3, r3, #3
 8006e82:	1d1a      	adds	r2, r3, #4
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	659a      	str	r2, [r3, #88]	; 0x58
 8006e88:	e007      	b.n	8006e9a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006e92:	f023 0303 	bic.w	r3, r3, #3
 8006e96:	687a      	ldr	r2, [r7, #4]
 8006e98:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3714      	adds	r7, #20
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop
 8006eac:	aaaaaaab 	.word	0xaaaaaaab
 8006eb0:	0801034c 	.word	0x0801034c

08006eb4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b085      	sub	sp, #20
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ec4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	699b      	ldr	r3, [r3, #24]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d11f      	bne.n	8006f0e <DMA_CheckFifoParam+0x5a>
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	2b03      	cmp	r3, #3
 8006ed2:	d856      	bhi.n	8006f82 <DMA_CheckFifoParam+0xce>
 8006ed4:	a201      	add	r2, pc, #4	; (adr r2, 8006edc <DMA_CheckFifoParam+0x28>)
 8006ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eda:	bf00      	nop
 8006edc:	08006eed 	.word	0x08006eed
 8006ee0:	08006eff 	.word	0x08006eff
 8006ee4:	08006eed 	.word	0x08006eed
 8006ee8:	08006f83 	.word	0x08006f83
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ef0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d046      	beq.n	8006f86 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006efc:	e043      	b.n	8006f86 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f02:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006f06:	d140      	bne.n	8006f8a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006f08:	2301      	movs	r3, #1
 8006f0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f0c:	e03d      	b.n	8006f8a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	699b      	ldr	r3, [r3, #24]
 8006f12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f16:	d121      	bne.n	8006f5c <DMA_CheckFifoParam+0xa8>
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	2b03      	cmp	r3, #3
 8006f1c:	d837      	bhi.n	8006f8e <DMA_CheckFifoParam+0xda>
 8006f1e:	a201      	add	r2, pc, #4	; (adr r2, 8006f24 <DMA_CheckFifoParam+0x70>)
 8006f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f24:	08006f35 	.word	0x08006f35
 8006f28:	08006f3b 	.word	0x08006f3b
 8006f2c:	08006f35 	.word	0x08006f35
 8006f30:	08006f4d 	.word	0x08006f4d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006f34:	2301      	movs	r3, #1
 8006f36:	73fb      	strb	r3, [r7, #15]
      break;
 8006f38:	e030      	b.n	8006f9c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d025      	beq.n	8006f92 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f4a:	e022      	b.n	8006f92 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f50:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006f54:	d11f      	bne.n	8006f96 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006f5a:	e01c      	b.n	8006f96 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	2b02      	cmp	r3, #2
 8006f60:	d903      	bls.n	8006f6a <DMA_CheckFifoParam+0xb6>
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	2b03      	cmp	r3, #3
 8006f66:	d003      	beq.n	8006f70 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006f68:	e018      	b.n	8006f9c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	73fb      	strb	r3, [r7, #15]
      break;
 8006f6e:	e015      	b.n	8006f9c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d00e      	beq.n	8006f9a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8006f80:	e00b      	b.n	8006f9a <DMA_CheckFifoParam+0xe6>
      break;
 8006f82:	bf00      	nop
 8006f84:	e00a      	b.n	8006f9c <DMA_CheckFifoParam+0xe8>
      break;
 8006f86:	bf00      	nop
 8006f88:	e008      	b.n	8006f9c <DMA_CheckFifoParam+0xe8>
      break;
 8006f8a:	bf00      	nop
 8006f8c:	e006      	b.n	8006f9c <DMA_CheckFifoParam+0xe8>
      break;
 8006f8e:	bf00      	nop
 8006f90:	e004      	b.n	8006f9c <DMA_CheckFifoParam+0xe8>
      break;
 8006f92:	bf00      	nop
 8006f94:	e002      	b.n	8006f9c <DMA_CheckFifoParam+0xe8>
      break;   
 8006f96:	bf00      	nop
 8006f98:	e000      	b.n	8006f9c <DMA_CheckFifoParam+0xe8>
      break;
 8006f9a:	bf00      	nop
    }
  } 
  
  return status; 
 8006f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3714      	adds	r7, #20
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr
 8006faa:	bf00      	nop

08006fac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b089      	sub	sp, #36	; 0x24
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	61fb      	str	r3, [r7, #28]
 8006fc6:	e16b      	b.n	80072a0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006fc8:	2201      	movs	r2, #1
 8006fca:	69fb      	ldr	r3, [r7, #28]
 8006fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	697a      	ldr	r2, [r7, #20]
 8006fd8:	4013      	ands	r3, r2
 8006fda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006fdc:	693a      	ldr	r2, [r7, #16]
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	f040 815a 	bne.w	800729a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	f003 0303 	and.w	r3, r3, #3
 8006fee:	2b01      	cmp	r3, #1
 8006ff0:	d005      	beq.n	8006ffe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	685b      	ldr	r3, [r3, #4]
 8006ff6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d130      	bne.n	8007060 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007004:	69fb      	ldr	r3, [r7, #28]
 8007006:	005b      	lsls	r3, r3, #1
 8007008:	2203      	movs	r2, #3
 800700a:	fa02 f303 	lsl.w	r3, r2, r3
 800700e:	43db      	mvns	r3, r3
 8007010:	69ba      	ldr	r2, [r7, #24]
 8007012:	4013      	ands	r3, r2
 8007014:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	68da      	ldr	r2, [r3, #12]
 800701a:	69fb      	ldr	r3, [r7, #28]
 800701c:	005b      	lsls	r3, r3, #1
 800701e:	fa02 f303 	lsl.w	r3, r2, r3
 8007022:	69ba      	ldr	r2, [r7, #24]
 8007024:	4313      	orrs	r3, r2
 8007026:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	69ba      	ldr	r2, [r7, #24]
 800702c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007034:	2201      	movs	r2, #1
 8007036:	69fb      	ldr	r3, [r7, #28]
 8007038:	fa02 f303 	lsl.w	r3, r2, r3
 800703c:	43db      	mvns	r3, r3
 800703e:	69ba      	ldr	r2, [r7, #24]
 8007040:	4013      	ands	r3, r2
 8007042:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	091b      	lsrs	r3, r3, #4
 800704a:	f003 0201 	and.w	r2, r3, #1
 800704e:	69fb      	ldr	r3, [r7, #28]
 8007050:	fa02 f303 	lsl.w	r3, r2, r3
 8007054:	69ba      	ldr	r2, [r7, #24]
 8007056:	4313      	orrs	r3, r2
 8007058:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	69ba      	ldr	r2, [r7, #24]
 800705e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	f003 0303 	and.w	r3, r3, #3
 8007068:	2b03      	cmp	r3, #3
 800706a:	d017      	beq.n	800709c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	68db      	ldr	r3, [r3, #12]
 8007070:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007072:	69fb      	ldr	r3, [r7, #28]
 8007074:	005b      	lsls	r3, r3, #1
 8007076:	2203      	movs	r2, #3
 8007078:	fa02 f303 	lsl.w	r3, r2, r3
 800707c:	43db      	mvns	r3, r3
 800707e:	69ba      	ldr	r2, [r7, #24]
 8007080:	4013      	ands	r3, r2
 8007082:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	689a      	ldr	r2, [r3, #8]
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	005b      	lsls	r3, r3, #1
 800708c:	fa02 f303 	lsl.w	r3, r2, r3
 8007090:	69ba      	ldr	r2, [r7, #24]
 8007092:	4313      	orrs	r3, r2
 8007094:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	69ba      	ldr	r2, [r7, #24]
 800709a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	f003 0303 	and.w	r3, r3, #3
 80070a4:	2b02      	cmp	r3, #2
 80070a6:	d123      	bne.n	80070f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80070a8:	69fb      	ldr	r3, [r7, #28]
 80070aa:	08da      	lsrs	r2, r3, #3
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	3208      	adds	r2, #8
 80070b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80070b6:	69fb      	ldr	r3, [r7, #28]
 80070b8:	f003 0307 	and.w	r3, r3, #7
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	220f      	movs	r2, #15
 80070c0:	fa02 f303 	lsl.w	r3, r2, r3
 80070c4:	43db      	mvns	r3, r3
 80070c6:	69ba      	ldr	r2, [r7, #24]
 80070c8:	4013      	ands	r3, r2
 80070ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	691a      	ldr	r2, [r3, #16]
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	f003 0307 	and.w	r3, r3, #7
 80070d6:	009b      	lsls	r3, r3, #2
 80070d8:	fa02 f303 	lsl.w	r3, r2, r3
 80070dc:	69ba      	ldr	r2, [r7, #24]
 80070de:	4313      	orrs	r3, r2
 80070e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80070e2:	69fb      	ldr	r3, [r7, #28]
 80070e4:	08da      	lsrs	r2, r3, #3
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	3208      	adds	r2, #8
 80070ea:	69b9      	ldr	r1, [r7, #24]
 80070ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80070f6:	69fb      	ldr	r3, [r7, #28]
 80070f8:	005b      	lsls	r3, r3, #1
 80070fa:	2203      	movs	r2, #3
 80070fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007100:	43db      	mvns	r3, r3
 8007102:	69ba      	ldr	r2, [r7, #24]
 8007104:	4013      	ands	r3, r2
 8007106:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	f003 0203 	and.w	r2, r3, #3
 8007110:	69fb      	ldr	r3, [r7, #28]
 8007112:	005b      	lsls	r3, r3, #1
 8007114:	fa02 f303 	lsl.w	r3, r2, r3
 8007118:	69ba      	ldr	r2, [r7, #24]
 800711a:	4313      	orrs	r3, r2
 800711c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	69ba      	ldr	r2, [r7, #24]
 8007122:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800712c:	2b00      	cmp	r3, #0
 800712e:	f000 80b4 	beq.w	800729a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007132:	2300      	movs	r3, #0
 8007134:	60fb      	str	r3, [r7, #12]
 8007136:	4b60      	ldr	r3, [pc, #384]	; (80072b8 <HAL_GPIO_Init+0x30c>)
 8007138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800713a:	4a5f      	ldr	r2, [pc, #380]	; (80072b8 <HAL_GPIO_Init+0x30c>)
 800713c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007140:	6453      	str	r3, [r2, #68]	; 0x44
 8007142:	4b5d      	ldr	r3, [pc, #372]	; (80072b8 <HAL_GPIO_Init+0x30c>)
 8007144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007146:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800714a:	60fb      	str	r3, [r7, #12]
 800714c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800714e:	4a5b      	ldr	r2, [pc, #364]	; (80072bc <HAL_GPIO_Init+0x310>)
 8007150:	69fb      	ldr	r3, [r7, #28]
 8007152:	089b      	lsrs	r3, r3, #2
 8007154:	3302      	adds	r3, #2
 8007156:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800715a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800715c:	69fb      	ldr	r3, [r7, #28]
 800715e:	f003 0303 	and.w	r3, r3, #3
 8007162:	009b      	lsls	r3, r3, #2
 8007164:	220f      	movs	r2, #15
 8007166:	fa02 f303 	lsl.w	r3, r2, r3
 800716a:	43db      	mvns	r3, r3
 800716c:	69ba      	ldr	r2, [r7, #24]
 800716e:	4013      	ands	r3, r2
 8007170:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a52      	ldr	r2, [pc, #328]	; (80072c0 <HAL_GPIO_Init+0x314>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d02b      	beq.n	80071d2 <HAL_GPIO_Init+0x226>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	4a51      	ldr	r2, [pc, #324]	; (80072c4 <HAL_GPIO_Init+0x318>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d025      	beq.n	80071ce <HAL_GPIO_Init+0x222>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	4a50      	ldr	r2, [pc, #320]	; (80072c8 <HAL_GPIO_Init+0x31c>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d01f      	beq.n	80071ca <HAL_GPIO_Init+0x21e>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4a4f      	ldr	r2, [pc, #316]	; (80072cc <HAL_GPIO_Init+0x320>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d019      	beq.n	80071c6 <HAL_GPIO_Init+0x21a>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a4e      	ldr	r2, [pc, #312]	; (80072d0 <HAL_GPIO_Init+0x324>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d013      	beq.n	80071c2 <HAL_GPIO_Init+0x216>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	4a4d      	ldr	r2, [pc, #308]	; (80072d4 <HAL_GPIO_Init+0x328>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d00d      	beq.n	80071be <HAL_GPIO_Init+0x212>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	4a4c      	ldr	r2, [pc, #304]	; (80072d8 <HAL_GPIO_Init+0x32c>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d007      	beq.n	80071ba <HAL_GPIO_Init+0x20e>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	4a4b      	ldr	r2, [pc, #300]	; (80072dc <HAL_GPIO_Init+0x330>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d101      	bne.n	80071b6 <HAL_GPIO_Init+0x20a>
 80071b2:	2307      	movs	r3, #7
 80071b4:	e00e      	b.n	80071d4 <HAL_GPIO_Init+0x228>
 80071b6:	2308      	movs	r3, #8
 80071b8:	e00c      	b.n	80071d4 <HAL_GPIO_Init+0x228>
 80071ba:	2306      	movs	r3, #6
 80071bc:	e00a      	b.n	80071d4 <HAL_GPIO_Init+0x228>
 80071be:	2305      	movs	r3, #5
 80071c0:	e008      	b.n	80071d4 <HAL_GPIO_Init+0x228>
 80071c2:	2304      	movs	r3, #4
 80071c4:	e006      	b.n	80071d4 <HAL_GPIO_Init+0x228>
 80071c6:	2303      	movs	r3, #3
 80071c8:	e004      	b.n	80071d4 <HAL_GPIO_Init+0x228>
 80071ca:	2302      	movs	r3, #2
 80071cc:	e002      	b.n	80071d4 <HAL_GPIO_Init+0x228>
 80071ce:	2301      	movs	r3, #1
 80071d0:	e000      	b.n	80071d4 <HAL_GPIO_Init+0x228>
 80071d2:	2300      	movs	r3, #0
 80071d4:	69fa      	ldr	r2, [r7, #28]
 80071d6:	f002 0203 	and.w	r2, r2, #3
 80071da:	0092      	lsls	r2, r2, #2
 80071dc:	4093      	lsls	r3, r2
 80071de:	69ba      	ldr	r2, [r7, #24]
 80071e0:	4313      	orrs	r3, r2
 80071e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80071e4:	4935      	ldr	r1, [pc, #212]	; (80072bc <HAL_GPIO_Init+0x310>)
 80071e6:	69fb      	ldr	r3, [r7, #28]
 80071e8:	089b      	lsrs	r3, r3, #2
 80071ea:	3302      	adds	r3, #2
 80071ec:	69ba      	ldr	r2, [r7, #24]
 80071ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80071f2:	4b3b      	ldr	r3, [pc, #236]	; (80072e0 <HAL_GPIO_Init+0x334>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	43db      	mvns	r3, r3
 80071fc:	69ba      	ldr	r2, [r7, #24]
 80071fe:	4013      	ands	r3, r2
 8007200:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800720a:	2b00      	cmp	r3, #0
 800720c:	d003      	beq.n	8007216 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800720e:	69ba      	ldr	r2, [r7, #24]
 8007210:	693b      	ldr	r3, [r7, #16]
 8007212:	4313      	orrs	r3, r2
 8007214:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007216:	4a32      	ldr	r2, [pc, #200]	; (80072e0 <HAL_GPIO_Init+0x334>)
 8007218:	69bb      	ldr	r3, [r7, #24]
 800721a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800721c:	4b30      	ldr	r3, [pc, #192]	; (80072e0 <HAL_GPIO_Init+0x334>)
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	43db      	mvns	r3, r3
 8007226:	69ba      	ldr	r2, [r7, #24]
 8007228:	4013      	ands	r3, r2
 800722a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007234:	2b00      	cmp	r3, #0
 8007236:	d003      	beq.n	8007240 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007238:	69ba      	ldr	r2, [r7, #24]
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	4313      	orrs	r3, r2
 800723e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007240:	4a27      	ldr	r2, [pc, #156]	; (80072e0 <HAL_GPIO_Init+0x334>)
 8007242:	69bb      	ldr	r3, [r7, #24]
 8007244:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007246:	4b26      	ldr	r3, [pc, #152]	; (80072e0 <HAL_GPIO_Init+0x334>)
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	43db      	mvns	r3, r3
 8007250:	69ba      	ldr	r2, [r7, #24]
 8007252:	4013      	ands	r3, r2
 8007254:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800725e:	2b00      	cmp	r3, #0
 8007260:	d003      	beq.n	800726a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007262:	69ba      	ldr	r2, [r7, #24]
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	4313      	orrs	r3, r2
 8007268:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800726a:	4a1d      	ldr	r2, [pc, #116]	; (80072e0 <HAL_GPIO_Init+0x334>)
 800726c:	69bb      	ldr	r3, [r7, #24]
 800726e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007270:	4b1b      	ldr	r3, [pc, #108]	; (80072e0 <HAL_GPIO_Init+0x334>)
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	43db      	mvns	r3, r3
 800727a:	69ba      	ldr	r2, [r7, #24]
 800727c:	4013      	ands	r3, r2
 800727e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007288:	2b00      	cmp	r3, #0
 800728a:	d003      	beq.n	8007294 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800728c:	69ba      	ldr	r2, [r7, #24]
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	4313      	orrs	r3, r2
 8007292:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007294:	4a12      	ldr	r2, [pc, #72]	; (80072e0 <HAL_GPIO_Init+0x334>)
 8007296:	69bb      	ldr	r3, [r7, #24]
 8007298:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800729a:	69fb      	ldr	r3, [r7, #28]
 800729c:	3301      	adds	r3, #1
 800729e:	61fb      	str	r3, [r7, #28]
 80072a0:	69fb      	ldr	r3, [r7, #28]
 80072a2:	2b0f      	cmp	r3, #15
 80072a4:	f67f ae90 	bls.w	8006fc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80072a8:	bf00      	nop
 80072aa:	bf00      	nop
 80072ac:	3724      	adds	r7, #36	; 0x24
 80072ae:	46bd      	mov	sp, r7
 80072b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b4:	4770      	bx	lr
 80072b6:	bf00      	nop
 80072b8:	40023800 	.word	0x40023800
 80072bc:	40013800 	.word	0x40013800
 80072c0:	40020000 	.word	0x40020000
 80072c4:	40020400 	.word	0x40020400
 80072c8:	40020800 	.word	0x40020800
 80072cc:	40020c00 	.word	0x40020c00
 80072d0:	40021000 	.word	0x40021000
 80072d4:	40021400 	.word	0x40021400
 80072d8:	40021800 	.word	0x40021800
 80072dc:	40021c00 	.word	0x40021c00
 80072e0:	40013c00 	.word	0x40013c00

080072e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b085      	sub	sp, #20
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	460b      	mov	r3, r1
 80072ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	691a      	ldr	r2, [r3, #16]
 80072f4:	887b      	ldrh	r3, [r7, #2]
 80072f6:	4013      	ands	r3, r2
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d002      	beq.n	8007302 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80072fc:	2301      	movs	r3, #1
 80072fe:	73fb      	strb	r3, [r7, #15]
 8007300:	e001      	b.n	8007306 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007302:	2300      	movs	r3, #0
 8007304:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007306:	7bfb      	ldrb	r3, [r7, #15]
}
 8007308:	4618      	mov	r0, r3
 800730a:	3714      	adds	r7, #20
 800730c:	46bd      	mov	sp, r7
 800730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007312:	4770      	bx	lr

08007314 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	460b      	mov	r3, r1
 800731e:	807b      	strh	r3, [r7, #2]
 8007320:	4613      	mov	r3, r2
 8007322:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007324:	787b      	ldrb	r3, [r7, #1]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d003      	beq.n	8007332 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800732a:	887a      	ldrh	r2, [r7, #2]
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007330:	e003      	b.n	800733a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007332:	887b      	ldrh	r3, [r7, #2]
 8007334:	041a      	lsls	r2, r3, #16
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	619a      	str	r2, [r3, #24]
}
 800733a:	bf00      	nop
 800733c:	370c      	adds	r7, #12
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr
	...

08007348 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b084      	sub	sp, #16
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d101      	bne.n	800735a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007356:	2301      	movs	r3, #1
 8007358:	e12b      	b.n	80075b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007360:	b2db      	uxtb	r3, r3
 8007362:	2b00      	cmp	r3, #0
 8007364:	d106      	bne.n	8007374 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f7fb f842 	bl	80023f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2224      	movs	r2, #36	; 0x24
 8007378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f022 0201 	bic.w	r2, r2, #1
 800738a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800739a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80073aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80073ac:	f001 fbd8 	bl	8008b60 <HAL_RCC_GetPCLK1Freq>
 80073b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	4a81      	ldr	r2, [pc, #516]	; (80075bc <HAL_I2C_Init+0x274>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d807      	bhi.n	80073cc <HAL_I2C_Init+0x84>
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	4a80      	ldr	r2, [pc, #512]	; (80075c0 <HAL_I2C_Init+0x278>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	bf94      	ite	ls
 80073c4:	2301      	movls	r3, #1
 80073c6:	2300      	movhi	r3, #0
 80073c8:	b2db      	uxtb	r3, r3
 80073ca:	e006      	b.n	80073da <HAL_I2C_Init+0x92>
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	4a7d      	ldr	r2, [pc, #500]	; (80075c4 <HAL_I2C_Init+0x27c>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	bf94      	ite	ls
 80073d4:	2301      	movls	r3, #1
 80073d6:	2300      	movhi	r3, #0
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d001      	beq.n	80073e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e0e7      	b.n	80075b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	4a78      	ldr	r2, [pc, #480]	; (80075c8 <HAL_I2C_Init+0x280>)
 80073e6:	fba2 2303 	umull	r2, r3, r2, r3
 80073ea:	0c9b      	lsrs	r3, r3, #18
 80073ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	68ba      	ldr	r2, [r7, #8]
 80073fe:	430a      	orrs	r2, r1
 8007400:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	6a1b      	ldr	r3, [r3, #32]
 8007408:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	4a6a      	ldr	r2, [pc, #424]	; (80075bc <HAL_I2C_Init+0x274>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d802      	bhi.n	800741c <HAL_I2C_Init+0xd4>
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	3301      	adds	r3, #1
 800741a:	e009      	b.n	8007430 <HAL_I2C_Init+0xe8>
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007422:	fb02 f303 	mul.w	r3, r2, r3
 8007426:	4a69      	ldr	r2, [pc, #420]	; (80075cc <HAL_I2C_Init+0x284>)
 8007428:	fba2 2303 	umull	r2, r3, r2, r3
 800742c:	099b      	lsrs	r3, r3, #6
 800742e:	3301      	adds	r3, #1
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	6812      	ldr	r2, [r2, #0]
 8007434:	430b      	orrs	r3, r1
 8007436:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	69db      	ldr	r3, [r3, #28]
 800743e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8007442:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	495c      	ldr	r1, [pc, #368]	; (80075bc <HAL_I2C_Init+0x274>)
 800744c:	428b      	cmp	r3, r1
 800744e:	d819      	bhi.n	8007484 <HAL_I2C_Init+0x13c>
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	1e59      	subs	r1, r3, #1
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	005b      	lsls	r3, r3, #1
 800745a:	fbb1 f3f3 	udiv	r3, r1, r3
 800745e:	1c59      	adds	r1, r3, #1
 8007460:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007464:	400b      	ands	r3, r1
 8007466:	2b00      	cmp	r3, #0
 8007468:	d00a      	beq.n	8007480 <HAL_I2C_Init+0x138>
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	1e59      	subs	r1, r3, #1
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	005b      	lsls	r3, r3, #1
 8007474:	fbb1 f3f3 	udiv	r3, r1, r3
 8007478:	3301      	adds	r3, #1
 800747a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800747e:	e051      	b.n	8007524 <HAL_I2C_Init+0x1dc>
 8007480:	2304      	movs	r3, #4
 8007482:	e04f      	b.n	8007524 <HAL_I2C_Init+0x1dc>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d111      	bne.n	80074b0 <HAL_I2C_Init+0x168>
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	1e58      	subs	r0, r3, #1
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6859      	ldr	r1, [r3, #4]
 8007494:	460b      	mov	r3, r1
 8007496:	005b      	lsls	r3, r3, #1
 8007498:	440b      	add	r3, r1
 800749a:	fbb0 f3f3 	udiv	r3, r0, r3
 800749e:	3301      	adds	r3, #1
 80074a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	bf0c      	ite	eq
 80074a8:	2301      	moveq	r3, #1
 80074aa:	2300      	movne	r3, #0
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	e012      	b.n	80074d6 <HAL_I2C_Init+0x18e>
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	1e58      	subs	r0, r3, #1
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6859      	ldr	r1, [r3, #4]
 80074b8:	460b      	mov	r3, r1
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	440b      	add	r3, r1
 80074be:	0099      	lsls	r1, r3, #2
 80074c0:	440b      	add	r3, r1
 80074c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80074c6:	3301      	adds	r3, #1
 80074c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	bf0c      	ite	eq
 80074d0:	2301      	moveq	r3, #1
 80074d2:	2300      	movne	r3, #0
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d001      	beq.n	80074de <HAL_I2C_Init+0x196>
 80074da:	2301      	movs	r3, #1
 80074dc:	e022      	b.n	8007524 <HAL_I2C_Init+0x1dc>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d10e      	bne.n	8007504 <HAL_I2C_Init+0x1bc>
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	1e58      	subs	r0, r3, #1
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6859      	ldr	r1, [r3, #4]
 80074ee:	460b      	mov	r3, r1
 80074f0:	005b      	lsls	r3, r3, #1
 80074f2:	440b      	add	r3, r1
 80074f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80074f8:	3301      	adds	r3, #1
 80074fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007502:	e00f      	b.n	8007524 <HAL_I2C_Init+0x1dc>
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	1e58      	subs	r0, r3, #1
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6859      	ldr	r1, [r3, #4]
 800750c:	460b      	mov	r3, r1
 800750e:	009b      	lsls	r3, r3, #2
 8007510:	440b      	add	r3, r1
 8007512:	0099      	lsls	r1, r3, #2
 8007514:	440b      	add	r3, r1
 8007516:	fbb0 f3f3 	udiv	r3, r0, r3
 800751a:	3301      	adds	r3, #1
 800751c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007520:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007524:	6879      	ldr	r1, [r7, #4]
 8007526:	6809      	ldr	r1, [r1, #0]
 8007528:	4313      	orrs	r3, r2
 800752a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	69da      	ldr	r2, [r3, #28]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a1b      	ldr	r3, [r3, #32]
 800753e:	431a      	orrs	r2, r3
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	430a      	orrs	r2, r1
 8007546:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007552:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007556:	687a      	ldr	r2, [r7, #4]
 8007558:	6911      	ldr	r1, [r2, #16]
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	68d2      	ldr	r2, [r2, #12]
 800755e:	4311      	orrs	r1, r2
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	6812      	ldr	r2, [r2, #0]
 8007564:	430b      	orrs	r3, r1
 8007566:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	695a      	ldr	r2, [r3, #20]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	699b      	ldr	r3, [r3, #24]
 800757a:	431a      	orrs	r2, r3
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	430a      	orrs	r2, r1
 8007582:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f042 0201 	orr.w	r2, r2, #1
 8007592:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2200      	movs	r2, #0
 8007598:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2220      	movs	r2, #32
 800759e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2200      	movs	r2, #0
 80075a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80075b0:	2300      	movs	r3, #0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3710      	adds	r7, #16
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}
 80075ba:	bf00      	nop
 80075bc:	000186a0 	.word	0x000186a0
 80075c0:	001e847f 	.word	0x001e847f
 80075c4:	003d08ff 	.word	0x003d08ff
 80075c8:	431bde83 	.word	0x431bde83
 80075cc:	10624dd3 	.word	0x10624dd3

080075d0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b088      	sub	sp, #32
 80075d4:	af02      	add	r7, sp, #8
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	4608      	mov	r0, r1
 80075da:	4611      	mov	r1, r2
 80075dc:	461a      	mov	r2, r3
 80075de:	4603      	mov	r3, r0
 80075e0:	817b      	strh	r3, [r7, #10]
 80075e2:	460b      	mov	r3, r1
 80075e4:	813b      	strh	r3, [r7, #8]
 80075e6:	4613      	mov	r3, r2
 80075e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80075ea:	f7fe fdbf 	bl	800616c <HAL_GetTick>
 80075ee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	2b20      	cmp	r3, #32
 80075fa:	f040 80d9 	bne.w	80077b0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	9300      	str	r3, [sp, #0]
 8007602:	2319      	movs	r3, #25
 8007604:	2201      	movs	r2, #1
 8007606:	496d      	ldr	r1, [pc, #436]	; (80077bc <HAL_I2C_Mem_Write+0x1ec>)
 8007608:	68f8      	ldr	r0, [r7, #12]
 800760a:	f000 fc7f 	bl	8007f0c <I2C_WaitOnFlagUntilTimeout>
 800760e:	4603      	mov	r3, r0
 8007610:	2b00      	cmp	r3, #0
 8007612:	d001      	beq.n	8007618 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007614:	2302      	movs	r3, #2
 8007616:	e0cc      	b.n	80077b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800761e:	2b01      	cmp	r3, #1
 8007620:	d101      	bne.n	8007626 <HAL_I2C_Mem_Write+0x56>
 8007622:	2302      	movs	r3, #2
 8007624:	e0c5      	b.n	80077b2 <HAL_I2C_Mem_Write+0x1e2>
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2201      	movs	r2, #1
 800762a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f003 0301 	and.w	r3, r3, #1
 8007638:	2b01      	cmp	r3, #1
 800763a:	d007      	beq.n	800764c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f042 0201 	orr.w	r2, r2, #1
 800764a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	681a      	ldr	r2, [r3, #0]
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800765a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2221      	movs	r2, #33	; 0x21
 8007660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	2240      	movs	r2, #64	; 0x40
 8007668:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2200      	movs	r2, #0
 8007670:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	6a3a      	ldr	r2, [r7, #32]
 8007676:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800767c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007682:	b29a      	uxth	r2, r3
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	4a4d      	ldr	r2, [pc, #308]	; (80077c0 <HAL_I2C_Mem_Write+0x1f0>)
 800768c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800768e:	88f8      	ldrh	r0, [r7, #6]
 8007690:	893a      	ldrh	r2, [r7, #8]
 8007692:	8979      	ldrh	r1, [r7, #10]
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	9301      	str	r3, [sp, #4]
 8007698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800769a:	9300      	str	r3, [sp, #0]
 800769c:	4603      	mov	r3, r0
 800769e:	68f8      	ldr	r0, [r7, #12]
 80076a0:	f000 fab6 	bl	8007c10 <I2C_RequestMemoryWrite>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d052      	beq.n	8007750 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80076aa:	2301      	movs	r3, #1
 80076ac:	e081      	b.n	80077b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076ae:	697a      	ldr	r2, [r7, #20]
 80076b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80076b2:	68f8      	ldr	r0, [r7, #12]
 80076b4:	f000 fd00 	bl	80080b8 <I2C_WaitOnTXEFlagUntilTimeout>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d00d      	beq.n	80076da <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076c2:	2b04      	cmp	r3, #4
 80076c4:	d107      	bne.n	80076d6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	e06b      	b.n	80077b2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076de:	781a      	ldrb	r2, [r3, #0]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ea:	1c5a      	adds	r2, r3, #1
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076f4:	3b01      	subs	r3, #1
 80076f6:	b29a      	uxth	r2, r3
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007700:	b29b      	uxth	r3, r3
 8007702:	3b01      	subs	r3, #1
 8007704:	b29a      	uxth	r2, r3
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	695b      	ldr	r3, [r3, #20]
 8007710:	f003 0304 	and.w	r3, r3, #4
 8007714:	2b04      	cmp	r3, #4
 8007716:	d11b      	bne.n	8007750 <HAL_I2C_Mem_Write+0x180>
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800771c:	2b00      	cmp	r3, #0
 800771e:	d017      	beq.n	8007750 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007724:	781a      	ldrb	r2, [r3, #0]
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007730:	1c5a      	adds	r2, r3, #1
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800773a:	3b01      	subs	r3, #1
 800773c:	b29a      	uxth	r2, r3
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007746:	b29b      	uxth	r3, r3
 8007748:	3b01      	subs	r3, #1
 800774a:	b29a      	uxth	r2, r3
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007754:	2b00      	cmp	r3, #0
 8007756:	d1aa      	bne.n	80076ae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007758:	697a      	ldr	r2, [r7, #20]
 800775a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800775c:	68f8      	ldr	r0, [r7, #12]
 800775e:	f000 fcec 	bl	800813a <I2C_WaitOnBTFFlagUntilTimeout>
 8007762:	4603      	mov	r3, r0
 8007764:	2b00      	cmp	r3, #0
 8007766:	d00d      	beq.n	8007784 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800776c:	2b04      	cmp	r3, #4
 800776e:	d107      	bne.n	8007780 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	681a      	ldr	r2, [r3, #0]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800777e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	e016      	b.n	80077b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007792:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2220      	movs	r2, #32
 8007798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2200      	movs	r2, #0
 80077a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80077ac:	2300      	movs	r3, #0
 80077ae:	e000      	b.n	80077b2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80077b0:	2302      	movs	r3, #2
  }
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3718      	adds	r7, #24
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}
 80077ba:	bf00      	nop
 80077bc:	00100002 	.word	0x00100002
 80077c0:	ffff0000 	.word	0xffff0000

080077c4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b08c      	sub	sp, #48	; 0x30
 80077c8:	af02      	add	r7, sp, #8
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	4608      	mov	r0, r1
 80077ce:	4611      	mov	r1, r2
 80077d0:	461a      	mov	r2, r3
 80077d2:	4603      	mov	r3, r0
 80077d4:	817b      	strh	r3, [r7, #10]
 80077d6:	460b      	mov	r3, r1
 80077d8:	813b      	strh	r3, [r7, #8]
 80077da:	4613      	mov	r3, r2
 80077dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80077de:	f7fe fcc5 	bl	800616c <HAL_GetTick>
 80077e2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077ea:	b2db      	uxtb	r3, r3
 80077ec:	2b20      	cmp	r3, #32
 80077ee:	f040 8208 	bne.w	8007c02 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80077f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f4:	9300      	str	r3, [sp, #0]
 80077f6:	2319      	movs	r3, #25
 80077f8:	2201      	movs	r2, #1
 80077fa:	497b      	ldr	r1, [pc, #492]	; (80079e8 <HAL_I2C_Mem_Read+0x224>)
 80077fc:	68f8      	ldr	r0, [r7, #12]
 80077fe:	f000 fb85 	bl	8007f0c <I2C_WaitOnFlagUntilTimeout>
 8007802:	4603      	mov	r3, r0
 8007804:	2b00      	cmp	r3, #0
 8007806:	d001      	beq.n	800780c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007808:	2302      	movs	r3, #2
 800780a:	e1fb      	b.n	8007c04 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007812:	2b01      	cmp	r3, #1
 8007814:	d101      	bne.n	800781a <HAL_I2C_Mem_Read+0x56>
 8007816:	2302      	movs	r3, #2
 8007818:	e1f4      	b.n	8007c04 <HAL_I2C_Mem_Read+0x440>
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2201      	movs	r2, #1
 800781e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f003 0301 	and.w	r3, r3, #1
 800782c:	2b01      	cmp	r3, #1
 800782e:	d007      	beq.n	8007840 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f042 0201 	orr.w	r2, r2, #1
 800783e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	681a      	ldr	r2, [r3, #0]
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800784e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2222      	movs	r2, #34	; 0x22
 8007854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2240      	movs	r2, #64	; 0x40
 800785c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2200      	movs	r2, #0
 8007864:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800786a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007870:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007876:	b29a      	uxth	r2, r3
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	4a5b      	ldr	r2, [pc, #364]	; (80079ec <HAL_I2C_Mem_Read+0x228>)
 8007880:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007882:	88f8      	ldrh	r0, [r7, #6]
 8007884:	893a      	ldrh	r2, [r7, #8]
 8007886:	8979      	ldrh	r1, [r7, #10]
 8007888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788a:	9301      	str	r3, [sp, #4]
 800788c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800788e:	9300      	str	r3, [sp, #0]
 8007890:	4603      	mov	r3, r0
 8007892:	68f8      	ldr	r0, [r7, #12]
 8007894:	f000 fa52 	bl	8007d3c <I2C_RequestMemoryRead>
 8007898:	4603      	mov	r3, r0
 800789a:	2b00      	cmp	r3, #0
 800789c:	d001      	beq.n	80078a2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	e1b0      	b.n	8007c04 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d113      	bne.n	80078d2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078aa:	2300      	movs	r3, #0
 80078ac:	623b      	str	r3, [r7, #32]
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	695b      	ldr	r3, [r3, #20]
 80078b4:	623b      	str	r3, [r7, #32]
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	699b      	ldr	r3, [r3, #24]
 80078bc:	623b      	str	r3, [r7, #32]
 80078be:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	681a      	ldr	r2, [r3, #0]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078ce:	601a      	str	r2, [r3, #0]
 80078d0:	e184      	b.n	8007bdc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d11b      	bne.n	8007912 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078ea:	2300      	movs	r3, #0
 80078ec:	61fb      	str	r3, [r7, #28]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	695b      	ldr	r3, [r3, #20]
 80078f4:	61fb      	str	r3, [r7, #28]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	699b      	ldr	r3, [r3, #24]
 80078fc:	61fb      	str	r3, [r7, #28]
 80078fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800790e:	601a      	str	r2, [r3, #0]
 8007910:	e164      	b.n	8007bdc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007916:	2b02      	cmp	r3, #2
 8007918:	d11b      	bne.n	8007952 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007928:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	681a      	ldr	r2, [r3, #0]
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007938:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800793a:	2300      	movs	r3, #0
 800793c:	61bb      	str	r3, [r7, #24]
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	695b      	ldr	r3, [r3, #20]
 8007944:	61bb      	str	r3, [r7, #24]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	699b      	ldr	r3, [r3, #24]
 800794c:	61bb      	str	r3, [r7, #24]
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	e144      	b.n	8007bdc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007952:	2300      	movs	r3, #0
 8007954:	617b      	str	r3, [r7, #20]
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	695b      	ldr	r3, [r3, #20]
 800795c:	617b      	str	r3, [r7, #20]
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	699b      	ldr	r3, [r3, #24]
 8007964:	617b      	str	r3, [r7, #20]
 8007966:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007968:	e138      	b.n	8007bdc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800796e:	2b03      	cmp	r3, #3
 8007970:	f200 80f1 	bhi.w	8007b56 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007978:	2b01      	cmp	r3, #1
 800797a:	d123      	bne.n	80079c4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800797c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800797e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	f000 fc1b 	bl	80081bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	d001      	beq.n	8007990 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800798c:	2301      	movs	r3, #1
 800798e:	e139      	b.n	8007c04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	691a      	ldr	r2, [r3, #16]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800799a:	b2d2      	uxtb	r2, r2
 800799c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a2:	1c5a      	adds	r2, r3, #1
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079ac:	3b01      	subs	r3, #1
 80079ae:	b29a      	uxth	r2, r3
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079b8:	b29b      	uxth	r3, r3
 80079ba:	3b01      	subs	r3, #1
 80079bc:	b29a      	uxth	r2, r3
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80079c2:	e10b      	b.n	8007bdc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079c8:	2b02      	cmp	r3, #2
 80079ca:	d14e      	bne.n	8007a6a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80079cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ce:	9300      	str	r3, [sp, #0]
 80079d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079d2:	2200      	movs	r2, #0
 80079d4:	4906      	ldr	r1, [pc, #24]	; (80079f0 <HAL_I2C_Mem_Read+0x22c>)
 80079d6:	68f8      	ldr	r0, [r7, #12]
 80079d8:	f000 fa98 	bl	8007f0c <I2C_WaitOnFlagUntilTimeout>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d008      	beq.n	80079f4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80079e2:	2301      	movs	r3, #1
 80079e4:	e10e      	b.n	8007c04 <HAL_I2C_Mem_Read+0x440>
 80079e6:	bf00      	nop
 80079e8:	00100002 	.word	0x00100002
 80079ec:	ffff0000 	.word	0xffff0000
 80079f0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	681a      	ldr	r2, [r3, #0]
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	691a      	ldr	r2, [r3, #16]
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a0e:	b2d2      	uxtb	r2, r2
 8007a10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a16:	1c5a      	adds	r2, r3, #1
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a20:	3b01      	subs	r3, #1
 8007a22:	b29a      	uxth	r2, r3
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	3b01      	subs	r3, #1
 8007a30:	b29a      	uxth	r2, r3
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	691a      	ldr	r2, [r3, #16]
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a40:	b2d2      	uxtb	r2, r2
 8007a42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a48:	1c5a      	adds	r2, r3, #1
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a52:	3b01      	subs	r3, #1
 8007a54:	b29a      	uxth	r2, r3
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a5e:	b29b      	uxth	r3, r3
 8007a60:	3b01      	subs	r3, #1
 8007a62:	b29a      	uxth	r2, r3
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007a68:	e0b8      	b.n	8007bdc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a6c:	9300      	str	r3, [sp, #0]
 8007a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a70:	2200      	movs	r2, #0
 8007a72:	4966      	ldr	r1, [pc, #408]	; (8007c0c <HAL_I2C_Mem_Read+0x448>)
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f000 fa49 	bl	8007f0c <I2C_WaitOnFlagUntilTimeout>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d001      	beq.n	8007a84 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007a80:	2301      	movs	r3, #1
 8007a82:	e0bf      	b.n	8007c04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	691a      	ldr	r2, [r3, #16]
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a9e:	b2d2      	uxtb	r2, r2
 8007aa0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aa6:	1c5a      	adds	r2, r3, #1
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ab0:	3b01      	subs	r3, #1
 8007ab2:	b29a      	uxth	r2, r3
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007abc:	b29b      	uxth	r3, r3
 8007abe:	3b01      	subs	r3, #1
 8007ac0:	b29a      	uxth	r2, r3
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac8:	9300      	str	r3, [sp, #0]
 8007aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007acc:	2200      	movs	r2, #0
 8007ace:	494f      	ldr	r1, [pc, #316]	; (8007c0c <HAL_I2C_Mem_Read+0x448>)
 8007ad0:	68f8      	ldr	r0, [r7, #12]
 8007ad2:	f000 fa1b 	bl	8007f0c <I2C_WaitOnFlagUntilTimeout>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d001      	beq.n	8007ae0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007adc:	2301      	movs	r3, #1
 8007ade:	e091      	b.n	8007c04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007aee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	691a      	ldr	r2, [r3, #16]
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007afa:	b2d2      	uxtb	r2, r2
 8007afc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b02:	1c5a      	adds	r2, r3, #1
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	b29a      	uxth	r2, r3
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	3b01      	subs	r3, #1
 8007b1c:	b29a      	uxth	r2, r3
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	691a      	ldr	r2, [r3, #16]
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b2c:	b2d2      	uxtb	r2, r2
 8007b2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b34:	1c5a      	adds	r2, r3, #1
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b3e:	3b01      	subs	r3, #1
 8007b40:	b29a      	uxth	r2, r3
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	3b01      	subs	r3, #1
 8007b4e:	b29a      	uxth	r2, r3
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007b54:	e042      	b.n	8007bdc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b58:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007b5a:	68f8      	ldr	r0, [r7, #12]
 8007b5c:	f000 fb2e 	bl	80081bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8007b60:	4603      	mov	r3, r0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d001      	beq.n	8007b6a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007b66:	2301      	movs	r3, #1
 8007b68:	e04c      	b.n	8007c04 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	691a      	ldr	r2, [r3, #16]
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b74:	b2d2      	uxtb	r2, r2
 8007b76:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b7c:	1c5a      	adds	r2, r3, #1
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b86:	3b01      	subs	r3, #1
 8007b88:	b29a      	uxth	r2, r3
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	3b01      	subs	r3, #1
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	695b      	ldr	r3, [r3, #20]
 8007ba2:	f003 0304 	and.w	r3, r3, #4
 8007ba6:	2b04      	cmp	r3, #4
 8007ba8:	d118      	bne.n	8007bdc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	691a      	ldr	r2, [r3, #16]
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb4:	b2d2      	uxtb	r2, r2
 8007bb6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bbc:	1c5a      	adds	r2, r3, #1
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	b29a      	uxth	r2, r3
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bd2:	b29b      	uxth	r3, r3
 8007bd4:	3b01      	subs	r3, #1
 8007bd6:	b29a      	uxth	r2, r3
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	f47f aec2 	bne.w	800796a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2220      	movs	r2, #32
 8007bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	e000      	b.n	8007c04 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007c02:	2302      	movs	r3, #2
  }
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3728      	adds	r7, #40	; 0x28
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	00010004 	.word	0x00010004

08007c10 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b088      	sub	sp, #32
 8007c14:	af02      	add	r7, sp, #8
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	4608      	mov	r0, r1
 8007c1a:	4611      	mov	r1, r2
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	4603      	mov	r3, r0
 8007c20:	817b      	strh	r3, [r7, #10]
 8007c22:	460b      	mov	r3, r1
 8007c24:	813b      	strh	r3, [r7, #8]
 8007c26:	4613      	mov	r3, r2
 8007c28:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	681a      	ldr	r2, [r3, #0]
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c38:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c3c:	9300      	str	r3, [sp, #0]
 8007c3e:	6a3b      	ldr	r3, [r7, #32]
 8007c40:	2200      	movs	r2, #0
 8007c42:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007c46:	68f8      	ldr	r0, [r7, #12]
 8007c48:	f000 f960 	bl	8007f0c <I2C_WaitOnFlagUntilTimeout>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d00d      	beq.n	8007c6e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c60:	d103      	bne.n	8007c6a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c68:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007c6a:	2303      	movs	r3, #3
 8007c6c:	e05f      	b.n	8007d2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007c6e:	897b      	ldrh	r3, [r7, #10]
 8007c70:	b2db      	uxtb	r3, r3
 8007c72:	461a      	mov	r2, r3
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007c7c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c80:	6a3a      	ldr	r2, [r7, #32]
 8007c82:	492d      	ldr	r1, [pc, #180]	; (8007d38 <I2C_RequestMemoryWrite+0x128>)
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	f000 f998 	bl	8007fba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d001      	beq.n	8007c94 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007c90:	2301      	movs	r3, #1
 8007c92:	e04c      	b.n	8007d2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c94:	2300      	movs	r3, #0
 8007c96:	617b      	str	r3, [r7, #20]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	695b      	ldr	r3, [r3, #20]
 8007c9e:	617b      	str	r3, [r7, #20]
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	699b      	ldr	r3, [r3, #24]
 8007ca6:	617b      	str	r3, [r7, #20]
 8007ca8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007caa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cac:	6a39      	ldr	r1, [r7, #32]
 8007cae:	68f8      	ldr	r0, [r7, #12]
 8007cb0:	f000 fa02 	bl	80080b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d00d      	beq.n	8007cd6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cbe:	2b04      	cmp	r3, #4
 8007cc0:	d107      	bne.n	8007cd2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cd0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	e02b      	b.n	8007d2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007cd6:	88fb      	ldrh	r3, [r7, #6]
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d105      	bne.n	8007ce8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007cdc:	893b      	ldrh	r3, [r7, #8]
 8007cde:	b2da      	uxtb	r2, r3
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	611a      	str	r2, [r3, #16]
 8007ce6:	e021      	b.n	8007d2c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007ce8:	893b      	ldrh	r3, [r7, #8]
 8007cea:	0a1b      	lsrs	r3, r3, #8
 8007cec:	b29b      	uxth	r3, r3
 8007cee:	b2da      	uxtb	r2, r3
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007cf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cf8:	6a39      	ldr	r1, [r7, #32]
 8007cfa:	68f8      	ldr	r0, [r7, #12]
 8007cfc:	f000 f9dc 	bl	80080b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007d00:	4603      	mov	r3, r0
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d00d      	beq.n	8007d22 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d0a:	2b04      	cmp	r3, #4
 8007d0c:	d107      	bne.n	8007d1e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	681a      	ldr	r2, [r3, #0]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d1c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	e005      	b.n	8007d2e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007d22:	893b      	ldrh	r3, [r7, #8]
 8007d24:	b2da      	uxtb	r2, r3
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007d2c:	2300      	movs	r3, #0
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3718      	adds	r7, #24
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop
 8007d38:	00010002 	.word	0x00010002

08007d3c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b088      	sub	sp, #32
 8007d40:	af02      	add	r7, sp, #8
 8007d42:	60f8      	str	r0, [r7, #12]
 8007d44:	4608      	mov	r0, r1
 8007d46:	4611      	mov	r1, r2
 8007d48:	461a      	mov	r2, r3
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	817b      	strh	r3, [r7, #10]
 8007d4e:	460b      	mov	r3, r1
 8007d50:	813b      	strh	r3, [r7, #8]
 8007d52:	4613      	mov	r3, r2
 8007d54:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d64:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681a      	ldr	r2, [r3, #0]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d74:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d78:	9300      	str	r3, [sp, #0]
 8007d7a:	6a3b      	ldr	r3, [r7, #32]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007d82:	68f8      	ldr	r0, [r7, #12]
 8007d84:	f000 f8c2 	bl	8007f0c <I2C_WaitOnFlagUntilTimeout>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d00d      	beq.n	8007daa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d9c:	d103      	bne.n	8007da6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007da4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007da6:	2303      	movs	r3, #3
 8007da8:	e0aa      	b.n	8007f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007daa:	897b      	ldrh	r3, [r7, #10]
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	461a      	mov	r2, r3
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007db8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dbc:	6a3a      	ldr	r2, [r7, #32]
 8007dbe:	4952      	ldr	r1, [pc, #328]	; (8007f08 <I2C_RequestMemoryRead+0x1cc>)
 8007dc0:	68f8      	ldr	r0, [r7, #12]
 8007dc2:	f000 f8fa 	bl	8007fba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d001      	beq.n	8007dd0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007dcc:	2301      	movs	r3, #1
 8007dce:	e097      	b.n	8007f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	617b      	str	r3, [r7, #20]
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	617b      	str	r3, [r7, #20]
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	699b      	ldr	r3, [r3, #24]
 8007de2:	617b      	str	r3, [r7, #20]
 8007de4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007de6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007de8:	6a39      	ldr	r1, [r7, #32]
 8007dea:	68f8      	ldr	r0, [r7, #12]
 8007dec:	f000 f964 	bl	80080b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007df0:	4603      	mov	r3, r0
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d00d      	beq.n	8007e12 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dfa:	2b04      	cmp	r3, #4
 8007dfc:	d107      	bne.n	8007e0e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e0c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e076      	b.n	8007f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007e12:	88fb      	ldrh	r3, [r7, #6]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d105      	bne.n	8007e24 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007e18:	893b      	ldrh	r3, [r7, #8]
 8007e1a:	b2da      	uxtb	r2, r3
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	611a      	str	r2, [r3, #16]
 8007e22:	e021      	b.n	8007e68 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007e24:	893b      	ldrh	r3, [r7, #8]
 8007e26:	0a1b      	lsrs	r3, r3, #8
 8007e28:	b29b      	uxth	r3, r3
 8007e2a:	b2da      	uxtb	r2, r3
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e34:	6a39      	ldr	r1, [r7, #32]
 8007e36:	68f8      	ldr	r0, [r7, #12]
 8007e38:	f000 f93e 	bl	80080b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d00d      	beq.n	8007e5e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e46:	2b04      	cmp	r3, #4
 8007e48:	d107      	bne.n	8007e5a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	681a      	ldr	r2, [r3, #0]
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e58:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e050      	b.n	8007f00 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007e5e:	893b      	ldrh	r3, [r7, #8]
 8007e60:	b2da      	uxtb	r2, r3
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e6a:	6a39      	ldr	r1, [r7, #32]
 8007e6c:	68f8      	ldr	r0, [r7, #12]
 8007e6e:	f000 f923 	bl	80080b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007e72:	4603      	mov	r3, r0
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d00d      	beq.n	8007e94 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e7c:	2b04      	cmp	r3, #4
 8007e7e:	d107      	bne.n	8007e90 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e8e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007e90:	2301      	movs	r3, #1
 8007e92:	e035      	b.n	8007f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	681a      	ldr	r2, [r3, #0]
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ea2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea6:	9300      	str	r3, [sp, #0]
 8007ea8:	6a3b      	ldr	r3, [r7, #32]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	f000 f82b 	bl	8007f0c <I2C_WaitOnFlagUntilTimeout>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d00d      	beq.n	8007ed8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ec6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007eca:	d103      	bne.n	8007ed4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ed2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007ed4:	2303      	movs	r3, #3
 8007ed6:	e013      	b.n	8007f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007ed8:	897b      	ldrh	r3, [r7, #10]
 8007eda:	b2db      	uxtb	r3, r3
 8007edc:	f043 0301 	orr.w	r3, r3, #1
 8007ee0:	b2da      	uxtb	r2, r3
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eea:	6a3a      	ldr	r2, [r7, #32]
 8007eec:	4906      	ldr	r1, [pc, #24]	; (8007f08 <I2C_RequestMemoryRead+0x1cc>)
 8007eee:	68f8      	ldr	r0, [r7, #12]
 8007ef0:	f000 f863 	bl	8007fba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d001      	beq.n	8007efe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007efa:	2301      	movs	r3, #1
 8007efc:	e000      	b.n	8007f00 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3718      	adds	r7, #24
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}
 8007f08:	00010002 	.word	0x00010002

08007f0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b084      	sub	sp, #16
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	60f8      	str	r0, [r7, #12]
 8007f14:	60b9      	str	r1, [r7, #8]
 8007f16:	603b      	str	r3, [r7, #0]
 8007f18:	4613      	mov	r3, r2
 8007f1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007f1c:	e025      	b.n	8007f6a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f24:	d021      	beq.n	8007f6a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f26:	f7fe f921 	bl	800616c <HAL_GetTick>
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	69bb      	ldr	r3, [r7, #24]
 8007f2e:	1ad3      	subs	r3, r2, r3
 8007f30:	683a      	ldr	r2, [r7, #0]
 8007f32:	429a      	cmp	r2, r3
 8007f34:	d302      	bcc.n	8007f3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d116      	bne.n	8007f6a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2220      	movs	r2, #32
 8007f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f56:	f043 0220 	orr.w	r2, r3, #32
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2200      	movs	r2, #0
 8007f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	e023      	b.n	8007fb2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	0c1b      	lsrs	r3, r3, #16
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d10d      	bne.n	8007f90 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	695b      	ldr	r3, [r3, #20]
 8007f7a:	43da      	mvns	r2, r3
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	4013      	ands	r3, r2
 8007f80:	b29b      	uxth	r3, r3
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	bf0c      	ite	eq
 8007f86:	2301      	moveq	r3, #1
 8007f88:	2300      	movne	r3, #0
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	e00c      	b.n	8007faa <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	699b      	ldr	r3, [r3, #24]
 8007f96:	43da      	mvns	r2, r3
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	4013      	ands	r3, r2
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	bf0c      	ite	eq
 8007fa2:	2301      	moveq	r3, #1
 8007fa4:	2300      	movne	r3, #0
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	461a      	mov	r2, r3
 8007faa:	79fb      	ldrb	r3, [r7, #7]
 8007fac:	429a      	cmp	r2, r3
 8007fae:	d0b6      	beq.n	8007f1e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007fb0:	2300      	movs	r3, #0
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	3710      	adds	r7, #16
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}

08007fba <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007fba:	b580      	push	{r7, lr}
 8007fbc:	b084      	sub	sp, #16
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	60f8      	str	r0, [r7, #12]
 8007fc2:	60b9      	str	r1, [r7, #8]
 8007fc4:	607a      	str	r2, [r7, #4]
 8007fc6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007fc8:	e051      	b.n	800806e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	695b      	ldr	r3, [r3, #20]
 8007fd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007fd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007fd8:	d123      	bne.n	8008022 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	681a      	ldr	r2, [r3, #0]
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007fe8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007ff2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	2220      	movs	r2, #32
 8007ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2200      	movs	r2, #0
 8008006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800800e:	f043 0204 	orr.w	r2, r3, #4
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2200      	movs	r2, #0
 800801a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800801e:	2301      	movs	r3, #1
 8008020:	e046      	b.n	80080b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008028:	d021      	beq.n	800806e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800802a:	f7fe f89f 	bl	800616c <HAL_GetTick>
 800802e:	4602      	mov	r2, r0
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	1ad3      	subs	r3, r2, r3
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	429a      	cmp	r2, r3
 8008038:	d302      	bcc.n	8008040 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d116      	bne.n	800806e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2200      	movs	r2, #0
 8008044:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2220      	movs	r2, #32
 800804a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2200      	movs	r2, #0
 8008052:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800805a:	f043 0220 	orr.w	r2, r3, #32
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2200      	movs	r2, #0
 8008066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800806a:	2301      	movs	r3, #1
 800806c:	e020      	b.n	80080b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	0c1b      	lsrs	r3, r3, #16
 8008072:	b2db      	uxtb	r3, r3
 8008074:	2b01      	cmp	r3, #1
 8008076:	d10c      	bne.n	8008092 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	695b      	ldr	r3, [r3, #20]
 800807e:	43da      	mvns	r2, r3
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	4013      	ands	r3, r2
 8008084:	b29b      	uxth	r3, r3
 8008086:	2b00      	cmp	r3, #0
 8008088:	bf14      	ite	ne
 800808a:	2301      	movne	r3, #1
 800808c:	2300      	moveq	r3, #0
 800808e:	b2db      	uxtb	r3, r3
 8008090:	e00b      	b.n	80080aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	699b      	ldr	r3, [r3, #24]
 8008098:	43da      	mvns	r2, r3
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	4013      	ands	r3, r2
 800809e:	b29b      	uxth	r3, r3
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	bf14      	ite	ne
 80080a4:	2301      	movne	r3, #1
 80080a6:	2300      	moveq	r3, #0
 80080a8:	b2db      	uxtb	r3, r3
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d18d      	bne.n	8007fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80080ae:	2300      	movs	r3, #0
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3710      	adds	r7, #16
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b084      	sub	sp, #16
 80080bc:	af00      	add	r7, sp, #0
 80080be:	60f8      	str	r0, [r7, #12]
 80080c0:	60b9      	str	r1, [r7, #8]
 80080c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80080c4:	e02d      	b.n	8008122 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80080c6:	68f8      	ldr	r0, [r7, #12]
 80080c8:	f000 f8ce 	bl	8008268 <I2C_IsAcknowledgeFailed>
 80080cc:	4603      	mov	r3, r0
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d001      	beq.n	80080d6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	e02d      	b.n	8008132 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080dc:	d021      	beq.n	8008122 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080de:	f7fe f845 	bl	800616c <HAL_GetTick>
 80080e2:	4602      	mov	r2, r0
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	1ad3      	subs	r3, r2, r3
 80080e8:	68ba      	ldr	r2, [r7, #8]
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d302      	bcc.n	80080f4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d116      	bne.n	8008122 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2200      	movs	r2, #0
 80080f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2220      	movs	r2, #32
 80080fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2200      	movs	r2, #0
 8008106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800810e:	f043 0220 	orr.w	r2, r3, #32
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2200      	movs	r2, #0
 800811a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800811e:	2301      	movs	r3, #1
 8008120:	e007      	b.n	8008132 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	695b      	ldr	r3, [r3, #20]
 8008128:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800812c:	2b80      	cmp	r3, #128	; 0x80
 800812e:	d1ca      	bne.n	80080c6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008130:	2300      	movs	r3, #0
}
 8008132:	4618      	mov	r0, r3
 8008134:	3710      	adds	r7, #16
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}

0800813a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800813a:	b580      	push	{r7, lr}
 800813c:	b084      	sub	sp, #16
 800813e:	af00      	add	r7, sp, #0
 8008140:	60f8      	str	r0, [r7, #12]
 8008142:	60b9      	str	r1, [r7, #8]
 8008144:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008146:	e02d      	b.n	80081a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008148:	68f8      	ldr	r0, [r7, #12]
 800814a:	f000 f88d 	bl	8008268 <I2C_IsAcknowledgeFailed>
 800814e:	4603      	mov	r3, r0
 8008150:	2b00      	cmp	r3, #0
 8008152:	d001      	beq.n	8008158 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008154:	2301      	movs	r3, #1
 8008156:	e02d      	b.n	80081b4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800815e:	d021      	beq.n	80081a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008160:	f7fe f804 	bl	800616c <HAL_GetTick>
 8008164:	4602      	mov	r2, r0
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	1ad3      	subs	r3, r2, r3
 800816a:	68ba      	ldr	r2, [r7, #8]
 800816c:	429a      	cmp	r2, r3
 800816e:	d302      	bcc.n	8008176 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d116      	bne.n	80081a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2200      	movs	r2, #0
 800817a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2220      	movs	r2, #32
 8008180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	2200      	movs	r2, #0
 8008188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008190:	f043 0220 	orr.w	r2, r3, #32
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2200      	movs	r2, #0
 800819c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80081a0:	2301      	movs	r3, #1
 80081a2:	e007      	b.n	80081b4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	695b      	ldr	r3, [r3, #20]
 80081aa:	f003 0304 	and.w	r3, r3, #4
 80081ae:	2b04      	cmp	r3, #4
 80081b0:	d1ca      	bne.n	8008148 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80081b2:	2300      	movs	r3, #0
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3710      	adds	r7, #16
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}

080081bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b084      	sub	sp, #16
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	60b9      	str	r1, [r7, #8]
 80081c6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80081c8:	e042      	b.n	8008250 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	695b      	ldr	r3, [r3, #20]
 80081d0:	f003 0310 	and.w	r3, r3, #16
 80081d4:	2b10      	cmp	r3, #16
 80081d6:	d119      	bne.n	800820c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f06f 0210 	mvn.w	r2, #16
 80081e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2200      	movs	r2, #0
 80081e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2220      	movs	r2, #32
 80081ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	2200      	movs	r2, #0
 80081f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2200      	movs	r2, #0
 8008204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008208:	2301      	movs	r3, #1
 800820a:	e029      	b.n	8008260 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800820c:	f7fd ffae 	bl	800616c <HAL_GetTick>
 8008210:	4602      	mov	r2, r0
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	1ad3      	subs	r3, r2, r3
 8008216:	68ba      	ldr	r2, [r7, #8]
 8008218:	429a      	cmp	r2, r3
 800821a:	d302      	bcc.n	8008222 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d116      	bne.n	8008250 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2200      	movs	r2, #0
 8008226:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	2220      	movs	r2, #32
 800822c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2200      	movs	r2, #0
 8008234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800823c:	f043 0220 	orr.w	r2, r3, #32
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2200      	movs	r2, #0
 8008248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800824c:	2301      	movs	r3, #1
 800824e:	e007      	b.n	8008260 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	695b      	ldr	r3, [r3, #20]
 8008256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800825a:	2b40      	cmp	r3, #64	; 0x40
 800825c:	d1b5      	bne.n	80081ca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800825e:	2300      	movs	r3, #0
}
 8008260:	4618      	mov	r0, r3
 8008262:	3710      	adds	r7, #16
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008268:	b480      	push	{r7}
 800826a:	b083      	sub	sp, #12
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	695b      	ldr	r3, [r3, #20]
 8008276:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800827a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800827e:	d11b      	bne.n	80082b8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008288:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2200      	movs	r2, #0
 800828e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2220      	movs	r2, #32
 8008294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2200      	movs	r2, #0
 800829c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a4:	f043 0204 	orr.w	r2, r3, #4
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80082b4:	2301      	movs	r3, #1
 80082b6:	e000      	b.n	80082ba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80082b8:	2300      	movs	r3, #0
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	370c      	adds	r7, #12
 80082be:	46bd      	mov	sp, r7
 80082c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c4:	4770      	bx	lr
	...

080082c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b086      	sub	sp, #24
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d101      	bne.n	80082da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80082d6:	2301      	movs	r3, #1
 80082d8:	e264      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f003 0301 	and.w	r3, r3, #1
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d075      	beq.n	80083d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80082e6:	4ba3      	ldr	r3, [pc, #652]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 80082e8:	689b      	ldr	r3, [r3, #8]
 80082ea:	f003 030c 	and.w	r3, r3, #12
 80082ee:	2b04      	cmp	r3, #4
 80082f0:	d00c      	beq.n	800830c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80082f2:	4ba0      	ldr	r3, [pc, #640]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 80082f4:	689b      	ldr	r3, [r3, #8]
 80082f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80082fa:	2b08      	cmp	r3, #8
 80082fc:	d112      	bne.n	8008324 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80082fe:	4b9d      	ldr	r3, [pc, #628]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008306:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800830a:	d10b      	bne.n	8008324 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800830c:	4b99      	ldr	r3, [pc, #612]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008314:	2b00      	cmp	r3, #0
 8008316:	d05b      	beq.n	80083d0 <HAL_RCC_OscConfig+0x108>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d157      	bne.n	80083d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008320:	2301      	movs	r3, #1
 8008322:	e23f      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800832c:	d106      	bne.n	800833c <HAL_RCC_OscConfig+0x74>
 800832e:	4b91      	ldr	r3, [pc, #580]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4a90      	ldr	r2, [pc, #576]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008334:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008338:	6013      	str	r3, [r2, #0]
 800833a:	e01d      	b.n	8008378 <HAL_RCC_OscConfig+0xb0>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008344:	d10c      	bne.n	8008360 <HAL_RCC_OscConfig+0x98>
 8008346:	4b8b      	ldr	r3, [pc, #556]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a8a      	ldr	r2, [pc, #552]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 800834c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008350:	6013      	str	r3, [r2, #0]
 8008352:	4b88      	ldr	r3, [pc, #544]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a87      	ldr	r2, [pc, #540]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800835c:	6013      	str	r3, [r2, #0]
 800835e:	e00b      	b.n	8008378 <HAL_RCC_OscConfig+0xb0>
 8008360:	4b84      	ldr	r3, [pc, #528]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4a83      	ldr	r2, [pc, #524]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008366:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800836a:	6013      	str	r3, [r2, #0]
 800836c:	4b81      	ldr	r3, [pc, #516]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a80      	ldr	r2, [pc, #512]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008372:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008376:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d013      	beq.n	80083a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008380:	f7fd fef4 	bl	800616c <HAL_GetTick>
 8008384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008386:	e008      	b.n	800839a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008388:	f7fd fef0 	bl	800616c <HAL_GetTick>
 800838c:	4602      	mov	r2, r0
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	1ad3      	subs	r3, r2, r3
 8008392:	2b64      	cmp	r3, #100	; 0x64
 8008394:	d901      	bls.n	800839a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008396:	2303      	movs	r3, #3
 8008398:	e204      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800839a:	4b76      	ldr	r3, [pc, #472]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d0f0      	beq.n	8008388 <HAL_RCC_OscConfig+0xc0>
 80083a6:	e014      	b.n	80083d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083a8:	f7fd fee0 	bl	800616c <HAL_GetTick>
 80083ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80083ae:	e008      	b.n	80083c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80083b0:	f7fd fedc 	bl	800616c <HAL_GetTick>
 80083b4:	4602      	mov	r2, r0
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	1ad3      	subs	r3, r2, r3
 80083ba:	2b64      	cmp	r3, #100	; 0x64
 80083bc:	d901      	bls.n	80083c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80083be:	2303      	movs	r3, #3
 80083c0:	e1f0      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80083c2:	4b6c      	ldr	r3, [pc, #432]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d1f0      	bne.n	80083b0 <HAL_RCC_OscConfig+0xe8>
 80083ce:	e000      	b.n	80083d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f003 0302 	and.w	r3, r3, #2
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d063      	beq.n	80084a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80083de:	4b65      	ldr	r3, [pc, #404]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 80083e0:	689b      	ldr	r3, [r3, #8]
 80083e2:	f003 030c 	and.w	r3, r3, #12
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00b      	beq.n	8008402 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80083ea:	4b62      	ldr	r3, [pc, #392]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 80083ec:	689b      	ldr	r3, [r3, #8]
 80083ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80083f2:	2b08      	cmp	r3, #8
 80083f4:	d11c      	bne.n	8008430 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80083f6:	4b5f      	ldr	r3, [pc, #380]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 80083f8:	685b      	ldr	r3, [r3, #4]
 80083fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d116      	bne.n	8008430 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008402:	4b5c      	ldr	r3, [pc, #368]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f003 0302 	and.w	r3, r3, #2
 800840a:	2b00      	cmp	r3, #0
 800840c:	d005      	beq.n	800841a <HAL_RCC_OscConfig+0x152>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	68db      	ldr	r3, [r3, #12]
 8008412:	2b01      	cmp	r3, #1
 8008414:	d001      	beq.n	800841a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008416:	2301      	movs	r3, #1
 8008418:	e1c4      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800841a:	4b56      	ldr	r3, [pc, #344]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	691b      	ldr	r3, [r3, #16]
 8008426:	00db      	lsls	r3, r3, #3
 8008428:	4952      	ldr	r1, [pc, #328]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 800842a:	4313      	orrs	r3, r2
 800842c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800842e:	e03a      	b.n	80084a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d020      	beq.n	800847a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008438:	4b4f      	ldr	r3, [pc, #316]	; (8008578 <HAL_RCC_OscConfig+0x2b0>)
 800843a:	2201      	movs	r2, #1
 800843c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800843e:	f7fd fe95 	bl	800616c <HAL_GetTick>
 8008442:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008444:	e008      	b.n	8008458 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008446:	f7fd fe91 	bl	800616c <HAL_GetTick>
 800844a:	4602      	mov	r2, r0
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	1ad3      	subs	r3, r2, r3
 8008450:	2b02      	cmp	r3, #2
 8008452:	d901      	bls.n	8008458 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008454:	2303      	movs	r3, #3
 8008456:	e1a5      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008458:	4b46      	ldr	r3, [pc, #280]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f003 0302 	and.w	r3, r3, #2
 8008460:	2b00      	cmp	r3, #0
 8008462:	d0f0      	beq.n	8008446 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008464:	4b43      	ldr	r3, [pc, #268]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	691b      	ldr	r3, [r3, #16]
 8008470:	00db      	lsls	r3, r3, #3
 8008472:	4940      	ldr	r1, [pc, #256]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008474:	4313      	orrs	r3, r2
 8008476:	600b      	str	r3, [r1, #0]
 8008478:	e015      	b.n	80084a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800847a:	4b3f      	ldr	r3, [pc, #252]	; (8008578 <HAL_RCC_OscConfig+0x2b0>)
 800847c:	2200      	movs	r2, #0
 800847e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008480:	f7fd fe74 	bl	800616c <HAL_GetTick>
 8008484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008486:	e008      	b.n	800849a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008488:	f7fd fe70 	bl	800616c <HAL_GetTick>
 800848c:	4602      	mov	r2, r0
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	1ad3      	subs	r3, r2, r3
 8008492:	2b02      	cmp	r3, #2
 8008494:	d901      	bls.n	800849a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008496:	2303      	movs	r3, #3
 8008498:	e184      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800849a:	4b36      	ldr	r3, [pc, #216]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f003 0302 	and.w	r3, r3, #2
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d1f0      	bne.n	8008488 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f003 0308 	and.w	r3, r3, #8
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d030      	beq.n	8008514 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	695b      	ldr	r3, [r3, #20]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d016      	beq.n	80084e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80084ba:	4b30      	ldr	r3, [pc, #192]	; (800857c <HAL_RCC_OscConfig+0x2b4>)
 80084bc:	2201      	movs	r2, #1
 80084be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084c0:	f7fd fe54 	bl	800616c <HAL_GetTick>
 80084c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084c6:	e008      	b.n	80084da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80084c8:	f7fd fe50 	bl	800616c <HAL_GetTick>
 80084cc:	4602      	mov	r2, r0
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	1ad3      	subs	r3, r2, r3
 80084d2:	2b02      	cmp	r3, #2
 80084d4:	d901      	bls.n	80084da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80084d6:	2303      	movs	r3, #3
 80084d8:	e164      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084da:	4b26      	ldr	r3, [pc, #152]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 80084dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80084de:	f003 0302 	and.w	r3, r3, #2
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d0f0      	beq.n	80084c8 <HAL_RCC_OscConfig+0x200>
 80084e6:	e015      	b.n	8008514 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80084e8:	4b24      	ldr	r3, [pc, #144]	; (800857c <HAL_RCC_OscConfig+0x2b4>)
 80084ea:	2200      	movs	r2, #0
 80084ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80084ee:	f7fd fe3d 	bl	800616c <HAL_GetTick>
 80084f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80084f4:	e008      	b.n	8008508 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80084f6:	f7fd fe39 	bl	800616c <HAL_GetTick>
 80084fa:	4602      	mov	r2, r0
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	1ad3      	subs	r3, r2, r3
 8008500:	2b02      	cmp	r3, #2
 8008502:	d901      	bls.n	8008508 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008504:	2303      	movs	r3, #3
 8008506:	e14d      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008508:	4b1a      	ldr	r3, [pc, #104]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 800850a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800850c:	f003 0302 	and.w	r3, r3, #2
 8008510:	2b00      	cmp	r3, #0
 8008512:	d1f0      	bne.n	80084f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f003 0304 	and.w	r3, r3, #4
 800851c:	2b00      	cmp	r3, #0
 800851e:	f000 80a0 	beq.w	8008662 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008522:	2300      	movs	r3, #0
 8008524:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008526:	4b13      	ldr	r3, [pc, #76]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800852a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800852e:	2b00      	cmp	r3, #0
 8008530:	d10f      	bne.n	8008552 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008532:	2300      	movs	r3, #0
 8008534:	60bb      	str	r3, [r7, #8]
 8008536:	4b0f      	ldr	r3, [pc, #60]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800853a:	4a0e      	ldr	r2, [pc, #56]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 800853c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008540:	6413      	str	r3, [r2, #64]	; 0x40
 8008542:	4b0c      	ldr	r3, [pc, #48]	; (8008574 <HAL_RCC_OscConfig+0x2ac>)
 8008544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800854a:	60bb      	str	r3, [r7, #8]
 800854c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800854e:	2301      	movs	r3, #1
 8008550:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008552:	4b0b      	ldr	r3, [pc, #44]	; (8008580 <HAL_RCC_OscConfig+0x2b8>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800855a:	2b00      	cmp	r3, #0
 800855c:	d121      	bne.n	80085a2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800855e:	4b08      	ldr	r3, [pc, #32]	; (8008580 <HAL_RCC_OscConfig+0x2b8>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a07      	ldr	r2, [pc, #28]	; (8008580 <HAL_RCC_OscConfig+0x2b8>)
 8008564:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008568:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800856a:	f7fd fdff 	bl	800616c <HAL_GetTick>
 800856e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008570:	e011      	b.n	8008596 <HAL_RCC_OscConfig+0x2ce>
 8008572:	bf00      	nop
 8008574:	40023800 	.word	0x40023800
 8008578:	42470000 	.word	0x42470000
 800857c:	42470e80 	.word	0x42470e80
 8008580:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008584:	f7fd fdf2 	bl	800616c <HAL_GetTick>
 8008588:	4602      	mov	r2, r0
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	1ad3      	subs	r3, r2, r3
 800858e:	2b02      	cmp	r3, #2
 8008590:	d901      	bls.n	8008596 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8008592:	2303      	movs	r3, #3
 8008594:	e106      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008596:	4b85      	ldr	r3, [pc, #532]	; (80087ac <HAL_RCC_OscConfig+0x4e4>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d0f0      	beq.n	8008584 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	2b01      	cmp	r3, #1
 80085a8:	d106      	bne.n	80085b8 <HAL_RCC_OscConfig+0x2f0>
 80085aa:	4b81      	ldr	r3, [pc, #516]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 80085ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085ae:	4a80      	ldr	r2, [pc, #512]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 80085b0:	f043 0301 	orr.w	r3, r3, #1
 80085b4:	6713      	str	r3, [r2, #112]	; 0x70
 80085b6:	e01c      	b.n	80085f2 <HAL_RCC_OscConfig+0x32a>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	2b05      	cmp	r3, #5
 80085be:	d10c      	bne.n	80085da <HAL_RCC_OscConfig+0x312>
 80085c0:	4b7b      	ldr	r3, [pc, #492]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 80085c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085c4:	4a7a      	ldr	r2, [pc, #488]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 80085c6:	f043 0304 	orr.w	r3, r3, #4
 80085ca:	6713      	str	r3, [r2, #112]	; 0x70
 80085cc:	4b78      	ldr	r3, [pc, #480]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 80085ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085d0:	4a77      	ldr	r2, [pc, #476]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 80085d2:	f043 0301 	orr.w	r3, r3, #1
 80085d6:	6713      	str	r3, [r2, #112]	; 0x70
 80085d8:	e00b      	b.n	80085f2 <HAL_RCC_OscConfig+0x32a>
 80085da:	4b75      	ldr	r3, [pc, #468]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 80085dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085de:	4a74      	ldr	r2, [pc, #464]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 80085e0:	f023 0301 	bic.w	r3, r3, #1
 80085e4:	6713      	str	r3, [r2, #112]	; 0x70
 80085e6:	4b72      	ldr	r3, [pc, #456]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 80085e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085ea:	4a71      	ldr	r2, [pc, #452]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 80085ec:	f023 0304 	bic.w	r3, r3, #4
 80085f0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	689b      	ldr	r3, [r3, #8]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d015      	beq.n	8008626 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085fa:	f7fd fdb7 	bl	800616c <HAL_GetTick>
 80085fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008600:	e00a      	b.n	8008618 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008602:	f7fd fdb3 	bl	800616c <HAL_GetTick>
 8008606:	4602      	mov	r2, r0
 8008608:	693b      	ldr	r3, [r7, #16]
 800860a:	1ad3      	subs	r3, r2, r3
 800860c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008610:	4293      	cmp	r3, r2
 8008612:	d901      	bls.n	8008618 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8008614:	2303      	movs	r3, #3
 8008616:	e0c5      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008618:	4b65      	ldr	r3, [pc, #404]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 800861a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800861c:	f003 0302 	and.w	r3, r3, #2
 8008620:	2b00      	cmp	r3, #0
 8008622:	d0ee      	beq.n	8008602 <HAL_RCC_OscConfig+0x33a>
 8008624:	e014      	b.n	8008650 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008626:	f7fd fda1 	bl	800616c <HAL_GetTick>
 800862a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800862c:	e00a      	b.n	8008644 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800862e:	f7fd fd9d 	bl	800616c <HAL_GetTick>
 8008632:	4602      	mov	r2, r0
 8008634:	693b      	ldr	r3, [r7, #16]
 8008636:	1ad3      	subs	r3, r2, r3
 8008638:	f241 3288 	movw	r2, #5000	; 0x1388
 800863c:	4293      	cmp	r3, r2
 800863e:	d901      	bls.n	8008644 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8008640:	2303      	movs	r3, #3
 8008642:	e0af      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008644:	4b5a      	ldr	r3, [pc, #360]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 8008646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008648:	f003 0302 	and.w	r3, r3, #2
 800864c:	2b00      	cmp	r3, #0
 800864e:	d1ee      	bne.n	800862e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008650:	7dfb      	ldrb	r3, [r7, #23]
 8008652:	2b01      	cmp	r3, #1
 8008654:	d105      	bne.n	8008662 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008656:	4b56      	ldr	r3, [pc, #344]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 8008658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800865a:	4a55      	ldr	r2, [pc, #340]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 800865c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008660:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	699b      	ldr	r3, [r3, #24]
 8008666:	2b00      	cmp	r3, #0
 8008668:	f000 809b 	beq.w	80087a2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800866c:	4b50      	ldr	r3, [pc, #320]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 800866e:	689b      	ldr	r3, [r3, #8]
 8008670:	f003 030c 	and.w	r3, r3, #12
 8008674:	2b08      	cmp	r3, #8
 8008676:	d05c      	beq.n	8008732 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	699b      	ldr	r3, [r3, #24]
 800867c:	2b02      	cmp	r3, #2
 800867e:	d141      	bne.n	8008704 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008680:	4b4c      	ldr	r3, [pc, #304]	; (80087b4 <HAL_RCC_OscConfig+0x4ec>)
 8008682:	2200      	movs	r2, #0
 8008684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008686:	f7fd fd71 	bl	800616c <HAL_GetTick>
 800868a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800868c:	e008      	b.n	80086a0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800868e:	f7fd fd6d 	bl	800616c <HAL_GetTick>
 8008692:	4602      	mov	r2, r0
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	1ad3      	subs	r3, r2, r3
 8008698:	2b02      	cmp	r3, #2
 800869a:	d901      	bls.n	80086a0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800869c:	2303      	movs	r3, #3
 800869e:	e081      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086a0:	4b43      	ldr	r3, [pc, #268]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d1f0      	bne.n	800868e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	69da      	ldr	r2, [r3, #28]
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6a1b      	ldr	r3, [r3, #32]
 80086b4:	431a      	orrs	r2, r3
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086ba:	019b      	lsls	r3, r3, #6
 80086bc:	431a      	orrs	r2, r3
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086c2:	085b      	lsrs	r3, r3, #1
 80086c4:	3b01      	subs	r3, #1
 80086c6:	041b      	lsls	r3, r3, #16
 80086c8:	431a      	orrs	r2, r3
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ce:	061b      	lsls	r3, r3, #24
 80086d0:	4937      	ldr	r1, [pc, #220]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 80086d2:	4313      	orrs	r3, r2
 80086d4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80086d6:	4b37      	ldr	r3, [pc, #220]	; (80087b4 <HAL_RCC_OscConfig+0x4ec>)
 80086d8:	2201      	movs	r2, #1
 80086da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086dc:	f7fd fd46 	bl	800616c <HAL_GetTick>
 80086e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80086e2:	e008      	b.n	80086f6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80086e4:	f7fd fd42 	bl	800616c <HAL_GetTick>
 80086e8:	4602      	mov	r2, r0
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	1ad3      	subs	r3, r2, r3
 80086ee:	2b02      	cmp	r3, #2
 80086f0:	d901      	bls.n	80086f6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80086f2:	2303      	movs	r3, #3
 80086f4:	e056      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80086f6:	4b2e      	ldr	r3, [pc, #184]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d0f0      	beq.n	80086e4 <HAL_RCC_OscConfig+0x41c>
 8008702:	e04e      	b.n	80087a2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008704:	4b2b      	ldr	r3, [pc, #172]	; (80087b4 <HAL_RCC_OscConfig+0x4ec>)
 8008706:	2200      	movs	r2, #0
 8008708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800870a:	f7fd fd2f 	bl	800616c <HAL_GetTick>
 800870e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008710:	e008      	b.n	8008724 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008712:	f7fd fd2b 	bl	800616c <HAL_GetTick>
 8008716:	4602      	mov	r2, r0
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	1ad3      	subs	r3, r2, r3
 800871c:	2b02      	cmp	r3, #2
 800871e:	d901      	bls.n	8008724 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8008720:	2303      	movs	r3, #3
 8008722:	e03f      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008724:	4b22      	ldr	r3, [pc, #136]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800872c:	2b00      	cmp	r3, #0
 800872e:	d1f0      	bne.n	8008712 <HAL_RCC_OscConfig+0x44a>
 8008730:	e037      	b.n	80087a2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	699b      	ldr	r3, [r3, #24]
 8008736:	2b01      	cmp	r3, #1
 8008738:	d101      	bne.n	800873e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800873a:	2301      	movs	r3, #1
 800873c:	e032      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800873e:	4b1c      	ldr	r3, [pc, #112]	; (80087b0 <HAL_RCC_OscConfig+0x4e8>)
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	699b      	ldr	r3, [r3, #24]
 8008748:	2b01      	cmp	r3, #1
 800874a:	d028      	beq.n	800879e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008756:	429a      	cmp	r2, r3
 8008758:	d121      	bne.n	800879e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008764:	429a      	cmp	r2, r3
 8008766:	d11a      	bne.n	800879e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008768:	68fa      	ldr	r2, [r7, #12]
 800876a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800876e:	4013      	ands	r3, r2
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008774:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008776:	4293      	cmp	r3, r2
 8008778:	d111      	bne.n	800879e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008784:	085b      	lsrs	r3, r3, #1
 8008786:	3b01      	subs	r3, #1
 8008788:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800878a:	429a      	cmp	r2, r3
 800878c:	d107      	bne.n	800879e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008798:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800879a:	429a      	cmp	r2, r3
 800879c:	d001      	beq.n	80087a2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800879e:	2301      	movs	r3, #1
 80087a0:	e000      	b.n	80087a4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80087a2:	2300      	movs	r3, #0
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3718      	adds	r7, #24
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}
 80087ac:	40007000 	.word	0x40007000
 80087b0:	40023800 	.word	0x40023800
 80087b4:	42470060 	.word	0x42470060

080087b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b084      	sub	sp, #16
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d101      	bne.n	80087cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80087c8:	2301      	movs	r3, #1
 80087ca:	e0cc      	b.n	8008966 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80087cc:	4b68      	ldr	r3, [pc, #416]	; (8008970 <HAL_RCC_ClockConfig+0x1b8>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f003 0307 	and.w	r3, r3, #7
 80087d4:	683a      	ldr	r2, [r7, #0]
 80087d6:	429a      	cmp	r2, r3
 80087d8:	d90c      	bls.n	80087f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087da:	4b65      	ldr	r3, [pc, #404]	; (8008970 <HAL_RCC_ClockConfig+0x1b8>)
 80087dc:	683a      	ldr	r2, [r7, #0]
 80087de:	b2d2      	uxtb	r2, r2
 80087e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80087e2:	4b63      	ldr	r3, [pc, #396]	; (8008970 <HAL_RCC_ClockConfig+0x1b8>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f003 0307 	and.w	r3, r3, #7
 80087ea:	683a      	ldr	r2, [r7, #0]
 80087ec:	429a      	cmp	r2, r3
 80087ee:	d001      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	e0b8      	b.n	8008966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f003 0302 	and.w	r3, r3, #2
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d020      	beq.n	8008842 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f003 0304 	and.w	r3, r3, #4
 8008808:	2b00      	cmp	r3, #0
 800880a:	d005      	beq.n	8008818 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800880c:	4b59      	ldr	r3, [pc, #356]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 800880e:	689b      	ldr	r3, [r3, #8]
 8008810:	4a58      	ldr	r2, [pc, #352]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 8008812:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008816:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f003 0308 	and.w	r3, r3, #8
 8008820:	2b00      	cmp	r3, #0
 8008822:	d005      	beq.n	8008830 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008824:	4b53      	ldr	r3, [pc, #332]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	4a52      	ldr	r2, [pc, #328]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 800882a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800882e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008830:	4b50      	ldr	r3, [pc, #320]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 8008832:	689b      	ldr	r3, [r3, #8]
 8008834:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	494d      	ldr	r1, [pc, #308]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 800883e:	4313      	orrs	r3, r2
 8008840:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f003 0301 	and.w	r3, r3, #1
 800884a:	2b00      	cmp	r3, #0
 800884c:	d044      	beq.n	80088d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	685b      	ldr	r3, [r3, #4]
 8008852:	2b01      	cmp	r3, #1
 8008854:	d107      	bne.n	8008866 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008856:	4b47      	ldr	r3, [pc, #284]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800885e:	2b00      	cmp	r3, #0
 8008860:	d119      	bne.n	8008896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008862:	2301      	movs	r3, #1
 8008864:	e07f      	b.n	8008966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	685b      	ldr	r3, [r3, #4]
 800886a:	2b02      	cmp	r3, #2
 800886c:	d003      	beq.n	8008876 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008872:	2b03      	cmp	r3, #3
 8008874:	d107      	bne.n	8008886 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008876:	4b3f      	ldr	r3, [pc, #252]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800887e:	2b00      	cmp	r3, #0
 8008880:	d109      	bne.n	8008896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008882:	2301      	movs	r3, #1
 8008884:	e06f      	b.n	8008966 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008886:	4b3b      	ldr	r3, [pc, #236]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f003 0302 	and.w	r3, r3, #2
 800888e:	2b00      	cmp	r3, #0
 8008890:	d101      	bne.n	8008896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008892:	2301      	movs	r3, #1
 8008894:	e067      	b.n	8008966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008896:	4b37      	ldr	r3, [pc, #220]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 8008898:	689b      	ldr	r3, [r3, #8]
 800889a:	f023 0203 	bic.w	r2, r3, #3
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	4934      	ldr	r1, [pc, #208]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 80088a4:	4313      	orrs	r3, r2
 80088a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80088a8:	f7fd fc60 	bl	800616c <HAL_GetTick>
 80088ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088ae:	e00a      	b.n	80088c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088b0:	f7fd fc5c 	bl	800616c <HAL_GetTick>
 80088b4:	4602      	mov	r2, r0
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	1ad3      	subs	r3, r2, r3
 80088ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80088be:	4293      	cmp	r3, r2
 80088c0:	d901      	bls.n	80088c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80088c2:	2303      	movs	r3, #3
 80088c4:	e04f      	b.n	8008966 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088c6:	4b2b      	ldr	r3, [pc, #172]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 80088c8:	689b      	ldr	r3, [r3, #8]
 80088ca:	f003 020c 	and.w	r2, r3, #12
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	685b      	ldr	r3, [r3, #4]
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d1eb      	bne.n	80088b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80088d8:	4b25      	ldr	r3, [pc, #148]	; (8008970 <HAL_RCC_ClockConfig+0x1b8>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f003 0307 	and.w	r3, r3, #7
 80088e0:	683a      	ldr	r2, [r7, #0]
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d20c      	bcs.n	8008900 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088e6:	4b22      	ldr	r3, [pc, #136]	; (8008970 <HAL_RCC_ClockConfig+0x1b8>)
 80088e8:	683a      	ldr	r2, [r7, #0]
 80088ea:	b2d2      	uxtb	r2, r2
 80088ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80088ee:	4b20      	ldr	r3, [pc, #128]	; (8008970 <HAL_RCC_ClockConfig+0x1b8>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f003 0307 	and.w	r3, r3, #7
 80088f6:	683a      	ldr	r2, [r7, #0]
 80088f8:	429a      	cmp	r2, r3
 80088fa:	d001      	beq.n	8008900 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80088fc:	2301      	movs	r3, #1
 80088fe:	e032      	b.n	8008966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f003 0304 	and.w	r3, r3, #4
 8008908:	2b00      	cmp	r3, #0
 800890a:	d008      	beq.n	800891e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800890c:	4b19      	ldr	r3, [pc, #100]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 800890e:	689b      	ldr	r3, [r3, #8]
 8008910:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	68db      	ldr	r3, [r3, #12]
 8008918:	4916      	ldr	r1, [pc, #88]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 800891a:	4313      	orrs	r3, r2
 800891c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f003 0308 	and.w	r3, r3, #8
 8008926:	2b00      	cmp	r3, #0
 8008928:	d009      	beq.n	800893e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800892a:	4b12      	ldr	r3, [pc, #72]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	691b      	ldr	r3, [r3, #16]
 8008936:	00db      	lsls	r3, r3, #3
 8008938:	490e      	ldr	r1, [pc, #56]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 800893a:	4313      	orrs	r3, r2
 800893c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800893e:	f000 f821 	bl	8008984 <HAL_RCC_GetSysClockFreq>
 8008942:	4602      	mov	r2, r0
 8008944:	4b0b      	ldr	r3, [pc, #44]	; (8008974 <HAL_RCC_ClockConfig+0x1bc>)
 8008946:	689b      	ldr	r3, [r3, #8]
 8008948:	091b      	lsrs	r3, r3, #4
 800894a:	f003 030f 	and.w	r3, r3, #15
 800894e:	490a      	ldr	r1, [pc, #40]	; (8008978 <HAL_RCC_ClockConfig+0x1c0>)
 8008950:	5ccb      	ldrb	r3, [r1, r3]
 8008952:	fa22 f303 	lsr.w	r3, r2, r3
 8008956:	4a09      	ldr	r2, [pc, #36]	; (800897c <HAL_RCC_ClockConfig+0x1c4>)
 8008958:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800895a:	4b09      	ldr	r3, [pc, #36]	; (8008980 <HAL_RCC_ClockConfig+0x1c8>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4618      	mov	r0, r3
 8008960:	f7fd fbc0 	bl	80060e4 <HAL_InitTick>

  return HAL_OK;
 8008964:	2300      	movs	r3, #0
}
 8008966:	4618      	mov	r0, r3
 8008968:	3710      	adds	r7, #16
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}
 800896e:	bf00      	nop
 8008970:	40023c00 	.word	0x40023c00
 8008974:	40023800 	.word	0x40023800
 8008978:	08010334 	.word	0x08010334
 800897c:	20000038 	.word	0x20000038
 8008980:	20000074 	.word	0x20000074

08008984 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008984:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008988:	b084      	sub	sp, #16
 800898a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800898c:	2300      	movs	r3, #0
 800898e:	607b      	str	r3, [r7, #4]
 8008990:	2300      	movs	r3, #0
 8008992:	60fb      	str	r3, [r7, #12]
 8008994:	2300      	movs	r3, #0
 8008996:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8008998:	2300      	movs	r3, #0
 800899a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800899c:	4b67      	ldr	r3, [pc, #412]	; (8008b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800899e:	689b      	ldr	r3, [r3, #8]
 80089a0:	f003 030c 	and.w	r3, r3, #12
 80089a4:	2b08      	cmp	r3, #8
 80089a6:	d00d      	beq.n	80089c4 <HAL_RCC_GetSysClockFreq+0x40>
 80089a8:	2b08      	cmp	r3, #8
 80089aa:	f200 80bd 	bhi.w	8008b28 <HAL_RCC_GetSysClockFreq+0x1a4>
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d002      	beq.n	80089b8 <HAL_RCC_GetSysClockFreq+0x34>
 80089b2:	2b04      	cmp	r3, #4
 80089b4:	d003      	beq.n	80089be <HAL_RCC_GetSysClockFreq+0x3a>
 80089b6:	e0b7      	b.n	8008b28 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80089b8:	4b61      	ldr	r3, [pc, #388]	; (8008b40 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80089ba:	60bb      	str	r3, [r7, #8]
       break;
 80089bc:	e0b7      	b.n	8008b2e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80089be:	4b61      	ldr	r3, [pc, #388]	; (8008b44 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80089c0:	60bb      	str	r3, [r7, #8]
      break;
 80089c2:	e0b4      	b.n	8008b2e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80089c4:	4b5d      	ldr	r3, [pc, #372]	; (8008b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80089c6:	685b      	ldr	r3, [r3, #4]
 80089c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80089cc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80089ce:	4b5b      	ldr	r3, [pc, #364]	; (8008b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80089d0:	685b      	ldr	r3, [r3, #4]
 80089d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d04d      	beq.n	8008a76 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80089da:	4b58      	ldr	r3, [pc, #352]	; (8008b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	099b      	lsrs	r3, r3, #6
 80089e0:	461a      	mov	r2, r3
 80089e2:	f04f 0300 	mov.w	r3, #0
 80089e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80089ea:	f04f 0100 	mov.w	r1, #0
 80089ee:	ea02 0800 	and.w	r8, r2, r0
 80089f2:	ea03 0901 	and.w	r9, r3, r1
 80089f6:	4640      	mov	r0, r8
 80089f8:	4649      	mov	r1, r9
 80089fa:	f04f 0200 	mov.w	r2, #0
 80089fe:	f04f 0300 	mov.w	r3, #0
 8008a02:	014b      	lsls	r3, r1, #5
 8008a04:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008a08:	0142      	lsls	r2, r0, #5
 8008a0a:	4610      	mov	r0, r2
 8008a0c:	4619      	mov	r1, r3
 8008a0e:	ebb0 0008 	subs.w	r0, r0, r8
 8008a12:	eb61 0109 	sbc.w	r1, r1, r9
 8008a16:	f04f 0200 	mov.w	r2, #0
 8008a1a:	f04f 0300 	mov.w	r3, #0
 8008a1e:	018b      	lsls	r3, r1, #6
 8008a20:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008a24:	0182      	lsls	r2, r0, #6
 8008a26:	1a12      	subs	r2, r2, r0
 8008a28:	eb63 0301 	sbc.w	r3, r3, r1
 8008a2c:	f04f 0000 	mov.w	r0, #0
 8008a30:	f04f 0100 	mov.w	r1, #0
 8008a34:	00d9      	lsls	r1, r3, #3
 8008a36:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008a3a:	00d0      	lsls	r0, r2, #3
 8008a3c:	4602      	mov	r2, r0
 8008a3e:	460b      	mov	r3, r1
 8008a40:	eb12 0208 	adds.w	r2, r2, r8
 8008a44:	eb43 0309 	adc.w	r3, r3, r9
 8008a48:	f04f 0000 	mov.w	r0, #0
 8008a4c:	f04f 0100 	mov.w	r1, #0
 8008a50:	0259      	lsls	r1, r3, #9
 8008a52:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8008a56:	0250      	lsls	r0, r2, #9
 8008a58:	4602      	mov	r2, r0
 8008a5a:	460b      	mov	r3, r1
 8008a5c:	4610      	mov	r0, r2
 8008a5e:	4619      	mov	r1, r3
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	461a      	mov	r2, r3
 8008a64:	f04f 0300 	mov.w	r3, #0
 8008a68:	f7f8 f88e 	bl	8000b88 <__aeabi_uldivmod>
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	460b      	mov	r3, r1
 8008a70:	4613      	mov	r3, r2
 8008a72:	60fb      	str	r3, [r7, #12]
 8008a74:	e04a      	b.n	8008b0c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008a76:	4b31      	ldr	r3, [pc, #196]	; (8008b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	099b      	lsrs	r3, r3, #6
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	f04f 0300 	mov.w	r3, #0
 8008a82:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008a86:	f04f 0100 	mov.w	r1, #0
 8008a8a:	ea02 0400 	and.w	r4, r2, r0
 8008a8e:	ea03 0501 	and.w	r5, r3, r1
 8008a92:	4620      	mov	r0, r4
 8008a94:	4629      	mov	r1, r5
 8008a96:	f04f 0200 	mov.w	r2, #0
 8008a9a:	f04f 0300 	mov.w	r3, #0
 8008a9e:	014b      	lsls	r3, r1, #5
 8008aa0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008aa4:	0142      	lsls	r2, r0, #5
 8008aa6:	4610      	mov	r0, r2
 8008aa8:	4619      	mov	r1, r3
 8008aaa:	1b00      	subs	r0, r0, r4
 8008aac:	eb61 0105 	sbc.w	r1, r1, r5
 8008ab0:	f04f 0200 	mov.w	r2, #0
 8008ab4:	f04f 0300 	mov.w	r3, #0
 8008ab8:	018b      	lsls	r3, r1, #6
 8008aba:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008abe:	0182      	lsls	r2, r0, #6
 8008ac0:	1a12      	subs	r2, r2, r0
 8008ac2:	eb63 0301 	sbc.w	r3, r3, r1
 8008ac6:	f04f 0000 	mov.w	r0, #0
 8008aca:	f04f 0100 	mov.w	r1, #0
 8008ace:	00d9      	lsls	r1, r3, #3
 8008ad0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008ad4:	00d0      	lsls	r0, r2, #3
 8008ad6:	4602      	mov	r2, r0
 8008ad8:	460b      	mov	r3, r1
 8008ada:	1912      	adds	r2, r2, r4
 8008adc:	eb45 0303 	adc.w	r3, r5, r3
 8008ae0:	f04f 0000 	mov.w	r0, #0
 8008ae4:	f04f 0100 	mov.w	r1, #0
 8008ae8:	0299      	lsls	r1, r3, #10
 8008aea:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8008aee:	0290      	lsls	r0, r2, #10
 8008af0:	4602      	mov	r2, r0
 8008af2:	460b      	mov	r3, r1
 8008af4:	4610      	mov	r0, r2
 8008af6:	4619      	mov	r1, r3
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	461a      	mov	r2, r3
 8008afc:	f04f 0300 	mov.w	r3, #0
 8008b00:	f7f8 f842 	bl	8000b88 <__aeabi_uldivmod>
 8008b04:	4602      	mov	r2, r0
 8008b06:	460b      	mov	r3, r1
 8008b08:	4613      	mov	r3, r2
 8008b0a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008b0c:	4b0b      	ldr	r3, [pc, #44]	; (8008b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	0c1b      	lsrs	r3, r3, #16
 8008b12:	f003 0303 	and.w	r3, r3, #3
 8008b16:	3301      	adds	r3, #1
 8008b18:	005b      	lsls	r3, r3, #1
 8008b1a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008b1c:	68fa      	ldr	r2, [r7, #12]
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b24:	60bb      	str	r3, [r7, #8]
      break;
 8008b26:	e002      	b.n	8008b2e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008b28:	4b05      	ldr	r3, [pc, #20]	; (8008b40 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8008b2a:	60bb      	str	r3, [r7, #8]
      break;
 8008b2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008b2e:	68bb      	ldr	r3, [r7, #8]
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3710      	adds	r7, #16
 8008b34:	46bd      	mov	sp, r7
 8008b36:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8008b3a:	bf00      	nop
 8008b3c:	40023800 	.word	0x40023800
 8008b40:	00f42400 	.word	0x00f42400
 8008b44:	007a1200 	.word	0x007a1200

08008b48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008b4c:	4b03      	ldr	r3, [pc, #12]	; (8008b5c <HAL_RCC_GetHCLKFreq+0x14>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	46bd      	mov	sp, r7
 8008b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b58:	4770      	bx	lr
 8008b5a:	bf00      	nop
 8008b5c:	20000038 	.word	0x20000038

08008b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008b64:	f7ff fff0 	bl	8008b48 <HAL_RCC_GetHCLKFreq>
 8008b68:	4602      	mov	r2, r0
 8008b6a:	4b05      	ldr	r3, [pc, #20]	; (8008b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008b6c:	689b      	ldr	r3, [r3, #8]
 8008b6e:	0a9b      	lsrs	r3, r3, #10
 8008b70:	f003 0307 	and.w	r3, r3, #7
 8008b74:	4903      	ldr	r1, [pc, #12]	; (8008b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008b76:	5ccb      	ldrb	r3, [r1, r3]
 8008b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	bd80      	pop	{r7, pc}
 8008b80:	40023800 	.word	0x40023800
 8008b84:	08010344 	.word	0x08010344

08008b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008b8c:	f7ff ffdc 	bl	8008b48 <HAL_RCC_GetHCLKFreq>
 8008b90:	4602      	mov	r2, r0
 8008b92:	4b05      	ldr	r3, [pc, #20]	; (8008ba8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	0b5b      	lsrs	r3, r3, #13
 8008b98:	f003 0307 	and.w	r3, r3, #7
 8008b9c:	4903      	ldr	r1, [pc, #12]	; (8008bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8008b9e:	5ccb      	ldrb	r3, [r1, r3]
 8008ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	bd80      	pop	{r7, pc}
 8008ba8:	40023800 	.word	0x40023800
 8008bac:	08010344 	.word	0x08010344

08008bb0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b082      	sub	sp, #8
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d101      	bne.n	8008bc2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	e07b      	b.n	8008cba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d108      	bne.n	8008bdc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	685b      	ldr	r3, [r3, #4]
 8008bce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008bd2:	d009      	beq.n	8008be8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	61da      	str	r2, [r3, #28]
 8008bda:	e005      	b.n	8008be8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2200      	movs	r2, #0
 8008be0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2200      	movs	r2, #0
 8008be6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008bf4:	b2db      	uxtb	r3, r3
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d106      	bne.n	8008c08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f7fb fe0a 	bl	800481c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2202      	movs	r2, #2
 8008c0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	681a      	ldr	r2, [r3, #0]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	689b      	ldr	r3, [r3, #8]
 8008c2c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008c30:	431a      	orrs	r2, r3
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	68db      	ldr	r3, [r3, #12]
 8008c36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008c3a:	431a      	orrs	r2, r3
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	691b      	ldr	r3, [r3, #16]
 8008c40:	f003 0302 	and.w	r3, r3, #2
 8008c44:	431a      	orrs	r2, r3
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	695b      	ldr	r3, [r3, #20]
 8008c4a:	f003 0301 	and.w	r3, r3, #1
 8008c4e:	431a      	orrs	r2, r3
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	699b      	ldr	r3, [r3, #24]
 8008c54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008c58:	431a      	orrs	r2, r3
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	69db      	ldr	r3, [r3, #28]
 8008c5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008c62:	431a      	orrs	r2, r3
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6a1b      	ldr	r3, [r3, #32]
 8008c68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c6c:	ea42 0103 	orr.w	r1, r2, r3
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c74:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	430a      	orrs	r2, r1
 8008c7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	699b      	ldr	r3, [r3, #24]
 8008c84:	0c1b      	lsrs	r3, r3, #16
 8008c86:	f003 0104 	and.w	r1, r3, #4
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c8e:	f003 0210 	and.w	r2, r3, #16
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	430a      	orrs	r2, r1
 8008c98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	69da      	ldr	r2, [r3, #28]
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008ca8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2200      	movs	r2, #0
 8008cae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008cb8:	2300      	movs	r3, #0
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	3708      	adds	r7, #8
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd80      	pop	{r7, pc}

08008cc2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008cc2:	b580      	push	{r7, lr}
 8008cc4:	b088      	sub	sp, #32
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	60f8      	str	r0, [r7, #12]
 8008cca:	60b9      	str	r1, [r7, #8]
 8008ccc:	603b      	str	r3, [r7, #0]
 8008cce:	4613      	mov	r3, r2
 8008cd0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	d101      	bne.n	8008ce4 <HAL_SPI_Transmit+0x22>
 8008ce0:	2302      	movs	r3, #2
 8008ce2:	e126      	b.n	8008f32 <HAL_SPI_Transmit+0x270>
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008cec:	f7fd fa3e 	bl	800616c <HAL_GetTick>
 8008cf0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008cf2:	88fb      	ldrh	r3, [r7, #6]
 8008cf4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008cfc:	b2db      	uxtb	r3, r3
 8008cfe:	2b01      	cmp	r3, #1
 8008d00:	d002      	beq.n	8008d08 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008d02:	2302      	movs	r3, #2
 8008d04:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008d06:	e10b      	b.n	8008f20 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d002      	beq.n	8008d14 <HAL_SPI_Transmit+0x52>
 8008d0e:	88fb      	ldrh	r3, [r7, #6]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d102      	bne.n	8008d1a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008d14:	2301      	movs	r3, #1
 8008d16:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008d18:	e102      	b.n	8008f20 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	2203      	movs	r2, #3
 8008d1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	2200      	movs	r2, #0
 8008d26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	68ba      	ldr	r2, [r7, #8]
 8008d2c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	88fa      	ldrh	r2, [r7, #6]
 8008d32:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	88fa      	ldrh	r2, [r7, #6]
 8008d38:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2200      	movs	r2, #0
 8008d44:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	2200      	movs	r2, #0
 8008d56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d60:	d10f      	bne.n	8008d82 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	681a      	ldr	r2, [r3, #0]
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008d80:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d8c:	2b40      	cmp	r3, #64	; 0x40
 8008d8e:	d007      	beq.n	8008da0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	681a      	ldr	r2, [r3, #0]
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d9e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	68db      	ldr	r3, [r3, #12]
 8008da4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008da8:	d14b      	bne.n	8008e42 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	685b      	ldr	r3, [r3, #4]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d002      	beq.n	8008db8 <HAL_SPI_Transmit+0xf6>
 8008db2:	8afb      	ldrh	r3, [r7, #22]
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	d13e      	bne.n	8008e36 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dbc:	881a      	ldrh	r2, [r3, #0]
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dc8:	1c9a      	adds	r2, r3, #2
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008dd2:	b29b      	uxth	r3, r3
 8008dd4:	3b01      	subs	r3, #1
 8008dd6:	b29a      	uxth	r2, r3
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008ddc:	e02b      	b.n	8008e36 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	689b      	ldr	r3, [r3, #8]
 8008de4:	f003 0302 	and.w	r3, r3, #2
 8008de8:	2b02      	cmp	r3, #2
 8008dea:	d112      	bne.n	8008e12 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008df0:	881a      	ldrh	r2, [r3, #0]
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dfc:	1c9a      	adds	r2, r3, #2
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	3b01      	subs	r3, #1
 8008e0a:	b29a      	uxth	r2, r3
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	86da      	strh	r2, [r3, #54]	; 0x36
 8008e10:	e011      	b.n	8008e36 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e12:	f7fd f9ab 	bl	800616c <HAL_GetTick>
 8008e16:	4602      	mov	r2, r0
 8008e18:	69bb      	ldr	r3, [r7, #24]
 8008e1a:	1ad3      	subs	r3, r2, r3
 8008e1c:	683a      	ldr	r2, [r7, #0]
 8008e1e:	429a      	cmp	r2, r3
 8008e20:	d803      	bhi.n	8008e2a <HAL_SPI_Transmit+0x168>
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e28:	d102      	bne.n	8008e30 <HAL_SPI_Transmit+0x16e>
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d102      	bne.n	8008e36 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8008e30:	2303      	movs	r3, #3
 8008e32:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008e34:	e074      	b.n	8008f20 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e3a:	b29b      	uxth	r3, r3
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d1ce      	bne.n	8008dde <HAL_SPI_Transmit+0x11c>
 8008e40:	e04c      	b.n	8008edc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	685b      	ldr	r3, [r3, #4]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d002      	beq.n	8008e50 <HAL_SPI_Transmit+0x18e>
 8008e4a:	8afb      	ldrh	r3, [r7, #22]
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d140      	bne.n	8008ed2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	330c      	adds	r3, #12
 8008e5a:	7812      	ldrb	r2, [r2, #0]
 8008e5c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e62:	1c5a      	adds	r2, r3, #1
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e6c:	b29b      	uxth	r3, r3
 8008e6e:	3b01      	subs	r3, #1
 8008e70:	b29a      	uxth	r2, r3
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008e76:	e02c      	b.n	8008ed2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	689b      	ldr	r3, [r3, #8]
 8008e7e:	f003 0302 	and.w	r3, r3, #2
 8008e82:	2b02      	cmp	r3, #2
 8008e84:	d113      	bne.n	8008eae <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	330c      	adds	r3, #12
 8008e90:	7812      	ldrb	r2, [r2, #0]
 8008e92:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e98:	1c5a      	adds	r2, r3, #1
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ea2:	b29b      	uxth	r3, r3
 8008ea4:	3b01      	subs	r3, #1
 8008ea6:	b29a      	uxth	r2, r3
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	86da      	strh	r2, [r3, #54]	; 0x36
 8008eac:	e011      	b.n	8008ed2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008eae:	f7fd f95d 	bl	800616c <HAL_GetTick>
 8008eb2:	4602      	mov	r2, r0
 8008eb4:	69bb      	ldr	r3, [r7, #24]
 8008eb6:	1ad3      	subs	r3, r2, r3
 8008eb8:	683a      	ldr	r2, [r7, #0]
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d803      	bhi.n	8008ec6 <HAL_SPI_Transmit+0x204>
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ec4:	d102      	bne.n	8008ecc <HAL_SPI_Transmit+0x20a>
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d102      	bne.n	8008ed2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8008ecc:	2303      	movs	r3, #3
 8008ece:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008ed0:	e026      	b.n	8008f20 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ed6:	b29b      	uxth	r3, r3
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d1cd      	bne.n	8008e78 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008edc:	69ba      	ldr	r2, [r7, #24]
 8008ede:	6839      	ldr	r1, [r7, #0]
 8008ee0:	68f8      	ldr	r0, [r7, #12]
 8008ee2:	f000 fbcb 	bl	800967c <SPI_EndRxTxTransaction>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d002      	beq.n	8008ef2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2220      	movs	r2, #32
 8008ef0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	689b      	ldr	r3, [r3, #8]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d10a      	bne.n	8008f10 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008efa:	2300      	movs	r3, #0
 8008efc:	613b      	str	r3, [r7, #16]
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	68db      	ldr	r3, [r3, #12]
 8008f04:	613b      	str	r3, [r7, #16]
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	689b      	ldr	r3, [r3, #8]
 8008f0c:	613b      	str	r3, [r7, #16]
 8008f0e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d002      	beq.n	8008f1e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	77fb      	strb	r3, [r7, #31]
 8008f1c:	e000      	b.n	8008f20 <HAL_SPI_Transmit+0x25e>
  }

error:
 8008f1e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2201      	movs	r2, #1
 8008f24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008f30:	7ffb      	ldrb	r3, [r7, #31]
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	3720      	adds	r7, #32
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}

08008f3a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f3a:	b580      	push	{r7, lr}
 8008f3c:	b088      	sub	sp, #32
 8008f3e:	af02      	add	r7, sp, #8
 8008f40:	60f8      	str	r0, [r7, #12]
 8008f42:	60b9      	str	r1, [r7, #8]
 8008f44:	603b      	str	r3, [r7, #0]
 8008f46:	4613      	mov	r3, r2
 8008f48:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f56:	d112      	bne.n	8008f7e <HAL_SPI_Receive+0x44>
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	689b      	ldr	r3, [r3, #8]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d10e      	bne.n	8008f7e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	2204      	movs	r2, #4
 8008f64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008f68:	88fa      	ldrh	r2, [r7, #6]
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	9300      	str	r3, [sp, #0]
 8008f6e:	4613      	mov	r3, r2
 8008f70:	68ba      	ldr	r2, [r7, #8]
 8008f72:	68b9      	ldr	r1, [r7, #8]
 8008f74:	68f8      	ldr	r0, [r7, #12]
 8008f76:	f000 f8f1 	bl	800915c <HAL_SPI_TransmitReceive>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	e0ea      	b.n	8009154 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008f84:	2b01      	cmp	r3, #1
 8008f86:	d101      	bne.n	8008f8c <HAL_SPI_Receive+0x52>
 8008f88:	2302      	movs	r3, #2
 8008f8a:	e0e3      	b.n	8009154 <HAL_SPI_Receive+0x21a>
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	2201      	movs	r2, #1
 8008f90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f94:	f7fd f8ea 	bl	800616c <HAL_GetTick>
 8008f98:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008fa0:	b2db      	uxtb	r3, r3
 8008fa2:	2b01      	cmp	r3, #1
 8008fa4:	d002      	beq.n	8008fac <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008fa6:	2302      	movs	r3, #2
 8008fa8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008faa:	e0ca      	b.n	8009142 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d002      	beq.n	8008fb8 <HAL_SPI_Receive+0x7e>
 8008fb2:	88fb      	ldrh	r3, [r7, #6]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d102      	bne.n	8008fbe <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008fb8:	2301      	movs	r3, #1
 8008fba:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008fbc:	e0c1      	b.n	8009142 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	2204      	movs	r2, #4
 8008fc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	68ba      	ldr	r2, [r7, #8]
 8008fd0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	88fa      	ldrh	r2, [r7, #6]
 8008fd6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	88fa      	ldrh	r2, [r7, #6]
 8008fdc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2200      	movs	r2, #0
 8008fee:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	689b      	ldr	r3, [r3, #8]
 8009000:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009004:	d10f      	bne.n	8009026 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009014:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	681a      	ldr	r2, [r3, #0]
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009024:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009030:	2b40      	cmp	r3, #64	; 0x40
 8009032:	d007      	beq.n	8009044 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	681a      	ldr	r2, [r3, #0]
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009042:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	68db      	ldr	r3, [r3, #12]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d162      	bne.n	8009112 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800904c:	e02e      	b.n	80090ac <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	689b      	ldr	r3, [r3, #8]
 8009054:	f003 0301 	and.w	r3, r3, #1
 8009058:	2b01      	cmp	r3, #1
 800905a:	d115      	bne.n	8009088 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f103 020c 	add.w	r2, r3, #12
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009068:	7812      	ldrb	r2, [r2, #0]
 800906a:	b2d2      	uxtb	r2, r2
 800906c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009072:	1c5a      	adds	r2, r3, #1
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800907c:	b29b      	uxth	r3, r3
 800907e:	3b01      	subs	r3, #1
 8009080:	b29a      	uxth	r2, r3
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009086:	e011      	b.n	80090ac <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009088:	f7fd f870 	bl	800616c <HAL_GetTick>
 800908c:	4602      	mov	r2, r0
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	1ad3      	subs	r3, r2, r3
 8009092:	683a      	ldr	r2, [r7, #0]
 8009094:	429a      	cmp	r2, r3
 8009096:	d803      	bhi.n	80090a0 <HAL_SPI_Receive+0x166>
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800909e:	d102      	bne.n	80090a6 <HAL_SPI_Receive+0x16c>
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d102      	bne.n	80090ac <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80090a6:	2303      	movs	r3, #3
 80090a8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80090aa:	e04a      	b.n	8009142 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d1cb      	bne.n	800904e <HAL_SPI_Receive+0x114>
 80090b6:	e031      	b.n	800911c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	689b      	ldr	r3, [r3, #8]
 80090be:	f003 0301 	and.w	r3, r3, #1
 80090c2:	2b01      	cmp	r3, #1
 80090c4:	d113      	bne.n	80090ee <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	68da      	ldr	r2, [r3, #12]
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090d0:	b292      	uxth	r2, r2
 80090d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090d8:	1c9a      	adds	r2, r3, #2
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090e2:	b29b      	uxth	r3, r3
 80090e4:	3b01      	subs	r3, #1
 80090e6:	b29a      	uxth	r2, r3
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 80090ec:	e011      	b.n	8009112 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80090ee:	f7fd f83d 	bl	800616c <HAL_GetTick>
 80090f2:	4602      	mov	r2, r0
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	1ad3      	subs	r3, r2, r3
 80090f8:	683a      	ldr	r2, [r7, #0]
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d803      	bhi.n	8009106 <HAL_SPI_Receive+0x1cc>
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009104:	d102      	bne.n	800910c <HAL_SPI_Receive+0x1d2>
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d102      	bne.n	8009112 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800910c:	2303      	movs	r3, #3
 800910e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009110:	e017      	b.n	8009142 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009116:	b29b      	uxth	r3, r3
 8009118:	2b00      	cmp	r3, #0
 800911a:	d1cd      	bne.n	80090b8 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800911c:	693a      	ldr	r2, [r7, #16]
 800911e:	6839      	ldr	r1, [r7, #0]
 8009120:	68f8      	ldr	r0, [r7, #12]
 8009122:	f000 fa45 	bl	80095b0 <SPI_EndRxTransaction>
 8009126:	4603      	mov	r3, r0
 8009128:	2b00      	cmp	r3, #0
 800912a:	d002      	beq.n	8009132 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	2220      	movs	r2, #32
 8009130:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009136:	2b00      	cmp	r3, #0
 8009138:	d002      	beq.n	8009140 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800913a:	2301      	movs	r3, #1
 800913c:	75fb      	strb	r3, [r7, #23]
 800913e:	e000      	b.n	8009142 <HAL_SPI_Receive+0x208>
  }

error :
 8009140:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2201      	movs	r2, #1
 8009146:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	2200      	movs	r2, #0
 800914e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009152:	7dfb      	ldrb	r3, [r7, #23]
}
 8009154:	4618      	mov	r0, r3
 8009156:	3718      	adds	r7, #24
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}

0800915c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b08c      	sub	sp, #48	; 0x30
 8009160:	af00      	add	r7, sp, #0
 8009162:	60f8      	str	r0, [r7, #12]
 8009164:	60b9      	str	r1, [r7, #8]
 8009166:	607a      	str	r2, [r7, #4]
 8009168:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800916a:	2301      	movs	r3, #1
 800916c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800916e:	2300      	movs	r3, #0
 8009170:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800917a:	2b01      	cmp	r3, #1
 800917c:	d101      	bne.n	8009182 <HAL_SPI_TransmitReceive+0x26>
 800917e:	2302      	movs	r3, #2
 8009180:	e18a      	b.n	8009498 <HAL_SPI_TransmitReceive+0x33c>
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	2201      	movs	r2, #1
 8009186:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800918a:	f7fc ffef 	bl	800616c <HAL_GetTick>
 800918e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009196:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80091a0:	887b      	ldrh	r3, [r7, #2]
 80091a2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80091a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d00f      	beq.n	80091cc <HAL_SPI_TransmitReceive+0x70>
 80091ac:	69fb      	ldr	r3, [r7, #28]
 80091ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80091b2:	d107      	bne.n	80091c4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	689b      	ldr	r3, [r3, #8]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d103      	bne.n	80091c4 <HAL_SPI_TransmitReceive+0x68>
 80091bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80091c0:	2b04      	cmp	r3, #4
 80091c2:	d003      	beq.n	80091cc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80091c4:	2302      	movs	r3, #2
 80091c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80091ca:	e15b      	b.n	8009484 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d005      	beq.n	80091de <HAL_SPI_TransmitReceive+0x82>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d002      	beq.n	80091de <HAL_SPI_TransmitReceive+0x82>
 80091d8:	887b      	ldrh	r3, [r7, #2]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d103      	bne.n	80091e6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80091de:	2301      	movs	r3, #1
 80091e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80091e4:	e14e      	b.n	8009484 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80091ec:	b2db      	uxtb	r3, r3
 80091ee:	2b04      	cmp	r3, #4
 80091f0:	d003      	beq.n	80091fa <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	2205      	movs	r2, #5
 80091f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	2200      	movs	r2, #0
 80091fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	887a      	ldrh	r2, [r7, #2]
 800920a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	887a      	ldrh	r2, [r7, #2]
 8009210:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	68ba      	ldr	r2, [r7, #8]
 8009216:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	887a      	ldrh	r2, [r7, #2]
 800921c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	887a      	ldrh	r2, [r7, #2]
 8009222:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2200      	movs	r2, #0
 8009228:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2200      	movs	r2, #0
 800922e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800923a:	2b40      	cmp	r3, #64	; 0x40
 800923c:	d007      	beq.n	800924e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	681a      	ldr	r2, [r3, #0]
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800924c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	68db      	ldr	r3, [r3, #12]
 8009252:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009256:	d178      	bne.n	800934a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	685b      	ldr	r3, [r3, #4]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d002      	beq.n	8009266 <HAL_SPI_TransmitReceive+0x10a>
 8009260:	8b7b      	ldrh	r3, [r7, #26]
 8009262:	2b01      	cmp	r3, #1
 8009264:	d166      	bne.n	8009334 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800926a:	881a      	ldrh	r2, [r3, #0]
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009276:	1c9a      	adds	r2, r3, #2
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009280:	b29b      	uxth	r3, r3
 8009282:	3b01      	subs	r3, #1
 8009284:	b29a      	uxth	r2, r3
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800928a:	e053      	b.n	8009334 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	689b      	ldr	r3, [r3, #8]
 8009292:	f003 0302 	and.w	r3, r3, #2
 8009296:	2b02      	cmp	r3, #2
 8009298:	d11b      	bne.n	80092d2 <HAL_SPI_TransmitReceive+0x176>
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800929e:	b29b      	uxth	r3, r3
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d016      	beq.n	80092d2 <HAL_SPI_TransmitReceive+0x176>
 80092a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092a6:	2b01      	cmp	r3, #1
 80092a8:	d113      	bne.n	80092d2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092ae:	881a      	ldrh	r2, [r3, #0]
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092ba:	1c9a      	adds	r2, r3, #2
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092c4:	b29b      	uxth	r3, r3
 80092c6:	3b01      	subs	r3, #1
 80092c8:	b29a      	uxth	r2, r3
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80092ce:	2300      	movs	r3, #0
 80092d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	689b      	ldr	r3, [r3, #8]
 80092d8:	f003 0301 	and.w	r3, r3, #1
 80092dc:	2b01      	cmp	r3, #1
 80092de:	d119      	bne.n	8009314 <HAL_SPI_TransmitReceive+0x1b8>
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092e4:	b29b      	uxth	r3, r3
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d014      	beq.n	8009314 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	68da      	ldr	r2, [r3, #12]
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092f4:	b292      	uxth	r2, r2
 80092f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092fc:	1c9a      	adds	r2, r3, #2
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009306:	b29b      	uxth	r3, r3
 8009308:	3b01      	subs	r3, #1
 800930a:	b29a      	uxth	r2, r3
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009310:	2301      	movs	r3, #1
 8009312:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009314:	f7fc ff2a 	bl	800616c <HAL_GetTick>
 8009318:	4602      	mov	r2, r0
 800931a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800931c:	1ad3      	subs	r3, r2, r3
 800931e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009320:	429a      	cmp	r2, r3
 8009322:	d807      	bhi.n	8009334 <HAL_SPI_TransmitReceive+0x1d8>
 8009324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800932a:	d003      	beq.n	8009334 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800932c:	2303      	movs	r3, #3
 800932e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009332:	e0a7      	b.n	8009484 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009338:	b29b      	uxth	r3, r3
 800933a:	2b00      	cmp	r3, #0
 800933c:	d1a6      	bne.n	800928c <HAL_SPI_TransmitReceive+0x130>
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009342:	b29b      	uxth	r3, r3
 8009344:	2b00      	cmp	r3, #0
 8009346:	d1a1      	bne.n	800928c <HAL_SPI_TransmitReceive+0x130>
 8009348:	e07c      	b.n	8009444 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	685b      	ldr	r3, [r3, #4]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d002      	beq.n	8009358 <HAL_SPI_TransmitReceive+0x1fc>
 8009352:	8b7b      	ldrh	r3, [r7, #26]
 8009354:	2b01      	cmp	r3, #1
 8009356:	d16b      	bne.n	8009430 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	330c      	adds	r3, #12
 8009362:	7812      	ldrb	r2, [r2, #0]
 8009364:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800936a:	1c5a      	adds	r2, r3, #1
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009374:	b29b      	uxth	r3, r3
 8009376:	3b01      	subs	r3, #1
 8009378:	b29a      	uxth	r2, r3
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800937e:	e057      	b.n	8009430 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	689b      	ldr	r3, [r3, #8]
 8009386:	f003 0302 	and.w	r3, r3, #2
 800938a:	2b02      	cmp	r3, #2
 800938c:	d11c      	bne.n	80093c8 <HAL_SPI_TransmitReceive+0x26c>
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009392:	b29b      	uxth	r3, r3
 8009394:	2b00      	cmp	r3, #0
 8009396:	d017      	beq.n	80093c8 <HAL_SPI_TransmitReceive+0x26c>
 8009398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800939a:	2b01      	cmp	r3, #1
 800939c:	d114      	bne.n	80093c8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	330c      	adds	r3, #12
 80093a8:	7812      	ldrb	r2, [r2, #0]
 80093aa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093b0:	1c5a      	adds	r2, r3, #1
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093ba:	b29b      	uxth	r3, r3
 80093bc:	3b01      	subs	r3, #1
 80093be:	b29a      	uxth	r2, r3
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80093c4:	2300      	movs	r3, #0
 80093c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	689b      	ldr	r3, [r3, #8]
 80093ce:	f003 0301 	and.w	r3, r3, #1
 80093d2:	2b01      	cmp	r3, #1
 80093d4:	d119      	bne.n	800940a <HAL_SPI_TransmitReceive+0x2ae>
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093da:	b29b      	uxth	r3, r3
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d014      	beq.n	800940a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	68da      	ldr	r2, [r3, #12]
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ea:	b2d2      	uxtb	r2, r2
 80093ec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f2:	1c5a      	adds	r2, r3, #1
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	3b01      	subs	r3, #1
 8009400:	b29a      	uxth	r2, r3
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009406:	2301      	movs	r3, #1
 8009408:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800940a:	f7fc feaf 	bl	800616c <HAL_GetTick>
 800940e:	4602      	mov	r2, r0
 8009410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009412:	1ad3      	subs	r3, r2, r3
 8009414:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009416:	429a      	cmp	r2, r3
 8009418:	d803      	bhi.n	8009422 <HAL_SPI_TransmitReceive+0x2c6>
 800941a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800941c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009420:	d102      	bne.n	8009428 <HAL_SPI_TransmitReceive+0x2cc>
 8009422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009424:	2b00      	cmp	r3, #0
 8009426:	d103      	bne.n	8009430 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009428:	2303      	movs	r3, #3
 800942a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800942e:	e029      	b.n	8009484 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009434:	b29b      	uxth	r3, r3
 8009436:	2b00      	cmp	r3, #0
 8009438:	d1a2      	bne.n	8009380 <HAL_SPI_TransmitReceive+0x224>
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800943e:	b29b      	uxth	r3, r3
 8009440:	2b00      	cmp	r3, #0
 8009442:	d19d      	bne.n	8009380 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009444:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009446:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009448:	68f8      	ldr	r0, [r7, #12]
 800944a:	f000 f917 	bl	800967c <SPI_EndRxTxTransaction>
 800944e:	4603      	mov	r3, r0
 8009450:	2b00      	cmp	r3, #0
 8009452:	d006      	beq.n	8009462 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8009454:	2301      	movs	r3, #1
 8009456:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	2220      	movs	r2, #32
 800945e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009460:	e010      	b.n	8009484 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	689b      	ldr	r3, [r3, #8]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d10b      	bne.n	8009482 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800946a:	2300      	movs	r3, #0
 800946c:	617b      	str	r3, [r7, #20]
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	68db      	ldr	r3, [r3, #12]
 8009474:	617b      	str	r3, [r7, #20]
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	689b      	ldr	r3, [r3, #8]
 800947c:	617b      	str	r3, [r7, #20]
 800947e:	697b      	ldr	r3, [r7, #20]
 8009480:	e000      	b.n	8009484 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009482:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	2201      	movs	r2, #1
 8009488:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	2200      	movs	r2, #0
 8009490:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009494:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009498:	4618      	mov	r0, r3
 800949a:	3730      	adds	r7, #48	; 0x30
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b088      	sub	sp, #32
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	60f8      	str	r0, [r7, #12]
 80094a8:	60b9      	str	r1, [r7, #8]
 80094aa:	603b      	str	r3, [r7, #0]
 80094ac:	4613      	mov	r3, r2
 80094ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80094b0:	f7fc fe5c 	bl	800616c <HAL_GetTick>
 80094b4:	4602      	mov	r2, r0
 80094b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094b8:	1a9b      	subs	r3, r3, r2
 80094ba:	683a      	ldr	r2, [r7, #0]
 80094bc:	4413      	add	r3, r2
 80094be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80094c0:	f7fc fe54 	bl	800616c <HAL_GetTick>
 80094c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80094c6:	4b39      	ldr	r3, [pc, #228]	; (80095ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	015b      	lsls	r3, r3, #5
 80094cc:	0d1b      	lsrs	r3, r3, #20
 80094ce:	69fa      	ldr	r2, [r7, #28]
 80094d0:	fb02 f303 	mul.w	r3, r2, r3
 80094d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094d6:	e054      	b.n	8009582 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094de:	d050      	beq.n	8009582 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80094e0:	f7fc fe44 	bl	800616c <HAL_GetTick>
 80094e4:	4602      	mov	r2, r0
 80094e6:	69bb      	ldr	r3, [r7, #24]
 80094e8:	1ad3      	subs	r3, r2, r3
 80094ea:	69fa      	ldr	r2, [r7, #28]
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d902      	bls.n	80094f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80094f0:	69fb      	ldr	r3, [r7, #28]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d13d      	bne.n	8009572 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	685a      	ldr	r2, [r3, #4]
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009504:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	685b      	ldr	r3, [r3, #4]
 800950a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800950e:	d111      	bne.n	8009534 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	689b      	ldr	r3, [r3, #8]
 8009514:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009518:	d004      	beq.n	8009524 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	689b      	ldr	r3, [r3, #8]
 800951e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009522:	d107      	bne.n	8009534 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	681a      	ldr	r2, [r3, #0]
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009532:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009538:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800953c:	d10f      	bne.n	800955e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	681a      	ldr	r2, [r3, #0]
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800954c:	601a      	str	r2, [r3, #0]
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	681a      	ldr	r2, [r3, #0]
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800955c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	2201      	movs	r2, #1
 8009562:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2200      	movs	r2, #0
 800956a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800956e:	2303      	movs	r3, #3
 8009570:	e017      	b.n	80095a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d101      	bne.n	800957c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009578:	2300      	movs	r3, #0
 800957a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800957c:	697b      	ldr	r3, [r7, #20]
 800957e:	3b01      	subs	r3, #1
 8009580:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	689a      	ldr	r2, [r3, #8]
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	4013      	ands	r3, r2
 800958c:	68ba      	ldr	r2, [r7, #8]
 800958e:	429a      	cmp	r2, r3
 8009590:	bf0c      	ite	eq
 8009592:	2301      	moveq	r3, #1
 8009594:	2300      	movne	r3, #0
 8009596:	b2db      	uxtb	r3, r3
 8009598:	461a      	mov	r2, r3
 800959a:	79fb      	ldrb	r3, [r7, #7]
 800959c:	429a      	cmp	r2, r3
 800959e:	d19b      	bne.n	80094d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80095a0:	2300      	movs	r3, #0
}
 80095a2:	4618      	mov	r0, r3
 80095a4:	3720      	adds	r7, #32
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}
 80095aa:	bf00      	nop
 80095ac:	20000038 	.word	0x20000038

080095b0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b086      	sub	sp, #24
 80095b4:	af02      	add	r7, sp, #8
 80095b6:	60f8      	str	r0, [r7, #12]
 80095b8:	60b9      	str	r1, [r7, #8]
 80095ba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	685b      	ldr	r3, [r3, #4]
 80095c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80095c4:	d111      	bne.n	80095ea <SPI_EndRxTransaction+0x3a>
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095ce:	d004      	beq.n	80095da <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	689b      	ldr	r3, [r3, #8]
 80095d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095d8:	d107      	bne.n	80095ea <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	681a      	ldr	r2, [r3, #0]
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095e8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	685b      	ldr	r3, [r3, #4]
 80095ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80095f2:	d12a      	bne.n	800964a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095fc:	d012      	beq.n	8009624 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	9300      	str	r3, [sp, #0]
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	2200      	movs	r2, #0
 8009606:	2180      	movs	r1, #128	; 0x80
 8009608:	68f8      	ldr	r0, [r7, #12]
 800960a:	f7ff ff49 	bl	80094a0 <SPI_WaitFlagStateUntilTimeout>
 800960e:	4603      	mov	r3, r0
 8009610:	2b00      	cmp	r3, #0
 8009612:	d02d      	beq.n	8009670 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009618:	f043 0220 	orr.w	r2, r3, #32
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009620:	2303      	movs	r3, #3
 8009622:	e026      	b.n	8009672 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	9300      	str	r3, [sp, #0]
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	2200      	movs	r2, #0
 800962c:	2101      	movs	r1, #1
 800962e:	68f8      	ldr	r0, [r7, #12]
 8009630:	f7ff ff36 	bl	80094a0 <SPI_WaitFlagStateUntilTimeout>
 8009634:	4603      	mov	r3, r0
 8009636:	2b00      	cmp	r3, #0
 8009638:	d01a      	beq.n	8009670 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800963e:	f043 0220 	orr.w	r2, r3, #32
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009646:	2303      	movs	r3, #3
 8009648:	e013      	b.n	8009672 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	9300      	str	r3, [sp, #0]
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	2200      	movs	r2, #0
 8009652:	2101      	movs	r1, #1
 8009654:	68f8      	ldr	r0, [r7, #12]
 8009656:	f7ff ff23 	bl	80094a0 <SPI_WaitFlagStateUntilTimeout>
 800965a:	4603      	mov	r3, r0
 800965c:	2b00      	cmp	r3, #0
 800965e:	d007      	beq.n	8009670 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009664:	f043 0220 	orr.w	r2, r3, #32
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800966c:	2303      	movs	r3, #3
 800966e:	e000      	b.n	8009672 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009670:	2300      	movs	r3, #0
}
 8009672:	4618      	mov	r0, r3
 8009674:	3710      	adds	r7, #16
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}
	...

0800967c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b088      	sub	sp, #32
 8009680:	af02      	add	r7, sp, #8
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009688:	4b1b      	ldr	r3, [pc, #108]	; (80096f8 <SPI_EndRxTxTransaction+0x7c>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4a1b      	ldr	r2, [pc, #108]	; (80096fc <SPI_EndRxTxTransaction+0x80>)
 800968e:	fba2 2303 	umull	r2, r3, r2, r3
 8009692:	0d5b      	lsrs	r3, r3, #21
 8009694:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009698:	fb02 f303 	mul.w	r3, r2, r3
 800969c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	685b      	ldr	r3, [r3, #4]
 80096a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80096a6:	d112      	bne.n	80096ce <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	9300      	str	r3, [sp, #0]
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	2200      	movs	r2, #0
 80096b0:	2180      	movs	r1, #128	; 0x80
 80096b2:	68f8      	ldr	r0, [r7, #12]
 80096b4:	f7ff fef4 	bl	80094a0 <SPI_WaitFlagStateUntilTimeout>
 80096b8:	4603      	mov	r3, r0
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d016      	beq.n	80096ec <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096c2:	f043 0220 	orr.w	r2, r3, #32
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80096ca:	2303      	movs	r3, #3
 80096cc:	e00f      	b.n	80096ee <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d00a      	beq.n	80096ea <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	3b01      	subs	r3, #1
 80096d8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	689b      	ldr	r3, [r3, #8]
 80096e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096e4:	2b80      	cmp	r3, #128	; 0x80
 80096e6:	d0f2      	beq.n	80096ce <SPI_EndRxTxTransaction+0x52>
 80096e8:	e000      	b.n	80096ec <SPI_EndRxTxTransaction+0x70>
        break;
 80096ea:	bf00      	nop
  }

  return HAL_OK;
 80096ec:	2300      	movs	r3, #0
}
 80096ee:	4618      	mov	r0, r3
 80096f0:	3718      	adds	r7, #24
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}
 80096f6:	bf00      	nop
 80096f8:	20000038 	.word	0x20000038
 80096fc:	165e9f81 	.word	0x165e9f81

08009700 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8009700:	b580      	push	{r7, lr}
 8009702:	b084      	sub	sp, #16
 8009704:	af00      	add	r7, sp, #0
 8009706:	60f8      	str	r0, [r7, #12]
 8009708:	60b9      	str	r1, [r7, #8]
 800970a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d101      	bne.n	8009716 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8009712:	2301      	movs	r3, #1
 8009714:	e034      	b.n	8009780 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800971c:	b2db      	uxtb	r3, r3
 800971e:	2b00      	cmp	r3, #0
 8009720:	d106      	bne.n	8009730 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	2200      	movs	r2, #0
 8009726:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800972a:	68f8      	ldr	r0, [r7, #12]
 800972c:	f7f8 fd16 	bl	800215c <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681a      	ldr	r2, [r3, #0]
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	3308      	adds	r3, #8
 8009738:	4619      	mov	r1, r3
 800973a:	4610      	mov	r0, r2
 800973c:	f002 f890 	bl	800b860 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	6818      	ldr	r0, [r3, #0]
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	461a      	mov	r2, r3
 800974a:	68b9      	ldr	r1, [r7, #8]
 800974c:	f002 f8da 	bl	800b904 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	6858      	ldr	r0, [r3, #4]
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	689a      	ldr	r2, [r3, #8]
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800975c:	6879      	ldr	r1, [r7, #4]
 800975e:	f002 f90f 	bl	800b980 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	68fa      	ldr	r2, [r7, #12]
 8009768:	6892      	ldr	r2, [r2, #8]
 800976a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	68fa      	ldr	r2, [r7, #12]
 8009774:	6892      	ldr	r2, [r2, #8]
 8009776:	f041 0101 	orr.w	r1, r1, #1
 800977a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800977e:	2300      	movs	r3, #0
}
 8009780:	4618      	mov	r0, r3
 8009782:	3710      	adds	r7, #16
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}

08009788 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b082      	sub	sp, #8
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d101      	bne.n	800979a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009796:	2301      	movs	r3, #1
 8009798:	e041      	b.n	800981e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097a0:	b2db      	uxtb	r3, r3
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d106      	bne.n	80097b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2200      	movs	r2, #0
 80097aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f7fb fab8 	bl	8004d24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2202      	movs	r2, #2
 80097b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681a      	ldr	r2, [r3, #0]
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	3304      	adds	r3, #4
 80097c4:	4619      	mov	r1, r3
 80097c6:	4610      	mov	r0, r2
 80097c8:	f000 fce2 	bl	800a190 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2201      	movs	r2, #1
 80097d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2201      	movs	r2, #1
 80097d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2201      	movs	r2, #1
 80097e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2201      	movs	r2, #1
 80097e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2201      	movs	r2, #1
 80097f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2201      	movs	r2, #1
 80097f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	2201      	movs	r2, #1
 8009800:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2201      	movs	r2, #1
 8009808:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2201      	movs	r2, #1
 8009810:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2201      	movs	r2, #1
 8009818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800981c:	2300      	movs	r3, #0
}
 800981e:	4618      	mov	r0, r3
 8009820:	3708      	adds	r7, #8
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}
	...

08009828 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009828:	b480      	push	{r7}
 800982a:	b085      	sub	sp, #20
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009836:	b2db      	uxtb	r3, r3
 8009838:	2b01      	cmp	r3, #1
 800983a:	d001      	beq.n	8009840 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800983c:	2301      	movs	r3, #1
 800983e:	e046      	b.n	80098ce <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2202      	movs	r2, #2
 8009844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4a23      	ldr	r2, [pc, #140]	; (80098dc <HAL_TIM_Base_Start+0xb4>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d022      	beq.n	8009898 <HAL_TIM_Base_Start+0x70>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800985a:	d01d      	beq.n	8009898 <HAL_TIM_Base_Start+0x70>
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a1f      	ldr	r2, [pc, #124]	; (80098e0 <HAL_TIM_Base_Start+0xb8>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d018      	beq.n	8009898 <HAL_TIM_Base_Start+0x70>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	4a1e      	ldr	r2, [pc, #120]	; (80098e4 <HAL_TIM_Base_Start+0xbc>)
 800986c:	4293      	cmp	r3, r2
 800986e:	d013      	beq.n	8009898 <HAL_TIM_Base_Start+0x70>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	4a1c      	ldr	r2, [pc, #112]	; (80098e8 <HAL_TIM_Base_Start+0xc0>)
 8009876:	4293      	cmp	r3, r2
 8009878:	d00e      	beq.n	8009898 <HAL_TIM_Base_Start+0x70>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	4a1b      	ldr	r2, [pc, #108]	; (80098ec <HAL_TIM_Base_Start+0xc4>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d009      	beq.n	8009898 <HAL_TIM_Base_Start+0x70>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4a19      	ldr	r2, [pc, #100]	; (80098f0 <HAL_TIM_Base_Start+0xc8>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d004      	beq.n	8009898 <HAL_TIM_Base_Start+0x70>
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4a18      	ldr	r2, [pc, #96]	; (80098f4 <HAL_TIM_Base_Start+0xcc>)
 8009894:	4293      	cmp	r3, r2
 8009896:	d111      	bne.n	80098bc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	689b      	ldr	r3, [r3, #8]
 800989e:	f003 0307 	and.w	r3, r3, #7
 80098a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	2b06      	cmp	r3, #6
 80098a8:	d010      	beq.n	80098cc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	681a      	ldr	r2, [r3, #0]
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	f042 0201 	orr.w	r2, r2, #1
 80098b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098ba:	e007      	b.n	80098cc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	681a      	ldr	r2, [r3, #0]
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f042 0201 	orr.w	r2, r2, #1
 80098ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80098cc:	2300      	movs	r3, #0
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3714      	adds	r7, #20
 80098d2:	46bd      	mov	sp, r7
 80098d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d8:	4770      	bx	lr
 80098da:	bf00      	nop
 80098dc:	40010000 	.word	0x40010000
 80098e0:	40000400 	.word	0x40000400
 80098e4:	40000800 	.word	0x40000800
 80098e8:	40000c00 	.word	0x40000c00
 80098ec:	40010400 	.word	0x40010400
 80098f0:	40014000 	.word	0x40014000
 80098f4:	40001800 	.word	0x40001800

080098f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80098f8:	b480      	push	{r7}
 80098fa:	b085      	sub	sp, #20
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009906:	b2db      	uxtb	r3, r3
 8009908:	2b01      	cmp	r3, #1
 800990a:	d001      	beq.n	8009910 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800990c:	2301      	movs	r3, #1
 800990e:	e04e      	b.n	80099ae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2202      	movs	r2, #2
 8009914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	68da      	ldr	r2, [r3, #12]
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f042 0201 	orr.w	r2, r2, #1
 8009926:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4a23      	ldr	r2, [pc, #140]	; (80099bc <HAL_TIM_Base_Start_IT+0xc4>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d022      	beq.n	8009978 <HAL_TIM_Base_Start_IT+0x80>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800993a:	d01d      	beq.n	8009978 <HAL_TIM_Base_Start_IT+0x80>
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a1f      	ldr	r2, [pc, #124]	; (80099c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d018      	beq.n	8009978 <HAL_TIM_Base_Start_IT+0x80>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a1e      	ldr	r2, [pc, #120]	; (80099c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800994c:	4293      	cmp	r3, r2
 800994e:	d013      	beq.n	8009978 <HAL_TIM_Base_Start_IT+0x80>
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	4a1c      	ldr	r2, [pc, #112]	; (80099c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d00e      	beq.n	8009978 <HAL_TIM_Base_Start_IT+0x80>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	4a1b      	ldr	r2, [pc, #108]	; (80099cc <HAL_TIM_Base_Start_IT+0xd4>)
 8009960:	4293      	cmp	r3, r2
 8009962:	d009      	beq.n	8009978 <HAL_TIM_Base_Start_IT+0x80>
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	4a19      	ldr	r2, [pc, #100]	; (80099d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800996a:	4293      	cmp	r3, r2
 800996c:	d004      	beq.n	8009978 <HAL_TIM_Base_Start_IT+0x80>
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	4a18      	ldr	r2, [pc, #96]	; (80099d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d111      	bne.n	800999c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	689b      	ldr	r3, [r3, #8]
 800997e:	f003 0307 	and.w	r3, r3, #7
 8009982:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	2b06      	cmp	r3, #6
 8009988:	d010      	beq.n	80099ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	681a      	ldr	r2, [r3, #0]
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f042 0201 	orr.w	r2, r2, #1
 8009998:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800999a:	e007      	b.n	80099ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	681a      	ldr	r2, [r3, #0]
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f042 0201 	orr.w	r2, r2, #1
 80099aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80099ac:	2300      	movs	r3, #0
}
 80099ae:	4618      	mov	r0, r3
 80099b0:	3714      	adds	r7, #20
 80099b2:	46bd      	mov	sp, r7
 80099b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b8:	4770      	bx	lr
 80099ba:	bf00      	nop
 80099bc:	40010000 	.word	0x40010000
 80099c0:	40000400 	.word	0x40000400
 80099c4:	40000800 	.word	0x40000800
 80099c8:	40000c00 	.word	0x40000c00
 80099cc:	40010400 	.word	0x40010400
 80099d0:	40014000 	.word	0x40014000
 80099d4:	40001800 	.word	0x40001800

080099d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b082      	sub	sp, #8
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d101      	bne.n	80099ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80099e6:	2301      	movs	r3, #1
 80099e8:	e041      	b.n	8009a6e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099f0:	b2db      	uxtb	r3, r3
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d106      	bne.n	8009a04 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2200      	movs	r2, #0
 80099fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f000 f839 	bl	8009a76 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2202      	movs	r2, #2
 8009a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681a      	ldr	r2, [r3, #0]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	3304      	adds	r3, #4
 8009a14:	4619      	mov	r1, r3
 8009a16:	4610      	mov	r0, r2
 8009a18:	f000 fbba 	bl	800a190 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2201      	movs	r2, #1
 8009a20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2201      	movs	r2, #1
 8009a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2201      	movs	r2, #1
 8009a38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2201      	movs	r2, #1
 8009a40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2201      	movs	r2, #1
 8009a48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2201      	movs	r2, #1
 8009a50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2201      	movs	r2, #1
 8009a58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2201      	movs	r2, #1
 8009a60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2201      	movs	r2, #1
 8009a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009a6c:	2300      	movs	r3, #0
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3708      	adds	r7, #8
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}

08009a76 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009a76:	b480      	push	{r7}
 8009a78:	b083      	sub	sp, #12
 8009a7a:	af00      	add	r7, sp, #0
 8009a7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009a7e:	bf00      	nop
 8009a80:	370c      	adds	r7, #12
 8009a82:	46bd      	mov	sp, r7
 8009a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a88:	4770      	bx	lr
	...

08009a8c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b084      	sub	sp, #16
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
 8009a94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d109      	bne.n	8009ab0 <HAL_TIM_PWM_Start+0x24>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009aa2:	b2db      	uxtb	r3, r3
 8009aa4:	2b01      	cmp	r3, #1
 8009aa6:	bf14      	ite	ne
 8009aa8:	2301      	movne	r3, #1
 8009aaa:	2300      	moveq	r3, #0
 8009aac:	b2db      	uxtb	r3, r3
 8009aae:	e022      	b.n	8009af6 <HAL_TIM_PWM_Start+0x6a>
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	2b04      	cmp	r3, #4
 8009ab4:	d109      	bne.n	8009aca <HAL_TIM_PWM_Start+0x3e>
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009abc:	b2db      	uxtb	r3, r3
 8009abe:	2b01      	cmp	r3, #1
 8009ac0:	bf14      	ite	ne
 8009ac2:	2301      	movne	r3, #1
 8009ac4:	2300      	moveq	r3, #0
 8009ac6:	b2db      	uxtb	r3, r3
 8009ac8:	e015      	b.n	8009af6 <HAL_TIM_PWM_Start+0x6a>
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	2b08      	cmp	r3, #8
 8009ace:	d109      	bne.n	8009ae4 <HAL_TIM_PWM_Start+0x58>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	bf14      	ite	ne
 8009adc:	2301      	movne	r3, #1
 8009ade:	2300      	moveq	r3, #0
 8009ae0:	b2db      	uxtb	r3, r3
 8009ae2:	e008      	b.n	8009af6 <HAL_TIM_PWM_Start+0x6a>
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009aea:	b2db      	uxtb	r3, r3
 8009aec:	2b01      	cmp	r3, #1
 8009aee:	bf14      	ite	ne
 8009af0:	2301      	movne	r3, #1
 8009af2:	2300      	moveq	r3, #0
 8009af4:	b2db      	uxtb	r3, r3
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d001      	beq.n	8009afe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009afa:	2301      	movs	r3, #1
 8009afc:	e07c      	b.n	8009bf8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d104      	bne.n	8009b0e <HAL_TIM_PWM_Start+0x82>
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2202      	movs	r2, #2
 8009b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009b0c:	e013      	b.n	8009b36 <HAL_TIM_PWM_Start+0xaa>
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	2b04      	cmp	r3, #4
 8009b12:	d104      	bne.n	8009b1e <HAL_TIM_PWM_Start+0x92>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2202      	movs	r2, #2
 8009b18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009b1c:	e00b      	b.n	8009b36 <HAL_TIM_PWM_Start+0xaa>
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	2b08      	cmp	r3, #8
 8009b22:	d104      	bne.n	8009b2e <HAL_TIM_PWM_Start+0xa2>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2202      	movs	r2, #2
 8009b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009b2c:	e003      	b.n	8009b36 <HAL_TIM_PWM_Start+0xaa>
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2202      	movs	r2, #2
 8009b32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	6839      	ldr	r1, [r7, #0]
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f000 fe10 	bl	800a764 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	4a2d      	ldr	r2, [pc, #180]	; (8009c00 <HAL_TIM_PWM_Start+0x174>)
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	d004      	beq.n	8009b58 <HAL_TIM_PWM_Start+0xcc>
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	4a2c      	ldr	r2, [pc, #176]	; (8009c04 <HAL_TIM_PWM_Start+0x178>)
 8009b54:	4293      	cmp	r3, r2
 8009b56:	d101      	bne.n	8009b5c <HAL_TIM_PWM_Start+0xd0>
 8009b58:	2301      	movs	r3, #1
 8009b5a:	e000      	b.n	8009b5e <HAL_TIM_PWM_Start+0xd2>
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d007      	beq.n	8009b72 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009b70:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	4a22      	ldr	r2, [pc, #136]	; (8009c00 <HAL_TIM_PWM_Start+0x174>)
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	d022      	beq.n	8009bc2 <HAL_TIM_PWM_Start+0x136>
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b84:	d01d      	beq.n	8009bc2 <HAL_TIM_PWM_Start+0x136>
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	4a1f      	ldr	r2, [pc, #124]	; (8009c08 <HAL_TIM_PWM_Start+0x17c>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d018      	beq.n	8009bc2 <HAL_TIM_PWM_Start+0x136>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4a1d      	ldr	r2, [pc, #116]	; (8009c0c <HAL_TIM_PWM_Start+0x180>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d013      	beq.n	8009bc2 <HAL_TIM_PWM_Start+0x136>
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	4a1c      	ldr	r2, [pc, #112]	; (8009c10 <HAL_TIM_PWM_Start+0x184>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d00e      	beq.n	8009bc2 <HAL_TIM_PWM_Start+0x136>
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4a16      	ldr	r2, [pc, #88]	; (8009c04 <HAL_TIM_PWM_Start+0x178>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d009      	beq.n	8009bc2 <HAL_TIM_PWM_Start+0x136>
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	4a18      	ldr	r2, [pc, #96]	; (8009c14 <HAL_TIM_PWM_Start+0x188>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d004      	beq.n	8009bc2 <HAL_TIM_PWM_Start+0x136>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	4a16      	ldr	r2, [pc, #88]	; (8009c18 <HAL_TIM_PWM_Start+0x18c>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d111      	bne.n	8009be6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	f003 0307 	and.w	r3, r3, #7
 8009bcc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	2b06      	cmp	r3, #6
 8009bd2:	d010      	beq.n	8009bf6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	681a      	ldr	r2, [r3, #0]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f042 0201 	orr.w	r2, r2, #1
 8009be2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009be4:	e007      	b.n	8009bf6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	681a      	ldr	r2, [r3, #0]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	f042 0201 	orr.w	r2, r2, #1
 8009bf4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009bf6:	2300      	movs	r3, #0
}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	3710      	adds	r7, #16
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	bd80      	pop	{r7, pc}
 8009c00:	40010000 	.word	0x40010000
 8009c04:	40010400 	.word	0x40010400
 8009c08:	40000400 	.word	0x40000400
 8009c0c:	40000800 	.word	0x40000800
 8009c10:	40000c00 	.word	0x40000c00
 8009c14:	40014000 	.word	0x40014000
 8009c18:	40001800 	.word	0x40001800

08009c1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b082      	sub	sp, #8
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	691b      	ldr	r3, [r3, #16]
 8009c2a:	f003 0302 	and.w	r3, r3, #2
 8009c2e:	2b02      	cmp	r3, #2
 8009c30:	d122      	bne.n	8009c78 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	68db      	ldr	r3, [r3, #12]
 8009c38:	f003 0302 	and.w	r3, r3, #2
 8009c3c:	2b02      	cmp	r3, #2
 8009c3e:	d11b      	bne.n	8009c78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f06f 0202 	mvn.w	r2, #2
 8009c48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2201      	movs	r2, #1
 8009c4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	699b      	ldr	r3, [r3, #24]
 8009c56:	f003 0303 	and.w	r3, r3, #3
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d003      	beq.n	8009c66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f000 fa77 	bl	800a152 <HAL_TIM_IC_CaptureCallback>
 8009c64:	e005      	b.n	8009c72 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f000 fa69 	bl	800a13e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f000 fa7a 	bl	800a166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2200      	movs	r2, #0
 8009c76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	691b      	ldr	r3, [r3, #16]
 8009c7e:	f003 0304 	and.w	r3, r3, #4
 8009c82:	2b04      	cmp	r3, #4
 8009c84:	d122      	bne.n	8009ccc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	68db      	ldr	r3, [r3, #12]
 8009c8c:	f003 0304 	and.w	r3, r3, #4
 8009c90:	2b04      	cmp	r3, #4
 8009c92:	d11b      	bne.n	8009ccc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f06f 0204 	mvn.w	r2, #4
 8009c9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2202      	movs	r2, #2
 8009ca2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	699b      	ldr	r3, [r3, #24]
 8009caa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d003      	beq.n	8009cba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f000 fa4d 	bl	800a152 <HAL_TIM_IC_CaptureCallback>
 8009cb8:	e005      	b.n	8009cc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f000 fa3f 	bl	800a13e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f000 fa50 	bl	800a166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	691b      	ldr	r3, [r3, #16]
 8009cd2:	f003 0308 	and.w	r3, r3, #8
 8009cd6:	2b08      	cmp	r3, #8
 8009cd8:	d122      	bne.n	8009d20 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	68db      	ldr	r3, [r3, #12]
 8009ce0:	f003 0308 	and.w	r3, r3, #8
 8009ce4:	2b08      	cmp	r3, #8
 8009ce6:	d11b      	bne.n	8009d20 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f06f 0208 	mvn.w	r2, #8
 8009cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2204      	movs	r2, #4
 8009cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	69db      	ldr	r3, [r3, #28]
 8009cfe:	f003 0303 	and.w	r3, r3, #3
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d003      	beq.n	8009d0e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f000 fa23 	bl	800a152 <HAL_TIM_IC_CaptureCallback>
 8009d0c:	e005      	b.n	8009d1a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f000 fa15 	bl	800a13e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 fa26 	bl	800a166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	691b      	ldr	r3, [r3, #16]
 8009d26:	f003 0310 	and.w	r3, r3, #16
 8009d2a:	2b10      	cmp	r3, #16
 8009d2c:	d122      	bne.n	8009d74 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	68db      	ldr	r3, [r3, #12]
 8009d34:	f003 0310 	and.w	r3, r3, #16
 8009d38:	2b10      	cmp	r3, #16
 8009d3a:	d11b      	bne.n	8009d74 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f06f 0210 	mvn.w	r2, #16
 8009d44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2208      	movs	r2, #8
 8009d4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	69db      	ldr	r3, [r3, #28]
 8009d52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d003      	beq.n	8009d62 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f000 f9f9 	bl	800a152 <HAL_TIM_IC_CaptureCallback>
 8009d60:	e005      	b.n	8009d6e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f000 f9eb 	bl	800a13e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	f000 f9fc 	bl	800a166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2200      	movs	r2, #0
 8009d72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	691b      	ldr	r3, [r3, #16]
 8009d7a:	f003 0301 	and.w	r3, r3, #1
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d10e      	bne.n	8009da0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	68db      	ldr	r3, [r3, #12]
 8009d88:	f003 0301 	and.w	r3, r3, #1
 8009d8c:	2b01      	cmp	r3, #1
 8009d8e:	d107      	bne.n	8009da0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f06f 0201 	mvn.w	r2, #1
 8009d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f7fa fc3c 	bl	8004618 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	691b      	ldr	r3, [r3, #16]
 8009da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009daa:	2b80      	cmp	r3, #128	; 0x80
 8009dac:	d10e      	bne.n	8009dcc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	68db      	ldr	r3, [r3, #12]
 8009db4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009db8:	2b80      	cmp	r3, #128	; 0x80
 8009dba:	d107      	bne.n	8009dcc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f000 fd78 	bl	800a8bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	691b      	ldr	r3, [r3, #16]
 8009dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dd6:	2b40      	cmp	r3, #64	; 0x40
 8009dd8:	d10e      	bne.n	8009df8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	68db      	ldr	r3, [r3, #12]
 8009de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009de4:	2b40      	cmp	r3, #64	; 0x40
 8009de6:	d107      	bne.n	8009df8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009df0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009df2:	6878      	ldr	r0, [r7, #4]
 8009df4:	f000 f9c1 	bl	800a17a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	691b      	ldr	r3, [r3, #16]
 8009dfe:	f003 0320 	and.w	r3, r3, #32
 8009e02:	2b20      	cmp	r3, #32
 8009e04:	d10e      	bne.n	8009e24 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	68db      	ldr	r3, [r3, #12]
 8009e0c:	f003 0320 	and.w	r3, r3, #32
 8009e10:	2b20      	cmp	r3, #32
 8009e12:	d107      	bne.n	8009e24 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f06f 0220 	mvn.w	r2, #32
 8009e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 fd42 	bl	800a8a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009e24:	bf00      	nop
 8009e26:	3708      	adds	r7, #8
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}

08009e2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b086      	sub	sp, #24
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	60f8      	str	r0, [r7, #12]
 8009e34:	60b9      	str	r1, [r7, #8]
 8009e36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d101      	bne.n	8009e4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009e46:	2302      	movs	r3, #2
 8009e48:	e0ae      	b.n	8009fa8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	2201      	movs	r2, #1
 8009e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2b0c      	cmp	r3, #12
 8009e56:	f200 809f 	bhi.w	8009f98 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009e5a:	a201      	add	r2, pc, #4	; (adr r2, 8009e60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e60:	08009e95 	.word	0x08009e95
 8009e64:	08009f99 	.word	0x08009f99
 8009e68:	08009f99 	.word	0x08009f99
 8009e6c:	08009f99 	.word	0x08009f99
 8009e70:	08009ed5 	.word	0x08009ed5
 8009e74:	08009f99 	.word	0x08009f99
 8009e78:	08009f99 	.word	0x08009f99
 8009e7c:	08009f99 	.word	0x08009f99
 8009e80:	08009f17 	.word	0x08009f17
 8009e84:	08009f99 	.word	0x08009f99
 8009e88:	08009f99 	.word	0x08009f99
 8009e8c:	08009f99 	.word	0x08009f99
 8009e90:	08009f57 	.word	0x08009f57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	68b9      	ldr	r1, [r7, #8]
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	f000 fa18 	bl	800a2d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	699a      	ldr	r2, [r3, #24]
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f042 0208 	orr.w	r2, r2, #8
 8009eae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	699a      	ldr	r2, [r3, #24]
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f022 0204 	bic.w	r2, r2, #4
 8009ebe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	6999      	ldr	r1, [r3, #24]
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	691a      	ldr	r2, [r3, #16]
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	430a      	orrs	r2, r1
 8009ed0:	619a      	str	r2, [r3, #24]
      break;
 8009ed2:	e064      	b.n	8009f9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	68b9      	ldr	r1, [r7, #8]
 8009eda:	4618      	mov	r0, r3
 8009edc:	f000 fa68 	bl	800a3b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	699a      	ldr	r2, [r3, #24]
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009eee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	699a      	ldr	r2, [r3, #24]
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009efe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	6999      	ldr	r1, [r3, #24]
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	691b      	ldr	r3, [r3, #16]
 8009f0a:	021a      	lsls	r2, r3, #8
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	430a      	orrs	r2, r1
 8009f12:	619a      	str	r2, [r3, #24]
      break;
 8009f14:	e043      	b.n	8009f9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	68b9      	ldr	r1, [r7, #8]
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f000 fabd 	bl	800a49c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	69da      	ldr	r2, [r3, #28]
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	f042 0208 	orr.w	r2, r2, #8
 8009f30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	69da      	ldr	r2, [r3, #28]
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	f022 0204 	bic.w	r2, r2, #4
 8009f40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	69d9      	ldr	r1, [r3, #28]
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	691a      	ldr	r2, [r3, #16]
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	430a      	orrs	r2, r1
 8009f52:	61da      	str	r2, [r3, #28]
      break;
 8009f54:	e023      	b.n	8009f9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	68b9      	ldr	r1, [r7, #8]
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	f000 fb11 	bl	800a584 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	69da      	ldr	r2, [r3, #28]
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009f70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	69da      	ldr	r2, [r3, #28]
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009f80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	69d9      	ldr	r1, [r3, #28]
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	691b      	ldr	r3, [r3, #16]
 8009f8c:	021a      	lsls	r2, r3, #8
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	430a      	orrs	r2, r1
 8009f94:	61da      	str	r2, [r3, #28]
      break;
 8009f96:	e002      	b.n	8009f9e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009f98:	2301      	movs	r3, #1
 8009f9a:	75fb      	strb	r3, [r7, #23]
      break;
 8009f9c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009fa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fa8:	4618      	mov	r0, r3
 8009faa:	3718      	adds	r7, #24
 8009fac:	46bd      	mov	sp, r7
 8009fae:	bd80      	pop	{r7, pc}

08009fb0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b084      	sub	sp, #16
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
 8009fb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	d101      	bne.n	8009fcc <HAL_TIM_ConfigClockSource+0x1c>
 8009fc8:	2302      	movs	r3, #2
 8009fca:	e0b4      	b.n	800a136 <HAL_TIM_ConfigClockSource+0x186>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2202      	movs	r2, #2
 8009fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	689b      	ldr	r3, [r3, #8]
 8009fe2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009fea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009fec:	68bb      	ldr	r3, [r7, #8]
 8009fee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009ff2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	68ba      	ldr	r2, [r7, #8]
 8009ffa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a004:	d03e      	beq.n	800a084 <HAL_TIM_ConfigClockSource+0xd4>
 800a006:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a00a:	f200 8087 	bhi.w	800a11c <HAL_TIM_ConfigClockSource+0x16c>
 800a00e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a012:	f000 8086 	beq.w	800a122 <HAL_TIM_ConfigClockSource+0x172>
 800a016:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a01a:	d87f      	bhi.n	800a11c <HAL_TIM_ConfigClockSource+0x16c>
 800a01c:	2b70      	cmp	r3, #112	; 0x70
 800a01e:	d01a      	beq.n	800a056 <HAL_TIM_ConfigClockSource+0xa6>
 800a020:	2b70      	cmp	r3, #112	; 0x70
 800a022:	d87b      	bhi.n	800a11c <HAL_TIM_ConfigClockSource+0x16c>
 800a024:	2b60      	cmp	r3, #96	; 0x60
 800a026:	d050      	beq.n	800a0ca <HAL_TIM_ConfigClockSource+0x11a>
 800a028:	2b60      	cmp	r3, #96	; 0x60
 800a02a:	d877      	bhi.n	800a11c <HAL_TIM_ConfigClockSource+0x16c>
 800a02c:	2b50      	cmp	r3, #80	; 0x50
 800a02e:	d03c      	beq.n	800a0aa <HAL_TIM_ConfigClockSource+0xfa>
 800a030:	2b50      	cmp	r3, #80	; 0x50
 800a032:	d873      	bhi.n	800a11c <HAL_TIM_ConfigClockSource+0x16c>
 800a034:	2b40      	cmp	r3, #64	; 0x40
 800a036:	d058      	beq.n	800a0ea <HAL_TIM_ConfigClockSource+0x13a>
 800a038:	2b40      	cmp	r3, #64	; 0x40
 800a03a:	d86f      	bhi.n	800a11c <HAL_TIM_ConfigClockSource+0x16c>
 800a03c:	2b30      	cmp	r3, #48	; 0x30
 800a03e:	d064      	beq.n	800a10a <HAL_TIM_ConfigClockSource+0x15a>
 800a040:	2b30      	cmp	r3, #48	; 0x30
 800a042:	d86b      	bhi.n	800a11c <HAL_TIM_ConfigClockSource+0x16c>
 800a044:	2b20      	cmp	r3, #32
 800a046:	d060      	beq.n	800a10a <HAL_TIM_ConfigClockSource+0x15a>
 800a048:	2b20      	cmp	r3, #32
 800a04a:	d867      	bhi.n	800a11c <HAL_TIM_ConfigClockSource+0x16c>
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d05c      	beq.n	800a10a <HAL_TIM_ConfigClockSource+0x15a>
 800a050:	2b10      	cmp	r3, #16
 800a052:	d05a      	beq.n	800a10a <HAL_TIM_ConfigClockSource+0x15a>
 800a054:	e062      	b.n	800a11c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	6818      	ldr	r0, [r3, #0]
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	6899      	ldr	r1, [r3, #8]
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	685a      	ldr	r2, [r3, #4]
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	68db      	ldr	r3, [r3, #12]
 800a066:	f000 fb5d 	bl	800a724 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	689b      	ldr	r3, [r3, #8]
 800a070:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a078:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	68ba      	ldr	r2, [r7, #8]
 800a080:	609a      	str	r2, [r3, #8]
      break;
 800a082:	e04f      	b.n	800a124 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6818      	ldr	r0, [r3, #0]
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	6899      	ldr	r1, [r3, #8]
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	685a      	ldr	r2, [r3, #4]
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	68db      	ldr	r3, [r3, #12]
 800a094:	f000 fb46 	bl	800a724 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	689a      	ldr	r2, [r3, #8]
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a0a6:	609a      	str	r2, [r3, #8]
      break;
 800a0a8:	e03c      	b.n	800a124 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6818      	ldr	r0, [r3, #0]
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	6859      	ldr	r1, [r3, #4]
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	68db      	ldr	r3, [r3, #12]
 800a0b6:	461a      	mov	r2, r3
 800a0b8:	f000 faba 	bl	800a630 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	2150      	movs	r1, #80	; 0x50
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f000 fb13 	bl	800a6ee <TIM_ITRx_SetConfig>
      break;
 800a0c8:	e02c      	b.n	800a124 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	6818      	ldr	r0, [r3, #0]
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	6859      	ldr	r1, [r3, #4]
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	68db      	ldr	r3, [r3, #12]
 800a0d6:	461a      	mov	r2, r3
 800a0d8:	f000 fad9 	bl	800a68e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	2160      	movs	r1, #96	; 0x60
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f000 fb03 	bl	800a6ee <TIM_ITRx_SetConfig>
      break;
 800a0e8:	e01c      	b.n	800a124 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6818      	ldr	r0, [r3, #0]
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	6859      	ldr	r1, [r3, #4]
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	68db      	ldr	r3, [r3, #12]
 800a0f6:	461a      	mov	r2, r3
 800a0f8:	f000 fa9a 	bl	800a630 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	2140      	movs	r1, #64	; 0x40
 800a102:	4618      	mov	r0, r3
 800a104:	f000 faf3 	bl	800a6ee <TIM_ITRx_SetConfig>
      break;
 800a108:	e00c      	b.n	800a124 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681a      	ldr	r2, [r3, #0]
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4619      	mov	r1, r3
 800a114:	4610      	mov	r0, r2
 800a116:	f000 faea 	bl	800a6ee <TIM_ITRx_SetConfig>
      break;
 800a11a:	e003      	b.n	800a124 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a11c:	2301      	movs	r3, #1
 800a11e:	73fb      	strb	r3, [r7, #15]
      break;
 800a120:	e000      	b.n	800a124 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a122:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2201      	movs	r2, #1
 800a128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2200      	movs	r2, #0
 800a130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a134:	7bfb      	ldrb	r3, [r7, #15]
}
 800a136:	4618      	mov	r0, r3
 800a138:	3710      	adds	r7, #16
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bd80      	pop	{r7, pc}

0800a13e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a13e:	b480      	push	{r7}
 800a140:	b083      	sub	sp, #12
 800a142:	af00      	add	r7, sp, #0
 800a144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a146:	bf00      	nop
 800a148:	370c      	adds	r7, #12
 800a14a:	46bd      	mov	sp, r7
 800a14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a150:	4770      	bx	lr

0800a152 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a152:	b480      	push	{r7}
 800a154:	b083      	sub	sp, #12
 800a156:	af00      	add	r7, sp, #0
 800a158:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a15a:	bf00      	nop
 800a15c:	370c      	adds	r7, #12
 800a15e:	46bd      	mov	sp, r7
 800a160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a164:	4770      	bx	lr

0800a166 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a166:	b480      	push	{r7}
 800a168:	b083      	sub	sp, #12
 800a16a:	af00      	add	r7, sp, #0
 800a16c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a16e:	bf00      	nop
 800a170:	370c      	adds	r7, #12
 800a172:	46bd      	mov	sp, r7
 800a174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a178:	4770      	bx	lr

0800a17a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a17a:	b480      	push	{r7}
 800a17c:	b083      	sub	sp, #12
 800a17e:	af00      	add	r7, sp, #0
 800a180:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a182:	bf00      	nop
 800a184:	370c      	adds	r7, #12
 800a186:	46bd      	mov	sp, r7
 800a188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18c:	4770      	bx	lr
	...

0800a190 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a190:	b480      	push	{r7}
 800a192:	b085      	sub	sp, #20
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
 800a198:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	4a40      	ldr	r2, [pc, #256]	; (800a2a4 <TIM_Base_SetConfig+0x114>)
 800a1a4:	4293      	cmp	r3, r2
 800a1a6:	d013      	beq.n	800a1d0 <TIM_Base_SetConfig+0x40>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1ae:	d00f      	beq.n	800a1d0 <TIM_Base_SetConfig+0x40>
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	4a3d      	ldr	r2, [pc, #244]	; (800a2a8 <TIM_Base_SetConfig+0x118>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d00b      	beq.n	800a1d0 <TIM_Base_SetConfig+0x40>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	4a3c      	ldr	r2, [pc, #240]	; (800a2ac <TIM_Base_SetConfig+0x11c>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d007      	beq.n	800a1d0 <TIM_Base_SetConfig+0x40>
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	4a3b      	ldr	r2, [pc, #236]	; (800a2b0 <TIM_Base_SetConfig+0x120>)
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d003      	beq.n	800a1d0 <TIM_Base_SetConfig+0x40>
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	4a3a      	ldr	r2, [pc, #232]	; (800a2b4 <TIM_Base_SetConfig+0x124>)
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d108      	bne.n	800a1e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	685b      	ldr	r3, [r3, #4]
 800a1dc:	68fa      	ldr	r2, [r7, #12]
 800a1de:	4313      	orrs	r3, r2
 800a1e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	4a2f      	ldr	r2, [pc, #188]	; (800a2a4 <TIM_Base_SetConfig+0x114>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d02b      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1f0:	d027      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	4a2c      	ldr	r2, [pc, #176]	; (800a2a8 <TIM_Base_SetConfig+0x118>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d023      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	4a2b      	ldr	r2, [pc, #172]	; (800a2ac <TIM_Base_SetConfig+0x11c>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d01f      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	4a2a      	ldr	r2, [pc, #168]	; (800a2b0 <TIM_Base_SetConfig+0x120>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d01b      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	4a29      	ldr	r2, [pc, #164]	; (800a2b4 <TIM_Base_SetConfig+0x124>)
 800a20e:	4293      	cmp	r3, r2
 800a210:	d017      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	4a28      	ldr	r2, [pc, #160]	; (800a2b8 <TIM_Base_SetConfig+0x128>)
 800a216:	4293      	cmp	r3, r2
 800a218:	d013      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	4a27      	ldr	r2, [pc, #156]	; (800a2bc <TIM_Base_SetConfig+0x12c>)
 800a21e:	4293      	cmp	r3, r2
 800a220:	d00f      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	4a26      	ldr	r2, [pc, #152]	; (800a2c0 <TIM_Base_SetConfig+0x130>)
 800a226:	4293      	cmp	r3, r2
 800a228:	d00b      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	4a25      	ldr	r2, [pc, #148]	; (800a2c4 <TIM_Base_SetConfig+0x134>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d007      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	4a24      	ldr	r2, [pc, #144]	; (800a2c8 <TIM_Base_SetConfig+0x138>)
 800a236:	4293      	cmp	r3, r2
 800a238:	d003      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	4a23      	ldr	r2, [pc, #140]	; (800a2cc <TIM_Base_SetConfig+0x13c>)
 800a23e:	4293      	cmp	r3, r2
 800a240:	d108      	bne.n	800a254 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a248:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	68db      	ldr	r3, [r3, #12]
 800a24e:	68fa      	ldr	r2, [r7, #12]
 800a250:	4313      	orrs	r3, r2
 800a252:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	695b      	ldr	r3, [r3, #20]
 800a25e:	4313      	orrs	r3, r2
 800a260:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	68fa      	ldr	r2, [r7, #12]
 800a266:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	689a      	ldr	r2, [r3, #8]
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	681a      	ldr	r2, [r3, #0]
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	4a0a      	ldr	r2, [pc, #40]	; (800a2a4 <TIM_Base_SetConfig+0x114>)
 800a27c:	4293      	cmp	r3, r2
 800a27e:	d003      	beq.n	800a288 <TIM_Base_SetConfig+0xf8>
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	4a0c      	ldr	r2, [pc, #48]	; (800a2b4 <TIM_Base_SetConfig+0x124>)
 800a284:	4293      	cmp	r3, r2
 800a286:	d103      	bne.n	800a290 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	691a      	ldr	r2, [r3, #16]
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2201      	movs	r2, #1
 800a294:	615a      	str	r2, [r3, #20]
}
 800a296:	bf00      	nop
 800a298:	3714      	adds	r7, #20
 800a29a:	46bd      	mov	sp, r7
 800a29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a0:	4770      	bx	lr
 800a2a2:	bf00      	nop
 800a2a4:	40010000 	.word	0x40010000
 800a2a8:	40000400 	.word	0x40000400
 800a2ac:	40000800 	.word	0x40000800
 800a2b0:	40000c00 	.word	0x40000c00
 800a2b4:	40010400 	.word	0x40010400
 800a2b8:	40014000 	.word	0x40014000
 800a2bc:	40014400 	.word	0x40014400
 800a2c0:	40014800 	.word	0x40014800
 800a2c4:	40001800 	.word	0x40001800
 800a2c8:	40001c00 	.word	0x40001c00
 800a2cc:	40002000 	.word	0x40002000

0800a2d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b087      	sub	sp, #28
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
 800a2d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6a1b      	ldr	r3, [r3, #32]
 800a2de:	f023 0201 	bic.w	r2, r3, #1
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6a1b      	ldr	r3, [r3, #32]
 800a2ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	685b      	ldr	r3, [r3, #4]
 800a2f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	699b      	ldr	r3, [r3, #24]
 800a2f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f023 0303 	bic.w	r3, r3, #3
 800a306:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	68fa      	ldr	r2, [r7, #12]
 800a30e:	4313      	orrs	r3, r2
 800a310:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a312:	697b      	ldr	r3, [r7, #20]
 800a314:	f023 0302 	bic.w	r3, r3, #2
 800a318:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	689b      	ldr	r3, [r3, #8]
 800a31e:	697a      	ldr	r2, [r7, #20]
 800a320:	4313      	orrs	r3, r2
 800a322:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	4a20      	ldr	r2, [pc, #128]	; (800a3a8 <TIM_OC1_SetConfig+0xd8>)
 800a328:	4293      	cmp	r3, r2
 800a32a:	d003      	beq.n	800a334 <TIM_OC1_SetConfig+0x64>
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	4a1f      	ldr	r2, [pc, #124]	; (800a3ac <TIM_OC1_SetConfig+0xdc>)
 800a330:	4293      	cmp	r3, r2
 800a332:	d10c      	bne.n	800a34e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a334:	697b      	ldr	r3, [r7, #20]
 800a336:	f023 0308 	bic.w	r3, r3, #8
 800a33a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	68db      	ldr	r3, [r3, #12]
 800a340:	697a      	ldr	r2, [r7, #20]
 800a342:	4313      	orrs	r3, r2
 800a344:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	f023 0304 	bic.w	r3, r3, #4
 800a34c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	4a15      	ldr	r2, [pc, #84]	; (800a3a8 <TIM_OC1_SetConfig+0xd8>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d003      	beq.n	800a35e <TIM_OC1_SetConfig+0x8e>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	4a14      	ldr	r2, [pc, #80]	; (800a3ac <TIM_OC1_SetConfig+0xdc>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d111      	bne.n	800a382 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a364:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a366:	693b      	ldr	r3, [r7, #16]
 800a368:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a36c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	695b      	ldr	r3, [r3, #20]
 800a372:	693a      	ldr	r2, [r7, #16]
 800a374:	4313      	orrs	r3, r2
 800a376:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	699b      	ldr	r3, [r3, #24]
 800a37c:	693a      	ldr	r2, [r7, #16]
 800a37e:	4313      	orrs	r3, r2
 800a380:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	693a      	ldr	r2, [r7, #16]
 800a386:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	68fa      	ldr	r2, [r7, #12]
 800a38c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	685a      	ldr	r2, [r3, #4]
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	697a      	ldr	r2, [r7, #20]
 800a39a:	621a      	str	r2, [r3, #32]
}
 800a39c:	bf00      	nop
 800a39e:	371c      	adds	r7, #28
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a6:	4770      	bx	lr
 800a3a8:	40010000 	.word	0x40010000
 800a3ac:	40010400 	.word	0x40010400

0800a3b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a3b0:	b480      	push	{r7}
 800a3b2:	b087      	sub	sp, #28
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
 800a3b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6a1b      	ldr	r3, [r3, #32]
 800a3be:	f023 0210 	bic.w	r2, r3, #16
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6a1b      	ldr	r3, [r3, #32]
 800a3ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	685b      	ldr	r3, [r3, #4]
 800a3d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	699b      	ldr	r3, [r3, #24]
 800a3d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a3de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a3e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	021b      	lsls	r3, r3, #8
 800a3ee:	68fa      	ldr	r2, [r7, #12]
 800a3f0:	4313      	orrs	r3, r2
 800a3f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a3f4:	697b      	ldr	r3, [r7, #20]
 800a3f6:	f023 0320 	bic.w	r3, r3, #32
 800a3fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	689b      	ldr	r3, [r3, #8]
 800a400:	011b      	lsls	r3, r3, #4
 800a402:	697a      	ldr	r2, [r7, #20]
 800a404:	4313      	orrs	r3, r2
 800a406:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	4a22      	ldr	r2, [pc, #136]	; (800a494 <TIM_OC2_SetConfig+0xe4>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d003      	beq.n	800a418 <TIM_OC2_SetConfig+0x68>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	4a21      	ldr	r2, [pc, #132]	; (800a498 <TIM_OC2_SetConfig+0xe8>)
 800a414:	4293      	cmp	r3, r2
 800a416:	d10d      	bne.n	800a434 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a41e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a420:	683b      	ldr	r3, [r7, #0]
 800a422:	68db      	ldr	r3, [r3, #12]
 800a424:	011b      	lsls	r3, r3, #4
 800a426:	697a      	ldr	r2, [r7, #20]
 800a428:	4313      	orrs	r3, r2
 800a42a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a42c:	697b      	ldr	r3, [r7, #20]
 800a42e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a432:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	4a17      	ldr	r2, [pc, #92]	; (800a494 <TIM_OC2_SetConfig+0xe4>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d003      	beq.n	800a444 <TIM_OC2_SetConfig+0x94>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	4a16      	ldr	r2, [pc, #88]	; (800a498 <TIM_OC2_SetConfig+0xe8>)
 800a440:	4293      	cmp	r3, r2
 800a442:	d113      	bne.n	800a46c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a444:	693b      	ldr	r3, [r7, #16]
 800a446:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a44a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a44c:	693b      	ldr	r3, [r7, #16]
 800a44e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a452:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	695b      	ldr	r3, [r3, #20]
 800a458:	009b      	lsls	r3, r3, #2
 800a45a:	693a      	ldr	r2, [r7, #16]
 800a45c:	4313      	orrs	r3, r2
 800a45e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	699b      	ldr	r3, [r3, #24]
 800a464:	009b      	lsls	r3, r3, #2
 800a466:	693a      	ldr	r2, [r7, #16]
 800a468:	4313      	orrs	r3, r2
 800a46a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	693a      	ldr	r2, [r7, #16]
 800a470:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	68fa      	ldr	r2, [r7, #12]
 800a476:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	685a      	ldr	r2, [r3, #4]
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	697a      	ldr	r2, [r7, #20]
 800a484:	621a      	str	r2, [r3, #32]
}
 800a486:	bf00      	nop
 800a488:	371c      	adds	r7, #28
 800a48a:	46bd      	mov	sp, r7
 800a48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a490:	4770      	bx	lr
 800a492:	bf00      	nop
 800a494:	40010000 	.word	0x40010000
 800a498:	40010400 	.word	0x40010400

0800a49c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a49c:	b480      	push	{r7}
 800a49e:	b087      	sub	sp, #28
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
 800a4a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6a1b      	ldr	r3, [r3, #32]
 800a4aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6a1b      	ldr	r3, [r3, #32]
 800a4b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	685b      	ldr	r3, [r3, #4]
 800a4bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	69db      	ldr	r3, [r3, #28]
 800a4c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f023 0303 	bic.w	r3, r3, #3
 800a4d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	68fa      	ldr	r2, [r7, #12]
 800a4da:	4313      	orrs	r3, r2
 800a4dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a4de:	697b      	ldr	r3, [r7, #20]
 800a4e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a4e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	689b      	ldr	r3, [r3, #8]
 800a4ea:	021b      	lsls	r3, r3, #8
 800a4ec:	697a      	ldr	r2, [r7, #20]
 800a4ee:	4313      	orrs	r3, r2
 800a4f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	4a21      	ldr	r2, [pc, #132]	; (800a57c <TIM_OC3_SetConfig+0xe0>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d003      	beq.n	800a502 <TIM_OC3_SetConfig+0x66>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	4a20      	ldr	r2, [pc, #128]	; (800a580 <TIM_OC3_SetConfig+0xe4>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d10d      	bne.n	800a51e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a502:	697b      	ldr	r3, [r7, #20]
 800a504:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a508:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	68db      	ldr	r3, [r3, #12]
 800a50e:	021b      	lsls	r3, r3, #8
 800a510:	697a      	ldr	r2, [r7, #20]
 800a512:	4313      	orrs	r3, r2
 800a514:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a51c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	4a16      	ldr	r2, [pc, #88]	; (800a57c <TIM_OC3_SetConfig+0xe0>)
 800a522:	4293      	cmp	r3, r2
 800a524:	d003      	beq.n	800a52e <TIM_OC3_SetConfig+0x92>
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	4a15      	ldr	r2, [pc, #84]	; (800a580 <TIM_OC3_SetConfig+0xe4>)
 800a52a:	4293      	cmp	r3, r2
 800a52c:	d113      	bne.n	800a556 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a52e:	693b      	ldr	r3, [r7, #16]
 800a530:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a534:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a536:	693b      	ldr	r3, [r7, #16]
 800a538:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a53c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a53e:	683b      	ldr	r3, [r7, #0]
 800a540:	695b      	ldr	r3, [r3, #20]
 800a542:	011b      	lsls	r3, r3, #4
 800a544:	693a      	ldr	r2, [r7, #16]
 800a546:	4313      	orrs	r3, r2
 800a548:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	699b      	ldr	r3, [r3, #24]
 800a54e:	011b      	lsls	r3, r3, #4
 800a550:	693a      	ldr	r2, [r7, #16]
 800a552:	4313      	orrs	r3, r2
 800a554:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	693a      	ldr	r2, [r7, #16]
 800a55a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	68fa      	ldr	r2, [r7, #12]
 800a560:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	685a      	ldr	r2, [r3, #4]
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	697a      	ldr	r2, [r7, #20]
 800a56e:	621a      	str	r2, [r3, #32]
}
 800a570:	bf00      	nop
 800a572:	371c      	adds	r7, #28
 800a574:	46bd      	mov	sp, r7
 800a576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57a:	4770      	bx	lr
 800a57c:	40010000 	.word	0x40010000
 800a580:	40010400 	.word	0x40010400

0800a584 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a584:	b480      	push	{r7}
 800a586:	b087      	sub	sp, #28
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
 800a58c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6a1b      	ldr	r3, [r3, #32]
 800a592:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6a1b      	ldr	r3, [r3, #32]
 800a59e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	685b      	ldr	r3, [r3, #4]
 800a5a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	69db      	ldr	r3, [r3, #28]
 800a5aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a5b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a5ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	021b      	lsls	r3, r3, #8
 800a5c2:	68fa      	ldr	r2, [r7, #12]
 800a5c4:	4313      	orrs	r3, r2
 800a5c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a5c8:	693b      	ldr	r3, [r7, #16]
 800a5ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a5ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	689b      	ldr	r3, [r3, #8]
 800a5d4:	031b      	lsls	r3, r3, #12
 800a5d6:	693a      	ldr	r2, [r7, #16]
 800a5d8:	4313      	orrs	r3, r2
 800a5da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	4a12      	ldr	r2, [pc, #72]	; (800a628 <TIM_OC4_SetConfig+0xa4>)
 800a5e0:	4293      	cmp	r3, r2
 800a5e2:	d003      	beq.n	800a5ec <TIM_OC4_SetConfig+0x68>
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	4a11      	ldr	r2, [pc, #68]	; (800a62c <TIM_OC4_SetConfig+0xa8>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d109      	bne.n	800a600 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a5ec:	697b      	ldr	r3, [r7, #20]
 800a5ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a5f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	695b      	ldr	r3, [r3, #20]
 800a5f8:	019b      	lsls	r3, r3, #6
 800a5fa:	697a      	ldr	r2, [r7, #20]
 800a5fc:	4313      	orrs	r3, r2
 800a5fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	697a      	ldr	r2, [r7, #20]
 800a604:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	68fa      	ldr	r2, [r7, #12]
 800a60a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	685a      	ldr	r2, [r3, #4]
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	693a      	ldr	r2, [r7, #16]
 800a618:	621a      	str	r2, [r3, #32]
}
 800a61a:	bf00      	nop
 800a61c:	371c      	adds	r7, #28
 800a61e:	46bd      	mov	sp, r7
 800a620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a624:	4770      	bx	lr
 800a626:	bf00      	nop
 800a628:	40010000 	.word	0x40010000
 800a62c:	40010400 	.word	0x40010400

0800a630 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a630:	b480      	push	{r7}
 800a632:	b087      	sub	sp, #28
 800a634:	af00      	add	r7, sp, #0
 800a636:	60f8      	str	r0, [r7, #12]
 800a638:	60b9      	str	r1, [r7, #8]
 800a63a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	6a1b      	ldr	r3, [r3, #32]
 800a640:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	6a1b      	ldr	r3, [r3, #32]
 800a646:	f023 0201 	bic.w	r2, r3, #1
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	699b      	ldr	r3, [r3, #24]
 800a652:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a654:	693b      	ldr	r3, [r7, #16]
 800a656:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a65a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	011b      	lsls	r3, r3, #4
 800a660:	693a      	ldr	r2, [r7, #16]
 800a662:	4313      	orrs	r3, r2
 800a664:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a666:	697b      	ldr	r3, [r7, #20]
 800a668:	f023 030a 	bic.w	r3, r3, #10
 800a66c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a66e:	697a      	ldr	r2, [r7, #20]
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	4313      	orrs	r3, r2
 800a674:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	693a      	ldr	r2, [r7, #16]
 800a67a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	697a      	ldr	r2, [r7, #20]
 800a680:	621a      	str	r2, [r3, #32]
}
 800a682:	bf00      	nop
 800a684:	371c      	adds	r7, #28
 800a686:	46bd      	mov	sp, r7
 800a688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68c:	4770      	bx	lr

0800a68e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a68e:	b480      	push	{r7}
 800a690:	b087      	sub	sp, #28
 800a692:	af00      	add	r7, sp, #0
 800a694:	60f8      	str	r0, [r7, #12]
 800a696:	60b9      	str	r1, [r7, #8]
 800a698:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	6a1b      	ldr	r3, [r3, #32]
 800a69e:	f023 0210 	bic.w	r2, r3, #16
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	699b      	ldr	r3, [r3, #24]
 800a6aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	6a1b      	ldr	r3, [r3, #32]
 800a6b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a6b2:	697b      	ldr	r3, [r7, #20]
 800a6b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a6b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	031b      	lsls	r3, r3, #12
 800a6be:	697a      	ldr	r2, [r7, #20]
 800a6c0:	4313      	orrs	r3, r2
 800a6c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a6c4:	693b      	ldr	r3, [r7, #16]
 800a6c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a6ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	011b      	lsls	r3, r3, #4
 800a6d0:	693a      	ldr	r2, [r7, #16]
 800a6d2:	4313      	orrs	r3, r2
 800a6d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	697a      	ldr	r2, [r7, #20]
 800a6da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	693a      	ldr	r2, [r7, #16]
 800a6e0:	621a      	str	r2, [r3, #32]
}
 800a6e2:	bf00      	nop
 800a6e4:	371c      	adds	r7, #28
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ec:	4770      	bx	lr

0800a6ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a6ee:	b480      	push	{r7}
 800a6f0:	b085      	sub	sp, #20
 800a6f2:	af00      	add	r7, sp, #0
 800a6f4:	6078      	str	r0, [r7, #4]
 800a6f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	689b      	ldr	r3, [r3, #8]
 800a6fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a704:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a706:	683a      	ldr	r2, [r7, #0]
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	4313      	orrs	r3, r2
 800a70c:	f043 0307 	orr.w	r3, r3, #7
 800a710:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	68fa      	ldr	r2, [r7, #12]
 800a716:	609a      	str	r2, [r3, #8]
}
 800a718:	bf00      	nop
 800a71a:	3714      	adds	r7, #20
 800a71c:	46bd      	mov	sp, r7
 800a71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a722:	4770      	bx	lr

0800a724 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a724:	b480      	push	{r7}
 800a726:	b087      	sub	sp, #28
 800a728:	af00      	add	r7, sp, #0
 800a72a:	60f8      	str	r0, [r7, #12]
 800a72c:	60b9      	str	r1, [r7, #8]
 800a72e:	607a      	str	r2, [r7, #4]
 800a730:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	689b      	ldr	r3, [r3, #8]
 800a736:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a738:	697b      	ldr	r3, [r7, #20]
 800a73a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a73e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	021a      	lsls	r2, r3, #8
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	431a      	orrs	r2, r3
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	4313      	orrs	r3, r2
 800a74c:	697a      	ldr	r2, [r7, #20]
 800a74e:	4313      	orrs	r3, r2
 800a750:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	697a      	ldr	r2, [r7, #20]
 800a756:	609a      	str	r2, [r3, #8]
}
 800a758:	bf00      	nop
 800a75a:	371c      	adds	r7, #28
 800a75c:	46bd      	mov	sp, r7
 800a75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a762:	4770      	bx	lr

0800a764 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a764:	b480      	push	{r7}
 800a766:	b087      	sub	sp, #28
 800a768:	af00      	add	r7, sp, #0
 800a76a:	60f8      	str	r0, [r7, #12]
 800a76c:	60b9      	str	r1, [r7, #8]
 800a76e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	f003 031f 	and.w	r3, r3, #31
 800a776:	2201      	movs	r2, #1
 800a778:	fa02 f303 	lsl.w	r3, r2, r3
 800a77c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	6a1a      	ldr	r2, [r3, #32]
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	43db      	mvns	r3, r3
 800a786:	401a      	ands	r2, r3
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	6a1a      	ldr	r2, [r3, #32]
 800a790:	68bb      	ldr	r3, [r7, #8]
 800a792:	f003 031f 	and.w	r3, r3, #31
 800a796:	6879      	ldr	r1, [r7, #4]
 800a798:	fa01 f303 	lsl.w	r3, r1, r3
 800a79c:	431a      	orrs	r2, r3
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	621a      	str	r2, [r3, #32]
}
 800a7a2:	bf00      	nop
 800a7a4:	371c      	adds	r7, #28
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ac:	4770      	bx	lr
	...

0800a7b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a7b0:	b480      	push	{r7}
 800a7b2:	b085      	sub	sp, #20
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
 800a7b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a7c0:	2b01      	cmp	r3, #1
 800a7c2:	d101      	bne.n	800a7c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a7c4:	2302      	movs	r3, #2
 800a7c6:	e05a      	b.n	800a87e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2202      	movs	r2, #2
 800a7d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	685b      	ldr	r3, [r3, #4]
 800a7de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	689b      	ldr	r3, [r3, #8]
 800a7e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	68fa      	ldr	r2, [r7, #12]
 800a7f6:	4313      	orrs	r3, r2
 800a7f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	68fa      	ldr	r2, [r7, #12]
 800a800:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	4a21      	ldr	r2, [pc, #132]	; (800a88c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a808:	4293      	cmp	r3, r2
 800a80a:	d022      	beq.n	800a852 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a814:	d01d      	beq.n	800a852 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	4a1d      	ldr	r2, [pc, #116]	; (800a890 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a81c:	4293      	cmp	r3, r2
 800a81e:	d018      	beq.n	800a852 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	4a1b      	ldr	r2, [pc, #108]	; (800a894 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a826:	4293      	cmp	r3, r2
 800a828:	d013      	beq.n	800a852 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	4a1a      	ldr	r2, [pc, #104]	; (800a898 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a830:	4293      	cmp	r3, r2
 800a832:	d00e      	beq.n	800a852 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	4a18      	ldr	r2, [pc, #96]	; (800a89c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d009      	beq.n	800a852 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	4a17      	ldr	r2, [pc, #92]	; (800a8a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a844:	4293      	cmp	r3, r2
 800a846:	d004      	beq.n	800a852 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	4a15      	ldr	r2, [pc, #84]	; (800a8a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a84e:	4293      	cmp	r3, r2
 800a850:	d10c      	bne.n	800a86c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a858:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	685b      	ldr	r3, [r3, #4]
 800a85e:	68ba      	ldr	r2, [r7, #8]
 800a860:	4313      	orrs	r3, r2
 800a862:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	68ba      	ldr	r2, [r7, #8]
 800a86a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2201      	movs	r2, #1
 800a870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2200      	movs	r2, #0
 800a878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a87c:	2300      	movs	r3, #0
}
 800a87e:	4618      	mov	r0, r3
 800a880:	3714      	adds	r7, #20
 800a882:	46bd      	mov	sp, r7
 800a884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a888:	4770      	bx	lr
 800a88a:	bf00      	nop
 800a88c:	40010000 	.word	0x40010000
 800a890:	40000400 	.word	0x40000400
 800a894:	40000800 	.word	0x40000800
 800a898:	40000c00 	.word	0x40000c00
 800a89c:	40010400 	.word	0x40010400
 800a8a0:	40014000 	.word	0x40014000
 800a8a4:	40001800 	.word	0x40001800

0800a8a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	b083      	sub	sp, #12
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a8b0:	bf00      	nop
 800a8b2:	370c      	adds	r7, #12
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr

0800a8bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b083      	sub	sp, #12
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a8c4:	bf00      	nop
 800a8c6:	370c      	adds	r7, #12
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ce:	4770      	bx	lr

0800a8d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b082      	sub	sp, #8
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d101      	bne.n	800a8e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a8de:	2301      	movs	r3, #1
 800a8e0:	e03f      	b.n	800a962 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a8e8:	b2db      	uxtb	r3, r3
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d106      	bne.n	800a8fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f7fb fb1c 	bl	8005f34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2224      	movs	r2, #36	; 0x24
 800a900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	68da      	ldr	r2, [r3, #12]
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a912:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f000 fddb 	bl	800b4d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	691a      	ldr	r2, [r3, #16]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a928:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	695a      	ldr	r2, [r3, #20]
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a938:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	68da      	ldr	r2, [r3, #12]
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a948:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	2200      	movs	r2, #0
 800a94e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2220      	movs	r2, #32
 800a954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2220      	movs	r2, #32
 800a95c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a960:	2300      	movs	r3, #0
}
 800a962:	4618      	mov	r0, r3
 800a964:	3708      	adds	r7, #8
 800a966:	46bd      	mov	sp, r7
 800a968:	bd80      	pop	{r7, pc}

0800a96a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a96a:	b580      	push	{r7, lr}
 800a96c:	b08a      	sub	sp, #40	; 0x28
 800a96e:	af02      	add	r7, sp, #8
 800a970:	60f8      	str	r0, [r7, #12]
 800a972:	60b9      	str	r1, [r7, #8]
 800a974:	603b      	str	r3, [r7, #0]
 800a976:	4613      	mov	r3, r2
 800a978:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a97a:	2300      	movs	r3, #0
 800a97c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a984:	b2db      	uxtb	r3, r3
 800a986:	2b20      	cmp	r3, #32
 800a988:	d17c      	bne.n	800aa84 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d002      	beq.n	800a996 <HAL_UART_Transmit+0x2c>
 800a990:	88fb      	ldrh	r3, [r7, #6]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d101      	bne.n	800a99a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a996:	2301      	movs	r3, #1
 800a998:	e075      	b.n	800aa86 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a9a0:	2b01      	cmp	r3, #1
 800a9a2:	d101      	bne.n	800a9a8 <HAL_UART_Transmit+0x3e>
 800a9a4:	2302      	movs	r3, #2
 800a9a6:	e06e      	b.n	800aa86 <HAL_UART_Transmit+0x11c>
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	2201      	movs	r2, #1
 800a9ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2221      	movs	r2, #33	; 0x21
 800a9ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a9be:	f7fb fbd5 	bl	800616c <HAL_GetTick>
 800a9c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	88fa      	ldrh	r2, [r7, #6]
 800a9c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	88fa      	ldrh	r2, [r7, #6]
 800a9ce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	689b      	ldr	r3, [r3, #8]
 800a9d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a9d8:	d108      	bne.n	800a9ec <HAL_UART_Transmit+0x82>
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	691b      	ldr	r3, [r3, #16]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d104      	bne.n	800a9ec <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	61bb      	str	r3, [r7, #24]
 800a9ea:	e003      	b.n	800a9f4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800a9fc:	e02a      	b.n	800aa54 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	9300      	str	r3, [sp, #0]
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	2200      	movs	r2, #0
 800aa06:	2180      	movs	r1, #128	; 0x80
 800aa08:	68f8      	ldr	r0, [r7, #12]
 800aa0a:	f000 fb1f 	bl	800b04c <UART_WaitOnFlagUntilTimeout>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d001      	beq.n	800aa18 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800aa14:	2303      	movs	r3, #3
 800aa16:	e036      	b.n	800aa86 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800aa18:	69fb      	ldr	r3, [r7, #28]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d10b      	bne.n	800aa36 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aa1e:	69bb      	ldr	r3, [r7, #24]
 800aa20:	881b      	ldrh	r3, [r3, #0]
 800aa22:	461a      	mov	r2, r3
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aa2c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800aa2e:	69bb      	ldr	r3, [r7, #24]
 800aa30:	3302      	adds	r3, #2
 800aa32:	61bb      	str	r3, [r7, #24]
 800aa34:	e007      	b.n	800aa46 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800aa36:	69fb      	ldr	r3, [r7, #28]
 800aa38:	781a      	ldrb	r2, [r3, #0]
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800aa40:	69fb      	ldr	r3, [r7, #28]
 800aa42:	3301      	adds	r3, #1
 800aa44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aa4a:	b29b      	uxth	r3, r3
 800aa4c:	3b01      	subs	r3, #1
 800aa4e:	b29a      	uxth	r2, r3
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aa58:	b29b      	uxth	r3, r3
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d1cf      	bne.n	800a9fe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	9300      	str	r3, [sp, #0]
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	2200      	movs	r2, #0
 800aa66:	2140      	movs	r1, #64	; 0x40
 800aa68:	68f8      	ldr	r0, [r7, #12]
 800aa6a:	f000 faef 	bl	800b04c <UART_WaitOnFlagUntilTimeout>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d001      	beq.n	800aa78 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800aa74:	2303      	movs	r3, #3
 800aa76:	e006      	b.n	800aa86 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	2220      	movs	r2, #32
 800aa7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800aa80:	2300      	movs	r3, #0
 800aa82:	e000      	b.n	800aa86 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800aa84:	2302      	movs	r3, #2
  }
}
 800aa86:	4618      	mov	r0, r3
 800aa88:	3720      	adds	r7, #32
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bd80      	pop	{r7, pc}

0800aa8e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa8e:	b580      	push	{r7, lr}
 800aa90:	b084      	sub	sp, #16
 800aa92:	af00      	add	r7, sp, #0
 800aa94:	60f8      	str	r0, [r7, #12]
 800aa96:	60b9      	str	r1, [r7, #8]
 800aa98:	4613      	mov	r3, r2
 800aa9a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800aaa2:	b2db      	uxtb	r3, r3
 800aaa4:	2b20      	cmp	r3, #32
 800aaa6:	d11d      	bne.n	800aae4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d002      	beq.n	800aab4 <HAL_UART_Receive_IT+0x26>
 800aaae:	88fb      	ldrh	r3, [r7, #6]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d101      	bne.n	800aab8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800aab4:	2301      	movs	r3, #1
 800aab6:	e016      	b.n	800aae6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aabe:	2b01      	cmp	r3, #1
 800aac0:	d101      	bne.n	800aac6 <HAL_UART_Receive_IT+0x38>
 800aac2:	2302      	movs	r3, #2
 800aac4:	e00f      	b.n	800aae6 <HAL_UART_Receive_IT+0x58>
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2201      	movs	r2, #1
 800aaca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	2200      	movs	r2, #0
 800aad2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800aad4:	88fb      	ldrh	r3, [r7, #6]
 800aad6:	461a      	mov	r2, r3
 800aad8:	68b9      	ldr	r1, [r7, #8]
 800aada:	68f8      	ldr	r0, [r7, #12]
 800aadc:	f000 fb24 	bl	800b128 <UART_Start_Receive_IT>
 800aae0:	4603      	mov	r3, r0
 800aae2:	e000      	b.n	800aae6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800aae4:	2302      	movs	r3, #2
  }
}
 800aae6:	4618      	mov	r0, r3
 800aae8:	3710      	adds	r7, #16
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bd80      	pop	{r7, pc}
	...

0800aaf0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b0ba      	sub	sp, #232	; 0xe8
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	68db      	ldr	r3, [r3, #12]
 800ab08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	695b      	ldr	r3, [r3, #20]
 800ab12:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800ab16:	2300      	movs	r3, #0
 800ab18:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ab22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab26:	f003 030f 	and.w	r3, r3, #15
 800ab2a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800ab2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d10f      	bne.n	800ab56 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ab36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab3a:	f003 0320 	and.w	r3, r3, #32
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d009      	beq.n	800ab56 <HAL_UART_IRQHandler+0x66>
 800ab42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ab46:	f003 0320 	and.w	r3, r3, #32
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d003      	beq.n	800ab56 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	f000 fc03 	bl	800b35a <UART_Receive_IT>
      return;
 800ab54:	e256      	b.n	800b004 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ab56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	f000 80de 	beq.w	800ad1c <HAL_UART_IRQHandler+0x22c>
 800ab60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ab64:	f003 0301 	and.w	r3, r3, #1
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d106      	bne.n	800ab7a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ab6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ab70:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	f000 80d1 	beq.w	800ad1c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ab7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab7e:	f003 0301 	and.w	r3, r3, #1
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d00b      	beq.n	800ab9e <HAL_UART_IRQHandler+0xae>
 800ab86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ab8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d005      	beq.n	800ab9e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab96:	f043 0201 	orr.w	r2, r3, #1
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ab9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aba2:	f003 0304 	and.w	r3, r3, #4
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d00b      	beq.n	800abc2 <HAL_UART_IRQHandler+0xd2>
 800abaa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800abae:	f003 0301 	and.w	r3, r3, #1
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d005      	beq.n	800abc2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abba:	f043 0202 	orr.w	r2, r3, #2
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800abc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800abc6:	f003 0302 	and.w	r3, r3, #2
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d00b      	beq.n	800abe6 <HAL_UART_IRQHandler+0xf6>
 800abce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800abd2:	f003 0301 	and.w	r3, r3, #1
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d005      	beq.n	800abe6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abde:	f043 0204 	orr.w	r2, r3, #4
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800abe6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800abea:	f003 0308 	and.w	r3, r3, #8
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d011      	beq.n	800ac16 <HAL_UART_IRQHandler+0x126>
 800abf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800abf6:	f003 0320 	and.w	r3, r3, #32
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d105      	bne.n	800ac0a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800abfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ac02:	f003 0301 	and.w	r3, r3, #1
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d005      	beq.n	800ac16 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac0e:	f043 0208 	orr.w	r2, r3, #8
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	f000 81ed 	beq.w	800affa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ac20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac24:	f003 0320 	and.w	r3, r3, #32
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d008      	beq.n	800ac3e <HAL_UART_IRQHandler+0x14e>
 800ac2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ac30:	f003 0320 	and.w	r3, r3, #32
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d002      	beq.n	800ac3e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800ac38:	6878      	ldr	r0, [r7, #4]
 800ac3a:	f000 fb8e 	bl	800b35a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	695b      	ldr	r3, [r3, #20]
 800ac44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac48:	2b40      	cmp	r3, #64	; 0x40
 800ac4a:	bf0c      	ite	eq
 800ac4c:	2301      	moveq	r3, #1
 800ac4e:	2300      	movne	r3, #0
 800ac50:	b2db      	uxtb	r3, r3
 800ac52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac5a:	f003 0308 	and.w	r3, r3, #8
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d103      	bne.n	800ac6a <HAL_UART_IRQHandler+0x17a>
 800ac62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d04f      	beq.n	800ad0a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f000 fa96 	bl	800b19c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	695b      	ldr	r3, [r3, #20]
 800ac76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac7a:	2b40      	cmp	r3, #64	; 0x40
 800ac7c:	d141      	bne.n	800ad02 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	3314      	adds	r3, #20
 800ac84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ac8c:	e853 3f00 	ldrex	r3, [r3]
 800ac90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800ac94:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ac98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	3314      	adds	r3, #20
 800aca6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800acaa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800acae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acb2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800acb6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800acba:	e841 2300 	strex	r3, r2, [r1]
 800acbe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800acc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d1d9      	bne.n	800ac7e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d013      	beq.n	800acfa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acd6:	4a7d      	ldr	r2, [pc, #500]	; (800aecc <HAL_UART_IRQHandler+0x3dc>)
 800acd8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acde:	4618      	mov	r0, r3
 800ace0:	f7fb ff06 	bl	8006af0 <HAL_DMA_Abort_IT>
 800ace4:	4603      	mov	r3, r0
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d016      	beq.n	800ad18 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800acf0:	687a      	ldr	r2, [r7, #4]
 800acf2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800acf4:	4610      	mov	r0, r2
 800acf6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800acf8:	e00e      	b.n	800ad18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	f000 f990 	bl	800b020 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad00:	e00a      	b.n	800ad18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f000 f98c 	bl	800b020 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad08:	e006      	b.n	800ad18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f000 f988 	bl	800b020 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	2200      	movs	r2, #0
 800ad14:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800ad16:	e170      	b.n	800affa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad18:	bf00      	nop
    return;
 800ad1a:	e16e      	b.n	800affa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad20:	2b01      	cmp	r3, #1
 800ad22:	f040 814a 	bne.w	800afba <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800ad26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad2a:	f003 0310 	and.w	r3, r3, #16
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	f000 8143 	beq.w	800afba <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800ad34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad38:	f003 0310 	and.w	r3, r3, #16
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	f000 813c 	beq.w	800afba <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ad42:	2300      	movs	r3, #0
 800ad44:	60bb      	str	r3, [r7, #8]
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	60bb      	str	r3, [r7, #8]
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	685b      	ldr	r3, [r3, #4]
 800ad54:	60bb      	str	r3, [r7, #8]
 800ad56:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	695b      	ldr	r3, [r3, #20]
 800ad5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad62:	2b40      	cmp	r3, #64	; 0x40
 800ad64:	f040 80b4 	bne.w	800aed0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	685b      	ldr	r3, [r3, #4]
 800ad70:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ad74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	f000 8140 	beq.w	800affe <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ad82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800ad86:	429a      	cmp	r2, r3
 800ad88:	f080 8139 	bcs.w	800affe <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800ad92:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad98:	69db      	ldr	r3, [r3, #28]
 800ad9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ad9e:	f000 8088 	beq.w	800aeb2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	330c      	adds	r3, #12
 800ada8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800adb0:	e853 3f00 	ldrex	r3, [r3]
 800adb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800adb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800adbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800adc0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	330c      	adds	r3, #12
 800adca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800adce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800add2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800add6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800adda:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800adde:	e841 2300 	strex	r3, r2, [r1]
 800ade2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800ade6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800adea:	2b00      	cmp	r3, #0
 800adec:	d1d9      	bne.n	800ada2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	3314      	adds	r3, #20
 800adf4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adf6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800adf8:	e853 3f00 	ldrex	r3, [r3]
 800adfc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800adfe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ae00:	f023 0301 	bic.w	r3, r3, #1
 800ae04:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	3314      	adds	r3, #20
 800ae0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800ae12:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ae16:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae18:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ae1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ae1e:	e841 2300 	strex	r3, r2, [r1]
 800ae22:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800ae24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d1e1      	bne.n	800adee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	3314      	adds	r3, #20
 800ae30:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ae34:	e853 3f00 	ldrex	r3, [r3]
 800ae38:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800ae3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ae3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	3314      	adds	r3, #20
 800ae4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ae4e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ae50:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae52:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ae54:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ae56:	e841 2300 	strex	r3, r2, [r1]
 800ae5a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800ae5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d1e3      	bne.n	800ae2a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	2220      	movs	r2, #32
 800ae66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2200      	movs	r2, #0
 800ae6e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	330c      	adds	r3, #12
 800ae76:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae7a:	e853 3f00 	ldrex	r3, [r3]
 800ae7e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ae80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ae82:	f023 0310 	bic.w	r3, r3, #16
 800ae86:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	330c      	adds	r3, #12
 800ae90:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800ae94:	65ba      	str	r2, [r7, #88]	; 0x58
 800ae96:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae98:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ae9a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ae9c:	e841 2300 	strex	r3, r2, [r1]
 800aea0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800aea2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d1e3      	bne.n	800ae70 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeac:	4618      	mov	r0, r3
 800aeae:	f7fb fdaf 	bl	8006a10 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800aeba:	b29b      	uxth	r3, r3
 800aebc:	1ad3      	subs	r3, r2, r3
 800aebe:	b29b      	uxth	r3, r3
 800aec0:	4619      	mov	r1, r3
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f000 f8b6 	bl	800b034 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800aec8:	e099      	b.n	800affe <HAL_UART_IRQHandler+0x50e>
 800aeca:	bf00      	nop
 800aecc:	0800b263 	.word	0x0800b263
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800aed8:	b29b      	uxth	r3, r3
 800aeda:	1ad3      	subs	r3, r2, r3
 800aedc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800aee4:	b29b      	uxth	r3, r3
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	f000 808b 	beq.w	800b002 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800aeec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	f000 8086 	beq.w	800b002 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	330c      	adds	r3, #12
 800aefc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aefe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af00:	e853 3f00 	ldrex	r3, [r3]
 800af04:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800af06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af08:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800af0c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	330c      	adds	r3, #12
 800af16:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800af1a:	647a      	str	r2, [r7, #68]	; 0x44
 800af1c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af1e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800af20:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800af22:	e841 2300 	strex	r3, r2, [r1]
 800af26:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800af28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d1e3      	bne.n	800aef6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	3314      	adds	r3, #20
 800af34:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af38:	e853 3f00 	ldrex	r3, [r3]
 800af3c:	623b      	str	r3, [r7, #32]
   return(result);
 800af3e:	6a3b      	ldr	r3, [r7, #32]
 800af40:	f023 0301 	bic.w	r3, r3, #1
 800af44:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	3314      	adds	r3, #20
 800af4e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800af52:	633a      	str	r2, [r7, #48]	; 0x30
 800af54:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af56:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800af58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800af5a:	e841 2300 	strex	r3, r2, [r1]
 800af5e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800af60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af62:	2b00      	cmp	r3, #0
 800af64:	d1e3      	bne.n	800af2e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	2220      	movs	r2, #32
 800af6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	2200      	movs	r2, #0
 800af72:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	330c      	adds	r3, #12
 800af7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af7c:	693b      	ldr	r3, [r7, #16]
 800af7e:	e853 3f00 	ldrex	r3, [r3]
 800af82:	60fb      	str	r3, [r7, #12]
   return(result);
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	f023 0310 	bic.w	r3, r3, #16
 800af8a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	330c      	adds	r3, #12
 800af94:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800af98:	61fa      	str	r2, [r7, #28]
 800af9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af9c:	69b9      	ldr	r1, [r7, #24]
 800af9e:	69fa      	ldr	r2, [r7, #28]
 800afa0:	e841 2300 	strex	r3, r2, [r1]
 800afa4:	617b      	str	r3, [r7, #20]
   return(result);
 800afa6:	697b      	ldr	r3, [r7, #20]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d1e3      	bne.n	800af74 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800afac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800afb0:	4619      	mov	r1, r3
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f000 f83e 	bl	800b034 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800afb8:	e023      	b.n	800b002 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800afba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d009      	beq.n	800afda <HAL_UART_IRQHandler+0x4ea>
 800afc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800afca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d003      	beq.n	800afda <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800afd2:	6878      	ldr	r0, [r7, #4]
 800afd4:	f000 f959 	bl	800b28a <UART_Transmit_IT>
    return;
 800afd8:	e014      	b.n	800b004 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800afda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d00e      	beq.n	800b004 <HAL_UART_IRQHandler+0x514>
 800afe6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800afea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d008      	beq.n	800b004 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f000 f999 	bl	800b32a <UART_EndTransmit_IT>
    return;
 800aff8:	e004      	b.n	800b004 <HAL_UART_IRQHandler+0x514>
    return;
 800affa:	bf00      	nop
 800affc:	e002      	b.n	800b004 <HAL_UART_IRQHandler+0x514>
      return;
 800affe:	bf00      	nop
 800b000:	e000      	b.n	800b004 <HAL_UART_IRQHandler+0x514>
      return;
 800b002:	bf00      	nop
  }
}
 800b004:	37e8      	adds	r7, #232	; 0xe8
 800b006:	46bd      	mov	sp, r7
 800b008:	bd80      	pop	{r7, pc}
 800b00a:	bf00      	nop

0800b00c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b00c:	b480      	push	{r7}
 800b00e:	b083      	sub	sp, #12
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b014:	bf00      	nop
 800b016:	370c      	adds	r7, #12
 800b018:	46bd      	mov	sp, r7
 800b01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01e:	4770      	bx	lr

0800b020 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b020:	b480      	push	{r7}
 800b022:	b083      	sub	sp, #12
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b028:	bf00      	nop
 800b02a:	370c      	adds	r7, #12
 800b02c:	46bd      	mov	sp, r7
 800b02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b032:	4770      	bx	lr

0800b034 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b034:	b480      	push	{r7}
 800b036:	b083      	sub	sp, #12
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
 800b03c:	460b      	mov	r3, r1
 800b03e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b040:	bf00      	nop
 800b042:	370c      	adds	r7, #12
 800b044:	46bd      	mov	sp, r7
 800b046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04a:	4770      	bx	lr

0800b04c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b090      	sub	sp, #64	; 0x40
 800b050:	af00      	add	r7, sp, #0
 800b052:	60f8      	str	r0, [r7, #12]
 800b054:	60b9      	str	r1, [r7, #8]
 800b056:	603b      	str	r3, [r7, #0]
 800b058:	4613      	mov	r3, r2
 800b05a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b05c:	e050      	b.n	800b100 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b05e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b060:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b064:	d04c      	beq.n	800b100 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b066:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d007      	beq.n	800b07c <UART_WaitOnFlagUntilTimeout+0x30>
 800b06c:	f7fb f87e 	bl	800616c <HAL_GetTick>
 800b070:	4602      	mov	r2, r0
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	1ad3      	subs	r3, r2, r3
 800b076:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b078:	429a      	cmp	r2, r3
 800b07a:	d241      	bcs.n	800b100 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	330c      	adds	r3, #12
 800b082:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b086:	e853 3f00 	ldrex	r3, [r3]
 800b08a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b08c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b08e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b092:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	330c      	adds	r3, #12
 800b09a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b09c:	637a      	str	r2, [r7, #52]	; 0x34
 800b09e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b0a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b0a4:	e841 2300 	strex	r3, r2, [r1]
 800b0a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b0aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d1e5      	bne.n	800b07c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	3314      	adds	r3, #20
 800b0b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0b8:	697b      	ldr	r3, [r7, #20]
 800b0ba:	e853 3f00 	ldrex	r3, [r3]
 800b0be:	613b      	str	r3, [r7, #16]
   return(result);
 800b0c0:	693b      	ldr	r3, [r7, #16]
 800b0c2:	f023 0301 	bic.w	r3, r3, #1
 800b0c6:	63bb      	str	r3, [r7, #56]	; 0x38
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	3314      	adds	r3, #20
 800b0ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b0d0:	623a      	str	r2, [r7, #32]
 800b0d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0d4:	69f9      	ldr	r1, [r7, #28]
 800b0d6:	6a3a      	ldr	r2, [r7, #32]
 800b0d8:	e841 2300 	strex	r3, r2, [r1]
 800b0dc:	61bb      	str	r3, [r7, #24]
   return(result);
 800b0de:	69bb      	ldr	r3, [r7, #24]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d1e5      	bne.n	800b0b0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	2220      	movs	r2, #32
 800b0e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	2220      	movs	r2, #32
 800b0f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800b0fc:	2303      	movs	r3, #3
 800b0fe:	e00f      	b.n	800b120 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	681a      	ldr	r2, [r3, #0]
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	4013      	ands	r3, r2
 800b10a:	68ba      	ldr	r2, [r7, #8]
 800b10c:	429a      	cmp	r2, r3
 800b10e:	bf0c      	ite	eq
 800b110:	2301      	moveq	r3, #1
 800b112:	2300      	movne	r3, #0
 800b114:	b2db      	uxtb	r3, r3
 800b116:	461a      	mov	r2, r3
 800b118:	79fb      	ldrb	r3, [r7, #7]
 800b11a:	429a      	cmp	r2, r3
 800b11c:	d09f      	beq.n	800b05e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b11e:	2300      	movs	r3, #0
}
 800b120:	4618      	mov	r0, r3
 800b122:	3740      	adds	r7, #64	; 0x40
 800b124:	46bd      	mov	sp, r7
 800b126:	bd80      	pop	{r7, pc}

0800b128 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b128:	b480      	push	{r7}
 800b12a:	b085      	sub	sp, #20
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	60f8      	str	r0, [r7, #12]
 800b130:	60b9      	str	r1, [r7, #8]
 800b132:	4613      	mov	r3, r2
 800b134:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	68ba      	ldr	r2, [r7, #8]
 800b13a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	88fa      	ldrh	r2, [r7, #6]
 800b140:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	88fa      	ldrh	r2, [r7, #6]
 800b146:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	2200      	movs	r2, #0
 800b14c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	2222      	movs	r2, #34	; 0x22
 800b152:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	2200      	movs	r2, #0
 800b15a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	68da      	ldr	r2, [r3, #12]
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b16c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	695a      	ldr	r2, [r3, #20]
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	f042 0201 	orr.w	r2, r2, #1
 800b17c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	68da      	ldr	r2, [r3, #12]
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	f042 0220 	orr.w	r2, r2, #32
 800b18c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b18e:	2300      	movs	r3, #0
}
 800b190:	4618      	mov	r0, r3
 800b192:	3714      	adds	r7, #20
 800b194:	46bd      	mov	sp, r7
 800b196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19a:	4770      	bx	lr

0800b19c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b19c:	b480      	push	{r7}
 800b19e:	b095      	sub	sp, #84	; 0x54
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	330c      	adds	r3, #12
 800b1aa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b1ae:	e853 3f00 	ldrex	r3, [r3]
 800b1b2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b1b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1b6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b1ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	330c      	adds	r3, #12
 800b1c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b1c4:	643a      	str	r2, [r7, #64]	; 0x40
 800b1c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b1ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b1cc:	e841 2300 	strex	r3, r2, [r1]
 800b1d0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b1d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d1e5      	bne.n	800b1a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	3314      	adds	r3, #20
 800b1de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1e0:	6a3b      	ldr	r3, [r7, #32]
 800b1e2:	e853 3f00 	ldrex	r3, [r3]
 800b1e6:	61fb      	str	r3, [r7, #28]
   return(result);
 800b1e8:	69fb      	ldr	r3, [r7, #28]
 800b1ea:	f023 0301 	bic.w	r3, r3, #1
 800b1ee:	64bb      	str	r3, [r7, #72]	; 0x48
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	3314      	adds	r3, #20
 800b1f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b1f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b1fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b1fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b200:	e841 2300 	strex	r3, r2, [r1]
 800b204:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d1e5      	bne.n	800b1d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b210:	2b01      	cmp	r3, #1
 800b212:	d119      	bne.n	800b248 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	330c      	adds	r3, #12
 800b21a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	e853 3f00 	ldrex	r3, [r3]
 800b222:	60bb      	str	r3, [r7, #8]
   return(result);
 800b224:	68bb      	ldr	r3, [r7, #8]
 800b226:	f023 0310 	bic.w	r3, r3, #16
 800b22a:	647b      	str	r3, [r7, #68]	; 0x44
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	330c      	adds	r3, #12
 800b232:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b234:	61ba      	str	r2, [r7, #24]
 800b236:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b238:	6979      	ldr	r1, [r7, #20]
 800b23a:	69ba      	ldr	r2, [r7, #24]
 800b23c:	e841 2300 	strex	r3, r2, [r1]
 800b240:	613b      	str	r3, [r7, #16]
   return(result);
 800b242:	693b      	ldr	r3, [r7, #16]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d1e5      	bne.n	800b214 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2220      	movs	r2, #32
 800b24c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2200      	movs	r2, #0
 800b254:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b256:	bf00      	nop
 800b258:	3754      	adds	r7, #84	; 0x54
 800b25a:	46bd      	mov	sp, r7
 800b25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b260:	4770      	bx	lr

0800b262 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b262:	b580      	push	{r7, lr}
 800b264:	b084      	sub	sp, #16
 800b266:	af00      	add	r7, sp, #0
 800b268:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b26e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	2200      	movs	r2, #0
 800b274:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	2200      	movs	r2, #0
 800b27a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b27c:	68f8      	ldr	r0, [r7, #12]
 800b27e:	f7ff fecf 	bl	800b020 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b282:	bf00      	nop
 800b284:	3710      	adds	r7, #16
 800b286:	46bd      	mov	sp, r7
 800b288:	bd80      	pop	{r7, pc}

0800b28a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b28a:	b480      	push	{r7}
 800b28c:	b085      	sub	sp, #20
 800b28e:	af00      	add	r7, sp, #0
 800b290:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b298:	b2db      	uxtb	r3, r3
 800b29a:	2b21      	cmp	r3, #33	; 0x21
 800b29c:	d13e      	bne.n	800b31c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	689b      	ldr	r3, [r3, #8]
 800b2a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b2a6:	d114      	bne.n	800b2d2 <UART_Transmit_IT+0x48>
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	691b      	ldr	r3, [r3, #16]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d110      	bne.n	800b2d2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	6a1b      	ldr	r3, [r3, #32]
 800b2b4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	881b      	ldrh	r3, [r3, #0]
 800b2ba:	461a      	mov	r2, r3
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b2c4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	6a1b      	ldr	r3, [r3, #32]
 800b2ca:	1c9a      	adds	r2, r3, #2
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	621a      	str	r2, [r3, #32]
 800b2d0:	e008      	b.n	800b2e4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6a1b      	ldr	r3, [r3, #32]
 800b2d6:	1c59      	adds	r1, r3, #1
 800b2d8:	687a      	ldr	r2, [r7, #4]
 800b2da:	6211      	str	r1, [r2, #32]
 800b2dc:	781a      	ldrb	r2, [r3, #0]
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b2e8:	b29b      	uxth	r3, r3
 800b2ea:	3b01      	subs	r3, #1
 800b2ec:	b29b      	uxth	r3, r3
 800b2ee:	687a      	ldr	r2, [r7, #4]
 800b2f0:	4619      	mov	r1, r3
 800b2f2:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d10f      	bne.n	800b318 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	68da      	ldr	r2, [r3, #12]
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b306:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	68da      	ldr	r2, [r3, #12]
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b316:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b318:	2300      	movs	r3, #0
 800b31a:	e000      	b.n	800b31e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b31c:	2302      	movs	r3, #2
  }
}
 800b31e:	4618      	mov	r0, r3
 800b320:	3714      	adds	r7, #20
 800b322:	46bd      	mov	sp, r7
 800b324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b328:	4770      	bx	lr

0800b32a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b32a:	b580      	push	{r7, lr}
 800b32c:	b082      	sub	sp, #8
 800b32e:	af00      	add	r7, sp, #0
 800b330:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	68da      	ldr	r2, [r3, #12]
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b340:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2220      	movs	r2, #32
 800b346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f7ff fe5e 	bl	800b00c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b350:	2300      	movs	r3, #0
}
 800b352:	4618      	mov	r0, r3
 800b354:	3708      	adds	r7, #8
 800b356:	46bd      	mov	sp, r7
 800b358:	bd80      	pop	{r7, pc}

0800b35a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b35a:	b580      	push	{r7, lr}
 800b35c:	b08c      	sub	sp, #48	; 0x30
 800b35e:	af00      	add	r7, sp, #0
 800b360:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b368:	b2db      	uxtb	r3, r3
 800b36a:	2b22      	cmp	r3, #34	; 0x22
 800b36c:	f040 80ab 	bne.w	800b4c6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	689b      	ldr	r3, [r3, #8]
 800b374:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b378:	d117      	bne.n	800b3aa <UART_Receive_IT+0x50>
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	691b      	ldr	r3, [r3, #16]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d113      	bne.n	800b3aa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b382:	2300      	movs	r3, #0
 800b384:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b38a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	685b      	ldr	r3, [r3, #4]
 800b392:	b29b      	uxth	r3, r3
 800b394:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b398:	b29a      	uxth	r2, r3
 800b39a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b39c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3a2:	1c9a      	adds	r2, r3, #2
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	629a      	str	r2, [r3, #40]	; 0x28
 800b3a8:	e026      	b.n	800b3f8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	689b      	ldr	r3, [r3, #8]
 800b3b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3bc:	d007      	beq.n	800b3ce <UART_Receive_IT+0x74>
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	689b      	ldr	r3, [r3, #8]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d10a      	bne.n	800b3dc <UART_Receive_IT+0x82>
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	691b      	ldr	r3, [r3, #16]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d106      	bne.n	800b3dc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	685b      	ldr	r3, [r3, #4]
 800b3d4:	b2da      	uxtb	r2, r3
 800b3d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3d8:	701a      	strb	r2, [r3, #0]
 800b3da:	e008      	b.n	800b3ee <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	685b      	ldr	r3, [r3, #4]
 800b3e2:	b2db      	uxtb	r3, r3
 800b3e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b3e8:	b2da      	uxtb	r2, r3
 800b3ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3ec:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3f2:	1c5a      	adds	r2, r3, #1
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b3fc:	b29b      	uxth	r3, r3
 800b3fe:	3b01      	subs	r3, #1
 800b400:	b29b      	uxth	r3, r3
 800b402:	687a      	ldr	r2, [r7, #4]
 800b404:	4619      	mov	r1, r3
 800b406:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d15a      	bne.n	800b4c2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	68da      	ldr	r2, [r3, #12]
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	f022 0220 	bic.w	r2, r2, #32
 800b41a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	68da      	ldr	r2, [r3, #12]
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b42a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	695a      	ldr	r2, [r3, #20]
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	f022 0201 	bic.w	r2, r2, #1
 800b43a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	2220      	movs	r2, #32
 800b440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b448:	2b01      	cmp	r3, #1
 800b44a:	d135      	bne.n	800b4b8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	2200      	movs	r2, #0
 800b450:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	330c      	adds	r3, #12
 800b458:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b45a:	697b      	ldr	r3, [r7, #20]
 800b45c:	e853 3f00 	ldrex	r3, [r3]
 800b460:	613b      	str	r3, [r7, #16]
   return(result);
 800b462:	693b      	ldr	r3, [r7, #16]
 800b464:	f023 0310 	bic.w	r3, r3, #16
 800b468:	627b      	str	r3, [r7, #36]	; 0x24
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	330c      	adds	r3, #12
 800b470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b472:	623a      	str	r2, [r7, #32]
 800b474:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b476:	69f9      	ldr	r1, [r7, #28]
 800b478:	6a3a      	ldr	r2, [r7, #32]
 800b47a:	e841 2300 	strex	r3, r2, [r1]
 800b47e:	61bb      	str	r3, [r7, #24]
   return(result);
 800b480:	69bb      	ldr	r3, [r7, #24]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d1e5      	bne.n	800b452 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f003 0310 	and.w	r3, r3, #16
 800b490:	2b10      	cmp	r3, #16
 800b492:	d10a      	bne.n	800b4aa <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b494:	2300      	movs	r3, #0
 800b496:	60fb      	str	r3, [r7, #12]
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	60fb      	str	r3, [r7, #12]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	685b      	ldr	r3, [r3, #4]
 800b4a6:	60fb      	str	r3, [r7, #12]
 800b4a8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b4ae:	4619      	mov	r1, r3
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f7ff fdbf 	bl	800b034 <HAL_UARTEx_RxEventCallback>
 800b4b6:	e002      	b.n	800b4be <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b4b8:	6878      	ldr	r0, [r7, #4]
 800b4ba:	f7fa fcb3 	bl	8005e24 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b4be:	2300      	movs	r3, #0
 800b4c0:	e002      	b.n	800b4c8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	e000      	b.n	800b4c8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800b4c6:	2302      	movs	r3, #2
  }
}
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	3730      	adds	r7, #48	; 0x30
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bd80      	pop	{r7, pc}

0800b4d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4d4:	b09f      	sub	sp, #124	; 0x7c
 800b4d6:	af00      	add	r7, sp, #0
 800b4d8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b4da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	691b      	ldr	r3, [r3, #16]
 800b4e0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b4e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b4e6:	68d9      	ldr	r1, [r3, #12]
 800b4e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b4ea:	681a      	ldr	r2, [r3, #0]
 800b4ec:	ea40 0301 	orr.w	r3, r0, r1
 800b4f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b4f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b4f4:	689a      	ldr	r2, [r3, #8]
 800b4f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b4f8:	691b      	ldr	r3, [r3, #16]
 800b4fa:	431a      	orrs	r2, r3
 800b4fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b4fe:	695b      	ldr	r3, [r3, #20]
 800b500:	431a      	orrs	r2, r3
 800b502:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b504:	69db      	ldr	r3, [r3, #28]
 800b506:	4313      	orrs	r3, r2
 800b508:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800b50a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	68db      	ldr	r3, [r3, #12]
 800b510:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b514:	f021 010c 	bic.w	r1, r1, #12
 800b518:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b51a:	681a      	ldr	r2, [r3, #0]
 800b51c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b51e:	430b      	orrs	r3, r1
 800b520:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b522:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	695b      	ldr	r3, [r3, #20]
 800b528:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b52c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b52e:	6999      	ldr	r1, [r3, #24]
 800b530:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b532:	681a      	ldr	r2, [r3, #0]
 800b534:	ea40 0301 	orr.w	r3, r0, r1
 800b538:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b53a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b53c:	681a      	ldr	r2, [r3, #0]
 800b53e:	4bc5      	ldr	r3, [pc, #788]	; (800b854 <UART_SetConfig+0x384>)
 800b540:	429a      	cmp	r2, r3
 800b542:	d004      	beq.n	800b54e <UART_SetConfig+0x7e>
 800b544:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b546:	681a      	ldr	r2, [r3, #0]
 800b548:	4bc3      	ldr	r3, [pc, #780]	; (800b858 <UART_SetConfig+0x388>)
 800b54a:	429a      	cmp	r2, r3
 800b54c:	d103      	bne.n	800b556 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b54e:	f7fd fb1b 	bl	8008b88 <HAL_RCC_GetPCLK2Freq>
 800b552:	6778      	str	r0, [r7, #116]	; 0x74
 800b554:	e002      	b.n	800b55c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b556:	f7fd fb03 	bl	8008b60 <HAL_RCC_GetPCLK1Freq>
 800b55a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b55c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b55e:	69db      	ldr	r3, [r3, #28]
 800b560:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b564:	f040 80b6 	bne.w	800b6d4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b568:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b56a:	461c      	mov	r4, r3
 800b56c:	f04f 0500 	mov.w	r5, #0
 800b570:	4622      	mov	r2, r4
 800b572:	462b      	mov	r3, r5
 800b574:	1891      	adds	r1, r2, r2
 800b576:	6439      	str	r1, [r7, #64]	; 0x40
 800b578:	415b      	adcs	r3, r3
 800b57a:	647b      	str	r3, [r7, #68]	; 0x44
 800b57c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b580:	1912      	adds	r2, r2, r4
 800b582:	eb45 0303 	adc.w	r3, r5, r3
 800b586:	f04f 0000 	mov.w	r0, #0
 800b58a:	f04f 0100 	mov.w	r1, #0
 800b58e:	00d9      	lsls	r1, r3, #3
 800b590:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b594:	00d0      	lsls	r0, r2, #3
 800b596:	4602      	mov	r2, r0
 800b598:	460b      	mov	r3, r1
 800b59a:	1911      	adds	r1, r2, r4
 800b59c:	6639      	str	r1, [r7, #96]	; 0x60
 800b59e:	416b      	adcs	r3, r5
 800b5a0:	667b      	str	r3, [r7, #100]	; 0x64
 800b5a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b5a4:	685b      	ldr	r3, [r3, #4]
 800b5a6:	461a      	mov	r2, r3
 800b5a8:	f04f 0300 	mov.w	r3, #0
 800b5ac:	1891      	adds	r1, r2, r2
 800b5ae:	63b9      	str	r1, [r7, #56]	; 0x38
 800b5b0:	415b      	adcs	r3, r3
 800b5b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b5b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b5b8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800b5bc:	f7f5 fae4 	bl	8000b88 <__aeabi_uldivmod>
 800b5c0:	4602      	mov	r2, r0
 800b5c2:	460b      	mov	r3, r1
 800b5c4:	4ba5      	ldr	r3, [pc, #660]	; (800b85c <UART_SetConfig+0x38c>)
 800b5c6:	fba3 2302 	umull	r2, r3, r3, r2
 800b5ca:	095b      	lsrs	r3, r3, #5
 800b5cc:	011e      	lsls	r6, r3, #4
 800b5ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b5d0:	461c      	mov	r4, r3
 800b5d2:	f04f 0500 	mov.w	r5, #0
 800b5d6:	4622      	mov	r2, r4
 800b5d8:	462b      	mov	r3, r5
 800b5da:	1891      	adds	r1, r2, r2
 800b5dc:	6339      	str	r1, [r7, #48]	; 0x30
 800b5de:	415b      	adcs	r3, r3
 800b5e0:	637b      	str	r3, [r7, #52]	; 0x34
 800b5e2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b5e6:	1912      	adds	r2, r2, r4
 800b5e8:	eb45 0303 	adc.w	r3, r5, r3
 800b5ec:	f04f 0000 	mov.w	r0, #0
 800b5f0:	f04f 0100 	mov.w	r1, #0
 800b5f4:	00d9      	lsls	r1, r3, #3
 800b5f6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b5fa:	00d0      	lsls	r0, r2, #3
 800b5fc:	4602      	mov	r2, r0
 800b5fe:	460b      	mov	r3, r1
 800b600:	1911      	adds	r1, r2, r4
 800b602:	65b9      	str	r1, [r7, #88]	; 0x58
 800b604:	416b      	adcs	r3, r5
 800b606:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b608:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b60a:	685b      	ldr	r3, [r3, #4]
 800b60c:	461a      	mov	r2, r3
 800b60e:	f04f 0300 	mov.w	r3, #0
 800b612:	1891      	adds	r1, r2, r2
 800b614:	62b9      	str	r1, [r7, #40]	; 0x28
 800b616:	415b      	adcs	r3, r3
 800b618:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b61a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b61e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800b622:	f7f5 fab1 	bl	8000b88 <__aeabi_uldivmod>
 800b626:	4602      	mov	r2, r0
 800b628:	460b      	mov	r3, r1
 800b62a:	4b8c      	ldr	r3, [pc, #560]	; (800b85c <UART_SetConfig+0x38c>)
 800b62c:	fba3 1302 	umull	r1, r3, r3, r2
 800b630:	095b      	lsrs	r3, r3, #5
 800b632:	2164      	movs	r1, #100	; 0x64
 800b634:	fb01 f303 	mul.w	r3, r1, r3
 800b638:	1ad3      	subs	r3, r2, r3
 800b63a:	00db      	lsls	r3, r3, #3
 800b63c:	3332      	adds	r3, #50	; 0x32
 800b63e:	4a87      	ldr	r2, [pc, #540]	; (800b85c <UART_SetConfig+0x38c>)
 800b640:	fba2 2303 	umull	r2, r3, r2, r3
 800b644:	095b      	lsrs	r3, r3, #5
 800b646:	005b      	lsls	r3, r3, #1
 800b648:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b64c:	441e      	add	r6, r3
 800b64e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b650:	4618      	mov	r0, r3
 800b652:	f04f 0100 	mov.w	r1, #0
 800b656:	4602      	mov	r2, r0
 800b658:	460b      	mov	r3, r1
 800b65a:	1894      	adds	r4, r2, r2
 800b65c:	623c      	str	r4, [r7, #32]
 800b65e:	415b      	adcs	r3, r3
 800b660:	627b      	str	r3, [r7, #36]	; 0x24
 800b662:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b666:	1812      	adds	r2, r2, r0
 800b668:	eb41 0303 	adc.w	r3, r1, r3
 800b66c:	f04f 0400 	mov.w	r4, #0
 800b670:	f04f 0500 	mov.w	r5, #0
 800b674:	00dd      	lsls	r5, r3, #3
 800b676:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b67a:	00d4      	lsls	r4, r2, #3
 800b67c:	4622      	mov	r2, r4
 800b67e:	462b      	mov	r3, r5
 800b680:	1814      	adds	r4, r2, r0
 800b682:	653c      	str	r4, [r7, #80]	; 0x50
 800b684:	414b      	adcs	r3, r1
 800b686:	657b      	str	r3, [r7, #84]	; 0x54
 800b688:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b68a:	685b      	ldr	r3, [r3, #4]
 800b68c:	461a      	mov	r2, r3
 800b68e:	f04f 0300 	mov.w	r3, #0
 800b692:	1891      	adds	r1, r2, r2
 800b694:	61b9      	str	r1, [r7, #24]
 800b696:	415b      	adcs	r3, r3
 800b698:	61fb      	str	r3, [r7, #28]
 800b69a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b69e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800b6a2:	f7f5 fa71 	bl	8000b88 <__aeabi_uldivmod>
 800b6a6:	4602      	mov	r2, r0
 800b6a8:	460b      	mov	r3, r1
 800b6aa:	4b6c      	ldr	r3, [pc, #432]	; (800b85c <UART_SetConfig+0x38c>)
 800b6ac:	fba3 1302 	umull	r1, r3, r3, r2
 800b6b0:	095b      	lsrs	r3, r3, #5
 800b6b2:	2164      	movs	r1, #100	; 0x64
 800b6b4:	fb01 f303 	mul.w	r3, r1, r3
 800b6b8:	1ad3      	subs	r3, r2, r3
 800b6ba:	00db      	lsls	r3, r3, #3
 800b6bc:	3332      	adds	r3, #50	; 0x32
 800b6be:	4a67      	ldr	r2, [pc, #412]	; (800b85c <UART_SetConfig+0x38c>)
 800b6c0:	fba2 2303 	umull	r2, r3, r2, r3
 800b6c4:	095b      	lsrs	r3, r3, #5
 800b6c6:	f003 0207 	and.w	r2, r3, #7
 800b6ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	4432      	add	r2, r6
 800b6d0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b6d2:	e0b9      	b.n	800b848 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b6d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b6d6:	461c      	mov	r4, r3
 800b6d8:	f04f 0500 	mov.w	r5, #0
 800b6dc:	4622      	mov	r2, r4
 800b6de:	462b      	mov	r3, r5
 800b6e0:	1891      	adds	r1, r2, r2
 800b6e2:	6139      	str	r1, [r7, #16]
 800b6e4:	415b      	adcs	r3, r3
 800b6e6:	617b      	str	r3, [r7, #20]
 800b6e8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b6ec:	1912      	adds	r2, r2, r4
 800b6ee:	eb45 0303 	adc.w	r3, r5, r3
 800b6f2:	f04f 0000 	mov.w	r0, #0
 800b6f6:	f04f 0100 	mov.w	r1, #0
 800b6fa:	00d9      	lsls	r1, r3, #3
 800b6fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b700:	00d0      	lsls	r0, r2, #3
 800b702:	4602      	mov	r2, r0
 800b704:	460b      	mov	r3, r1
 800b706:	eb12 0804 	adds.w	r8, r2, r4
 800b70a:	eb43 0905 	adc.w	r9, r3, r5
 800b70e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b710:	685b      	ldr	r3, [r3, #4]
 800b712:	4618      	mov	r0, r3
 800b714:	f04f 0100 	mov.w	r1, #0
 800b718:	f04f 0200 	mov.w	r2, #0
 800b71c:	f04f 0300 	mov.w	r3, #0
 800b720:	008b      	lsls	r3, r1, #2
 800b722:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b726:	0082      	lsls	r2, r0, #2
 800b728:	4640      	mov	r0, r8
 800b72a:	4649      	mov	r1, r9
 800b72c:	f7f5 fa2c 	bl	8000b88 <__aeabi_uldivmod>
 800b730:	4602      	mov	r2, r0
 800b732:	460b      	mov	r3, r1
 800b734:	4b49      	ldr	r3, [pc, #292]	; (800b85c <UART_SetConfig+0x38c>)
 800b736:	fba3 2302 	umull	r2, r3, r3, r2
 800b73a:	095b      	lsrs	r3, r3, #5
 800b73c:	011e      	lsls	r6, r3, #4
 800b73e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b740:	4618      	mov	r0, r3
 800b742:	f04f 0100 	mov.w	r1, #0
 800b746:	4602      	mov	r2, r0
 800b748:	460b      	mov	r3, r1
 800b74a:	1894      	adds	r4, r2, r2
 800b74c:	60bc      	str	r4, [r7, #8]
 800b74e:	415b      	adcs	r3, r3
 800b750:	60fb      	str	r3, [r7, #12]
 800b752:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b756:	1812      	adds	r2, r2, r0
 800b758:	eb41 0303 	adc.w	r3, r1, r3
 800b75c:	f04f 0400 	mov.w	r4, #0
 800b760:	f04f 0500 	mov.w	r5, #0
 800b764:	00dd      	lsls	r5, r3, #3
 800b766:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b76a:	00d4      	lsls	r4, r2, #3
 800b76c:	4622      	mov	r2, r4
 800b76e:	462b      	mov	r3, r5
 800b770:	1814      	adds	r4, r2, r0
 800b772:	64bc      	str	r4, [r7, #72]	; 0x48
 800b774:	414b      	adcs	r3, r1
 800b776:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b778:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b77a:	685b      	ldr	r3, [r3, #4]
 800b77c:	4618      	mov	r0, r3
 800b77e:	f04f 0100 	mov.w	r1, #0
 800b782:	f04f 0200 	mov.w	r2, #0
 800b786:	f04f 0300 	mov.w	r3, #0
 800b78a:	008b      	lsls	r3, r1, #2
 800b78c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b790:	0082      	lsls	r2, r0, #2
 800b792:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800b796:	f7f5 f9f7 	bl	8000b88 <__aeabi_uldivmod>
 800b79a:	4602      	mov	r2, r0
 800b79c:	460b      	mov	r3, r1
 800b79e:	4b2f      	ldr	r3, [pc, #188]	; (800b85c <UART_SetConfig+0x38c>)
 800b7a0:	fba3 1302 	umull	r1, r3, r3, r2
 800b7a4:	095b      	lsrs	r3, r3, #5
 800b7a6:	2164      	movs	r1, #100	; 0x64
 800b7a8:	fb01 f303 	mul.w	r3, r1, r3
 800b7ac:	1ad3      	subs	r3, r2, r3
 800b7ae:	011b      	lsls	r3, r3, #4
 800b7b0:	3332      	adds	r3, #50	; 0x32
 800b7b2:	4a2a      	ldr	r2, [pc, #168]	; (800b85c <UART_SetConfig+0x38c>)
 800b7b4:	fba2 2303 	umull	r2, r3, r2, r3
 800b7b8:	095b      	lsrs	r3, r3, #5
 800b7ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b7be:	441e      	add	r6, r3
 800b7c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f04f 0100 	mov.w	r1, #0
 800b7c8:	4602      	mov	r2, r0
 800b7ca:	460b      	mov	r3, r1
 800b7cc:	1894      	adds	r4, r2, r2
 800b7ce:	603c      	str	r4, [r7, #0]
 800b7d0:	415b      	adcs	r3, r3
 800b7d2:	607b      	str	r3, [r7, #4]
 800b7d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b7d8:	1812      	adds	r2, r2, r0
 800b7da:	eb41 0303 	adc.w	r3, r1, r3
 800b7de:	f04f 0400 	mov.w	r4, #0
 800b7e2:	f04f 0500 	mov.w	r5, #0
 800b7e6:	00dd      	lsls	r5, r3, #3
 800b7e8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b7ec:	00d4      	lsls	r4, r2, #3
 800b7ee:	4622      	mov	r2, r4
 800b7f0:	462b      	mov	r3, r5
 800b7f2:	eb12 0a00 	adds.w	sl, r2, r0
 800b7f6:	eb43 0b01 	adc.w	fp, r3, r1
 800b7fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b7fc:	685b      	ldr	r3, [r3, #4]
 800b7fe:	4618      	mov	r0, r3
 800b800:	f04f 0100 	mov.w	r1, #0
 800b804:	f04f 0200 	mov.w	r2, #0
 800b808:	f04f 0300 	mov.w	r3, #0
 800b80c:	008b      	lsls	r3, r1, #2
 800b80e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b812:	0082      	lsls	r2, r0, #2
 800b814:	4650      	mov	r0, sl
 800b816:	4659      	mov	r1, fp
 800b818:	f7f5 f9b6 	bl	8000b88 <__aeabi_uldivmod>
 800b81c:	4602      	mov	r2, r0
 800b81e:	460b      	mov	r3, r1
 800b820:	4b0e      	ldr	r3, [pc, #56]	; (800b85c <UART_SetConfig+0x38c>)
 800b822:	fba3 1302 	umull	r1, r3, r3, r2
 800b826:	095b      	lsrs	r3, r3, #5
 800b828:	2164      	movs	r1, #100	; 0x64
 800b82a:	fb01 f303 	mul.w	r3, r1, r3
 800b82e:	1ad3      	subs	r3, r2, r3
 800b830:	011b      	lsls	r3, r3, #4
 800b832:	3332      	adds	r3, #50	; 0x32
 800b834:	4a09      	ldr	r2, [pc, #36]	; (800b85c <UART_SetConfig+0x38c>)
 800b836:	fba2 2303 	umull	r2, r3, r2, r3
 800b83a:	095b      	lsrs	r3, r3, #5
 800b83c:	f003 020f 	and.w	r2, r3, #15
 800b840:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	4432      	add	r2, r6
 800b846:	609a      	str	r2, [r3, #8]
}
 800b848:	bf00      	nop
 800b84a:	377c      	adds	r7, #124	; 0x7c
 800b84c:	46bd      	mov	sp, r7
 800b84e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b852:	bf00      	nop
 800b854:	40011000 	.word	0x40011000
 800b858:	40011400 	.word	0x40011400
 800b85c:	51eb851f 	.word	0x51eb851f

0800b860 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800b860:	b480      	push	{r7}
 800b862:	b085      	sub	sp, #20
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
 800b868:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800b86a:	2300      	movs	r3, #0
 800b86c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	681a      	ldr	r2, [r3, #0]
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b878:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800b87a:	68fa      	ldr	r2, [r7, #12]
 800b87c:	4b20      	ldr	r3, [pc, #128]	; (800b900 <FSMC_NORSRAM_Init+0xa0>)
 800b87e:	4013      	ands	r3, r2
 800b880:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800b88a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800b890:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800b896:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800b898:	683b      	ldr	r3, [r7, #0]
 800b89a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800b89c:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800b89e:	683b      	ldr	r3, [r7, #0]
 800b8a0:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800b8a2:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800b8a8:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800b8ae:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800b8b4:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800b8b6:	683b      	ldr	r3, [r7, #0]
 800b8b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800b8ba:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800b8bc:	683b      	ldr	r3, [r7, #0]
 800b8be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800b8c0:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800b8c2:	683b      	ldr	r3, [r7, #0]
 800b8c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800b8c6:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800b8cc:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800b8ce:	68fa      	ldr	r2, [r7, #12]
 800b8d0:	4313      	orrs	r3, r2
 800b8d2:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	689b      	ldr	r3, [r3, #8]
 800b8d8:	2b08      	cmp	r3, #8
 800b8da:	d103      	bne.n	800b8e4 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8e2:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	681a      	ldr	r2, [r3, #0]
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	68f9      	ldr	r1, [r7, #12]
 800b8ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800b8f0:	2300      	movs	r3, #0
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	3714      	adds	r7, #20
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fc:	4770      	bx	lr
 800b8fe:	bf00      	nop
 800b900:	fff00080 	.word	0xfff00080

0800b904 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b904:	b480      	push	{r7}
 800b906:	b087      	sub	sp, #28
 800b908:	af00      	add	r7, sp, #0
 800b90a:	60f8      	str	r0, [r7, #12]
 800b90c:	60b9      	str	r1, [r7, #8]
 800b90e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800b910:	2300      	movs	r3, #0
 800b912:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	1c5a      	adds	r2, r3, #1
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b91e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800b920:	697b      	ldr	r3, [r7, #20]
 800b922:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800b926:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b928:	68bb      	ldr	r3, [r7, #8]
 800b92a:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800b92c:	68bb      	ldr	r3, [r7, #8]
 800b92e:	685b      	ldr	r3, [r3, #4]
 800b930:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b932:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	689b      	ldr	r3, [r3, #8]
 800b938:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800b93a:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	68db      	ldr	r3, [r3, #12]
 800b940:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800b942:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	691b      	ldr	r3, [r3, #16]
 800b948:	3b01      	subs	r3, #1
 800b94a:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800b94c:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	695b      	ldr	r3, [r3, #20]
 800b952:	3b02      	subs	r3, #2
 800b954:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800b956:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800b958:	68bb      	ldr	r3, [r7, #8]
 800b95a:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b95c:	4313      	orrs	r3, r2
 800b95e:	697a      	ldr	r2, [r7, #20]
 800b960:	4313      	orrs	r3, r2
 800b962:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	1c5a      	adds	r2, r3, #1
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	6979      	ldr	r1, [r7, #20]
 800b96c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800b970:	2300      	movs	r3, #0
}
 800b972:	4618      	mov	r0, r3
 800b974:	371c      	adds	r7, #28
 800b976:	46bd      	mov	sp, r7
 800b978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97c:	4770      	bx	lr
	...

0800b980 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800b980:	b480      	push	{r7}
 800b982:	b087      	sub	sp, #28
 800b984:	af00      	add	r7, sp, #0
 800b986:	60f8      	str	r0, [r7, #12]
 800b988:	60b9      	str	r1, [r7, #8]
 800b98a:	607a      	str	r2, [r7, #4]
 800b98c:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800b98e:	2300      	movs	r3, #0
 800b990:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b998:	d122      	bne.n	800b9e0 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	687a      	ldr	r2, [r7, #4]
 800b99e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9a2:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800b9a4:	697a      	ldr	r2, [r7, #20]
 800b9a6:	4b15      	ldr	r3, [pc, #84]	; (800b9fc <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800b9a8:	4013      	ands	r3, r2
 800b9aa:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800b9b0:	68bb      	ldr	r3, [r7, #8]
 800b9b2:	685b      	ldr	r3, [r3, #4]
 800b9b4:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b9b6:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800b9b8:	68bb      	ldr	r3, [r7, #8]
 800b9ba:	689b      	ldr	r3, [r3, #8]
 800b9bc:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800b9be:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	68db      	ldr	r3, [r3, #12]
 800b9c4:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800b9c6:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800b9c8:	68bb      	ldr	r3, [r7, #8]
 800b9ca:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800b9cc:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b9ce:	697a      	ldr	r2, [r7, #20]
 800b9d0:	4313      	orrs	r3, r2
 800b9d2:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	687a      	ldr	r2, [r7, #4]
 800b9d8:	6979      	ldr	r1, [r7, #20]
 800b9da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800b9de:	e005      	b.n	800b9ec <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	687a      	ldr	r2, [r7, #4]
 800b9e4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800b9e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800b9ec:	2300      	movs	r3, #0
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	371c      	adds	r7, #28
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f8:	4770      	bx	lr
 800b9fa:	bf00      	nop
 800b9fc:	cff00000 	.word	0xcff00000

0800ba00 <__errno>:
 800ba00:	4b01      	ldr	r3, [pc, #4]	; (800ba08 <__errno+0x8>)
 800ba02:	6818      	ldr	r0, [r3, #0]
 800ba04:	4770      	bx	lr
 800ba06:	bf00      	nop
 800ba08:	2000007c 	.word	0x2000007c

0800ba0c <__libc_init_array>:
 800ba0c:	b570      	push	{r4, r5, r6, lr}
 800ba0e:	4d0d      	ldr	r5, [pc, #52]	; (800ba44 <__libc_init_array+0x38>)
 800ba10:	4c0d      	ldr	r4, [pc, #52]	; (800ba48 <__libc_init_array+0x3c>)
 800ba12:	1b64      	subs	r4, r4, r5
 800ba14:	10a4      	asrs	r4, r4, #2
 800ba16:	2600      	movs	r6, #0
 800ba18:	42a6      	cmp	r6, r4
 800ba1a:	d109      	bne.n	800ba30 <__libc_init_array+0x24>
 800ba1c:	4d0b      	ldr	r5, [pc, #44]	; (800ba4c <__libc_init_array+0x40>)
 800ba1e:	4c0c      	ldr	r4, [pc, #48]	; (800ba50 <__libc_init_array+0x44>)
 800ba20:	f001 fadc 	bl	800cfdc <_init>
 800ba24:	1b64      	subs	r4, r4, r5
 800ba26:	10a4      	asrs	r4, r4, #2
 800ba28:	2600      	movs	r6, #0
 800ba2a:	42a6      	cmp	r6, r4
 800ba2c:	d105      	bne.n	800ba3a <__libc_init_array+0x2e>
 800ba2e:	bd70      	pop	{r4, r5, r6, pc}
 800ba30:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba34:	4798      	blx	r3
 800ba36:	3601      	adds	r6, #1
 800ba38:	e7ee      	b.n	800ba18 <__libc_init_array+0xc>
 800ba3a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba3e:	4798      	blx	r3
 800ba40:	3601      	adds	r6, #1
 800ba42:	e7f2      	b.n	800ba2a <__libc_init_array+0x1e>
 800ba44:	080104a8 	.word	0x080104a8
 800ba48:	080104a8 	.word	0x080104a8
 800ba4c:	080104a8 	.word	0x080104a8
 800ba50:	080104ac 	.word	0x080104ac

0800ba54 <malloc>:
 800ba54:	4b02      	ldr	r3, [pc, #8]	; (800ba60 <malloc+0xc>)
 800ba56:	4601      	mov	r1, r0
 800ba58:	6818      	ldr	r0, [r3, #0]
 800ba5a:	f000 b85b 	b.w	800bb14 <_malloc_r>
 800ba5e:	bf00      	nop
 800ba60:	2000007c 	.word	0x2000007c

0800ba64 <memset>:
 800ba64:	4402      	add	r2, r0
 800ba66:	4603      	mov	r3, r0
 800ba68:	4293      	cmp	r3, r2
 800ba6a:	d100      	bne.n	800ba6e <memset+0xa>
 800ba6c:	4770      	bx	lr
 800ba6e:	f803 1b01 	strb.w	r1, [r3], #1
 800ba72:	e7f9      	b.n	800ba68 <memset+0x4>

0800ba74 <_free_r>:
 800ba74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ba76:	2900      	cmp	r1, #0
 800ba78:	d048      	beq.n	800bb0c <_free_r+0x98>
 800ba7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba7e:	9001      	str	r0, [sp, #4]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	f1a1 0404 	sub.w	r4, r1, #4
 800ba86:	bfb8      	it	lt
 800ba88:	18e4      	addlt	r4, r4, r3
 800ba8a:	f000 f93d 	bl	800bd08 <__malloc_lock>
 800ba8e:	4a20      	ldr	r2, [pc, #128]	; (800bb10 <_free_r+0x9c>)
 800ba90:	9801      	ldr	r0, [sp, #4]
 800ba92:	6813      	ldr	r3, [r2, #0]
 800ba94:	4615      	mov	r5, r2
 800ba96:	b933      	cbnz	r3, 800baa6 <_free_r+0x32>
 800ba98:	6063      	str	r3, [r4, #4]
 800ba9a:	6014      	str	r4, [r2, #0]
 800ba9c:	b003      	add	sp, #12
 800ba9e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800baa2:	f000 b937 	b.w	800bd14 <__malloc_unlock>
 800baa6:	42a3      	cmp	r3, r4
 800baa8:	d90b      	bls.n	800bac2 <_free_r+0x4e>
 800baaa:	6821      	ldr	r1, [r4, #0]
 800baac:	1862      	adds	r2, r4, r1
 800baae:	4293      	cmp	r3, r2
 800bab0:	bf04      	itt	eq
 800bab2:	681a      	ldreq	r2, [r3, #0]
 800bab4:	685b      	ldreq	r3, [r3, #4]
 800bab6:	6063      	str	r3, [r4, #4]
 800bab8:	bf04      	itt	eq
 800baba:	1852      	addeq	r2, r2, r1
 800babc:	6022      	streq	r2, [r4, #0]
 800babe:	602c      	str	r4, [r5, #0]
 800bac0:	e7ec      	b.n	800ba9c <_free_r+0x28>
 800bac2:	461a      	mov	r2, r3
 800bac4:	685b      	ldr	r3, [r3, #4]
 800bac6:	b10b      	cbz	r3, 800bacc <_free_r+0x58>
 800bac8:	42a3      	cmp	r3, r4
 800baca:	d9fa      	bls.n	800bac2 <_free_r+0x4e>
 800bacc:	6811      	ldr	r1, [r2, #0]
 800bace:	1855      	adds	r5, r2, r1
 800bad0:	42a5      	cmp	r5, r4
 800bad2:	d10b      	bne.n	800baec <_free_r+0x78>
 800bad4:	6824      	ldr	r4, [r4, #0]
 800bad6:	4421      	add	r1, r4
 800bad8:	1854      	adds	r4, r2, r1
 800bada:	42a3      	cmp	r3, r4
 800badc:	6011      	str	r1, [r2, #0]
 800bade:	d1dd      	bne.n	800ba9c <_free_r+0x28>
 800bae0:	681c      	ldr	r4, [r3, #0]
 800bae2:	685b      	ldr	r3, [r3, #4]
 800bae4:	6053      	str	r3, [r2, #4]
 800bae6:	4421      	add	r1, r4
 800bae8:	6011      	str	r1, [r2, #0]
 800baea:	e7d7      	b.n	800ba9c <_free_r+0x28>
 800baec:	d902      	bls.n	800baf4 <_free_r+0x80>
 800baee:	230c      	movs	r3, #12
 800baf0:	6003      	str	r3, [r0, #0]
 800baf2:	e7d3      	b.n	800ba9c <_free_r+0x28>
 800baf4:	6825      	ldr	r5, [r4, #0]
 800baf6:	1961      	adds	r1, r4, r5
 800baf8:	428b      	cmp	r3, r1
 800bafa:	bf04      	itt	eq
 800bafc:	6819      	ldreq	r1, [r3, #0]
 800bafe:	685b      	ldreq	r3, [r3, #4]
 800bb00:	6063      	str	r3, [r4, #4]
 800bb02:	bf04      	itt	eq
 800bb04:	1949      	addeq	r1, r1, r5
 800bb06:	6021      	streq	r1, [r4, #0]
 800bb08:	6054      	str	r4, [r2, #4]
 800bb0a:	e7c7      	b.n	800ba9c <_free_r+0x28>
 800bb0c:	b003      	add	sp, #12
 800bb0e:	bd30      	pop	{r4, r5, pc}
 800bb10:	200009b8 	.word	0x200009b8

0800bb14 <_malloc_r>:
 800bb14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb16:	1ccd      	adds	r5, r1, #3
 800bb18:	f025 0503 	bic.w	r5, r5, #3
 800bb1c:	3508      	adds	r5, #8
 800bb1e:	2d0c      	cmp	r5, #12
 800bb20:	bf38      	it	cc
 800bb22:	250c      	movcc	r5, #12
 800bb24:	2d00      	cmp	r5, #0
 800bb26:	4606      	mov	r6, r0
 800bb28:	db01      	blt.n	800bb2e <_malloc_r+0x1a>
 800bb2a:	42a9      	cmp	r1, r5
 800bb2c:	d903      	bls.n	800bb36 <_malloc_r+0x22>
 800bb2e:	230c      	movs	r3, #12
 800bb30:	6033      	str	r3, [r6, #0]
 800bb32:	2000      	movs	r0, #0
 800bb34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb36:	f000 f8e7 	bl	800bd08 <__malloc_lock>
 800bb3a:	4921      	ldr	r1, [pc, #132]	; (800bbc0 <_malloc_r+0xac>)
 800bb3c:	680a      	ldr	r2, [r1, #0]
 800bb3e:	4614      	mov	r4, r2
 800bb40:	b99c      	cbnz	r4, 800bb6a <_malloc_r+0x56>
 800bb42:	4f20      	ldr	r7, [pc, #128]	; (800bbc4 <_malloc_r+0xb0>)
 800bb44:	683b      	ldr	r3, [r7, #0]
 800bb46:	b923      	cbnz	r3, 800bb52 <_malloc_r+0x3e>
 800bb48:	4621      	mov	r1, r4
 800bb4a:	4630      	mov	r0, r6
 800bb4c:	f000 f87c 	bl	800bc48 <_sbrk_r>
 800bb50:	6038      	str	r0, [r7, #0]
 800bb52:	4629      	mov	r1, r5
 800bb54:	4630      	mov	r0, r6
 800bb56:	f000 f877 	bl	800bc48 <_sbrk_r>
 800bb5a:	1c43      	adds	r3, r0, #1
 800bb5c:	d123      	bne.n	800bba6 <_malloc_r+0x92>
 800bb5e:	230c      	movs	r3, #12
 800bb60:	6033      	str	r3, [r6, #0]
 800bb62:	4630      	mov	r0, r6
 800bb64:	f000 f8d6 	bl	800bd14 <__malloc_unlock>
 800bb68:	e7e3      	b.n	800bb32 <_malloc_r+0x1e>
 800bb6a:	6823      	ldr	r3, [r4, #0]
 800bb6c:	1b5b      	subs	r3, r3, r5
 800bb6e:	d417      	bmi.n	800bba0 <_malloc_r+0x8c>
 800bb70:	2b0b      	cmp	r3, #11
 800bb72:	d903      	bls.n	800bb7c <_malloc_r+0x68>
 800bb74:	6023      	str	r3, [r4, #0]
 800bb76:	441c      	add	r4, r3
 800bb78:	6025      	str	r5, [r4, #0]
 800bb7a:	e004      	b.n	800bb86 <_malloc_r+0x72>
 800bb7c:	6863      	ldr	r3, [r4, #4]
 800bb7e:	42a2      	cmp	r2, r4
 800bb80:	bf0c      	ite	eq
 800bb82:	600b      	streq	r3, [r1, #0]
 800bb84:	6053      	strne	r3, [r2, #4]
 800bb86:	4630      	mov	r0, r6
 800bb88:	f000 f8c4 	bl	800bd14 <__malloc_unlock>
 800bb8c:	f104 000b 	add.w	r0, r4, #11
 800bb90:	1d23      	adds	r3, r4, #4
 800bb92:	f020 0007 	bic.w	r0, r0, #7
 800bb96:	1ac2      	subs	r2, r0, r3
 800bb98:	d0cc      	beq.n	800bb34 <_malloc_r+0x20>
 800bb9a:	1a1b      	subs	r3, r3, r0
 800bb9c:	50a3      	str	r3, [r4, r2]
 800bb9e:	e7c9      	b.n	800bb34 <_malloc_r+0x20>
 800bba0:	4622      	mov	r2, r4
 800bba2:	6864      	ldr	r4, [r4, #4]
 800bba4:	e7cc      	b.n	800bb40 <_malloc_r+0x2c>
 800bba6:	1cc4      	adds	r4, r0, #3
 800bba8:	f024 0403 	bic.w	r4, r4, #3
 800bbac:	42a0      	cmp	r0, r4
 800bbae:	d0e3      	beq.n	800bb78 <_malloc_r+0x64>
 800bbb0:	1a21      	subs	r1, r4, r0
 800bbb2:	4630      	mov	r0, r6
 800bbb4:	f000 f848 	bl	800bc48 <_sbrk_r>
 800bbb8:	3001      	adds	r0, #1
 800bbba:	d1dd      	bne.n	800bb78 <_malloc_r+0x64>
 800bbbc:	e7cf      	b.n	800bb5e <_malloc_r+0x4a>
 800bbbe:	bf00      	nop
 800bbc0:	200009b8 	.word	0x200009b8
 800bbc4:	200009bc 	.word	0x200009bc

0800bbc8 <rand>:
 800bbc8:	4b17      	ldr	r3, [pc, #92]	; (800bc28 <rand+0x60>)
 800bbca:	b510      	push	{r4, lr}
 800bbcc:	681c      	ldr	r4, [r3, #0]
 800bbce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bbd0:	b9b3      	cbnz	r3, 800bc00 <rand+0x38>
 800bbd2:	2018      	movs	r0, #24
 800bbd4:	f7ff ff3e 	bl	800ba54 <malloc>
 800bbd8:	63a0      	str	r0, [r4, #56]	; 0x38
 800bbda:	b928      	cbnz	r0, 800bbe8 <rand+0x20>
 800bbdc:	4602      	mov	r2, r0
 800bbde:	4b13      	ldr	r3, [pc, #76]	; (800bc2c <rand+0x64>)
 800bbe0:	4813      	ldr	r0, [pc, #76]	; (800bc30 <rand+0x68>)
 800bbe2:	214e      	movs	r1, #78	; 0x4e
 800bbe4:	f000 f860 	bl	800bca8 <__assert_func>
 800bbe8:	4a12      	ldr	r2, [pc, #72]	; (800bc34 <rand+0x6c>)
 800bbea:	4b13      	ldr	r3, [pc, #76]	; (800bc38 <rand+0x70>)
 800bbec:	e9c0 2300 	strd	r2, r3, [r0]
 800bbf0:	4b12      	ldr	r3, [pc, #72]	; (800bc3c <rand+0x74>)
 800bbf2:	6083      	str	r3, [r0, #8]
 800bbf4:	230b      	movs	r3, #11
 800bbf6:	8183      	strh	r3, [r0, #12]
 800bbf8:	2201      	movs	r2, #1
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800bc00:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bc02:	480f      	ldr	r0, [pc, #60]	; (800bc40 <rand+0x78>)
 800bc04:	690a      	ldr	r2, [r1, #16]
 800bc06:	694b      	ldr	r3, [r1, #20]
 800bc08:	4c0e      	ldr	r4, [pc, #56]	; (800bc44 <rand+0x7c>)
 800bc0a:	4350      	muls	r0, r2
 800bc0c:	fb04 0003 	mla	r0, r4, r3, r0
 800bc10:	fba2 3404 	umull	r3, r4, r2, r4
 800bc14:	1c5a      	adds	r2, r3, #1
 800bc16:	4404      	add	r4, r0
 800bc18:	f144 0000 	adc.w	r0, r4, #0
 800bc1c:	e9c1 2004 	strd	r2, r0, [r1, #16]
 800bc20:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800bc24:	bd10      	pop	{r4, pc}
 800bc26:	bf00      	nop
 800bc28:	2000007c 	.word	0x2000007c
 800bc2c:	08010358 	.word	0x08010358
 800bc30:	0801036f 	.word	0x0801036f
 800bc34:	abcd330e 	.word	0xabcd330e
 800bc38:	e66d1234 	.word	0xe66d1234
 800bc3c:	0005deec 	.word	0x0005deec
 800bc40:	5851f42d 	.word	0x5851f42d
 800bc44:	4c957f2d 	.word	0x4c957f2d

0800bc48 <_sbrk_r>:
 800bc48:	b538      	push	{r3, r4, r5, lr}
 800bc4a:	4d06      	ldr	r5, [pc, #24]	; (800bc64 <_sbrk_r+0x1c>)
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	4604      	mov	r4, r0
 800bc50:	4608      	mov	r0, r1
 800bc52:	602b      	str	r3, [r5, #0]
 800bc54:	f7f8 ff34 	bl	8004ac0 <_sbrk>
 800bc58:	1c43      	adds	r3, r0, #1
 800bc5a:	d102      	bne.n	800bc62 <_sbrk_r+0x1a>
 800bc5c:	682b      	ldr	r3, [r5, #0]
 800bc5e:	b103      	cbz	r3, 800bc62 <_sbrk_r+0x1a>
 800bc60:	6023      	str	r3, [r4, #0]
 800bc62:	bd38      	pop	{r3, r4, r5, pc}
 800bc64:	20000e88 	.word	0x20000e88

0800bc68 <siprintf>:
 800bc68:	b40e      	push	{r1, r2, r3}
 800bc6a:	b500      	push	{lr}
 800bc6c:	b09c      	sub	sp, #112	; 0x70
 800bc6e:	ab1d      	add	r3, sp, #116	; 0x74
 800bc70:	9002      	str	r0, [sp, #8]
 800bc72:	9006      	str	r0, [sp, #24]
 800bc74:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bc78:	4809      	ldr	r0, [pc, #36]	; (800bca0 <siprintf+0x38>)
 800bc7a:	9107      	str	r1, [sp, #28]
 800bc7c:	9104      	str	r1, [sp, #16]
 800bc7e:	4909      	ldr	r1, [pc, #36]	; (800bca4 <siprintf+0x3c>)
 800bc80:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc84:	9105      	str	r1, [sp, #20]
 800bc86:	6800      	ldr	r0, [r0, #0]
 800bc88:	9301      	str	r3, [sp, #4]
 800bc8a:	a902      	add	r1, sp, #8
 800bc8c:	f000 f8a4 	bl	800bdd8 <_svfiprintf_r>
 800bc90:	9b02      	ldr	r3, [sp, #8]
 800bc92:	2200      	movs	r2, #0
 800bc94:	701a      	strb	r2, [r3, #0]
 800bc96:	b01c      	add	sp, #112	; 0x70
 800bc98:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc9c:	b003      	add	sp, #12
 800bc9e:	4770      	bx	lr
 800bca0:	2000007c 	.word	0x2000007c
 800bca4:	ffff0208 	.word	0xffff0208

0800bca8 <__assert_func>:
 800bca8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bcaa:	4614      	mov	r4, r2
 800bcac:	461a      	mov	r2, r3
 800bcae:	4b09      	ldr	r3, [pc, #36]	; (800bcd4 <__assert_func+0x2c>)
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	4605      	mov	r5, r0
 800bcb4:	68d8      	ldr	r0, [r3, #12]
 800bcb6:	b14c      	cbz	r4, 800bccc <__assert_func+0x24>
 800bcb8:	4b07      	ldr	r3, [pc, #28]	; (800bcd8 <__assert_func+0x30>)
 800bcba:	9100      	str	r1, [sp, #0]
 800bcbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bcc0:	4906      	ldr	r1, [pc, #24]	; (800bcdc <__assert_func+0x34>)
 800bcc2:	462b      	mov	r3, r5
 800bcc4:	f000 f80e 	bl	800bce4 <fiprintf>
 800bcc8:	f000 fd34 	bl	800c734 <abort>
 800bccc:	4b04      	ldr	r3, [pc, #16]	; (800bce0 <__assert_func+0x38>)
 800bcce:	461c      	mov	r4, r3
 800bcd0:	e7f3      	b.n	800bcba <__assert_func+0x12>
 800bcd2:	bf00      	nop
 800bcd4:	2000007c 	.word	0x2000007c
 800bcd8:	080103ce 	.word	0x080103ce
 800bcdc:	080103db 	.word	0x080103db
 800bce0:	08010409 	.word	0x08010409

0800bce4 <fiprintf>:
 800bce4:	b40e      	push	{r1, r2, r3}
 800bce6:	b503      	push	{r0, r1, lr}
 800bce8:	4601      	mov	r1, r0
 800bcea:	ab03      	add	r3, sp, #12
 800bcec:	4805      	ldr	r0, [pc, #20]	; (800bd04 <fiprintf+0x20>)
 800bcee:	f853 2b04 	ldr.w	r2, [r3], #4
 800bcf2:	6800      	ldr	r0, [r0, #0]
 800bcf4:	9301      	str	r3, [sp, #4]
 800bcf6:	f000 f999 	bl	800c02c <_vfiprintf_r>
 800bcfa:	b002      	add	sp, #8
 800bcfc:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd00:	b003      	add	sp, #12
 800bd02:	4770      	bx	lr
 800bd04:	2000007c 	.word	0x2000007c

0800bd08 <__malloc_lock>:
 800bd08:	4801      	ldr	r0, [pc, #4]	; (800bd10 <__malloc_lock+0x8>)
 800bd0a:	f000 bed3 	b.w	800cab4 <__retarget_lock_acquire_recursive>
 800bd0e:	bf00      	nop
 800bd10:	20000e90 	.word	0x20000e90

0800bd14 <__malloc_unlock>:
 800bd14:	4801      	ldr	r0, [pc, #4]	; (800bd1c <__malloc_unlock+0x8>)
 800bd16:	f000 bece 	b.w	800cab6 <__retarget_lock_release_recursive>
 800bd1a:	bf00      	nop
 800bd1c:	20000e90 	.word	0x20000e90

0800bd20 <__ssputs_r>:
 800bd20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd24:	688e      	ldr	r6, [r1, #8]
 800bd26:	429e      	cmp	r6, r3
 800bd28:	4682      	mov	sl, r0
 800bd2a:	460c      	mov	r4, r1
 800bd2c:	4690      	mov	r8, r2
 800bd2e:	461f      	mov	r7, r3
 800bd30:	d838      	bhi.n	800bda4 <__ssputs_r+0x84>
 800bd32:	898a      	ldrh	r2, [r1, #12]
 800bd34:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bd38:	d032      	beq.n	800bda0 <__ssputs_r+0x80>
 800bd3a:	6825      	ldr	r5, [r4, #0]
 800bd3c:	6909      	ldr	r1, [r1, #16]
 800bd3e:	eba5 0901 	sub.w	r9, r5, r1
 800bd42:	6965      	ldr	r5, [r4, #20]
 800bd44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd4c:	3301      	adds	r3, #1
 800bd4e:	444b      	add	r3, r9
 800bd50:	106d      	asrs	r5, r5, #1
 800bd52:	429d      	cmp	r5, r3
 800bd54:	bf38      	it	cc
 800bd56:	461d      	movcc	r5, r3
 800bd58:	0553      	lsls	r3, r2, #21
 800bd5a:	d531      	bpl.n	800bdc0 <__ssputs_r+0xa0>
 800bd5c:	4629      	mov	r1, r5
 800bd5e:	f7ff fed9 	bl	800bb14 <_malloc_r>
 800bd62:	4606      	mov	r6, r0
 800bd64:	b950      	cbnz	r0, 800bd7c <__ssputs_r+0x5c>
 800bd66:	230c      	movs	r3, #12
 800bd68:	f8ca 3000 	str.w	r3, [sl]
 800bd6c:	89a3      	ldrh	r3, [r4, #12]
 800bd6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd72:	81a3      	strh	r3, [r4, #12]
 800bd74:	f04f 30ff 	mov.w	r0, #4294967295
 800bd78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd7c:	6921      	ldr	r1, [r4, #16]
 800bd7e:	464a      	mov	r2, r9
 800bd80:	f000 fefe 	bl	800cb80 <memcpy>
 800bd84:	89a3      	ldrh	r3, [r4, #12]
 800bd86:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bd8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd8e:	81a3      	strh	r3, [r4, #12]
 800bd90:	6126      	str	r6, [r4, #16]
 800bd92:	6165      	str	r5, [r4, #20]
 800bd94:	444e      	add	r6, r9
 800bd96:	eba5 0509 	sub.w	r5, r5, r9
 800bd9a:	6026      	str	r6, [r4, #0]
 800bd9c:	60a5      	str	r5, [r4, #8]
 800bd9e:	463e      	mov	r6, r7
 800bda0:	42be      	cmp	r6, r7
 800bda2:	d900      	bls.n	800bda6 <__ssputs_r+0x86>
 800bda4:	463e      	mov	r6, r7
 800bda6:	4632      	mov	r2, r6
 800bda8:	6820      	ldr	r0, [r4, #0]
 800bdaa:	4641      	mov	r1, r8
 800bdac:	f000 fef6 	bl	800cb9c <memmove>
 800bdb0:	68a3      	ldr	r3, [r4, #8]
 800bdb2:	6822      	ldr	r2, [r4, #0]
 800bdb4:	1b9b      	subs	r3, r3, r6
 800bdb6:	4432      	add	r2, r6
 800bdb8:	60a3      	str	r3, [r4, #8]
 800bdba:	6022      	str	r2, [r4, #0]
 800bdbc:	2000      	movs	r0, #0
 800bdbe:	e7db      	b.n	800bd78 <__ssputs_r+0x58>
 800bdc0:	462a      	mov	r2, r5
 800bdc2:	f000 ff05 	bl	800cbd0 <_realloc_r>
 800bdc6:	4606      	mov	r6, r0
 800bdc8:	2800      	cmp	r0, #0
 800bdca:	d1e1      	bne.n	800bd90 <__ssputs_r+0x70>
 800bdcc:	6921      	ldr	r1, [r4, #16]
 800bdce:	4650      	mov	r0, sl
 800bdd0:	f7ff fe50 	bl	800ba74 <_free_r>
 800bdd4:	e7c7      	b.n	800bd66 <__ssputs_r+0x46>
	...

0800bdd8 <_svfiprintf_r>:
 800bdd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bddc:	4698      	mov	r8, r3
 800bdde:	898b      	ldrh	r3, [r1, #12]
 800bde0:	061b      	lsls	r3, r3, #24
 800bde2:	b09d      	sub	sp, #116	; 0x74
 800bde4:	4607      	mov	r7, r0
 800bde6:	460d      	mov	r5, r1
 800bde8:	4614      	mov	r4, r2
 800bdea:	d50e      	bpl.n	800be0a <_svfiprintf_r+0x32>
 800bdec:	690b      	ldr	r3, [r1, #16]
 800bdee:	b963      	cbnz	r3, 800be0a <_svfiprintf_r+0x32>
 800bdf0:	2140      	movs	r1, #64	; 0x40
 800bdf2:	f7ff fe8f 	bl	800bb14 <_malloc_r>
 800bdf6:	6028      	str	r0, [r5, #0]
 800bdf8:	6128      	str	r0, [r5, #16]
 800bdfa:	b920      	cbnz	r0, 800be06 <_svfiprintf_r+0x2e>
 800bdfc:	230c      	movs	r3, #12
 800bdfe:	603b      	str	r3, [r7, #0]
 800be00:	f04f 30ff 	mov.w	r0, #4294967295
 800be04:	e0d1      	b.n	800bfaa <_svfiprintf_r+0x1d2>
 800be06:	2340      	movs	r3, #64	; 0x40
 800be08:	616b      	str	r3, [r5, #20]
 800be0a:	2300      	movs	r3, #0
 800be0c:	9309      	str	r3, [sp, #36]	; 0x24
 800be0e:	2320      	movs	r3, #32
 800be10:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800be14:	f8cd 800c 	str.w	r8, [sp, #12]
 800be18:	2330      	movs	r3, #48	; 0x30
 800be1a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bfc4 <_svfiprintf_r+0x1ec>
 800be1e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800be22:	f04f 0901 	mov.w	r9, #1
 800be26:	4623      	mov	r3, r4
 800be28:	469a      	mov	sl, r3
 800be2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be2e:	b10a      	cbz	r2, 800be34 <_svfiprintf_r+0x5c>
 800be30:	2a25      	cmp	r2, #37	; 0x25
 800be32:	d1f9      	bne.n	800be28 <_svfiprintf_r+0x50>
 800be34:	ebba 0b04 	subs.w	fp, sl, r4
 800be38:	d00b      	beq.n	800be52 <_svfiprintf_r+0x7a>
 800be3a:	465b      	mov	r3, fp
 800be3c:	4622      	mov	r2, r4
 800be3e:	4629      	mov	r1, r5
 800be40:	4638      	mov	r0, r7
 800be42:	f7ff ff6d 	bl	800bd20 <__ssputs_r>
 800be46:	3001      	adds	r0, #1
 800be48:	f000 80aa 	beq.w	800bfa0 <_svfiprintf_r+0x1c8>
 800be4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be4e:	445a      	add	r2, fp
 800be50:	9209      	str	r2, [sp, #36]	; 0x24
 800be52:	f89a 3000 	ldrb.w	r3, [sl]
 800be56:	2b00      	cmp	r3, #0
 800be58:	f000 80a2 	beq.w	800bfa0 <_svfiprintf_r+0x1c8>
 800be5c:	2300      	movs	r3, #0
 800be5e:	f04f 32ff 	mov.w	r2, #4294967295
 800be62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be66:	f10a 0a01 	add.w	sl, sl, #1
 800be6a:	9304      	str	r3, [sp, #16]
 800be6c:	9307      	str	r3, [sp, #28]
 800be6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be72:	931a      	str	r3, [sp, #104]	; 0x68
 800be74:	4654      	mov	r4, sl
 800be76:	2205      	movs	r2, #5
 800be78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be7c:	4851      	ldr	r0, [pc, #324]	; (800bfc4 <_svfiprintf_r+0x1ec>)
 800be7e:	f7f4 f9a7 	bl	80001d0 <memchr>
 800be82:	9a04      	ldr	r2, [sp, #16]
 800be84:	b9d8      	cbnz	r0, 800bebe <_svfiprintf_r+0xe6>
 800be86:	06d0      	lsls	r0, r2, #27
 800be88:	bf44      	itt	mi
 800be8a:	2320      	movmi	r3, #32
 800be8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be90:	0711      	lsls	r1, r2, #28
 800be92:	bf44      	itt	mi
 800be94:	232b      	movmi	r3, #43	; 0x2b
 800be96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be9a:	f89a 3000 	ldrb.w	r3, [sl]
 800be9e:	2b2a      	cmp	r3, #42	; 0x2a
 800bea0:	d015      	beq.n	800bece <_svfiprintf_r+0xf6>
 800bea2:	9a07      	ldr	r2, [sp, #28]
 800bea4:	4654      	mov	r4, sl
 800bea6:	2000      	movs	r0, #0
 800bea8:	f04f 0c0a 	mov.w	ip, #10
 800beac:	4621      	mov	r1, r4
 800beae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800beb2:	3b30      	subs	r3, #48	; 0x30
 800beb4:	2b09      	cmp	r3, #9
 800beb6:	d94e      	bls.n	800bf56 <_svfiprintf_r+0x17e>
 800beb8:	b1b0      	cbz	r0, 800bee8 <_svfiprintf_r+0x110>
 800beba:	9207      	str	r2, [sp, #28]
 800bebc:	e014      	b.n	800bee8 <_svfiprintf_r+0x110>
 800bebe:	eba0 0308 	sub.w	r3, r0, r8
 800bec2:	fa09 f303 	lsl.w	r3, r9, r3
 800bec6:	4313      	orrs	r3, r2
 800bec8:	9304      	str	r3, [sp, #16]
 800beca:	46a2      	mov	sl, r4
 800becc:	e7d2      	b.n	800be74 <_svfiprintf_r+0x9c>
 800bece:	9b03      	ldr	r3, [sp, #12]
 800bed0:	1d19      	adds	r1, r3, #4
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	9103      	str	r1, [sp, #12]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	bfbb      	ittet	lt
 800beda:	425b      	neglt	r3, r3
 800bedc:	f042 0202 	orrlt.w	r2, r2, #2
 800bee0:	9307      	strge	r3, [sp, #28]
 800bee2:	9307      	strlt	r3, [sp, #28]
 800bee4:	bfb8      	it	lt
 800bee6:	9204      	strlt	r2, [sp, #16]
 800bee8:	7823      	ldrb	r3, [r4, #0]
 800beea:	2b2e      	cmp	r3, #46	; 0x2e
 800beec:	d10c      	bne.n	800bf08 <_svfiprintf_r+0x130>
 800beee:	7863      	ldrb	r3, [r4, #1]
 800bef0:	2b2a      	cmp	r3, #42	; 0x2a
 800bef2:	d135      	bne.n	800bf60 <_svfiprintf_r+0x188>
 800bef4:	9b03      	ldr	r3, [sp, #12]
 800bef6:	1d1a      	adds	r2, r3, #4
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	9203      	str	r2, [sp, #12]
 800befc:	2b00      	cmp	r3, #0
 800befe:	bfb8      	it	lt
 800bf00:	f04f 33ff 	movlt.w	r3, #4294967295
 800bf04:	3402      	adds	r4, #2
 800bf06:	9305      	str	r3, [sp, #20]
 800bf08:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bfd4 <_svfiprintf_r+0x1fc>
 800bf0c:	7821      	ldrb	r1, [r4, #0]
 800bf0e:	2203      	movs	r2, #3
 800bf10:	4650      	mov	r0, sl
 800bf12:	f7f4 f95d 	bl	80001d0 <memchr>
 800bf16:	b140      	cbz	r0, 800bf2a <_svfiprintf_r+0x152>
 800bf18:	2340      	movs	r3, #64	; 0x40
 800bf1a:	eba0 000a 	sub.w	r0, r0, sl
 800bf1e:	fa03 f000 	lsl.w	r0, r3, r0
 800bf22:	9b04      	ldr	r3, [sp, #16]
 800bf24:	4303      	orrs	r3, r0
 800bf26:	3401      	adds	r4, #1
 800bf28:	9304      	str	r3, [sp, #16]
 800bf2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf2e:	4826      	ldr	r0, [pc, #152]	; (800bfc8 <_svfiprintf_r+0x1f0>)
 800bf30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bf34:	2206      	movs	r2, #6
 800bf36:	f7f4 f94b 	bl	80001d0 <memchr>
 800bf3a:	2800      	cmp	r0, #0
 800bf3c:	d038      	beq.n	800bfb0 <_svfiprintf_r+0x1d8>
 800bf3e:	4b23      	ldr	r3, [pc, #140]	; (800bfcc <_svfiprintf_r+0x1f4>)
 800bf40:	bb1b      	cbnz	r3, 800bf8a <_svfiprintf_r+0x1b2>
 800bf42:	9b03      	ldr	r3, [sp, #12]
 800bf44:	3307      	adds	r3, #7
 800bf46:	f023 0307 	bic.w	r3, r3, #7
 800bf4a:	3308      	adds	r3, #8
 800bf4c:	9303      	str	r3, [sp, #12]
 800bf4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf50:	4433      	add	r3, r6
 800bf52:	9309      	str	r3, [sp, #36]	; 0x24
 800bf54:	e767      	b.n	800be26 <_svfiprintf_r+0x4e>
 800bf56:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf5a:	460c      	mov	r4, r1
 800bf5c:	2001      	movs	r0, #1
 800bf5e:	e7a5      	b.n	800beac <_svfiprintf_r+0xd4>
 800bf60:	2300      	movs	r3, #0
 800bf62:	3401      	adds	r4, #1
 800bf64:	9305      	str	r3, [sp, #20]
 800bf66:	4619      	mov	r1, r3
 800bf68:	f04f 0c0a 	mov.w	ip, #10
 800bf6c:	4620      	mov	r0, r4
 800bf6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf72:	3a30      	subs	r2, #48	; 0x30
 800bf74:	2a09      	cmp	r2, #9
 800bf76:	d903      	bls.n	800bf80 <_svfiprintf_r+0x1a8>
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d0c5      	beq.n	800bf08 <_svfiprintf_r+0x130>
 800bf7c:	9105      	str	r1, [sp, #20]
 800bf7e:	e7c3      	b.n	800bf08 <_svfiprintf_r+0x130>
 800bf80:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf84:	4604      	mov	r4, r0
 800bf86:	2301      	movs	r3, #1
 800bf88:	e7f0      	b.n	800bf6c <_svfiprintf_r+0x194>
 800bf8a:	ab03      	add	r3, sp, #12
 800bf8c:	9300      	str	r3, [sp, #0]
 800bf8e:	462a      	mov	r2, r5
 800bf90:	4b0f      	ldr	r3, [pc, #60]	; (800bfd0 <_svfiprintf_r+0x1f8>)
 800bf92:	a904      	add	r1, sp, #16
 800bf94:	4638      	mov	r0, r7
 800bf96:	f3af 8000 	nop.w
 800bf9a:	1c42      	adds	r2, r0, #1
 800bf9c:	4606      	mov	r6, r0
 800bf9e:	d1d6      	bne.n	800bf4e <_svfiprintf_r+0x176>
 800bfa0:	89ab      	ldrh	r3, [r5, #12]
 800bfa2:	065b      	lsls	r3, r3, #25
 800bfa4:	f53f af2c 	bmi.w	800be00 <_svfiprintf_r+0x28>
 800bfa8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bfaa:	b01d      	add	sp, #116	; 0x74
 800bfac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfb0:	ab03      	add	r3, sp, #12
 800bfb2:	9300      	str	r3, [sp, #0]
 800bfb4:	462a      	mov	r2, r5
 800bfb6:	4b06      	ldr	r3, [pc, #24]	; (800bfd0 <_svfiprintf_r+0x1f8>)
 800bfb8:	a904      	add	r1, sp, #16
 800bfba:	4638      	mov	r0, r7
 800bfbc:	f000 f9d4 	bl	800c368 <_printf_i>
 800bfc0:	e7eb      	b.n	800bf9a <_svfiprintf_r+0x1c2>
 800bfc2:	bf00      	nop
 800bfc4:	0801040a 	.word	0x0801040a
 800bfc8:	08010414 	.word	0x08010414
 800bfcc:	00000000 	.word	0x00000000
 800bfd0:	0800bd21 	.word	0x0800bd21
 800bfd4:	08010410 	.word	0x08010410

0800bfd8 <__sfputc_r>:
 800bfd8:	6893      	ldr	r3, [r2, #8]
 800bfda:	3b01      	subs	r3, #1
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	b410      	push	{r4}
 800bfe0:	6093      	str	r3, [r2, #8]
 800bfe2:	da08      	bge.n	800bff6 <__sfputc_r+0x1e>
 800bfe4:	6994      	ldr	r4, [r2, #24]
 800bfe6:	42a3      	cmp	r3, r4
 800bfe8:	db01      	blt.n	800bfee <__sfputc_r+0x16>
 800bfea:	290a      	cmp	r1, #10
 800bfec:	d103      	bne.n	800bff6 <__sfputc_r+0x1e>
 800bfee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bff2:	f000 badf 	b.w	800c5b4 <__swbuf_r>
 800bff6:	6813      	ldr	r3, [r2, #0]
 800bff8:	1c58      	adds	r0, r3, #1
 800bffa:	6010      	str	r0, [r2, #0]
 800bffc:	7019      	strb	r1, [r3, #0]
 800bffe:	4608      	mov	r0, r1
 800c000:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c004:	4770      	bx	lr

0800c006 <__sfputs_r>:
 800c006:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c008:	4606      	mov	r6, r0
 800c00a:	460f      	mov	r7, r1
 800c00c:	4614      	mov	r4, r2
 800c00e:	18d5      	adds	r5, r2, r3
 800c010:	42ac      	cmp	r4, r5
 800c012:	d101      	bne.n	800c018 <__sfputs_r+0x12>
 800c014:	2000      	movs	r0, #0
 800c016:	e007      	b.n	800c028 <__sfputs_r+0x22>
 800c018:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c01c:	463a      	mov	r2, r7
 800c01e:	4630      	mov	r0, r6
 800c020:	f7ff ffda 	bl	800bfd8 <__sfputc_r>
 800c024:	1c43      	adds	r3, r0, #1
 800c026:	d1f3      	bne.n	800c010 <__sfputs_r+0xa>
 800c028:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c02c <_vfiprintf_r>:
 800c02c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c030:	460d      	mov	r5, r1
 800c032:	b09d      	sub	sp, #116	; 0x74
 800c034:	4614      	mov	r4, r2
 800c036:	4698      	mov	r8, r3
 800c038:	4606      	mov	r6, r0
 800c03a:	b118      	cbz	r0, 800c044 <_vfiprintf_r+0x18>
 800c03c:	6983      	ldr	r3, [r0, #24]
 800c03e:	b90b      	cbnz	r3, 800c044 <_vfiprintf_r+0x18>
 800c040:	f000 fc9a 	bl	800c978 <__sinit>
 800c044:	4b89      	ldr	r3, [pc, #548]	; (800c26c <_vfiprintf_r+0x240>)
 800c046:	429d      	cmp	r5, r3
 800c048:	d11b      	bne.n	800c082 <_vfiprintf_r+0x56>
 800c04a:	6875      	ldr	r5, [r6, #4]
 800c04c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c04e:	07d9      	lsls	r1, r3, #31
 800c050:	d405      	bmi.n	800c05e <_vfiprintf_r+0x32>
 800c052:	89ab      	ldrh	r3, [r5, #12]
 800c054:	059a      	lsls	r2, r3, #22
 800c056:	d402      	bmi.n	800c05e <_vfiprintf_r+0x32>
 800c058:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c05a:	f000 fd2b 	bl	800cab4 <__retarget_lock_acquire_recursive>
 800c05e:	89ab      	ldrh	r3, [r5, #12]
 800c060:	071b      	lsls	r3, r3, #28
 800c062:	d501      	bpl.n	800c068 <_vfiprintf_r+0x3c>
 800c064:	692b      	ldr	r3, [r5, #16]
 800c066:	b9eb      	cbnz	r3, 800c0a4 <_vfiprintf_r+0x78>
 800c068:	4629      	mov	r1, r5
 800c06a:	4630      	mov	r0, r6
 800c06c:	f000 faf4 	bl	800c658 <__swsetup_r>
 800c070:	b1c0      	cbz	r0, 800c0a4 <_vfiprintf_r+0x78>
 800c072:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c074:	07dc      	lsls	r4, r3, #31
 800c076:	d50e      	bpl.n	800c096 <_vfiprintf_r+0x6a>
 800c078:	f04f 30ff 	mov.w	r0, #4294967295
 800c07c:	b01d      	add	sp, #116	; 0x74
 800c07e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c082:	4b7b      	ldr	r3, [pc, #492]	; (800c270 <_vfiprintf_r+0x244>)
 800c084:	429d      	cmp	r5, r3
 800c086:	d101      	bne.n	800c08c <_vfiprintf_r+0x60>
 800c088:	68b5      	ldr	r5, [r6, #8]
 800c08a:	e7df      	b.n	800c04c <_vfiprintf_r+0x20>
 800c08c:	4b79      	ldr	r3, [pc, #484]	; (800c274 <_vfiprintf_r+0x248>)
 800c08e:	429d      	cmp	r5, r3
 800c090:	bf08      	it	eq
 800c092:	68f5      	ldreq	r5, [r6, #12]
 800c094:	e7da      	b.n	800c04c <_vfiprintf_r+0x20>
 800c096:	89ab      	ldrh	r3, [r5, #12]
 800c098:	0598      	lsls	r0, r3, #22
 800c09a:	d4ed      	bmi.n	800c078 <_vfiprintf_r+0x4c>
 800c09c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c09e:	f000 fd0a 	bl	800cab6 <__retarget_lock_release_recursive>
 800c0a2:	e7e9      	b.n	800c078 <_vfiprintf_r+0x4c>
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	9309      	str	r3, [sp, #36]	; 0x24
 800c0a8:	2320      	movs	r3, #32
 800c0aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c0ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800c0b2:	2330      	movs	r3, #48	; 0x30
 800c0b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c278 <_vfiprintf_r+0x24c>
 800c0b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c0bc:	f04f 0901 	mov.w	r9, #1
 800c0c0:	4623      	mov	r3, r4
 800c0c2:	469a      	mov	sl, r3
 800c0c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c0c8:	b10a      	cbz	r2, 800c0ce <_vfiprintf_r+0xa2>
 800c0ca:	2a25      	cmp	r2, #37	; 0x25
 800c0cc:	d1f9      	bne.n	800c0c2 <_vfiprintf_r+0x96>
 800c0ce:	ebba 0b04 	subs.w	fp, sl, r4
 800c0d2:	d00b      	beq.n	800c0ec <_vfiprintf_r+0xc0>
 800c0d4:	465b      	mov	r3, fp
 800c0d6:	4622      	mov	r2, r4
 800c0d8:	4629      	mov	r1, r5
 800c0da:	4630      	mov	r0, r6
 800c0dc:	f7ff ff93 	bl	800c006 <__sfputs_r>
 800c0e0:	3001      	adds	r0, #1
 800c0e2:	f000 80aa 	beq.w	800c23a <_vfiprintf_r+0x20e>
 800c0e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c0e8:	445a      	add	r2, fp
 800c0ea:	9209      	str	r2, [sp, #36]	; 0x24
 800c0ec:	f89a 3000 	ldrb.w	r3, [sl]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	f000 80a2 	beq.w	800c23a <_vfiprintf_r+0x20e>
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	f04f 32ff 	mov.w	r2, #4294967295
 800c0fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c100:	f10a 0a01 	add.w	sl, sl, #1
 800c104:	9304      	str	r3, [sp, #16]
 800c106:	9307      	str	r3, [sp, #28]
 800c108:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c10c:	931a      	str	r3, [sp, #104]	; 0x68
 800c10e:	4654      	mov	r4, sl
 800c110:	2205      	movs	r2, #5
 800c112:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c116:	4858      	ldr	r0, [pc, #352]	; (800c278 <_vfiprintf_r+0x24c>)
 800c118:	f7f4 f85a 	bl	80001d0 <memchr>
 800c11c:	9a04      	ldr	r2, [sp, #16]
 800c11e:	b9d8      	cbnz	r0, 800c158 <_vfiprintf_r+0x12c>
 800c120:	06d1      	lsls	r1, r2, #27
 800c122:	bf44      	itt	mi
 800c124:	2320      	movmi	r3, #32
 800c126:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c12a:	0713      	lsls	r3, r2, #28
 800c12c:	bf44      	itt	mi
 800c12e:	232b      	movmi	r3, #43	; 0x2b
 800c130:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c134:	f89a 3000 	ldrb.w	r3, [sl]
 800c138:	2b2a      	cmp	r3, #42	; 0x2a
 800c13a:	d015      	beq.n	800c168 <_vfiprintf_r+0x13c>
 800c13c:	9a07      	ldr	r2, [sp, #28]
 800c13e:	4654      	mov	r4, sl
 800c140:	2000      	movs	r0, #0
 800c142:	f04f 0c0a 	mov.w	ip, #10
 800c146:	4621      	mov	r1, r4
 800c148:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c14c:	3b30      	subs	r3, #48	; 0x30
 800c14e:	2b09      	cmp	r3, #9
 800c150:	d94e      	bls.n	800c1f0 <_vfiprintf_r+0x1c4>
 800c152:	b1b0      	cbz	r0, 800c182 <_vfiprintf_r+0x156>
 800c154:	9207      	str	r2, [sp, #28]
 800c156:	e014      	b.n	800c182 <_vfiprintf_r+0x156>
 800c158:	eba0 0308 	sub.w	r3, r0, r8
 800c15c:	fa09 f303 	lsl.w	r3, r9, r3
 800c160:	4313      	orrs	r3, r2
 800c162:	9304      	str	r3, [sp, #16]
 800c164:	46a2      	mov	sl, r4
 800c166:	e7d2      	b.n	800c10e <_vfiprintf_r+0xe2>
 800c168:	9b03      	ldr	r3, [sp, #12]
 800c16a:	1d19      	adds	r1, r3, #4
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	9103      	str	r1, [sp, #12]
 800c170:	2b00      	cmp	r3, #0
 800c172:	bfbb      	ittet	lt
 800c174:	425b      	neglt	r3, r3
 800c176:	f042 0202 	orrlt.w	r2, r2, #2
 800c17a:	9307      	strge	r3, [sp, #28]
 800c17c:	9307      	strlt	r3, [sp, #28]
 800c17e:	bfb8      	it	lt
 800c180:	9204      	strlt	r2, [sp, #16]
 800c182:	7823      	ldrb	r3, [r4, #0]
 800c184:	2b2e      	cmp	r3, #46	; 0x2e
 800c186:	d10c      	bne.n	800c1a2 <_vfiprintf_r+0x176>
 800c188:	7863      	ldrb	r3, [r4, #1]
 800c18a:	2b2a      	cmp	r3, #42	; 0x2a
 800c18c:	d135      	bne.n	800c1fa <_vfiprintf_r+0x1ce>
 800c18e:	9b03      	ldr	r3, [sp, #12]
 800c190:	1d1a      	adds	r2, r3, #4
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	9203      	str	r2, [sp, #12]
 800c196:	2b00      	cmp	r3, #0
 800c198:	bfb8      	it	lt
 800c19a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c19e:	3402      	adds	r4, #2
 800c1a0:	9305      	str	r3, [sp, #20]
 800c1a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c288 <_vfiprintf_r+0x25c>
 800c1a6:	7821      	ldrb	r1, [r4, #0]
 800c1a8:	2203      	movs	r2, #3
 800c1aa:	4650      	mov	r0, sl
 800c1ac:	f7f4 f810 	bl	80001d0 <memchr>
 800c1b0:	b140      	cbz	r0, 800c1c4 <_vfiprintf_r+0x198>
 800c1b2:	2340      	movs	r3, #64	; 0x40
 800c1b4:	eba0 000a 	sub.w	r0, r0, sl
 800c1b8:	fa03 f000 	lsl.w	r0, r3, r0
 800c1bc:	9b04      	ldr	r3, [sp, #16]
 800c1be:	4303      	orrs	r3, r0
 800c1c0:	3401      	adds	r4, #1
 800c1c2:	9304      	str	r3, [sp, #16]
 800c1c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1c8:	482c      	ldr	r0, [pc, #176]	; (800c27c <_vfiprintf_r+0x250>)
 800c1ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c1ce:	2206      	movs	r2, #6
 800c1d0:	f7f3 fffe 	bl	80001d0 <memchr>
 800c1d4:	2800      	cmp	r0, #0
 800c1d6:	d03f      	beq.n	800c258 <_vfiprintf_r+0x22c>
 800c1d8:	4b29      	ldr	r3, [pc, #164]	; (800c280 <_vfiprintf_r+0x254>)
 800c1da:	bb1b      	cbnz	r3, 800c224 <_vfiprintf_r+0x1f8>
 800c1dc:	9b03      	ldr	r3, [sp, #12]
 800c1de:	3307      	adds	r3, #7
 800c1e0:	f023 0307 	bic.w	r3, r3, #7
 800c1e4:	3308      	adds	r3, #8
 800c1e6:	9303      	str	r3, [sp, #12]
 800c1e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1ea:	443b      	add	r3, r7
 800c1ec:	9309      	str	r3, [sp, #36]	; 0x24
 800c1ee:	e767      	b.n	800c0c0 <_vfiprintf_r+0x94>
 800c1f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800c1f4:	460c      	mov	r4, r1
 800c1f6:	2001      	movs	r0, #1
 800c1f8:	e7a5      	b.n	800c146 <_vfiprintf_r+0x11a>
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	3401      	adds	r4, #1
 800c1fe:	9305      	str	r3, [sp, #20]
 800c200:	4619      	mov	r1, r3
 800c202:	f04f 0c0a 	mov.w	ip, #10
 800c206:	4620      	mov	r0, r4
 800c208:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c20c:	3a30      	subs	r2, #48	; 0x30
 800c20e:	2a09      	cmp	r2, #9
 800c210:	d903      	bls.n	800c21a <_vfiprintf_r+0x1ee>
 800c212:	2b00      	cmp	r3, #0
 800c214:	d0c5      	beq.n	800c1a2 <_vfiprintf_r+0x176>
 800c216:	9105      	str	r1, [sp, #20]
 800c218:	e7c3      	b.n	800c1a2 <_vfiprintf_r+0x176>
 800c21a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c21e:	4604      	mov	r4, r0
 800c220:	2301      	movs	r3, #1
 800c222:	e7f0      	b.n	800c206 <_vfiprintf_r+0x1da>
 800c224:	ab03      	add	r3, sp, #12
 800c226:	9300      	str	r3, [sp, #0]
 800c228:	462a      	mov	r2, r5
 800c22a:	4b16      	ldr	r3, [pc, #88]	; (800c284 <_vfiprintf_r+0x258>)
 800c22c:	a904      	add	r1, sp, #16
 800c22e:	4630      	mov	r0, r6
 800c230:	f3af 8000 	nop.w
 800c234:	4607      	mov	r7, r0
 800c236:	1c78      	adds	r0, r7, #1
 800c238:	d1d6      	bne.n	800c1e8 <_vfiprintf_r+0x1bc>
 800c23a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c23c:	07d9      	lsls	r1, r3, #31
 800c23e:	d405      	bmi.n	800c24c <_vfiprintf_r+0x220>
 800c240:	89ab      	ldrh	r3, [r5, #12]
 800c242:	059a      	lsls	r2, r3, #22
 800c244:	d402      	bmi.n	800c24c <_vfiprintf_r+0x220>
 800c246:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c248:	f000 fc35 	bl	800cab6 <__retarget_lock_release_recursive>
 800c24c:	89ab      	ldrh	r3, [r5, #12]
 800c24e:	065b      	lsls	r3, r3, #25
 800c250:	f53f af12 	bmi.w	800c078 <_vfiprintf_r+0x4c>
 800c254:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c256:	e711      	b.n	800c07c <_vfiprintf_r+0x50>
 800c258:	ab03      	add	r3, sp, #12
 800c25a:	9300      	str	r3, [sp, #0]
 800c25c:	462a      	mov	r2, r5
 800c25e:	4b09      	ldr	r3, [pc, #36]	; (800c284 <_vfiprintf_r+0x258>)
 800c260:	a904      	add	r1, sp, #16
 800c262:	4630      	mov	r0, r6
 800c264:	f000 f880 	bl	800c368 <_printf_i>
 800c268:	e7e4      	b.n	800c234 <_vfiprintf_r+0x208>
 800c26a:	bf00      	nop
 800c26c:	08010460 	.word	0x08010460
 800c270:	08010480 	.word	0x08010480
 800c274:	08010440 	.word	0x08010440
 800c278:	0801040a 	.word	0x0801040a
 800c27c:	08010414 	.word	0x08010414
 800c280:	00000000 	.word	0x00000000
 800c284:	0800c007 	.word	0x0800c007
 800c288:	08010410 	.word	0x08010410

0800c28c <_printf_common>:
 800c28c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c290:	4616      	mov	r6, r2
 800c292:	4699      	mov	r9, r3
 800c294:	688a      	ldr	r2, [r1, #8]
 800c296:	690b      	ldr	r3, [r1, #16]
 800c298:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c29c:	4293      	cmp	r3, r2
 800c29e:	bfb8      	it	lt
 800c2a0:	4613      	movlt	r3, r2
 800c2a2:	6033      	str	r3, [r6, #0]
 800c2a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c2a8:	4607      	mov	r7, r0
 800c2aa:	460c      	mov	r4, r1
 800c2ac:	b10a      	cbz	r2, 800c2b2 <_printf_common+0x26>
 800c2ae:	3301      	adds	r3, #1
 800c2b0:	6033      	str	r3, [r6, #0]
 800c2b2:	6823      	ldr	r3, [r4, #0]
 800c2b4:	0699      	lsls	r1, r3, #26
 800c2b6:	bf42      	ittt	mi
 800c2b8:	6833      	ldrmi	r3, [r6, #0]
 800c2ba:	3302      	addmi	r3, #2
 800c2bc:	6033      	strmi	r3, [r6, #0]
 800c2be:	6825      	ldr	r5, [r4, #0]
 800c2c0:	f015 0506 	ands.w	r5, r5, #6
 800c2c4:	d106      	bne.n	800c2d4 <_printf_common+0x48>
 800c2c6:	f104 0a19 	add.w	sl, r4, #25
 800c2ca:	68e3      	ldr	r3, [r4, #12]
 800c2cc:	6832      	ldr	r2, [r6, #0]
 800c2ce:	1a9b      	subs	r3, r3, r2
 800c2d0:	42ab      	cmp	r3, r5
 800c2d2:	dc26      	bgt.n	800c322 <_printf_common+0x96>
 800c2d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c2d8:	1e13      	subs	r3, r2, #0
 800c2da:	6822      	ldr	r2, [r4, #0]
 800c2dc:	bf18      	it	ne
 800c2de:	2301      	movne	r3, #1
 800c2e0:	0692      	lsls	r2, r2, #26
 800c2e2:	d42b      	bmi.n	800c33c <_printf_common+0xb0>
 800c2e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c2e8:	4649      	mov	r1, r9
 800c2ea:	4638      	mov	r0, r7
 800c2ec:	47c0      	blx	r8
 800c2ee:	3001      	adds	r0, #1
 800c2f0:	d01e      	beq.n	800c330 <_printf_common+0xa4>
 800c2f2:	6823      	ldr	r3, [r4, #0]
 800c2f4:	68e5      	ldr	r5, [r4, #12]
 800c2f6:	6832      	ldr	r2, [r6, #0]
 800c2f8:	f003 0306 	and.w	r3, r3, #6
 800c2fc:	2b04      	cmp	r3, #4
 800c2fe:	bf08      	it	eq
 800c300:	1aad      	subeq	r5, r5, r2
 800c302:	68a3      	ldr	r3, [r4, #8]
 800c304:	6922      	ldr	r2, [r4, #16]
 800c306:	bf0c      	ite	eq
 800c308:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c30c:	2500      	movne	r5, #0
 800c30e:	4293      	cmp	r3, r2
 800c310:	bfc4      	itt	gt
 800c312:	1a9b      	subgt	r3, r3, r2
 800c314:	18ed      	addgt	r5, r5, r3
 800c316:	2600      	movs	r6, #0
 800c318:	341a      	adds	r4, #26
 800c31a:	42b5      	cmp	r5, r6
 800c31c:	d11a      	bne.n	800c354 <_printf_common+0xc8>
 800c31e:	2000      	movs	r0, #0
 800c320:	e008      	b.n	800c334 <_printf_common+0xa8>
 800c322:	2301      	movs	r3, #1
 800c324:	4652      	mov	r2, sl
 800c326:	4649      	mov	r1, r9
 800c328:	4638      	mov	r0, r7
 800c32a:	47c0      	blx	r8
 800c32c:	3001      	adds	r0, #1
 800c32e:	d103      	bne.n	800c338 <_printf_common+0xac>
 800c330:	f04f 30ff 	mov.w	r0, #4294967295
 800c334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c338:	3501      	adds	r5, #1
 800c33a:	e7c6      	b.n	800c2ca <_printf_common+0x3e>
 800c33c:	18e1      	adds	r1, r4, r3
 800c33e:	1c5a      	adds	r2, r3, #1
 800c340:	2030      	movs	r0, #48	; 0x30
 800c342:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c346:	4422      	add	r2, r4
 800c348:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c34c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c350:	3302      	adds	r3, #2
 800c352:	e7c7      	b.n	800c2e4 <_printf_common+0x58>
 800c354:	2301      	movs	r3, #1
 800c356:	4622      	mov	r2, r4
 800c358:	4649      	mov	r1, r9
 800c35a:	4638      	mov	r0, r7
 800c35c:	47c0      	blx	r8
 800c35e:	3001      	adds	r0, #1
 800c360:	d0e6      	beq.n	800c330 <_printf_common+0xa4>
 800c362:	3601      	adds	r6, #1
 800c364:	e7d9      	b.n	800c31a <_printf_common+0x8e>
	...

0800c368 <_printf_i>:
 800c368:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c36c:	460c      	mov	r4, r1
 800c36e:	4691      	mov	r9, r2
 800c370:	7e27      	ldrb	r7, [r4, #24]
 800c372:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c374:	2f78      	cmp	r7, #120	; 0x78
 800c376:	4680      	mov	r8, r0
 800c378:	469a      	mov	sl, r3
 800c37a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c37e:	d807      	bhi.n	800c390 <_printf_i+0x28>
 800c380:	2f62      	cmp	r7, #98	; 0x62
 800c382:	d80a      	bhi.n	800c39a <_printf_i+0x32>
 800c384:	2f00      	cmp	r7, #0
 800c386:	f000 80d8 	beq.w	800c53a <_printf_i+0x1d2>
 800c38a:	2f58      	cmp	r7, #88	; 0x58
 800c38c:	f000 80a3 	beq.w	800c4d6 <_printf_i+0x16e>
 800c390:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c394:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c398:	e03a      	b.n	800c410 <_printf_i+0xa8>
 800c39a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c39e:	2b15      	cmp	r3, #21
 800c3a0:	d8f6      	bhi.n	800c390 <_printf_i+0x28>
 800c3a2:	a001      	add	r0, pc, #4	; (adr r0, 800c3a8 <_printf_i+0x40>)
 800c3a4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800c3a8:	0800c401 	.word	0x0800c401
 800c3ac:	0800c415 	.word	0x0800c415
 800c3b0:	0800c391 	.word	0x0800c391
 800c3b4:	0800c391 	.word	0x0800c391
 800c3b8:	0800c391 	.word	0x0800c391
 800c3bc:	0800c391 	.word	0x0800c391
 800c3c0:	0800c415 	.word	0x0800c415
 800c3c4:	0800c391 	.word	0x0800c391
 800c3c8:	0800c391 	.word	0x0800c391
 800c3cc:	0800c391 	.word	0x0800c391
 800c3d0:	0800c391 	.word	0x0800c391
 800c3d4:	0800c521 	.word	0x0800c521
 800c3d8:	0800c445 	.word	0x0800c445
 800c3dc:	0800c503 	.word	0x0800c503
 800c3e0:	0800c391 	.word	0x0800c391
 800c3e4:	0800c391 	.word	0x0800c391
 800c3e8:	0800c543 	.word	0x0800c543
 800c3ec:	0800c391 	.word	0x0800c391
 800c3f0:	0800c445 	.word	0x0800c445
 800c3f4:	0800c391 	.word	0x0800c391
 800c3f8:	0800c391 	.word	0x0800c391
 800c3fc:	0800c50b 	.word	0x0800c50b
 800c400:	680b      	ldr	r3, [r1, #0]
 800c402:	1d1a      	adds	r2, r3, #4
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	600a      	str	r2, [r1, #0]
 800c408:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c40c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c410:	2301      	movs	r3, #1
 800c412:	e0a3      	b.n	800c55c <_printf_i+0x1f4>
 800c414:	6825      	ldr	r5, [r4, #0]
 800c416:	6808      	ldr	r0, [r1, #0]
 800c418:	062e      	lsls	r6, r5, #24
 800c41a:	f100 0304 	add.w	r3, r0, #4
 800c41e:	d50a      	bpl.n	800c436 <_printf_i+0xce>
 800c420:	6805      	ldr	r5, [r0, #0]
 800c422:	600b      	str	r3, [r1, #0]
 800c424:	2d00      	cmp	r5, #0
 800c426:	da03      	bge.n	800c430 <_printf_i+0xc8>
 800c428:	232d      	movs	r3, #45	; 0x2d
 800c42a:	426d      	negs	r5, r5
 800c42c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c430:	485e      	ldr	r0, [pc, #376]	; (800c5ac <_printf_i+0x244>)
 800c432:	230a      	movs	r3, #10
 800c434:	e019      	b.n	800c46a <_printf_i+0x102>
 800c436:	f015 0f40 	tst.w	r5, #64	; 0x40
 800c43a:	6805      	ldr	r5, [r0, #0]
 800c43c:	600b      	str	r3, [r1, #0]
 800c43e:	bf18      	it	ne
 800c440:	b22d      	sxthne	r5, r5
 800c442:	e7ef      	b.n	800c424 <_printf_i+0xbc>
 800c444:	680b      	ldr	r3, [r1, #0]
 800c446:	6825      	ldr	r5, [r4, #0]
 800c448:	1d18      	adds	r0, r3, #4
 800c44a:	6008      	str	r0, [r1, #0]
 800c44c:	0628      	lsls	r0, r5, #24
 800c44e:	d501      	bpl.n	800c454 <_printf_i+0xec>
 800c450:	681d      	ldr	r5, [r3, #0]
 800c452:	e002      	b.n	800c45a <_printf_i+0xf2>
 800c454:	0669      	lsls	r1, r5, #25
 800c456:	d5fb      	bpl.n	800c450 <_printf_i+0xe8>
 800c458:	881d      	ldrh	r5, [r3, #0]
 800c45a:	4854      	ldr	r0, [pc, #336]	; (800c5ac <_printf_i+0x244>)
 800c45c:	2f6f      	cmp	r7, #111	; 0x6f
 800c45e:	bf0c      	ite	eq
 800c460:	2308      	moveq	r3, #8
 800c462:	230a      	movne	r3, #10
 800c464:	2100      	movs	r1, #0
 800c466:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c46a:	6866      	ldr	r6, [r4, #4]
 800c46c:	60a6      	str	r6, [r4, #8]
 800c46e:	2e00      	cmp	r6, #0
 800c470:	bfa2      	ittt	ge
 800c472:	6821      	ldrge	r1, [r4, #0]
 800c474:	f021 0104 	bicge.w	r1, r1, #4
 800c478:	6021      	strge	r1, [r4, #0]
 800c47a:	b90d      	cbnz	r5, 800c480 <_printf_i+0x118>
 800c47c:	2e00      	cmp	r6, #0
 800c47e:	d04d      	beq.n	800c51c <_printf_i+0x1b4>
 800c480:	4616      	mov	r6, r2
 800c482:	fbb5 f1f3 	udiv	r1, r5, r3
 800c486:	fb03 5711 	mls	r7, r3, r1, r5
 800c48a:	5dc7      	ldrb	r7, [r0, r7]
 800c48c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c490:	462f      	mov	r7, r5
 800c492:	42bb      	cmp	r3, r7
 800c494:	460d      	mov	r5, r1
 800c496:	d9f4      	bls.n	800c482 <_printf_i+0x11a>
 800c498:	2b08      	cmp	r3, #8
 800c49a:	d10b      	bne.n	800c4b4 <_printf_i+0x14c>
 800c49c:	6823      	ldr	r3, [r4, #0]
 800c49e:	07df      	lsls	r7, r3, #31
 800c4a0:	d508      	bpl.n	800c4b4 <_printf_i+0x14c>
 800c4a2:	6923      	ldr	r3, [r4, #16]
 800c4a4:	6861      	ldr	r1, [r4, #4]
 800c4a6:	4299      	cmp	r1, r3
 800c4a8:	bfde      	ittt	le
 800c4aa:	2330      	movle	r3, #48	; 0x30
 800c4ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c4b0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c4b4:	1b92      	subs	r2, r2, r6
 800c4b6:	6122      	str	r2, [r4, #16]
 800c4b8:	f8cd a000 	str.w	sl, [sp]
 800c4bc:	464b      	mov	r3, r9
 800c4be:	aa03      	add	r2, sp, #12
 800c4c0:	4621      	mov	r1, r4
 800c4c2:	4640      	mov	r0, r8
 800c4c4:	f7ff fee2 	bl	800c28c <_printf_common>
 800c4c8:	3001      	adds	r0, #1
 800c4ca:	d14c      	bne.n	800c566 <_printf_i+0x1fe>
 800c4cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c4d0:	b004      	add	sp, #16
 800c4d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4d6:	4835      	ldr	r0, [pc, #212]	; (800c5ac <_printf_i+0x244>)
 800c4d8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c4dc:	6823      	ldr	r3, [r4, #0]
 800c4de:	680e      	ldr	r6, [r1, #0]
 800c4e0:	061f      	lsls	r7, r3, #24
 800c4e2:	f856 5b04 	ldr.w	r5, [r6], #4
 800c4e6:	600e      	str	r6, [r1, #0]
 800c4e8:	d514      	bpl.n	800c514 <_printf_i+0x1ac>
 800c4ea:	07d9      	lsls	r1, r3, #31
 800c4ec:	bf44      	itt	mi
 800c4ee:	f043 0320 	orrmi.w	r3, r3, #32
 800c4f2:	6023      	strmi	r3, [r4, #0]
 800c4f4:	b91d      	cbnz	r5, 800c4fe <_printf_i+0x196>
 800c4f6:	6823      	ldr	r3, [r4, #0]
 800c4f8:	f023 0320 	bic.w	r3, r3, #32
 800c4fc:	6023      	str	r3, [r4, #0]
 800c4fe:	2310      	movs	r3, #16
 800c500:	e7b0      	b.n	800c464 <_printf_i+0xfc>
 800c502:	6823      	ldr	r3, [r4, #0]
 800c504:	f043 0320 	orr.w	r3, r3, #32
 800c508:	6023      	str	r3, [r4, #0]
 800c50a:	2378      	movs	r3, #120	; 0x78
 800c50c:	4828      	ldr	r0, [pc, #160]	; (800c5b0 <_printf_i+0x248>)
 800c50e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c512:	e7e3      	b.n	800c4dc <_printf_i+0x174>
 800c514:	065e      	lsls	r6, r3, #25
 800c516:	bf48      	it	mi
 800c518:	b2ad      	uxthmi	r5, r5
 800c51a:	e7e6      	b.n	800c4ea <_printf_i+0x182>
 800c51c:	4616      	mov	r6, r2
 800c51e:	e7bb      	b.n	800c498 <_printf_i+0x130>
 800c520:	680b      	ldr	r3, [r1, #0]
 800c522:	6826      	ldr	r6, [r4, #0]
 800c524:	6960      	ldr	r0, [r4, #20]
 800c526:	1d1d      	adds	r5, r3, #4
 800c528:	600d      	str	r5, [r1, #0]
 800c52a:	0635      	lsls	r5, r6, #24
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	d501      	bpl.n	800c534 <_printf_i+0x1cc>
 800c530:	6018      	str	r0, [r3, #0]
 800c532:	e002      	b.n	800c53a <_printf_i+0x1d2>
 800c534:	0671      	lsls	r1, r6, #25
 800c536:	d5fb      	bpl.n	800c530 <_printf_i+0x1c8>
 800c538:	8018      	strh	r0, [r3, #0]
 800c53a:	2300      	movs	r3, #0
 800c53c:	6123      	str	r3, [r4, #16]
 800c53e:	4616      	mov	r6, r2
 800c540:	e7ba      	b.n	800c4b8 <_printf_i+0x150>
 800c542:	680b      	ldr	r3, [r1, #0]
 800c544:	1d1a      	adds	r2, r3, #4
 800c546:	600a      	str	r2, [r1, #0]
 800c548:	681e      	ldr	r6, [r3, #0]
 800c54a:	6862      	ldr	r2, [r4, #4]
 800c54c:	2100      	movs	r1, #0
 800c54e:	4630      	mov	r0, r6
 800c550:	f7f3 fe3e 	bl	80001d0 <memchr>
 800c554:	b108      	cbz	r0, 800c55a <_printf_i+0x1f2>
 800c556:	1b80      	subs	r0, r0, r6
 800c558:	6060      	str	r0, [r4, #4]
 800c55a:	6863      	ldr	r3, [r4, #4]
 800c55c:	6123      	str	r3, [r4, #16]
 800c55e:	2300      	movs	r3, #0
 800c560:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c564:	e7a8      	b.n	800c4b8 <_printf_i+0x150>
 800c566:	6923      	ldr	r3, [r4, #16]
 800c568:	4632      	mov	r2, r6
 800c56a:	4649      	mov	r1, r9
 800c56c:	4640      	mov	r0, r8
 800c56e:	47d0      	blx	sl
 800c570:	3001      	adds	r0, #1
 800c572:	d0ab      	beq.n	800c4cc <_printf_i+0x164>
 800c574:	6823      	ldr	r3, [r4, #0]
 800c576:	079b      	lsls	r3, r3, #30
 800c578:	d413      	bmi.n	800c5a2 <_printf_i+0x23a>
 800c57a:	68e0      	ldr	r0, [r4, #12]
 800c57c:	9b03      	ldr	r3, [sp, #12]
 800c57e:	4298      	cmp	r0, r3
 800c580:	bfb8      	it	lt
 800c582:	4618      	movlt	r0, r3
 800c584:	e7a4      	b.n	800c4d0 <_printf_i+0x168>
 800c586:	2301      	movs	r3, #1
 800c588:	4632      	mov	r2, r6
 800c58a:	4649      	mov	r1, r9
 800c58c:	4640      	mov	r0, r8
 800c58e:	47d0      	blx	sl
 800c590:	3001      	adds	r0, #1
 800c592:	d09b      	beq.n	800c4cc <_printf_i+0x164>
 800c594:	3501      	adds	r5, #1
 800c596:	68e3      	ldr	r3, [r4, #12]
 800c598:	9903      	ldr	r1, [sp, #12]
 800c59a:	1a5b      	subs	r3, r3, r1
 800c59c:	42ab      	cmp	r3, r5
 800c59e:	dcf2      	bgt.n	800c586 <_printf_i+0x21e>
 800c5a0:	e7eb      	b.n	800c57a <_printf_i+0x212>
 800c5a2:	2500      	movs	r5, #0
 800c5a4:	f104 0619 	add.w	r6, r4, #25
 800c5a8:	e7f5      	b.n	800c596 <_printf_i+0x22e>
 800c5aa:	bf00      	nop
 800c5ac:	0801041b 	.word	0x0801041b
 800c5b0:	0801042c 	.word	0x0801042c

0800c5b4 <__swbuf_r>:
 800c5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5b6:	460e      	mov	r6, r1
 800c5b8:	4614      	mov	r4, r2
 800c5ba:	4605      	mov	r5, r0
 800c5bc:	b118      	cbz	r0, 800c5c6 <__swbuf_r+0x12>
 800c5be:	6983      	ldr	r3, [r0, #24]
 800c5c0:	b90b      	cbnz	r3, 800c5c6 <__swbuf_r+0x12>
 800c5c2:	f000 f9d9 	bl	800c978 <__sinit>
 800c5c6:	4b21      	ldr	r3, [pc, #132]	; (800c64c <__swbuf_r+0x98>)
 800c5c8:	429c      	cmp	r4, r3
 800c5ca:	d12b      	bne.n	800c624 <__swbuf_r+0x70>
 800c5cc:	686c      	ldr	r4, [r5, #4]
 800c5ce:	69a3      	ldr	r3, [r4, #24]
 800c5d0:	60a3      	str	r3, [r4, #8]
 800c5d2:	89a3      	ldrh	r3, [r4, #12]
 800c5d4:	071a      	lsls	r2, r3, #28
 800c5d6:	d52f      	bpl.n	800c638 <__swbuf_r+0x84>
 800c5d8:	6923      	ldr	r3, [r4, #16]
 800c5da:	b36b      	cbz	r3, 800c638 <__swbuf_r+0x84>
 800c5dc:	6923      	ldr	r3, [r4, #16]
 800c5de:	6820      	ldr	r0, [r4, #0]
 800c5e0:	1ac0      	subs	r0, r0, r3
 800c5e2:	6963      	ldr	r3, [r4, #20]
 800c5e4:	b2f6      	uxtb	r6, r6
 800c5e6:	4283      	cmp	r3, r0
 800c5e8:	4637      	mov	r7, r6
 800c5ea:	dc04      	bgt.n	800c5f6 <__swbuf_r+0x42>
 800c5ec:	4621      	mov	r1, r4
 800c5ee:	4628      	mov	r0, r5
 800c5f0:	f000 f92e 	bl	800c850 <_fflush_r>
 800c5f4:	bb30      	cbnz	r0, 800c644 <__swbuf_r+0x90>
 800c5f6:	68a3      	ldr	r3, [r4, #8]
 800c5f8:	3b01      	subs	r3, #1
 800c5fa:	60a3      	str	r3, [r4, #8]
 800c5fc:	6823      	ldr	r3, [r4, #0]
 800c5fe:	1c5a      	adds	r2, r3, #1
 800c600:	6022      	str	r2, [r4, #0]
 800c602:	701e      	strb	r6, [r3, #0]
 800c604:	6963      	ldr	r3, [r4, #20]
 800c606:	3001      	adds	r0, #1
 800c608:	4283      	cmp	r3, r0
 800c60a:	d004      	beq.n	800c616 <__swbuf_r+0x62>
 800c60c:	89a3      	ldrh	r3, [r4, #12]
 800c60e:	07db      	lsls	r3, r3, #31
 800c610:	d506      	bpl.n	800c620 <__swbuf_r+0x6c>
 800c612:	2e0a      	cmp	r6, #10
 800c614:	d104      	bne.n	800c620 <__swbuf_r+0x6c>
 800c616:	4621      	mov	r1, r4
 800c618:	4628      	mov	r0, r5
 800c61a:	f000 f919 	bl	800c850 <_fflush_r>
 800c61e:	b988      	cbnz	r0, 800c644 <__swbuf_r+0x90>
 800c620:	4638      	mov	r0, r7
 800c622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c624:	4b0a      	ldr	r3, [pc, #40]	; (800c650 <__swbuf_r+0x9c>)
 800c626:	429c      	cmp	r4, r3
 800c628:	d101      	bne.n	800c62e <__swbuf_r+0x7a>
 800c62a:	68ac      	ldr	r4, [r5, #8]
 800c62c:	e7cf      	b.n	800c5ce <__swbuf_r+0x1a>
 800c62e:	4b09      	ldr	r3, [pc, #36]	; (800c654 <__swbuf_r+0xa0>)
 800c630:	429c      	cmp	r4, r3
 800c632:	bf08      	it	eq
 800c634:	68ec      	ldreq	r4, [r5, #12]
 800c636:	e7ca      	b.n	800c5ce <__swbuf_r+0x1a>
 800c638:	4621      	mov	r1, r4
 800c63a:	4628      	mov	r0, r5
 800c63c:	f000 f80c 	bl	800c658 <__swsetup_r>
 800c640:	2800      	cmp	r0, #0
 800c642:	d0cb      	beq.n	800c5dc <__swbuf_r+0x28>
 800c644:	f04f 37ff 	mov.w	r7, #4294967295
 800c648:	e7ea      	b.n	800c620 <__swbuf_r+0x6c>
 800c64a:	bf00      	nop
 800c64c:	08010460 	.word	0x08010460
 800c650:	08010480 	.word	0x08010480
 800c654:	08010440 	.word	0x08010440

0800c658 <__swsetup_r>:
 800c658:	4b32      	ldr	r3, [pc, #200]	; (800c724 <__swsetup_r+0xcc>)
 800c65a:	b570      	push	{r4, r5, r6, lr}
 800c65c:	681d      	ldr	r5, [r3, #0]
 800c65e:	4606      	mov	r6, r0
 800c660:	460c      	mov	r4, r1
 800c662:	b125      	cbz	r5, 800c66e <__swsetup_r+0x16>
 800c664:	69ab      	ldr	r3, [r5, #24]
 800c666:	b913      	cbnz	r3, 800c66e <__swsetup_r+0x16>
 800c668:	4628      	mov	r0, r5
 800c66a:	f000 f985 	bl	800c978 <__sinit>
 800c66e:	4b2e      	ldr	r3, [pc, #184]	; (800c728 <__swsetup_r+0xd0>)
 800c670:	429c      	cmp	r4, r3
 800c672:	d10f      	bne.n	800c694 <__swsetup_r+0x3c>
 800c674:	686c      	ldr	r4, [r5, #4]
 800c676:	89a3      	ldrh	r3, [r4, #12]
 800c678:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c67c:	0719      	lsls	r1, r3, #28
 800c67e:	d42c      	bmi.n	800c6da <__swsetup_r+0x82>
 800c680:	06dd      	lsls	r5, r3, #27
 800c682:	d411      	bmi.n	800c6a8 <__swsetup_r+0x50>
 800c684:	2309      	movs	r3, #9
 800c686:	6033      	str	r3, [r6, #0]
 800c688:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c68c:	81a3      	strh	r3, [r4, #12]
 800c68e:	f04f 30ff 	mov.w	r0, #4294967295
 800c692:	e03e      	b.n	800c712 <__swsetup_r+0xba>
 800c694:	4b25      	ldr	r3, [pc, #148]	; (800c72c <__swsetup_r+0xd4>)
 800c696:	429c      	cmp	r4, r3
 800c698:	d101      	bne.n	800c69e <__swsetup_r+0x46>
 800c69a:	68ac      	ldr	r4, [r5, #8]
 800c69c:	e7eb      	b.n	800c676 <__swsetup_r+0x1e>
 800c69e:	4b24      	ldr	r3, [pc, #144]	; (800c730 <__swsetup_r+0xd8>)
 800c6a0:	429c      	cmp	r4, r3
 800c6a2:	bf08      	it	eq
 800c6a4:	68ec      	ldreq	r4, [r5, #12]
 800c6a6:	e7e6      	b.n	800c676 <__swsetup_r+0x1e>
 800c6a8:	0758      	lsls	r0, r3, #29
 800c6aa:	d512      	bpl.n	800c6d2 <__swsetup_r+0x7a>
 800c6ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c6ae:	b141      	cbz	r1, 800c6c2 <__swsetup_r+0x6a>
 800c6b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c6b4:	4299      	cmp	r1, r3
 800c6b6:	d002      	beq.n	800c6be <__swsetup_r+0x66>
 800c6b8:	4630      	mov	r0, r6
 800c6ba:	f7ff f9db 	bl	800ba74 <_free_r>
 800c6be:	2300      	movs	r3, #0
 800c6c0:	6363      	str	r3, [r4, #52]	; 0x34
 800c6c2:	89a3      	ldrh	r3, [r4, #12]
 800c6c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c6c8:	81a3      	strh	r3, [r4, #12]
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	6063      	str	r3, [r4, #4]
 800c6ce:	6923      	ldr	r3, [r4, #16]
 800c6d0:	6023      	str	r3, [r4, #0]
 800c6d2:	89a3      	ldrh	r3, [r4, #12]
 800c6d4:	f043 0308 	orr.w	r3, r3, #8
 800c6d8:	81a3      	strh	r3, [r4, #12]
 800c6da:	6923      	ldr	r3, [r4, #16]
 800c6dc:	b94b      	cbnz	r3, 800c6f2 <__swsetup_r+0x9a>
 800c6de:	89a3      	ldrh	r3, [r4, #12]
 800c6e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c6e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c6e8:	d003      	beq.n	800c6f2 <__swsetup_r+0x9a>
 800c6ea:	4621      	mov	r1, r4
 800c6ec:	4630      	mov	r0, r6
 800c6ee:	f000 fa07 	bl	800cb00 <__smakebuf_r>
 800c6f2:	89a0      	ldrh	r0, [r4, #12]
 800c6f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c6f8:	f010 0301 	ands.w	r3, r0, #1
 800c6fc:	d00a      	beq.n	800c714 <__swsetup_r+0xbc>
 800c6fe:	2300      	movs	r3, #0
 800c700:	60a3      	str	r3, [r4, #8]
 800c702:	6963      	ldr	r3, [r4, #20]
 800c704:	425b      	negs	r3, r3
 800c706:	61a3      	str	r3, [r4, #24]
 800c708:	6923      	ldr	r3, [r4, #16]
 800c70a:	b943      	cbnz	r3, 800c71e <__swsetup_r+0xc6>
 800c70c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c710:	d1ba      	bne.n	800c688 <__swsetup_r+0x30>
 800c712:	bd70      	pop	{r4, r5, r6, pc}
 800c714:	0781      	lsls	r1, r0, #30
 800c716:	bf58      	it	pl
 800c718:	6963      	ldrpl	r3, [r4, #20]
 800c71a:	60a3      	str	r3, [r4, #8]
 800c71c:	e7f4      	b.n	800c708 <__swsetup_r+0xb0>
 800c71e:	2000      	movs	r0, #0
 800c720:	e7f7      	b.n	800c712 <__swsetup_r+0xba>
 800c722:	bf00      	nop
 800c724:	2000007c 	.word	0x2000007c
 800c728:	08010460 	.word	0x08010460
 800c72c:	08010480 	.word	0x08010480
 800c730:	08010440 	.word	0x08010440

0800c734 <abort>:
 800c734:	b508      	push	{r3, lr}
 800c736:	2006      	movs	r0, #6
 800c738:	f000 fa98 	bl	800cc6c <raise>
 800c73c:	2001      	movs	r0, #1
 800c73e:	f7f8 f947 	bl	80049d0 <_exit>
	...

0800c744 <__sflush_r>:
 800c744:	898a      	ldrh	r2, [r1, #12]
 800c746:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c74a:	4605      	mov	r5, r0
 800c74c:	0710      	lsls	r0, r2, #28
 800c74e:	460c      	mov	r4, r1
 800c750:	d458      	bmi.n	800c804 <__sflush_r+0xc0>
 800c752:	684b      	ldr	r3, [r1, #4]
 800c754:	2b00      	cmp	r3, #0
 800c756:	dc05      	bgt.n	800c764 <__sflush_r+0x20>
 800c758:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	dc02      	bgt.n	800c764 <__sflush_r+0x20>
 800c75e:	2000      	movs	r0, #0
 800c760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c764:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c766:	2e00      	cmp	r6, #0
 800c768:	d0f9      	beq.n	800c75e <__sflush_r+0x1a>
 800c76a:	2300      	movs	r3, #0
 800c76c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c770:	682f      	ldr	r7, [r5, #0]
 800c772:	602b      	str	r3, [r5, #0]
 800c774:	d032      	beq.n	800c7dc <__sflush_r+0x98>
 800c776:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c778:	89a3      	ldrh	r3, [r4, #12]
 800c77a:	075a      	lsls	r2, r3, #29
 800c77c:	d505      	bpl.n	800c78a <__sflush_r+0x46>
 800c77e:	6863      	ldr	r3, [r4, #4]
 800c780:	1ac0      	subs	r0, r0, r3
 800c782:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c784:	b10b      	cbz	r3, 800c78a <__sflush_r+0x46>
 800c786:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c788:	1ac0      	subs	r0, r0, r3
 800c78a:	2300      	movs	r3, #0
 800c78c:	4602      	mov	r2, r0
 800c78e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c790:	6a21      	ldr	r1, [r4, #32]
 800c792:	4628      	mov	r0, r5
 800c794:	47b0      	blx	r6
 800c796:	1c43      	adds	r3, r0, #1
 800c798:	89a3      	ldrh	r3, [r4, #12]
 800c79a:	d106      	bne.n	800c7aa <__sflush_r+0x66>
 800c79c:	6829      	ldr	r1, [r5, #0]
 800c79e:	291d      	cmp	r1, #29
 800c7a0:	d82c      	bhi.n	800c7fc <__sflush_r+0xb8>
 800c7a2:	4a2a      	ldr	r2, [pc, #168]	; (800c84c <__sflush_r+0x108>)
 800c7a4:	40ca      	lsrs	r2, r1
 800c7a6:	07d6      	lsls	r6, r2, #31
 800c7a8:	d528      	bpl.n	800c7fc <__sflush_r+0xb8>
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	6062      	str	r2, [r4, #4]
 800c7ae:	04d9      	lsls	r1, r3, #19
 800c7b0:	6922      	ldr	r2, [r4, #16]
 800c7b2:	6022      	str	r2, [r4, #0]
 800c7b4:	d504      	bpl.n	800c7c0 <__sflush_r+0x7c>
 800c7b6:	1c42      	adds	r2, r0, #1
 800c7b8:	d101      	bne.n	800c7be <__sflush_r+0x7a>
 800c7ba:	682b      	ldr	r3, [r5, #0]
 800c7bc:	b903      	cbnz	r3, 800c7c0 <__sflush_r+0x7c>
 800c7be:	6560      	str	r0, [r4, #84]	; 0x54
 800c7c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c7c2:	602f      	str	r7, [r5, #0]
 800c7c4:	2900      	cmp	r1, #0
 800c7c6:	d0ca      	beq.n	800c75e <__sflush_r+0x1a>
 800c7c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c7cc:	4299      	cmp	r1, r3
 800c7ce:	d002      	beq.n	800c7d6 <__sflush_r+0x92>
 800c7d0:	4628      	mov	r0, r5
 800c7d2:	f7ff f94f 	bl	800ba74 <_free_r>
 800c7d6:	2000      	movs	r0, #0
 800c7d8:	6360      	str	r0, [r4, #52]	; 0x34
 800c7da:	e7c1      	b.n	800c760 <__sflush_r+0x1c>
 800c7dc:	6a21      	ldr	r1, [r4, #32]
 800c7de:	2301      	movs	r3, #1
 800c7e0:	4628      	mov	r0, r5
 800c7e2:	47b0      	blx	r6
 800c7e4:	1c41      	adds	r1, r0, #1
 800c7e6:	d1c7      	bne.n	800c778 <__sflush_r+0x34>
 800c7e8:	682b      	ldr	r3, [r5, #0]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d0c4      	beq.n	800c778 <__sflush_r+0x34>
 800c7ee:	2b1d      	cmp	r3, #29
 800c7f0:	d001      	beq.n	800c7f6 <__sflush_r+0xb2>
 800c7f2:	2b16      	cmp	r3, #22
 800c7f4:	d101      	bne.n	800c7fa <__sflush_r+0xb6>
 800c7f6:	602f      	str	r7, [r5, #0]
 800c7f8:	e7b1      	b.n	800c75e <__sflush_r+0x1a>
 800c7fa:	89a3      	ldrh	r3, [r4, #12]
 800c7fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c800:	81a3      	strh	r3, [r4, #12]
 800c802:	e7ad      	b.n	800c760 <__sflush_r+0x1c>
 800c804:	690f      	ldr	r7, [r1, #16]
 800c806:	2f00      	cmp	r7, #0
 800c808:	d0a9      	beq.n	800c75e <__sflush_r+0x1a>
 800c80a:	0793      	lsls	r3, r2, #30
 800c80c:	680e      	ldr	r6, [r1, #0]
 800c80e:	bf08      	it	eq
 800c810:	694b      	ldreq	r3, [r1, #20]
 800c812:	600f      	str	r7, [r1, #0]
 800c814:	bf18      	it	ne
 800c816:	2300      	movne	r3, #0
 800c818:	eba6 0807 	sub.w	r8, r6, r7
 800c81c:	608b      	str	r3, [r1, #8]
 800c81e:	f1b8 0f00 	cmp.w	r8, #0
 800c822:	dd9c      	ble.n	800c75e <__sflush_r+0x1a>
 800c824:	6a21      	ldr	r1, [r4, #32]
 800c826:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c828:	4643      	mov	r3, r8
 800c82a:	463a      	mov	r2, r7
 800c82c:	4628      	mov	r0, r5
 800c82e:	47b0      	blx	r6
 800c830:	2800      	cmp	r0, #0
 800c832:	dc06      	bgt.n	800c842 <__sflush_r+0xfe>
 800c834:	89a3      	ldrh	r3, [r4, #12]
 800c836:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c83a:	81a3      	strh	r3, [r4, #12]
 800c83c:	f04f 30ff 	mov.w	r0, #4294967295
 800c840:	e78e      	b.n	800c760 <__sflush_r+0x1c>
 800c842:	4407      	add	r7, r0
 800c844:	eba8 0800 	sub.w	r8, r8, r0
 800c848:	e7e9      	b.n	800c81e <__sflush_r+0xda>
 800c84a:	bf00      	nop
 800c84c:	20400001 	.word	0x20400001

0800c850 <_fflush_r>:
 800c850:	b538      	push	{r3, r4, r5, lr}
 800c852:	690b      	ldr	r3, [r1, #16]
 800c854:	4605      	mov	r5, r0
 800c856:	460c      	mov	r4, r1
 800c858:	b913      	cbnz	r3, 800c860 <_fflush_r+0x10>
 800c85a:	2500      	movs	r5, #0
 800c85c:	4628      	mov	r0, r5
 800c85e:	bd38      	pop	{r3, r4, r5, pc}
 800c860:	b118      	cbz	r0, 800c86a <_fflush_r+0x1a>
 800c862:	6983      	ldr	r3, [r0, #24]
 800c864:	b90b      	cbnz	r3, 800c86a <_fflush_r+0x1a>
 800c866:	f000 f887 	bl	800c978 <__sinit>
 800c86a:	4b14      	ldr	r3, [pc, #80]	; (800c8bc <_fflush_r+0x6c>)
 800c86c:	429c      	cmp	r4, r3
 800c86e:	d11b      	bne.n	800c8a8 <_fflush_r+0x58>
 800c870:	686c      	ldr	r4, [r5, #4]
 800c872:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d0ef      	beq.n	800c85a <_fflush_r+0xa>
 800c87a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c87c:	07d0      	lsls	r0, r2, #31
 800c87e:	d404      	bmi.n	800c88a <_fflush_r+0x3a>
 800c880:	0599      	lsls	r1, r3, #22
 800c882:	d402      	bmi.n	800c88a <_fflush_r+0x3a>
 800c884:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c886:	f000 f915 	bl	800cab4 <__retarget_lock_acquire_recursive>
 800c88a:	4628      	mov	r0, r5
 800c88c:	4621      	mov	r1, r4
 800c88e:	f7ff ff59 	bl	800c744 <__sflush_r>
 800c892:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c894:	07da      	lsls	r2, r3, #31
 800c896:	4605      	mov	r5, r0
 800c898:	d4e0      	bmi.n	800c85c <_fflush_r+0xc>
 800c89a:	89a3      	ldrh	r3, [r4, #12]
 800c89c:	059b      	lsls	r3, r3, #22
 800c89e:	d4dd      	bmi.n	800c85c <_fflush_r+0xc>
 800c8a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c8a2:	f000 f908 	bl	800cab6 <__retarget_lock_release_recursive>
 800c8a6:	e7d9      	b.n	800c85c <_fflush_r+0xc>
 800c8a8:	4b05      	ldr	r3, [pc, #20]	; (800c8c0 <_fflush_r+0x70>)
 800c8aa:	429c      	cmp	r4, r3
 800c8ac:	d101      	bne.n	800c8b2 <_fflush_r+0x62>
 800c8ae:	68ac      	ldr	r4, [r5, #8]
 800c8b0:	e7df      	b.n	800c872 <_fflush_r+0x22>
 800c8b2:	4b04      	ldr	r3, [pc, #16]	; (800c8c4 <_fflush_r+0x74>)
 800c8b4:	429c      	cmp	r4, r3
 800c8b6:	bf08      	it	eq
 800c8b8:	68ec      	ldreq	r4, [r5, #12]
 800c8ba:	e7da      	b.n	800c872 <_fflush_r+0x22>
 800c8bc:	08010460 	.word	0x08010460
 800c8c0:	08010480 	.word	0x08010480
 800c8c4:	08010440 	.word	0x08010440

0800c8c8 <std>:
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	b510      	push	{r4, lr}
 800c8cc:	4604      	mov	r4, r0
 800c8ce:	e9c0 3300 	strd	r3, r3, [r0]
 800c8d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c8d6:	6083      	str	r3, [r0, #8]
 800c8d8:	8181      	strh	r1, [r0, #12]
 800c8da:	6643      	str	r3, [r0, #100]	; 0x64
 800c8dc:	81c2      	strh	r2, [r0, #14]
 800c8de:	6183      	str	r3, [r0, #24]
 800c8e0:	4619      	mov	r1, r3
 800c8e2:	2208      	movs	r2, #8
 800c8e4:	305c      	adds	r0, #92	; 0x5c
 800c8e6:	f7ff f8bd 	bl	800ba64 <memset>
 800c8ea:	4b05      	ldr	r3, [pc, #20]	; (800c900 <std+0x38>)
 800c8ec:	6263      	str	r3, [r4, #36]	; 0x24
 800c8ee:	4b05      	ldr	r3, [pc, #20]	; (800c904 <std+0x3c>)
 800c8f0:	62a3      	str	r3, [r4, #40]	; 0x28
 800c8f2:	4b05      	ldr	r3, [pc, #20]	; (800c908 <std+0x40>)
 800c8f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c8f6:	4b05      	ldr	r3, [pc, #20]	; (800c90c <std+0x44>)
 800c8f8:	6224      	str	r4, [r4, #32]
 800c8fa:	6323      	str	r3, [r4, #48]	; 0x30
 800c8fc:	bd10      	pop	{r4, pc}
 800c8fe:	bf00      	nop
 800c900:	0800cca5 	.word	0x0800cca5
 800c904:	0800ccc7 	.word	0x0800ccc7
 800c908:	0800ccff 	.word	0x0800ccff
 800c90c:	0800cd23 	.word	0x0800cd23

0800c910 <_cleanup_r>:
 800c910:	4901      	ldr	r1, [pc, #4]	; (800c918 <_cleanup_r+0x8>)
 800c912:	f000 b8af 	b.w	800ca74 <_fwalk_reent>
 800c916:	bf00      	nop
 800c918:	0800c851 	.word	0x0800c851

0800c91c <__sfmoreglue>:
 800c91c:	b570      	push	{r4, r5, r6, lr}
 800c91e:	1e4a      	subs	r2, r1, #1
 800c920:	2568      	movs	r5, #104	; 0x68
 800c922:	4355      	muls	r5, r2
 800c924:	460e      	mov	r6, r1
 800c926:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c92a:	f7ff f8f3 	bl	800bb14 <_malloc_r>
 800c92e:	4604      	mov	r4, r0
 800c930:	b140      	cbz	r0, 800c944 <__sfmoreglue+0x28>
 800c932:	2100      	movs	r1, #0
 800c934:	e9c0 1600 	strd	r1, r6, [r0]
 800c938:	300c      	adds	r0, #12
 800c93a:	60a0      	str	r0, [r4, #8]
 800c93c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c940:	f7ff f890 	bl	800ba64 <memset>
 800c944:	4620      	mov	r0, r4
 800c946:	bd70      	pop	{r4, r5, r6, pc}

0800c948 <__sfp_lock_acquire>:
 800c948:	4801      	ldr	r0, [pc, #4]	; (800c950 <__sfp_lock_acquire+0x8>)
 800c94a:	f000 b8b3 	b.w	800cab4 <__retarget_lock_acquire_recursive>
 800c94e:	bf00      	nop
 800c950:	20000e94 	.word	0x20000e94

0800c954 <__sfp_lock_release>:
 800c954:	4801      	ldr	r0, [pc, #4]	; (800c95c <__sfp_lock_release+0x8>)
 800c956:	f000 b8ae 	b.w	800cab6 <__retarget_lock_release_recursive>
 800c95a:	bf00      	nop
 800c95c:	20000e94 	.word	0x20000e94

0800c960 <__sinit_lock_acquire>:
 800c960:	4801      	ldr	r0, [pc, #4]	; (800c968 <__sinit_lock_acquire+0x8>)
 800c962:	f000 b8a7 	b.w	800cab4 <__retarget_lock_acquire_recursive>
 800c966:	bf00      	nop
 800c968:	20000e8f 	.word	0x20000e8f

0800c96c <__sinit_lock_release>:
 800c96c:	4801      	ldr	r0, [pc, #4]	; (800c974 <__sinit_lock_release+0x8>)
 800c96e:	f000 b8a2 	b.w	800cab6 <__retarget_lock_release_recursive>
 800c972:	bf00      	nop
 800c974:	20000e8f 	.word	0x20000e8f

0800c978 <__sinit>:
 800c978:	b510      	push	{r4, lr}
 800c97a:	4604      	mov	r4, r0
 800c97c:	f7ff fff0 	bl	800c960 <__sinit_lock_acquire>
 800c980:	69a3      	ldr	r3, [r4, #24]
 800c982:	b11b      	cbz	r3, 800c98c <__sinit+0x14>
 800c984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c988:	f7ff bff0 	b.w	800c96c <__sinit_lock_release>
 800c98c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c990:	6523      	str	r3, [r4, #80]	; 0x50
 800c992:	4b13      	ldr	r3, [pc, #76]	; (800c9e0 <__sinit+0x68>)
 800c994:	4a13      	ldr	r2, [pc, #76]	; (800c9e4 <__sinit+0x6c>)
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	62a2      	str	r2, [r4, #40]	; 0x28
 800c99a:	42a3      	cmp	r3, r4
 800c99c:	bf04      	itt	eq
 800c99e:	2301      	moveq	r3, #1
 800c9a0:	61a3      	streq	r3, [r4, #24]
 800c9a2:	4620      	mov	r0, r4
 800c9a4:	f000 f820 	bl	800c9e8 <__sfp>
 800c9a8:	6060      	str	r0, [r4, #4]
 800c9aa:	4620      	mov	r0, r4
 800c9ac:	f000 f81c 	bl	800c9e8 <__sfp>
 800c9b0:	60a0      	str	r0, [r4, #8]
 800c9b2:	4620      	mov	r0, r4
 800c9b4:	f000 f818 	bl	800c9e8 <__sfp>
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	60e0      	str	r0, [r4, #12]
 800c9bc:	2104      	movs	r1, #4
 800c9be:	6860      	ldr	r0, [r4, #4]
 800c9c0:	f7ff ff82 	bl	800c8c8 <std>
 800c9c4:	68a0      	ldr	r0, [r4, #8]
 800c9c6:	2201      	movs	r2, #1
 800c9c8:	2109      	movs	r1, #9
 800c9ca:	f7ff ff7d 	bl	800c8c8 <std>
 800c9ce:	68e0      	ldr	r0, [r4, #12]
 800c9d0:	2202      	movs	r2, #2
 800c9d2:	2112      	movs	r1, #18
 800c9d4:	f7ff ff78 	bl	800c8c8 <std>
 800c9d8:	2301      	movs	r3, #1
 800c9da:	61a3      	str	r3, [r4, #24]
 800c9dc:	e7d2      	b.n	800c984 <__sinit+0xc>
 800c9de:	bf00      	nop
 800c9e0:	08010354 	.word	0x08010354
 800c9e4:	0800c911 	.word	0x0800c911

0800c9e8 <__sfp>:
 800c9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ea:	4607      	mov	r7, r0
 800c9ec:	f7ff ffac 	bl	800c948 <__sfp_lock_acquire>
 800c9f0:	4b1e      	ldr	r3, [pc, #120]	; (800ca6c <__sfp+0x84>)
 800c9f2:	681e      	ldr	r6, [r3, #0]
 800c9f4:	69b3      	ldr	r3, [r6, #24]
 800c9f6:	b913      	cbnz	r3, 800c9fe <__sfp+0x16>
 800c9f8:	4630      	mov	r0, r6
 800c9fa:	f7ff ffbd 	bl	800c978 <__sinit>
 800c9fe:	3648      	adds	r6, #72	; 0x48
 800ca00:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ca04:	3b01      	subs	r3, #1
 800ca06:	d503      	bpl.n	800ca10 <__sfp+0x28>
 800ca08:	6833      	ldr	r3, [r6, #0]
 800ca0a:	b30b      	cbz	r3, 800ca50 <__sfp+0x68>
 800ca0c:	6836      	ldr	r6, [r6, #0]
 800ca0e:	e7f7      	b.n	800ca00 <__sfp+0x18>
 800ca10:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ca14:	b9d5      	cbnz	r5, 800ca4c <__sfp+0x64>
 800ca16:	4b16      	ldr	r3, [pc, #88]	; (800ca70 <__sfp+0x88>)
 800ca18:	60e3      	str	r3, [r4, #12]
 800ca1a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ca1e:	6665      	str	r5, [r4, #100]	; 0x64
 800ca20:	f000 f847 	bl	800cab2 <__retarget_lock_init_recursive>
 800ca24:	f7ff ff96 	bl	800c954 <__sfp_lock_release>
 800ca28:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ca2c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ca30:	6025      	str	r5, [r4, #0]
 800ca32:	61a5      	str	r5, [r4, #24]
 800ca34:	2208      	movs	r2, #8
 800ca36:	4629      	mov	r1, r5
 800ca38:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ca3c:	f7ff f812 	bl	800ba64 <memset>
 800ca40:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ca44:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ca48:	4620      	mov	r0, r4
 800ca4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca4c:	3468      	adds	r4, #104	; 0x68
 800ca4e:	e7d9      	b.n	800ca04 <__sfp+0x1c>
 800ca50:	2104      	movs	r1, #4
 800ca52:	4638      	mov	r0, r7
 800ca54:	f7ff ff62 	bl	800c91c <__sfmoreglue>
 800ca58:	4604      	mov	r4, r0
 800ca5a:	6030      	str	r0, [r6, #0]
 800ca5c:	2800      	cmp	r0, #0
 800ca5e:	d1d5      	bne.n	800ca0c <__sfp+0x24>
 800ca60:	f7ff ff78 	bl	800c954 <__sfp_lock_release>
 800ca64:	230c      	movs	r3, #12
 800ca66:	603b      	str	r3, [r7, #0]
 800ca68:	e7ee      	b.n	800ca48 <__sfp+0x60>
 800ca6a:	bf00      	nop
 800ca6c:	08010354 	.word	0x08010354
 800ca70:	ffff0001 	.word	0xffff0001

0800ca74 <_fwalk_reent>:
 800ca74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca78:	4606      	mov	r6, r0
 800ca7a:	4688      	mov	r8, r1
 800ca7c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ca80:	2700      	movs	r7, #0
 800ca82:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ca86:	f1b9 0901 	subs.w	r9, r9, #1
 800ca8a:	d505      	bpl.n	800ca98 <_fwalk_reent+0x24>
 800ca8c:	6824      	ldr	r4, [r4, #0]
 800ca8e:	2c00      	cmp	r4, #0
 800ca90:	d1f7      	bne.n	800ca82 <_fwalk_reent+0xe>
 800ca92:	4638      	mov	r0, r7
 800ca94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca98:	89ab      	ldrh	r3, [r5, #12]
 800ca9a:	2b01      	cmp	r3, #1
 800ca9c:	d907      	bls.n	800caae <_fwalk_reent+0x3a>
 800ca9e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800caa2:	3301      	adds	r3, #1
 800caa4:	d003      	beq.n	800caae <_fwalk_reent+0x3a>
 800caa6:	4629      	mov	r1, r5
 800caa8:	4630      	mov	r0, r6
 800caaa:	47c0      	blx	r8
 800caac:	4307      	orrs	r7, r0
 800caae:	3568      	adds	r5, #104	; 0x68
 800cab0:	e7e9      	b.n	800ca86 <_fwalk_reent+0x12>

0800cab2 <__retarget_lock_init_recursive>:
 800cab2:	4770      	bx	lr

0800cab4 <__retarget_lock_acquire_recursive>:
 800cab4:	4770      	bx	lr

0800cab6 <__retarget_lock_release_recursive>:
 800cab6:	4770      	bx	lr

0800cab8 <__swhatbuf_r>:
 800cab8:	b570      	push	{r4, r5, r6, lr}
 800caba:	460e      	mov	r6, r1
 800cabc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cac0:	2900      	cmp	r1, #0
 800cac2:	b096      	sub	sp, #88	; 0x58
 800cac4:	4614      	mov	r4, r2
 800cac6:	461d      	mov	r5, r3
 800cac8:	da07      	bge.n	800cada <__swhatbuf_r+0x22>
 800caca:	2300      	movs	r3, #0
 800cacc:	602b      	str	r3, [r5, #0]
 800cace:	89b3      	ldrh	r3, [r6, #12]
 800cad0:	061a      	lsls	r2, r3, #24
 800cad2:	d410      	bmi.n	800caf6 <__swhatbuf_r+0x3e>
 800cad4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cad8:	e00e      	b.n	800caf8 <__swhatbuf_r+0x40>
 800cada:	466a      	mov	r2, sp
 800cadc:	f000 f948 	bl	800cd70 <_fstat_r>
 800cae0:	2800      	cmp	r0, #0
 800cae2:	dbf2      	blt.n	800caca <__swhatbuf_r+0x12>
 800cae4:	9a01      	ldr	r2, [sp, #4]
 800cae6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800caea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800caee:	425a      	negs	r2, r3
 800caf0:	415a      	adcs	r2, r3
 800caf2:	602a      	str	r2, [r5, #0]
 800caf4:	e7ee      	b.n	800cad4 <__swhatbuf_r+0x1c>
 800caf6:	2340      	movs	r3, #64	; 0x40
 800caf8:	2000      	movs	r0, #0
 800cafa:	6023      	str	r3, [r4, #0]
 800cafc:	b016      	add	sp, #88	; 0x58
 800cafe:	bd70      	pop	{r4, r5, r6, pc}

0800cb00 <__smakebuf_r>:
 800cb00:	898b      	ldrh	r3, [r1, #12]
 800cb02:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cb04:	079d      	lsls	r5, r3, #30
 800cb06:	4606      	mov	r6, r0
 800cb08:	460c      	mov	r4, r1
 800cb0a:	d507      	bpl.n	800cb1c <__smakebuf_r+0x1c>
 800cb0c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cb10:	6023      	str	r3, [r4, #0]
 800cb12:	6123      	str	r3, [r4, #16]
 800cb14:	2301      	movs	r3, #1
 800cb16:	6163      	str	r3, [r4, #20]
 800cb18:	b002      	add	sp, #8
 800cb1a:	bd70      	pop	{r4, r5, r6, pc}
 800cb1c:	ab01      	add	r3, sp, #4
 800cb1e:	466a      	mov	r2, sp
 800cb20:	f7ff ffca 	bl	800cab8 <__swhatbuf_r>
 800cb24:	9900      	ldr	r1, [sp, #0]
 800cb26:	4605      	mov	r5, r0
 800cb28:	4630      	mov	r0, r6
 800cb2a:	f7fe fff3 	bl	800bb14 <_malloc_r>
 800cb2e:	b948      	cbnz	r0, 800cb44 <__smakebuf_r+0x44>
 800cb30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb34:	059a      	lsls	r2, r3, #22
 800cb36:	d4ef      	bmi.n	800cb18 <__smakebuf_r+0x18>
 800cb38:	f023 0303 	bic.w	r3, r3, #3
 800cb3c:	f043 0302 	orr.w	r3, r3, #2
 800cb40:	81a3      	strh	r3, [r4, #12]
 800cb42:	e7e3      	b.n	800cb0c <__smakebuf_r+0xc>
 800cb44:	4b0d      	ldr	r3, [pc, #52]	; (800cb7c <__smakebuf_r+0x7c>)
 800cb46:	62b3      	str	r3, [r6, #40]	; 0x28
 800cb48:	89a3      	ldrh	r3, [r4, #12]
 800cb4a:	6020      	str	r0, [r4, #0]
 800cb4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb50:	81a3      	strh	r3, [r4, #12]
 800cb52:	9b00      	ldr	r3, [sp, #0]
 800cb54:	6163      	str	r3, [r4, #20]
 800cb56:	9b01      	ldr	r3, [sp, #4]
 800cb58:	6120      	str	r0, [r4, #16]
 800cb5a:	b15b      	cbz	r3, 800cb74 <__smakebuf_r+0x74>
 800cb5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cb60:	4630      	mov	r0, r6
 800cb62:	f000 f917 	bl	800cd94 <_isatty_r>
 800cb66:	b128      	cbz	r0, 800cb74 <__smakebuf_r+0x74>
 800cb68:	89a3      	ldrh	r3, [r4, #12]
 800cb6a:	f023 0303 	bic.w	r3, r3, #3
 800cb6e:	f043 0301 	orr.w	r3, r3, #1
 800cb72:	81a3      	strh	r3, [r4, #12]
 800cb74:	89a0      	ldrh	r0, [r4, #12]
 800cb76:	4305      	orrs	r5, r0
 800cb78:	81a5      	strh	r5, [r4, #12]
 800cb7a:	e7cd      	b.n	800cb18 <__smakebuf_r+0x18>
 800cb7c:	0800c911 	.word	0x0800c911

0800cb80 <memcpy>:
 800cb80:	440a      	add	r2, r1
 800cb82:	4291      	cmp	r1, r2
 800cb84:	f100 33ff 	add.w	r3, r0, #4294967295
 800cb88:	d100      	bne.n	800cb8c <memcpy+0xc>
 800cb8a:	4770      	bx	lr
 800cb8c:	b510      	push	{r4, lr}
 800cb8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb92:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb96:	4291      	cmp	r1, r2
 800cb98:	d1f9      	bne.n	800cb8e <memcpy+0xe>
 800cb9a:	bd10      	pop	{r4, pc}

0800cb9c <memmove>:
 800cb9c:	4288      	cmp	r0, r1
 800cb9e:	b510      	push	{r4, lr}
 800cba0:	eb01 0402 	add.w	r4, r1, r2
 800cba4:	d902      	bls.n	800cbac <memmove+0x10>
 800cba6:	4284      	cmp	r4, r0
 800cba8:	4623      	mov	r3, r4
 800cbaa:	d807      	bhi.n	800cbbc <memmove+0x20>
 800cbac:	1e43      	subs	r3, r0, #1
 800cbae:	42a1      	cmp	r1, r4
 800cbb0:	d008      	beq.n	800cbc4 <memmove+0x28>
 800cbb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cbb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cbba:	e7f8      	b.n	800cbae <memmove+0x12>
 800cbbc:	4402      	add	r2, r0
 800cbbe:	4601      	mov	r1, r0
 800cbc0:	428a      	cmp	r2, r1
 800cbc2:	d100      	bne.n	800cbc6 <memmove+0x2a>
 800cbc4:	bd10      	pop	{r4, pc}
 800cbc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cbca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cbce:	e7f7      	b.n	800cbc0 <memmove+0x24>

0800cbd0 <_realloc_r>:
 800cbd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbd2:	4607      	mov	r7, r0
 800cbd4:	4614      	mov	r4, r2
 800cbd6:	460e      	mov	r6, r1
 800cbd8:	b921      	cbnz	r1, 800cbe4 <_realloc_r+0x14>
 800cbda:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800cbde:	4611      	mov	r1, r2
 800cbe0:	f7fe bf98 	b.w	800bb14 <_malloc_r>
 800cbe4:	b922      	cbnz	r2, 800cbf0 <_realloc_r+0x20>
 800cbe6:	f7fe ff45 	bl	800ba74 <_free_r>
 800cbea:	4625      	mov	r5, r4
 800cbec:	4628      	mov	r0, r5
 800cbee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbf0:	f000 f8f2 	bl	800cdd8 <_malloc_usable_size_r>
 800cbf4:	42a0      	cmp	r0, r4
 800cbf6:	d20f      	bcs.n	800cc18 <_realloc_r+0x48>
 800cbf8:	4621      	mov	r1, r4
 800cbfa:	4638      	mov	r0, r7
 800cbfc:	f7fe ff8a 	bl	800bb14 <_malloc_r>
 800cc00:	4605      	mov	r5, r0
 800cc02:	2800      	cmp	r0, #0
 800cc04:	d0f2      	beq.n	800cbec <_realloc_r+0x1c>
 800cc06:	4631      	mov	r1, r6
 800cc08:	4622      	mov	r2, r4
 800cc0a:	f7ff ffb9 	bl	800cb80 <memcpy>
 800cc0e:	4631      	mov	r1, r6
 800cc10:	4638      	mov	r0, r7
 800cc12:	f7fe ff2f 	bl	800ba74 <_free_r>
 800cc16:	e7e9      	b.n	800cbec <_realloc_r+0x1c>
 800cc18:	4635      	mov	r5, r6
 800cc1a:	e7e7      	b.n	800cbec <_realloc_r+0x1c>

0800cc1c <_raise_r>:
 800cc1c:	291f      	cmp	r1, #31
 800cc1e:	b538      	push	{r3, r4, r5, lr}
 800cc20:	4604      	mov	r4, r0
 800cc22:	460d      	mov	r5, r1
 800cc24:	d904      	bls.n	800cc30 <_raise_r+0x14>
 800cc26:	2316      	movs	r3, #22
 800cc28:	6003      	str	r3, [r0, #0]
 800cc2a:	f04f 30ff 	mov.w	r0, #4294967295
 800cc2e:	bd38      	pop	{r3, r4, r5, pc}
 800cc30:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cc32:	b112      	cbz	r2, 800cc3a <_raise_r+0x1e>
 800cc34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cc38:	b94b      	cbnz	r3, 800cc4e <_raise_r+0x32>
 800cc3a:	4620      	mov	r0, r4
 800cc3c:	f000 f830 	bl	800cca0 <_getpid_r>
 800cc40:	462a      	mov	r2, r5
 800cc42:	4601      	mov	r1, r0
 800cc44:	4620      	mov	r0, r4
 800cc46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc4a:	f000 b817 	b.w	800cc7c <_kill_r>
 800cc4e:	2b01      	cmp	r3, #1
 800cc50:	d00a      	beq.n	800cc68 <_raise_r+0x4c>
 800cc52:	1c59      	adds	r1, r3, #1
 800cc54:	d103      	bne.n	800cc5e <_raise_r+0x42>
 800cc56:	2316      	movs	r3, #22
 800cc58:	6003      	str	r3, [r0, #0]
 800cc5a:	2001      	movs	r0, #1
 800cc5c:	e7e7      	b.n	800cc2e <_raise_r+0x12>
 800cc5e:	2400      	movs	r4, #0
 800cc60:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cc64:	4628      	mov	r0, r5
 800cc66:	4798      	blx	r3
 800cc68:	2000      	movs	r0, #0
 800cc6a:	e7e0      	b.n	800cc2e <_raise_r+0x12>

0800cc6c <raise>:
 800cc6c:	4b02      	ldr	r3, [pc, #8]	; (800cc78 <raise+0xc>)
 800cc6e:	4601      	mov	r1, r0
 800cc70:	6818      	ldr	r0, [r3, #0]
 800cc72:	f7ff bfd3 	b.w	800cc1c <_raise_r>
 800cc76:	bf00      	nop
 800cc78:	2000007c 	.word	0x2000007c

0800cc7c <_kill_r>:
 800cc7c:	b538      	push	{r3, r4, r5, lr}
 800cc7e:	4d07      	ldr	r5, [pc, #28]	; (800cc9c <_kill_r+0x20>)
 800cc80:	2300      	movs	r3, #0
 800cc82:	4604      	mov	r4, r0
 800cc84:	4608      	mov	r0, r1
 800cc86:	4611      	mov	r1, r2
 800cc88:	602b      	str	r3, [r5, #0]
 800cc8a:	f7f7 fe91 	bl	80049b0 <_kill>
 800cc8e:	1c43      	adds	r3, r0, #1
 800cc90:	d102      	bne.n	800cc98 <_kill_r+0x1c>
 800cc92:	682b      	ldr	r3, [r5, #0]
 800cc94:	b103      	cbz	r3, 800cc98 <_kill_r+0x1c>
 800cc96:	6023      	str	r3, [r4, #0]
 800cc98:	bd38      	pop	{r3, r4, r5, pc}
 800cc9a:	bf00      	nop
 800cc9c:	20000e88 	.word	0x20000e88

0800cca0 <_getpid_r>:
 800cca0:	f7f7 be7e 	b.w	80049a0 <_getpid>

0800cca4 <__sread>:
 800cca4:	b510      	push	{r4, lr}
 800cca6:	460c      	mov	r4, r1
 800cca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccac:	f000 f89c 	bl	800cde8 <_read_r>
 800ccb0:	2800      	cmp	r0, #0
 800ccb2:	bfab      	itete	ge
 800ccb4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ccb6:	89a3      	ldrhlt	r3, [r4, #12]
 800ccb8:	181b      	addge	r3, r3, r0
 800ccba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ccbe:	bfac      	ite	ge
 800ccc0:	6563      	strge	r3, [r4, #84]	; 0x54
 800ccc2:	81a3      	strhlt	r3, [r4, #12]
 800ccc4:	bd10      	pop	{r4, pc}

0800ccc6 <__swrite>:
 800ccc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccca:	461f      	mov	r7, r3
 800cccc:	898b      	ldrh	r3, [r1, #12]
 800ccce:	05db      	lsls	r3, r3, #23
 800ccd0:	4605      	mov	r5, r0
 800ccd2:	460c      	mov	r4, r1
 800ccd4:	4616      	mov	r6, r2
 800ccd6:	d505      	bpl.n	800cce4 <__swrite+0x1e>
 800ccd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccdc:	2302      	movs	r3, #2
 800ccde:	2200      	movs	r2, #0
 800cce0:	f000 f868 	bl	800cdb4 <_lseek_r>
 800cce4:	89a3      	ldrh	r3, [r4, #12]
 800cce6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ccea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ccee:	81a3      	strh	r3, [r4, #12]
 800ccf0:	4632      	mov	r2, r6
 800ccf2:	463b      	mov	r3, r7
 800ccf4:	4628      	mov	r0, r5
 800ccf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ccfa:	f000 b817 	b.w	800cd2c <_write_r>

0800ccfe <__sseek>:
 800ccfe:	b510      	push	{r4, lr}
 800cd00:	460c      	mov	r4, r1
 800cd02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd06:	f000 f855 	bl	800cdb4 <_lseek_r>
 800cd0a:	1c43      	adds	r3, r0, #1
 800cd0c:	89a3      	ldrh	r3, [r4, #12]
 800cd0e:	bf15      	itete	ne
 800cd10:	6560      	strne	r0, [r4, #84]	; 0x54
 800cd12:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cd16:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cd1a:	81a3      	strheq	r3, [r4, #12]
 800cd1c:	bf18      	it	ne
 800cd1e:	81a3      	strhne	r3, [r4, #12]
 800cd20:	bd10      	pop	{r4, pc}

0800cd22 <__sclose>:
 800cd22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd26:	f000 b813 	b.w	800cd50 <_close_r>
	...

0800cd2c <_write_r>:
 800cd2c:	b538      	push	{r3, r4, r5, lr}
 800cd2e:	4d07      	ldr	r5, [pc, #28]	; (800cd4c <_write_r+0x20>)
 800cd30:	4604      	mov	r4, r0
 800cd32:	4608      	mov	r0, r1
 800cd34:	4611      	mov	r1, r2
 800cd36:	2200      	movs	r2, #0
 800cd38:	602a      	str	r2, [r5, #0]
 800cd3a:	461a      	mov	r2, r3
 800cd3c:	f7f7 fe6f 	bl	8004a1e <_write>
 800cd40:	1c43      	adds	r3, r0, #1
 800cd42:	d102      	bne.n	800cd4a <_write_r+0x1e>
 800cd44:	682b      	ldr	r3, [r5, #0]
 800cd46:	b103      	cbz	r3, 800cd4a <_write_r+0x1e>
 800cd48:	6023      	str	r3, [r4, #0]
 800cd4a:	bd38      	pop	{r3, r4, r5, pc}
 800cd4c:	20000e88 	.word	0x20000e88

0800cd50 <_close_r>:
 800cd50:	b538      	push	{r3, r4, r5, lr}
 800cd52:	4d06      	ldr	r5, [pc, #24]	; (800cd6c <_close_r+0x1c>)
 800cd54:	2300      	movs	r3, #0
 800cd56:	4604      	mov	r4, r0
 800cd58:	4608      	mov	r0, r1
 800cd5a:	602b      	str	r3, [r5, #0]
 800cd5c:	f7f7 fe7b 	bl	8004a56 <_close>
 800cd60:	1c43      	adds	r3, r0, #1
 800cd62:	d102      	bne.n	800cd6a <_close_r+0x1a>
 800cd64:	682b      	ldr	r3, [r5, #0]
 800cd66:	b103      	cbz	r3, 800cd6a <_close_r+0x1a>
 800cd68:	6023      	str	r3, [r4, #0]
 800cd6a:	bd38      	pop	{r3, r4, r5, pc}
 800cd6c:	20000e88 	.word	0x20000e88

0800cd70 <_fstat_r>:
 800cd70:	b538      	push	{r3, r4, r5, lr}
 800cd72:	4d07      	ldr	r5, [pc, #28]	; (800cd90 <_fstat_r+0x20>)
 800cd74:	2300      	movs	r3, #0
 800cd76:	4604      	mov	r4, r0
 800cd78:	4608      	mov	r0, r1
 800cd7a:	4611      	mov	r1, r2
 800cd7c:	602b      	str	r3, [r5, #0]
 800cd7e:	f7f7 fe76 	bl	8004a6e <_fstat>
 800cd82:	1c43      	adds	r3, r0, #1
 800cd84:	d102      	bne.n	800cd8c <_fstat_r+0x1c>
 800cd86:	682b      	ldr	r3, [r5, #0]
 800cd88:	b103      	cbz	r3, 800cd8c <_fstat_r+0x1c>
 800cd8a:	6023      	str	r3, [r4, #0]
 800cd8c:	bd38      	pop	{r3, r4, r5, pc}
 800cd8e:	bf00      	nop
 800cd90:	20000e88 	.word	0x20000e88

0800cd94 <_isatty_r>:
 800cd94:	b538      	push	{r3, r4, r5, lr}
 800cd96:	4d06      	ldr	r5, [pc, #24]	; (800cdb0 <_isatty_r+0x1c>)
 800cd98:	2300      	movs	r3, #0
 800cd9a:	4604      	mov	r4, r0
 800cd9c:	4608      	mov	r0, r1
 800cd9e:	602b      	str	r3, [r5, #0]
 800cda0:	f7f7 fe75 	bl	8004a8e <_isatty>
 800cda4:	1c43      	adds	r3, r0, #1
 800cda6:	d102      	bne.n	800cdae <_isatty_r+0x1a>
 800cda8:	682b      	ldr	r3, [r5, #0]
 800cdaa:	b103      	cbz	r3, 800cdae <_isatty_r+0x1a>
 800cdac:	6023      	str	r3, [r4, #0]
 800cdae:	bd38      	pop	{r3, r4, r5, pc}
 800cdb0:	20000e88 	.word	0x20000e88

0800cdb4 <_lseek_r>:
 800cdb4:	b538      	push	{r3, r4, r5, lr}
 800cdb6:	4d07      	ldr	r5, [pc, #28]	; (800cdd4 <_lseek_r+0x20>)
 800cdb8:	4604      	mov	r4, r0
 800cdba:	4608      	mov	r0, r1
 800cdbc:	4611      	mov	r1, r2
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	602a      	str	r2, [r5, #0]
 800cdc2:	461a      	mov	r2, r3
 800cdc4:	f7f7 fe6e 	bl	8004aa4 <_lseek>
 800cdc8:	1c43      	adds	r3, r0, #1
 800cdca:	d102      	bne.n	800cdd2 <_lseek_r+0x1e>
 800cdcc:	682b      	ldr	r3, [r5, #0]
 800cdce:	b103      	cbz	r3, 800cdd2 <_lseek_r+0x1e>
 800cdd0:	6023      	str	r3, [r4, #0]
 800cdd2:	bd38      	pop	{r3, r4, r5, pc}
 800cdd4:	20000e88 	.word	0x20000e88

0800cdd8 <_malloc_usable_size_r>:
 800cdd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cddc:	1f18      	subs	r0, r3, #4
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	bfbc      	itt	lt
 800cde2:	580b      	ldrlt	r3, [r1, r0]
 800cde4:	18c0      	addlt	r0, r0, r3
 800cde6:	4770      	bx	lr

0800cde8 <_read_r>:
 800cde8:	b538      	push	{r3, r4, r5, lr}
 800cdea:	4d07      	ldr	r5, [pc, #28]	; (800ce08 <_read_r+0x20>)
 800cdec:	4604      	mov	r4, r0
 800cdee:	4608      	mov	r0, r1
 800cdf0:	4611      	mov	r1, r2
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	602a      	str	r2, [r5, #0]
 800cdf6:	461a      	mov	r2, r3
 800cdf8:	f7f7 fdf4 	bl	80049e4 <_read>
 800cdfc:	1c43      	adds	r3, r0, #1
 800cdfe:	d102      	bne.n	800ce06 <_read_r+0x1e>
 800ce00:	682b      	ldr	r3, [r5, #0]
 800ce02:	b103      	cbz	r3, 800ce06 <_read_r+0x1e>
 800ce04:	6023      	str	r3, [r4, #0]
 800ce06:	bd38      	pop	{r3, r4, r5, pc}
 800ce08:	20000e88 	.word	0x20000e88

0800ce0c <sqrt>:
 800ce0c:	b538      	push	{r3, r4, r5, lr}
 800ce0e:	ed2d 8b02 	vpush	{d8}
 800ce12:	ec55 4b10 	vmov	r4, r5, d0
 800ce16:	f000 f82d 	bl	800ce74 <__ieee754_sqrt>
 800ce1a:	4b15      	ldr	r3, [pc, #84]	; (800ce70 <sqrt+0x64>)
 800ce1c:	eeb0 8a40 	vmov.f32	s16, s0
 800ce20:	eef0 8a60 	vmov.f32	s17, s1
 800ce24:	f993 3000 	ldrsb.w	r3, [r3]
 800ce28:	3301      	adds	r3, #1
 800ce2a:	d019      	beq.n	800ce60 <sqrt+0x54>
 800ce2c:	4622      	mov	r2, r4
 800ce2e:	462b      	mov	r3, r5
 800ce30:	4620      	mov	r0, r4
 800ce32:	4629      	mov	r1, r5
 800ce34:	f7f3 fe72 	bl	8000b1c <__aeabi_dcmpun>
 800ce38:	b990      	cbnz	r0, 800ce60 <sqrt+0x54>
 800ce3a:	2200      	movs	r2, #0
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	4620      	mov	r0, r4
 800ce40:	4629      	mov	r1, r5
 800ce42:	f7f3 fe43 	bl	8000acc <__aeabi_dcmplt>
 800ce46:	b158      	cbz	r0, 800ce60 <sqrt+0x54>
 800ce48:	f7fe fdda 	bl	800ba00 <__errno>
 800ce4c:	2321      	movs	r3, #33	; 0x21
 800ce4e:	6003      	str	r3, [r0, #0]
 800ce50:	2200      	movs	r2, #0
 800ce52:	2300      	movs	r3, #0
 800ce54:	4610      	mov	r0, r2
 800ce56:	4619      	mov	r1, r3
 800ce58:	f7f3 fcf0 	bl	800083c <__aeabi_ddiv>
 800ce5c:	ec41 0b18 	vmov	d8, r0, r1
 800ce60:	eeb0 0a48 	vmov.f32	s0, s16
 800ce64:	eef0 0a68 	vmov.f32	s1, s17
 800ce68:	ecbd 8b02 	vpop	{d8}
 800ce6c:	bd38      	pop	{r3, r4, r5, pc}
 800ce6e:	bf00      	nop
 800ce70:	200000e0 	.word	0x200000e0

0800ce74 <__ieee754_sqrt>:
 800ce74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce78:	ec55 4b10 	vmov	r4, r5, d0
 800ce7c:	4e56      	ldr	r6, [pc, #344]	; (800cfd8 <__ieee754_sqrt+0x164>)
 800ce7e:	43ae      	bics	r6, r5
 800ce80:	ee10 0a10 	vmov	r0, s0
 800ce84:	ee10 3a10 	vmov	r3, s0
 800ce88:	4629      	mov	r1, r5
 800ce8a:	462a      	mov	r2, r5
 800ce8c:	d110      	bne.n	800ceb0 <__ieee754_sqrt+0x3c>
 800ce8e:	ee10 2a10 	vmov	r2, s0
 800ce92:	462b      	mov	r3, r5
 800ce94:	f7f3 fba8 	bl	80005e8 <__aeabi_dmul>
 800ce98:	4602      	mov	r2, r0
 800ce9a:	460b      	mov	r3, r1
 800ce9c:	4620      	mov	r0, r4
 800ce9e:	4629      	mov	r1, r5
 800cea0:	f7f3 f9ec 	bl	800027c <__adddf3>
 800cea4:	4604      	mov	r4, r0
 800cea6:	460d      	mov	r5, r1
 800cea8:	ec45 4b10 	vmov	d0, r4, r5
 800ceac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ceb0:	2d00      	cmp	r5, #0
 800ceb2:	dc10      	bgt.n	800ced6 <__ieee754_sqrt+0x62>
 800ceb4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ceb8:	4330      	orrs	r0, r6
 800ceba:	d0f5      	beq.n	800cea8 <__ieee754_sqrt+0x34>
 800cebc:	b15d      	cbz	r5, 800ced6 <__ieee754_sqrt+0x62>
 800cebe:	ee10 2a10 	vmov	r2, s0
 800cec2:	462b      	mov	r3, r5
 800cec4:	ee10 0a10 	vmov	r0, s0
 800cec8:	f7f3 f9d6 	bl	8000278 <__aeabi_dsub>
 800cecc:	4602      	mov	r2, r0
 800cece:	460b      	mov	r3, r1
 800ced0:	f7f3 fcb4 	bl	800083c <__aeabi_ddiv>
 800ced4:	e7e6      	b.n	800cea4 <__ieee754_sqrt+0x30>
 800ced6:	1509      	asrs	r1, r1, #20
 800ced8:	d076      	beq.n	800cfc8 <__ieee754_sqrt+0x154>
 800ceda:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800cede:	07ce      	lsls	r6, r1, #31
 800cee0:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800cee4:	bf5e      	ittt	pl
 800cee6:	0fda      	lsrpl	r2, r3, #31
 800cee8:	005b      	lslpl	r3, r3, #1
 800ceea:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800ceee:	0fda      	lsrs	r2, r3, #31
 800cef0:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800cef4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800cef8:	2000      	movs	r0, #0
 800cefa:	106d      	asrs	r5, r5, #1
 800cefc:	005b      	lsls	r3, r3, #1
 800cefe:	f04f 0e16 	mov.w	lr, #22
 800cf02:	4684      	mov	ip, r0
 800cf04:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800cf08:	eb0c 0401 	add.w	r4, ip, r1
 800cf0c:	4294      	cmp	r4, r2
 800cf0e:	bfde      	ittt	le
 800cf10:	1b12      	suble	r2, r2, r4
 800cf12:	eb04 0c01 	addle.w	ip, r4, r1
 800cf16:	1840      	addle	r0, r0, r1
 800cf18:	0052      	lsls	r2, r2, #1
 800cf1a:	f1be 0e01 	subs.w	lr, lr, #1
 800cf1e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800cf22:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800cf26:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cf2a:	d1ed      	bne.n	800cf08 <__ieee754_sqrt+0x94>
 800cf2c:	4671      	mov	r1, lr
 800cf2e:	2720      	movs	r7, #32
 800cf30:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800cf34:	4562      	cmp	r2, ip
 800cf36:	eb04 060e 	add.w	r6, r4, lr
 800cf3a:	dc02      	bgt.n	800cf42 <__ieee754_sqrt+0xce>
 800cf3c:	d113      	bne.n	800cf66 <__ieee754_sqrt+0xf2>
 800cf3e:	429e      	cmp	r6, r3
 800cf40:	d811      	bhi.n	800cf66 <__ieee754_sqrt+0xf2>
 800cf42:	2e00      	cmp	r6, #0
 800cf44:	eb06 0e04 	add.w	lr, r6, r4
 800cf48:	da43      	bge.n	800cfd2 <__ieee754_sqrt+0x15e>
 800cf4a:	f1be 0f00 	cmp.w	lr, #0
 800cf4e:	db40      	blt.n	800cfd2 <__ieee754_sqrt+0x15e>
 800cf50:	f10c 0801 	add.w	r8, ip, #1
 800cf54:	eba2 020c 	sub.w	r2, r2, ip
 800cf58:	429e      	cmp	r6, r3
 800cf5a:	bf88      	it	hi
 800cf5c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800cf60:	1b9b      	subs	r3, r3, r6
 800cf62:	4421      	add	r1, r4
 800cf64:	46c4      	mov	ip, r8
 800cf66:	0052      	lsls	r2, r2, #1
 800cf68:	3f01      	subs	r7, #1
 800cf6a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800cf6e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800cf72:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cf76:	d1dd      	bne.n	800cf34 <__ieee754_sqrt+0xc0>
 800cf78:	4313      	orrs	r3, r2
 800cf7a:	d006      	beq.n	800cf8a <__ieee754_sqrt+0x116>
 800cf7c:	1c4c      	adds	r4, r1, #1
 800cf7e:	bf13      	iteet	ne
 800cf80:	3101      	addne	r1, #1
 800cf82:	3001      	addeq	r0, #1
 800cf84:	4639      	moveq	r1, r7
 800cf86:	f021 0101 	bicne.w	r1, r1, #1
 800cf8a:	1043      	asrs	r3, r0, #1
 800cf8c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800cf90:	0849      	lsrs	r1, r1, #1
 800cf92:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800cf96:	07c2      	lsls	r2, r0, #31
 800cf98:	bf48      	it	mi
 800cf9a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800cf9e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800cfa2:	460c      	mov	r4, r1
 800cfa4:	463d      	mov	r5, r7
 800cfa6:	e77f      	b.n	800cea8 <__ieee754_sqrt+0x34>
 800cfa8:	0ada      	lsrs	r2, r3, #11
 800cfaa:	3815      	subs	r0, #21
 800cfac:	055b      	lsls	r3, r3, #21
 800cfae:	2a00      	cmp	r2, #0
 800cfb0:	d0fa      	beq.n	800cfa8 <__ieee754_sqrt+0x134>
 800cfb2:	02d7      	lsls	r7, r2, #11
 800cfb4:	d50a      	bpl.n	800cfcc <__ieee754_sqrt+0x158>
 800cfb6:	f1c1 0420 	rsb	r4, r1, #32
 800cfba:	fa23 f404 	lsr.w	r4, r3, r4
 800cfbe:	1e4d      	subs	r5, r1, #1
 800cfc0:	408b      	lsls	r3, r1
 800cfc2:	4322      	orrs	r2, r4
 800cfc4:	1b41      	subs	r1, r0, r5
 800cfc6:	e788      	b.n	800ceda <__ieee754_sqrt+0x66>
 800cfc8:	4608      	mov	r0, r1
 800cfca:	e7f0      	b.n	800cfae <__ieee754_sqrt+0x13a>
 800cfcc:	0052      	lsls	r2, r2, #1
 800cfce:	3101      	adds	r1, #1
 800cfd0:	e7ef      	b.n	800cfb2 <__ieee754_sqrt+0x13e>
 800cfd2:	46e0      	mov	r8, ip
 800cfd4:	e7be      	b.n	800cf54 <__ieee754_sqrt+0xe0>
 800cfd6:	bf00      	nop
 800cfd8:	7ff00000 	.word	0x7ff00000

0800cfdc <_init>:
 800cfdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfde:	bf00      	nop
 800cfe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfe2:	bc08      	pop	{r3}
 800cfe4:	469e      	mov	lr, r3
 800cfe6:	4770      	bx	lr

0800cfe8 <_fini>:
 800cfe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfea:	bf00      	nop
 800cfec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfee:	bc08      	pop	{r3}
 800cff0:	469e      	mov	lr, r3
 800cff2:	4770      	bx	lr
