{
"DESIGN_NAME": "fpga_top",
    "VERILOG_FILES": [
        "dir::../verilog/rtl/FPGA/fpga_top.v"
    ],
	"CLOCK_PORT": "prog_clk",
	"CLOCK_PERIOD": 30,
	"MACRO_PLACEMENT_CFG": "dir::macro.cfg",	

       "FP_PDN_MACRO_HOOKS": ["grid.* vdd vss vdd vss,","sb.* vdd vss vdd vss,","cbx.* vdd vss vdd vss,","cby.* vdd vss vdd vss"],
        "DIE_AREA": "0 0 1700 1850",
      "FP_PDN_MULTILAYER":1,

     "QUIT_ON_LINTER_ERRORS": 0,
     "QUIT_ON_SYNTH_CHECKS":0,

        "VERILOG_FILES_BLACKBOX": [
	"dir::../verilog/rtl/FPGA/routing/cbx_1__0_.v", 
	"dir::../verilog/rtl/FPGA/lb/grid_clb.v",     
	"dir::../verilog/rtl/FPGA/lb/grid_io_right.v",       
	"dir::../verilog/rtl/FPGA/routing/sb_0__3_.v", 
	"dir::../verilog/rtl/FPGA/routing/sb_3__3_.v",
	"dir::../verilog/rtl/FPGA/routing/cbx_1__1_.v", 
	"dir::../verilog/rtl/FPGA/lb/grid_io_bottom.v", 
	"dir::../verilog/rtl/FPGA/routing/sb_1__0_.v", 
	"dir::../verilog/rtl/FPGA/routing/cbx_1__3_.v", 
	"dir::../verilog/rtl/FPGA/lb/grid_io_left.v",   
	"dir::../verilog/rtl/FPGA/routing/sb_1__1_.v",
	"dir::../verilog/rtl/FPGA/routing/cby_0__1_.v", 
	"dir::../verilog/rtl/FPGA/lb/grid_io_top.v",    
	"dir::../verilog/rtl/FPGA/routing/sb_1__3_.v",
	"dir::../verilog/rtl/FPGA/routing/cby_1__1_.v", 
	"dir::../verilog/rtl/FPGA/routing/sb_0__0_.v",       
	"dir::../verilog/rtl/FPGA/routing/sb_3__0_.v",
	"dir::../verilog/rtl/FPGA/routing/cby_3__1_.v", 
	"dir::../verilog/rtl/FPGA/routing/sb_0__1_.v",       
	"dir::../verilog/rtl/FPGA/routing/sb_3__1_.v"
    ],
    
    "EXTRA_LEFS": [
	"dir::lef/cbx_1__0_.lef", 
	"dir::lef/grid_clb.lef",     
	"dir::lef/grid_io_right.lef",       
	"dir::lef/sb_0__3_.lef", 
	"dir::lef/sb_3__3_.lef",
	"dir::lef/cbx_1__1_.lef", 
	"dir::lef/grid_io_bottom.lef", 
	"dir::lef/sb_1__0_.lef", 
	"dir::lef/cbx_1__3_.lef", 
	"dir::lef/grid_io_left.lef",   
	"dir::lef/sb_1__1_.lef",
	"dir::lef/cby_0__1_.lef", 
	"dir::lef/grid_io_top.lef",    
	"dir::lef/sb_1__3_.lef",
	"dir::lef/cby_1__1_.lef", 
	"dir::lef/sb_0__0_.lef",       
	"dir::lef/sb_3__0_.lef",
	"dir::lef/cby_3__1_.lef", 
	"dir::lef/sb_0__1_.lef",       
	"dir::lef/sb_3__1_.lef"   
    ],
    "EXTRA_GDS_FILES": [
	"dir::gds/cbx_1__0_.gds", 
	"dir::gds/grid_clb.gds",     
	"dir::gds/grid_io_right.gds",       
	"dir::gds/sb_0__3_.gds", 
	"dir::gds/sb_3__3_.gds",
	"dir::gds/cbx_1__1_.gds", 
	"dir::gds/grid_io_bottom.gds", 
	"dir::gds/sb_1__0_.gds", 
	"dir::gds/cbx_1__3_.gds", 
	"dir::gds/grid_io_left.gds",   
	"dir::gds/sb_1__1_.gds",
	"dir::gds/cby_0__1_.gds", 
	"dir::gds/grid_io_top.gds",    
	"dir::gds/sb_1__3_.gds",
	"dir::gds/cby_1__1_.gds", 
	"dir::gds/sb_0__0_.gds",       
	"dir::gds/sb_3__0_.gds",
	"dir::gds/cby_3__1_.gds", 
	"dir::gds/sb_0__1_.gds",       
	"dir::gds/sb_3__1_.gds"
    ],
"ROUTING_CORES":24,
  
    "FP_PDN_VPITCH": 180,
    "FP_PDN_HPITCH": 30,

    "FP_SIZING": "absolute",
    
    
    "RT_MAX_LAYER": "met4",
     "IO_SYNC": 1,
    "MAX_TRANSITION_CONSTRAINT": 1.5,
    "RUN_LINTER": 0,
    "QUIT_ON_SYNTH_CHECKS": 0,
    "FP_PDN_CHECK_NODES": 0,
    "SYNTH_ELABORATE_ONLY": 1,
    "PL_RANDOM_GLB_PLACEMENT": 1,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
    "FP_PDN_ENABLE_RAILS": 0,
    "GRT_REPAIR_ANTENNAS": 0,
    "RUN_FILL_INSERTION": 0,
    "RUN_TAP_DECAP_INSERTION": 0,
    "RUN_CTS": 0,
     "MAGIC_ZEROIZE_ORIGIN": 0,
       "RUN_CVC": 0,
    

"PL_RANDOM_GLB_PLACEMENT": 1,
"RUN_FILL_INSERTION":0,
"RUN_TAP_DECAP_INSERTION": 0,
"RUN_CTS":0,
  "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
  "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
  "FP_PDN_CHECK_NODES":0,
  
  "FP_IO_MODE":1,
  	"UNIT": 20,
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 2,
    "FP_IO_HTHICKNESS_MULT": 2,
"FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_VSPACING": "expr::(2 * $FP_PDN_CORE_RING_VWIDTH)",
    "FP_PDN_HSPACING": "expr::(1 * $FP_PDN_CORE_RING_HWIDTH)",

    

    "FP_PDN_VWIDTH": 1.6,
    "FP_PDN_HWIDTH": 1.6,
    "RUN_KLAYOUT_XOR":0,

    
    
   "VDD_NETS": "vdd",
   "GND_NETS":"vss",
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS"
}
