#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Fri Oct 29 16:58:27 2021
# Process ID: 23183
# Current directory: /home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2659.980 ; gain = 192.098 ; free physical = 10271 ; free virtual = 25418
Command: link_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_AXI_lite_Slave_0_0_1/design_1_AXI_lite_Slave_0_0.dcp' for cell 'design_1_i/AXI_lite_Slave_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_MI_memoryInterface_A_0_0_1/design_1_MI_memoryInterface_A_0_0.dcp' for cell 'design_1_i/MI_memoryInterface_A_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_ddr_interface_0_0_1/design_1_ddr_interface_0_0.dcp' for cell 'design_1_i/ddr_interface_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0_1/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0_1/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_xbar_0_1/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2797.539 ; gain = 0.000 ; free physical = 9314 ; free virtual = 24461
INFO: [Netlist 29-17] Analyzing 11128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/ddr_interface_0/inst/m_controller/my_fifo/U0'
Finished Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/ddr_interface_0/inst/m_controller/my_fifo/U0'
Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0_1/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0_1/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0_1/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0_1/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0_1/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0_1/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0_1/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3153.273 ; gain = 0.000 ; free physical = 9142 ; free virtual = 24289
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 627 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 592 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 21 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 3153.273 ; gain = 493.293 ; free physical = 9142 ; free virtual = 24289
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3153.273 ; gain = 0.000 ; free physical = 9130 ; free virtual = 24278

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: db51411a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3377.910 ; gain = 224.637 ; free physical = 8864 ; free virtual = 24012

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3606.527 ; gain = 0.000 ; free physical = 8632 ; free virtual = 23817
Phase 1 Generate And Synthesize Debug Cores | Checksum: 16991a8e9

Time (s): cpu = 00:01:20 ; elapsed = 00:01:19 . Memory (MB): peak = 3606.527 ; gain = 43.773 ; free physical = 8632 ; free virtual = 23817

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 22 inverter(s) to 1564 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: d62e80c5

Time (s): cpu = 00:01:27 ; elapsed = 00:01:22 . Memory (MB): peak = 3606.527 ; gain = 43.773 ; free physical = 8694 ; free virtual = 23879
INFO: [Opt 31-389] Phase Retarget created 125 cells and removed 447 cells
INFO: [Opt 31-1021] In phase Retarget, 119 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 8 load pin(s).
Phase 3 Constant propagation | Checksum: fbf1660b

Time (s): cpu = 00:01:28 ; elapsed = 00:01:24 . Memory (MB): peak = 3606.527 ; gain = 43.773 ; free physical = 8694 ; free virtual = 23879
INFO: [Opt 31-389] Phase Constant propagation created 320 cells and removed 1378 cells
INFO: [Opt 31-1021] In phase Constant propagation, 104 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 14a5fad8f

Time (s): cpu = 00:01:30 ; elapsed = 00:01:25 . Memory (MB): peak = 3606.527 ; gain = 43.773 ; free physical = 8696 ; free virtual = 23881
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 820 cells
INFO: [Opt 31-1021] In phase Sweep, 2500 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 14a5fad8f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:27 . Memory (MB): peak = 3606.527 ; gain = 43.773 ; free physical = 8697 ; free virtual = 23882
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 14a5fad8f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:27 . Memory (MB): peak = 3606.527 ; gain = 43.773 ; free physical = 8697 ; free virtual = 23882
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 14a5fad8f

Time (s): cpu = 00:01:32 ; elapsed = 00:01:27 . Memory (MB): peak = 3606.527 ; gain = 43.773 ; free physical = 8697 ; free virtual = 23882
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 123 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             125  |             447  |                                            119  |
|  Constant propagation         |             320  |            1378  |                                            104  |
|  Sweep                        |               0  |             820  |                                           2500  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            123  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3606.527 ; gain = 0.000 ; free physical = 8698 ; free virtual = 23883
Ending Logic Optimization Task | Checksum: a3dfe99d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:30 . Memory (MB): peak = 3606.527 ; gain = 43.773 ; free physical = 8698 ; free virtual = 23883

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 22 newly gated: 0 Total Ports: 44
Ending PowerOpt Patch Enables Task | Checksum: e9e13804

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4393.648 ; gain = 0.000 ; free physical = 8219 ; free virtual = 23409
Ending Power Optimization Task | Checksum: e9e13804

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 4393.648 ; gain = 787.121 ; free physical = 8298 ; free virtual = 23488

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e9e13804

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4393.648 ; gain = 0.000 ; free physical = 8298 ; free virtual = 23488

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4393.648 ; gain = 0.000 ; free physical = 8298 ; free virtual = 23488
Ending Netlist Obfuscation Task | Checksum: 98fc0f3c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4393.648 ; gain = 0.000 ; free physical = 8298 ; free virtual = 23488
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:15 ; elapsed = 00:01:50 . Memory (MB): peak = 4393.648 ; gain = 1240.375 ; free physical = 8298 ; free virtual = 23488
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4393.648 ; gain = 0.000 ; free physical = 8212 ; free virtual = 23422
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 4910.797 ; gain = 517.148 ; free physical = 7475 ; free virtual = 22816
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4910.797 ; gain = 0.000 ; free physical = 7472 ; free virtual = 22815
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8483948a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4910.797 ; gain = 0.000 ; free physical = 7472 ; free virtual = 22815
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4910.797 ; gain = 0.000 ; free physical = 7472 ; free virtual = 22814

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e713c68f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4910.797 ; gain = 0.000 ; free physical = 7504 ; free virtual = 22851

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 175eb4aa5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 4910.797 ; gain = 0.000 ; free physical = 7338 ; free virtual = 22686

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 175eb4aa5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 4910.797 ; gain = 0.000 ; free physical = 7337 ; free virtual = 22686
Phase 1 Placer Initialization | Checksum: 175eb4aa5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 4910.797 ; gain = 0.000 ; free physical = 7329 ; free virtual = 22677

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 135941030

Time (s): cpu = 00:01:15 ; elapsed = 00:00:32 . Memory (MB): peak = 4924.781 ; gain = 13.984 ; free physical = 7254 ; free virtual = 22603

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 13b8c1bd9

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 4924.781 ; gain = 13.984 ; free physical = 7241 ; free virtual = 22593

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 19e077862

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 4924.781 ; gain = 13.984 ; free physical = 7242 ; free virtual = 22593

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 19e077862

Time (s): cpu = 00:01:18 ; elapsed = 00:00:35 . Memory (MB): peak = 4954.805 ; gain = 44.008 ; free physical = 7217 ; free virtual = 22568

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1a95fda95

Time (s): cpu = 00:01:19 ; elapsed = 00:00:35 . Memory (MB): peak = 4954.805 ; gain = 44.008 ; free physical = 7216 ; free virtual = 22568

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 199ed80e5

Time (s): cpu = 00:01:24 ; elapsed = 00:00:37 . Memory (MB): peak = 4954.805 ; gain = 44.008 ; free physical = 7194 ; free virtual = 22546

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 199ed80e5

Time (s): cpu = 00:01:24 ; elapsed = 00:00:38 . Memory (MB): peak = 4954.805 ; gain = 44.008 ; free physical = 7187 ; free virtual = 22539
Phase 2.1.1 Partition Driven Placement | Checksum: 199ed80e5

Time (s): cpu = 00:01:24 ; elapsed = 00:00:38 . Memory (MB): peak = 4954.805 ; gain = 44.008 ; free physical = 7218 ; free virtual = 22570
Phase 2.1 Floorplanning | Checksum: 1520f374b

Time (s): cpu = 00:01:24 ; elapsed = 00:00:38 . Memory (MB): peak = 4954.805 ; gain = 44.008 ; free physical = 7218 ; free virtual = 22570

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1520f374b

Time (s): cpu = 00:01:24 ; elapsed = 00:00:38 . Memory (MB): peak = 4954.805 ; gain = 44.008 ; free physical = 7218 ; free virtual = 22570

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1520f374b

Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 4954.805 ; gain = 44.008 ; free physical = 7218 ; free virtual = 22570

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1093 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 392 nets or LUTs. Breaked 0 LUT, combined 392 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 36 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 27 nets.  Re-placed 432 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 27 nets or cells. Created 0 new cell, deleted 22 existing cells and moved 432 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5151.133 ; gain = 0.000 ; free physical = 7162 ; free virtual = 22517
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 8 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/num_in_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/num_in_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/num_in_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in_reg. 32 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 8 nets or cells. Created 256 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5151.133 ; gain = 0.000 ; free physical = 7160 ; free virtual = 22516
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5151.133 ; gain = 0.000 ; free physical = 7165 ; free virtual = 22521

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            392  |                   392  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             22  |                    27  |           0  |           1  |  00:00:05  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          256  |              0  |                     8  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          256  |            414  |                   427  |           0  |          10  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 12b59a4e5

Time (s): cpu = 00:03:33 ; elapsed = 00:01:37 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 7168 ; free virtual = 22523
Phase 2.4 Global Placement Core | Checksum: 11bb44310

Time (s): cpu = 00:03:49 ; elapsed = 00:01:44 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 6989 ; free virtual = 22376
Phase 2 Global Placement | Checksum: 11bb44310

Time (s): cpu = 00:03:49 ; elapsed = 00:01:45 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 7016 ; free virtual = 22409

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: df0840a6

Time (s): cpu = 00:03:57 ; elapsed = 00:01:47 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 6979 ; free virtual = 22381

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170d9b83d

Time (s): cpu = 00:04:03 ; elapsed = 00:01:50 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 6984 ; free virtual = 22387

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 17d4052fc

Time (s): cpu = 00:04:14 ; elapsed = 00:01:59 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 6915 ; free virtual = 22318

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 147fe5315

Time (s): cpu = 00:04:15 ; elapsed = 00:02:00 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 6912 ; free virtual = 22315

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: fe4ea329

Time (s): cpu = 00:04:22 ; elapsed = 00:02:06 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 6870 ; free virtual = 22274
Phase 3.3 Small Shape DP | Checksum: 143e38582

Time (s): cpu = 00:04:41 ; elapsed = 00:02:13 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 6884 ; free virtual = 22288

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: f12f17d8

Time (s): cpu = 00:04:46 ; elapsed = 00:02:17 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 6885 ; free virtual = 22289

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1013ec05d

Time (s): cpu = 00:04:47 ; elapsed = 00:02:19 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 6883 ; free virtual = 22287
Phase 3 Detail Placement | Checksum: 1013ec05d

Time (s): cpu = 00:04:48 ; elapsed = 00:02:19 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 6883 ; free virtual = 22287

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1262bd223

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.283 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1708052dd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.79 . Memory (MB): peak = 5151.133 ; gain = 0.000 ; free physical = 6879 ; free virtual = 22283
INFO: [Place 46-35] Processed net design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 1032 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1495b1b4a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 5151.133 ; gain = 0.000 ; free physical = 6874 ; free virtual = 22278
Phase 4.1.1.1 BUFG Insertion | Checksum: 12e28c0b9

Time (s): cpu = 00:05:25 ; elapsed = 00:02:31 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 6878 ; free virtual = 22282

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.465. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13aa41c56

Time (s): cpu = 00:05:34 ; elapsed = 00:02:40 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 6876 ; free virtual = 22281

Time (s): cpu = 00:05:34 ; elapsed = 00:02:40 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 6877 ; free virtual = 22281
Phase 4.1 Post Commit Optimization | Checksum: 13aa41c56

Time (s): cpu = 00:05:35 ; elapsed = 00:02:41 . Memory (MB): peak = 5151.133 ; gain = 240.336 ; free physical = 6877 ; free virtual = 22281
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 5190.133 ; gain = 0.000 ; free physical = 6876 ; free virtual = 22281

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1adbc4374

Time (s): cpu = 00:05:39 ; elapsed = 00:02:44 . Memory (MB): peak = 5190.133 ; gain = 279.336 ; free physical = 6886 ; free virtual = 22291

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1adbc4374

Time (s): cpu = 00:05:40 ; elapsed = 00:02:45 . Memory (MB): peak = 5190.133 ; gain = 279.336 ; free physical = 6887 ; free virtual = 22292
Phase 4.3 Placer Reporting | Checksum: 1adbc4374

Time (s): cpu = 00:05:40 ; elapsed = 00:02:45 . Memory (MB): peak = 5190.133 ; gain = 279.336 ; free physical = 6887 ; free virtual = 22291

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5190.133 ; gain = 0.000 ; free physical = 6887 ; free virtual = 22291

Time (s): cpu = 00:05:40 ; elapsed = 00:02:45 . Memory (MB): peak = 5190.133 ; gain = 279.336 ; free physical = 6887 ; free virtual = 22291
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 229acd773

Time (s): cpu = 00:05:40 ; elapsed = 00:02:46 . Memory (MB): peak = 5190.133 ; gain = 279.336 ; free physical = 6887 ; free virtual = 22291
Ending Placer Task | Checksum: 140b7020c

Time (s): cpu = 00:05:40 ; elapsed = 00:02:46 . Memory (MB): peak = 5190.133 ; gain = 279.336 ; free physical = 6887 ; free virtual = 22291
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:45 ; elapsed = 00:02:48 . Memory (MB): peak = 5190.133 ; gain = 279.336 ; free physical = 7079 ; free virtual = 22484
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 5190.133 ; gain = 0.000 ; free physical = 6935 ; free virtual = 22454
INFO: [Common 17-1381] The checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 5190.133 ; gain = 0.000 ; free physical = 7040 ; free virtual = 22473
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.32 . Memory (MB): peak = 5190.133 ; gain = 0.000 ; free physical = 7013 ; free virtual = 22446
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.49 . Memory (MB): peak = 5190.133 ; gain = 0.000 ; free physical = 7037 ; free virtual = 22472
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:06 . Memory (MB): peak = 5190.133 ; gain = 0.000 ; free physical = 6997 ; free virtual = 22432
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 5190.133 ; gain = 0.000 ; free physical = 6829 ; free virtual = 22379
INFO: [Common 17-1381] The checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 5190.133 ; gain = 0.000 ; free physical = 6949 ; free virtual = 22413
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1b61268b ConstDB: 0 ShapeSum: b23db463 RouteDB: 7318271e

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.75 . Memory (MB): peak = 5190.133 ; gain = 0.000 ; free physical = 6752 ; free virtual = 22221
Phase 1 Build RT Design | Checksum: 12f7cc886

Time (s): cpu = 00:00:43 ; elapsed = 00:00:10 . Memory (MB): peak = 5190.133 ; gain = 0.000 ; free physical = 6753 ; free virtual = 22223
Post Restoration Checksum: NetGraph: a82ea36a NumContArr: a1df5afa Constraints: 2fd8ea1c Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 179e6e880

Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 5190.133 ; gain = 0.000 ; free physical = 6683 ; free virtual = 22154

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 179e6e880

Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 5190.133 ; gain = 0.000 ; free physical = 6683 ; free virtual = 22153

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: a1cd28c4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:14 . Memory (MB): peak = 5282.297 ; gain = 92.164 ; free physical = 6667 ; free virtual = 22138

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 159a4299a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:23 . Memory (MB): peak = 5282.297 ; gain = 92.164 ; free physical = 6645 ; free virtual = 22116
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.126  | TNS=0.000  | WHS=-0.060 | THS=-5.606 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 15221ff40

Time (s): cpu = 00:02:05 ; elapsed = 00:00:39 . Memory (MB): peak = 5282.297 ; gain = 92.164 ; free physical = 6624 ; free virtual = 22095
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.126  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1f2a2dba6

Time (s): cpu = 00:02:05 ; elapsed = 00:00:39 . Memory (MB): peak = 5282.297 ; gain = 92.164 ; free physical = 6620 ; free virtual = 22094
Phase 2 Router Initialization | Checksum: 19dc663e4

Time (s): cpu = 00:02:05 ; elapsed = 00:00:39 . Memory (MB): peak = 5282.297 ; gain = 92.164 ; free physical = 6620 ; free virtual = 22094

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000907527 %
  Global Horizontal Routing Utilization  = 0.000545173 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 74281
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 51707
  Number of Partially Routed Nets     = 22574
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19dc663e4

Time (s): cpu = 00:02:08 ; elapsed = 00:00:40 . Memory (MB): peak = 5319.031 ; gain = 128.898 ; free physical = 6617 ; free virtual = 22092
Phase 3 Initial Routing | Checksum: 2d92af840

Time (s): cpu = 00:03:01 ; elapsed = 00:00:59 . Memory (MB): peak = 5526.031 ; gain = 335.898 ; free physical = 6514 ; free virtual = 21992

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 37956
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_7_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 2386
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_27_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.151 | TNS=-0.151 | WHS=-0.005 | THS=-0.009 |

Phase 4.1 Global Iteration 0 | Checksum: 2603f2c9a

Time (s): cpu = 00:13:58 ; elapsed = 00:08:03 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6352 ; free virtual = 21879

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 571
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.005 | TNS=-0.005 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b757da61

Time (s): cpu = 00:14:33 ; elapsed = 00:08:30 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6346 ; free virtual = 21873

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 498
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.154  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 17a9fcef7

Time (s): cpu = 00:14:54 ; elapsed = 00:08:47 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6347 ; free virtual = 21874
Phase 4 Rip-up And Reroute | Checksum: 17a9fcef7

Time (s): cpu = 00:14:54 ; elapsed = 00:08:47 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6347 ; free virtual = 21874

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b6a731ad

Time (s): cpu = 00:15:16 ; elapsed = 00:08:55 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6352 ; free virtual = 21880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.154  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 15ae07cb4

Time (s): cpu = 00:15:16 ; elapsed = 00:08:56 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6354 ; free virtual = 21882

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15ae07cb4

Time (s): cpu = 00:15:17 ; elapsed = 00:08:56 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6354 ; free virtual = 21882
Phase 5 Delay and Skew Optimization | Checksum: 15ae07cb4

Time (s): cpu = 00:15:17 ; elapsed = 00:08:56 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6354 ; free virtual = 21882

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f4888cb9

Time (s): cpu = 00:15:31 ; elapsed = 00:09:02 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6352 ; free virtual = 21879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.154  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e741b400

Time (s): cpu = 00:15:31 ; elapsed = 00:09:03 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6351 ; free virtual = 21879
Phase 6 Post Hold Fix | Checksum: 1e741b400

Time (s): cpu = 00:15:32 ; elapsed = 00:09:03 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6351 ; free virtual = 21879

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.07902 %
  Global Horizontal Routing Utilization  = 9.09219 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 161f68a8c

Time (s): cpu = 00:15:34 ; elapsed = 00:09:04 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6348 ; free virtual = 21876

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 161f68a8c

Time (s): cpu = 00:15:34 ; elapsed = 00:09:04 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6346 ; free virtual = 21874

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 161f68a8c

Time (s): cpu = 00:15:42 ; elapsed = 00:09:10 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6350 ; free virtual = 21877

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 161f68a8c

Time (s): cpu = 00:15:43 ; elapsed = 00:09:11 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6352 ; free virtual = 21880

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.154  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 161f68a8c

Time (s): cpu = 00:15:50 ; elapsed = 00:09:12 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6353 ; free virtual = 21881
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:15:50 ; elapsed = 00:09:13 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6485 ; free virtual = 22013

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
158 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:16:05 ; elapsed = 00:09:18 . Memory (MB): peak = 6062.586 ; gain = 872.453 ; free physical = 6487 ; free virtual = 22015
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 6062.586 ; gain = 0.000 ; free physical = 6325 ; free virtual = 22000
report_design_analysis: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 6062.586 ; gain = 0.000 ; free physical = 6322 ; free virtual = 22001
INFO: [Common 17-1381] The checkpoint '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 6062.586 ; gain = 0.000 ; free physical = 6440 ; free virtual = 22006
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 6062.586 ; gain = 0.000 ; free physical = 6359 ; free virtual = 21925
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 6062.586 ; gain = 0.000 ; free physical = 6358 ; free virtual = 21925
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
170 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 6086.598 ; gain = 24.012 ; free physical = 6267 ; free virtual = 21843
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in0 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in0 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in0 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in0 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/num_in1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/num_in1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/num_in_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/num_in_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in0 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in0 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/num_in1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/num_in1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/num_in_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/num_in_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in0 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in0 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/num_in1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/num_in1 input design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/num_in1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/num_in_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/num_in_reg input design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/num_in_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/cycle_offset output design_1_i/ddr_interface_0/inst/cycle_offset/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in_reg output design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg output design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in_reg output design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/num_in_reg output design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/num_in_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in_reg output design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/num_in_reg output design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/num_in_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in_reg output design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/num_in_reg output design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/num_in_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/cycle_offset multiplier stage design_1_i/ddr_interface_0/inst/cycle_offset/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in_reg multiplier stage design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/num_in_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg multiplier stage design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/num_in_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in_reg multiplier stage design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/num_in_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/num_in_reg multiplier stage design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/num_in_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in_reg multiplier stage design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/num_in_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/num_in_reg multiplier stage design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/num_in_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in_reg multiplier stage design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/num_in_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/num_in_reg multiplier stage design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/num_in_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 92 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], design_1_i/ddr_interface_0/inst/l1_cache_x[11][15]_i_1_n_0, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow... and (the first 15 of 66 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 68 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/andre/DenoisingLidar/vivado_projects/project_ddr_new/project_ddr_new.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Oct 29 17:15:53 2021. For additional details about this file, please refer to the WebTalk help file at /home/andre/Vivado/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 6086.598 ; gain = 0.000 ; free physical = 6169 ; free virtual = 21771
INFO: [Common 17-206] Exiting Vivado at Fri Oct 29 17:15:55 2021...
