
*** Running vivado
    with args -log game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source game.tcl -notrace
Command: synth_design -top game -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 437.234 ; gain = 98.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'game' [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:29]
INFO: [Synth 8-6157] synthesizing module 'shake' [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/shake.v:13]
WARNING: [Synth 8-567] referenced signal 'dout' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/shake.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shake' (1#1) [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/shake.v:13]
INFO: [Synth 8-6157] synthesizing module 'move' [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/move.v:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/move.v:23]
INFO: [Synth 8-6155] done synthesizing module 'move' (2#1) [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/move.v:12]
INFO: [Synth 8-6157] synthesizing module 'gen' [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/gen.v:13]
INFO: [Synth 8-6157] synthesizing module 'random' [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/random.v:2]
INFO: [Synth 8-6155] done synthesizing module 'random' (3#1) [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/random.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/gen.v:31]
WARNING: [Synth 8-567] referenced signal 'ran4' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/gen.v:30]
WARNING: [Synth 8-567] referenced signal 'ran3' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/gen.v:30]
WARNING: [Synth 8-567] referenced signal 'ran2' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/gen.v:30]
INFO: [Synth 8-6155] done synthesizing module 'gen' (4#1) [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/gen.v:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:115]
INFO: [Synth 8-6157] synthesizing module 'seg' [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/seg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'seg' (5#1) [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/seg.v:11]
INFO: [Synth 8-6157] synthesizing module 'draw' [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/2048/oled.v:15]
INFO: [Synth 8-6157] synthesizing module 'spi' [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/2048/oled.v:121]
INFO: [Synth 8-6155] done synthesizing module 'spi' (6#1) [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/2048/oled.v:121]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/2048/oled.v:46]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/2048/oled.v:65]
INFO: [Synth 8-4471] merging register 'rom_reg[20][7:0]' into 'rom_reg[3][7:0]' [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/2048/oled.v:104]
INFO: [Synth 8-4471] merging register 'rom_reg[22][7:0]' into 'rom_reg[1][7:0]' [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/2048/oled.v:104]
INFO: [Synth 8-4471] merging register 'rom_reg[26][7:0]' into 'rom_reg[8][7:0]' [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/2048/oled.v:104]
INFO: [Synth 8-4471] merging register 'rom_reg[29][7:0]' into 'rom_reg[2][7:0]' [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/2048/oled.v:104]
WARNING: [Synth 8-6014] Unused sequential element rom_reg[20] was removed.  [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/2048/oled.v:104]
WARNING: [Synth 8-6014] Unused sequential element rom_reg[22] was removed.  [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/2048/oled.v:104]
WARNING: [Synth 8-6014] Unused sequential element rom_reg[26] was removed.  [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/2048/oled.v:104]
WARNING: [Synth 8-6014] Unused sequential element rom_reg[29] was removed.  [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/2048/oled.v:104]
INFO: [Synth 8-6155] done synthesizing module 'draw' (7#1) [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/2048/oled.v:15]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:187]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/vgaright/vga.v:13]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/vgaright/vga.v:44]
INFO: [Synth 8-6155] done synthesizing module 'vga' (8#1) [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/imports/vgaright/vga.v:13]
WARNING: [Synth 8-567] referenced signal 'calcy' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e15' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's15' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e14' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's14' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e13' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's13' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e12' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's12' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e11' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's11' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e10' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's10' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e9' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's9' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e8' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's8' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'status' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'faceu' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'faced' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e7' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's7' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e6' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's6' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e5' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's5' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e4' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's4' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e3' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's3' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e2' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's2' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e1' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's1' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 'e0' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-567] referenced signal 's0' should be on the sensitivity list [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:257]
WARNING: [Synth 8-6014] Unused sequential element step_reg was removed.  [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:113]
WARNING: [Synth 8-6014] Unused sequential element score_reg was removed.  [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:113]
INFO: [Synth 8-6155] done synthesizing module 'game' (9#1) [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/game.v:29]
WARNING: [Synth 8-3917] design game has port vgaRed[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaRed[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaRed[0] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[0] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[0] driven by constant 0
WARNING: [Synth 8-3917] design game has port OLED_RES driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 514.258 ; gain = 175.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 514.258 ; gain = 175.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 514.258 ; gain = 175.035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/constrs_1/game2048.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/constrs_1/game2048.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/constrs_1/game2048.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.359 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 904.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 904.414 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 904.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 904.414 ; gain = 565.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 904.414 ; gain = 565.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 904.414 ; gain = 565.191
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "dout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'draw'
INFO: [Synth 8-5546] ROM "req_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_draw" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "count_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "faceu" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "faced" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'dout_reg' [C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.srcs/sources_1/new/shake.v:24]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                              000
                 iSTATE3 |                              001 |                              001
                  iSTATE |                              010 |                              010
                 iSTATE0 |                              011 |                              011
                 iSTATE1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'draw'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 911.328 ; gain = 572.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |game__GB0     |           1|     29218|
|2     |game__GB1     |           1|     20591|
|3     |game__GB2     |           1|     18614|
|4     |game__GB3     |           1|     32124|
|5     |game__GB4     |           1|     20572|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 49    
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 37    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input    102 Bit        Muxes := 1     
	   4 Input     77 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	 128 Input      6 Bit        Muxes := 224   
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 643   
	   3 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 12    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 224   
	   2 Input      1 Bit        Muxes := 58    
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 32    
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 32    
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input    102 Bit        Muxes := 1     
	   4 Input     77 Bit        Muxes := 1     
	 128 Input      6 Bit        Muxes := 224   
	   6 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 224   
	   2 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 8     
Module spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module draw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 31    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
Module random__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module gen__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 3     
Module random__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module gen__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 3     
Module random__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module gen__3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 3     
Module random 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module gen 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 3     
Module move__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 40    
Module shake__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module shake__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module shake__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module shake 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design game has port vgaRed[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaRed[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaRed[0] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[0] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[0] driven by constant 0
WARNING: [Synth 8-3917] design game has port OLED_RES driven by constant 1
INFO: [Synth 8-5546] ROM "init_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[31][0]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[30][0]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[28][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[27][0]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[25][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[24][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[23][0]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[21][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[19][0]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[18][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[17][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[16][0]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[15][0]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[14][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[13][0]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[12][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[11][0]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[10][0]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[9][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[8][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[7][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[6][0]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[5][0]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[4][0]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[3][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[2][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[1][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[0][0]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[31][1]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[30][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[28][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[27][1]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[25][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[24][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[23][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[21][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[19][1]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[18][1]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[17][1]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[16][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[15][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[14][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[13][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[12][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[11][1]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[10][1]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[9][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[8][1]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[7][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[6][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[5][1]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[4][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[3][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[2][1]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[1][1]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[0][1]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[31][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[30][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[28][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[27][2]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[25][2]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[24][2]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[23][2]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[21][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[19][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[18][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[17][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[16][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[15][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[14][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[13][2]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[12][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[11][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[10][2]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[9][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[8][2]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[7][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[6][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[5][2]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[4][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[3][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[2][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[1][2]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[0][2]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[31][3]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[30][3]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[28][3]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[27][3]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[25][3]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[24][3]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[23][3]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[21][3]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[19][3]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[18][3]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[17][3]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[16][3]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[15][3]' (FD) to 'draw_0/rom_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[14][3]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[13][3]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'draw_0/rom_reg[12][3]' (FD) to 'draw_0/rom_reg[31][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (draw_0/\rom_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (draw_0/\rom_reg[0][7] )
INFO: [Synth 8-5546] ROM "count_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "shake_0/dout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shake_0/dout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shake_1/dout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shake_1/dout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shake_2/dout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shake_2/dout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shake_3/dout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shake_3/dout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:02:10 . Memory (MB): peak = 911.328 ; gain = 572.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |game__GB0     |           1|      7062|
|2     |game__GB1     |           1|      5243|
|3     |game__GB2     |           1|      9714|
|4     |game__GB3     |           1|      6210|
|5     |game__GB4     |           1|      4855|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:02:19 . Memory (MB): peak = 952.402 ; gain = 613.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:21 . Memory (MB): peak = 978.184 ; gain = 638.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |game__GB0     |           1|      6498|
|2     |game__GB1     |           1|      3641|
|3     |game__GB2     |           1|      9656|
|4     |game__GB3     |           1|      5007|
|5     |game__GB4     |           1|      4028|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:02:26 . Memory (MB): peak = 1073.742 ; gain = 734.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:02:27 . Memory (MB): peak = 1073.742 ; gain = 734.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:02:27 . Memory (MB): peak = 1073.742 ; gain = 734.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:02:27 . Memory (MB): peak = 1073.742 ; gain = 734.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:02:27 . Memory (MB): peak = 1073.742 ; gain = 734.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:02:28 . Memory (MB): peak = 1073.742 ; gain = 734.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:02:28 . Memory (MB): peak = 1073.742 ; gain = 734.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |    22|
|3     |LUT1   |    21|
|4     |LUT2   |   136|
|5     |LUT3   |   279|
|6     |LUT4   |   624|
|7     |LUT5   |  1183|
|8     |LUT6   |  2672|
|9     |MUXF7  |   379|
|10    |MUXF8  |    20|
|11    |FDCE   |   490|
|12    |FDPE   |    19|
|13    |FDRE   |    61|
|14    |FDSE   |     1|
|15    |LDC    |     4|
|16    |IBUF   |     6|
|17    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+----------+----------+------+
|      |Instance  |Module    |Cells |
+------+----------+----------+------+
|1     |top       |          |  5941|
|2     |  draw_0  |draw      |   158|
|3     |    spi_0 |spi       |    67|
|4     |  gd      |gen       |    64|
|5     |    ran   |random_23 |    64|
|6     |  gl      |gen_0     |    68|
|7     |    ran   |random_22 |    68|
|8     |  gr      |gen_1     |    73|
|9     |    ran   |random_21 |    73|
|10    |  gu      |gen_2     |    64|
|11    |    ran   |random    |    64|
|12    |  seg0    |seg       |    23|
|13    |  seg1    |seg_3     |    49|
|14    |  seg10   |seg_4     |    37|
|15    |  seg11   |seg_5     |    20|
|16    |  seg12   |seg_6     |    39|
|17    |  seg13   |seg_7     |    23|
|18    |  seg14   |seg_8     |    68|
|19    |  seg15   |seg_9     |    25|
|20    |  seg2    |seg_10    |    46|
|21    |  seg3    |seg_11    |    49|
|22    |  seg4    |seg_12    |    54|
|23    |  seg5    |seg_13    |    37|
|24    |  seg6    |seg_14    |    41|
|25    |  seg7    |seg_15    |    30|
|26    |  seg8    |seg_16    |    79|
|27    |  seg9    |seg_17    |    37|
|28    |  shake_0 |shake     |   108|
|29    |  shake_1 |shake_18  |    93|
|30    |  shake_2 |shake_19  |   101|
|31    |  shake_3 |shake_20  |    78|
|32    |  vga_0   |vga       |  1476|
+------+----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:02:28 . Memory (MB): peak = 1073.742 ; gain = 734.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:02:19 . Memory (MB): peak = 1073.742 ; gain = 344.363
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:02:28 . Memory (MB): peak = 1073.742 ; gain = 734.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 425 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1073.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
196 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:02:32 . Memory (MB): peak = 1073.742 ; gain = 747.797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1073.742 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/FPGAandGames/top2048V1/top2048.runs/synth_1/game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_utilization_synth.rpt -pb game_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 10 19:55:45 2022...
