// Seed: 3281267974
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_4 :
  assert property (@(posedge id_4) id_4)
  else;
endmodule
module module_1 (
    output tri0 id_0
);
  wire  id_2;
  uwire id_3;
  module_0(
      id_3, id_2, id_2
  );
  assign id_3 = 1'b0;
endmodule
module module_2 (
    output wire id_0,
    input  wand id_1,
    input  tri0 id_2
);
  assign id_0 = 1;
  wire id_4;
  id_5 :
  assert property (@(negedge 1) 1 - 1)
  else;
  uwire id_6 = 1;
  wire  id_7;
  module_0(
      id_4, id_6, id_7
  );
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
endmodule
