
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//more_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401950 <.init>:
  401950:	stp	x29, x30, [sp, #-16]!
  401954:	mov	x29, sp
  401958:	bl	402f0c <tigetstr@plt+0x107c>
  40195c:	ldp	x29, x30, [sp], #16
  401960:	ret

Disassembly of section .plt:

0000000000401970 <mbrtowc@plt-0x20>:
  401970:	stp	x16, x30, [sp, #-16]!
  401974:	adrp	x16, 417000 <tigetstr@plt+0x15170>
  401978:	ldr	x17, [x16, #4088]
  40197c:	add	x16, x16, #0xff8
  401980:	br	x17
  401984:	nop
  401988:	nop
  40198c:	nop

0000000000401990 <mbrtowc@plt>:
  401990:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401994:	ldr	x17, [x16]
  401998:	add	x16, x16, #0x0
  40199c:	br	x17

00000000004019a0 <memcpy@plt>:
  4019a0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019a4:	ldr	x17, [x16, #8]
  4019a8:	add	x16, x16, #0x8
  4019ac:	br	x17

00000000004019b0 <memmove@plt>:
  4019b0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019b4:	ldr	x17, [x16, #16]
  4019b8:	add	x16, x16, #0x10
  4019bc:	br	x17

00000000004019c0 <_exit@plt>:
  4019c0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019c4:	ldr	x17, [x16, #24]
  4019c8:	add	x16, x16, #0x18
  4019cc:	br	x17

00000000004019d0 <strlen@plt>:
  4019d0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019d4:	ldr	x17, [x16, #32]
  4019d8:	add	x16, x16, #0x20
  4019dc:	br	x17

00000000004019e0 <fputs@plt>:
  4019e0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019e4:	ldr	x17, [x16, #40]
  4019e8:	add	x16, x16, #0x28
  4019ec:	br	x17

00000000004019f0 <exit@plt>:
  4019f0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019f4:	ldr	x17, [x16, #48]
  4019f8:	add	x16, x16, #0x30
  4019fc:	br	x17

0000000000401a00 <dup@plt>:
  401a00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a04:	ldr	x17, [x16, #56]
  401a08:	add	x16, x16, #0x38
  401a0c:	br	x17

0000000000401a10 <setupterm@plt>:
  401a10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a14:	ldr	x17, [x16, #64]
  401a18:	add	x16, x16, #0x40
  401a1c:	br	x17

0000000000401a20 <sigprocmask@plt>:
  401a20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a24:	ldr	x17, [x16, #72]
  401a28:	add	x16, x16, #0x48
  401a2c:	br	x17

0000000000401a30 <__sigsetjmp@plt>:
  401a30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a34:	ldr	x17, [x16, #80]
  401a38:	add	x16, x16, #0x50
  401a3c:	br	x17

0000000000401a40 <putp@plt>:
  401a40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a44:	ldr	x17, [x16, #88]
  401a48:	add	x16, x16, #0x58
  401a4c:	br	x17

0000000000401a50 <sprintf@plt>:
  401a50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a54:	ldr	x17, [x16, #96]
  401a58:	add	x16, x16, #0x60
  401a5c:	br	x17

0000000000401a60 <putc@plt>:
  401a60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a64:	ldr	x17, [x16, #104]
  401a68:	add	x16, x16, #0x68
  401a6c:	br	x17

0000000000401a70 <__cxa_atexit@plt>:
  401a70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a74:	ldr	x17, [x16, #112]
  401a78:	add	x16, x16, #0x70
  401a7c:	br	x17

0000000000401a80 <fputc@plt>:
  401a80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a84:	ldr	x17, [x16, #120]
  401a88:	add	x16, x16, #0x78
  401a8c:	br	x17

0000000000401a90 <kill@plt>:
  401a90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a94:	ldr	x17, [x16, #128]
  401a98:	add	x16, x16, #0x80
  401a9c:	br	x17

0000000000401aa0 <fork@plt>:
  401aa0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401aa4:	ldr	x17, [x16, #136]
  401aa8:	add	x16, x16, #0x88
  401aac:	br	x17

0000000000401ab0 <tcgetattr@plt>:
  401ab0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ab4:	ldr	x17, [x16, #144]
  401ab8:	add	x16, x16, #0x90
  401abc:	br	x17

0000000000401ac0 <fileno@plt>:
  401ac0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ac4:	ldr	x17, [x16, #152]
  401ac8:	add	x16, x16, #0x98
  401acc:	br	x17

0000000000401ad0 <signal@plt>:
  401ad0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ad4:	ldr	x17, [x16, #160]
  401ad8:	add	x16, x16, #0xa0
  401adc:	br	x17

0000000000401ae0 <fclose@plt>:
  401ae0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ae4:	ldr	x17, [x16, #168]
  401ae8:	add	x16, x16, #0xa8
  401aec:	br	x17

0000000000401af0 <fopen@plt>:
  401af0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401af4:	ldr	x17, [x16, #176]
  401af8:	add	x16, x16, #0xb0
  401afc:	br	x17

0000000000401b00 <malloc@plt>:
  401b00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b04:	ldr	x17, [x16, #184]
  401b08:	add	x16, x16, #0xb8
  401b0c:	br	x17

0000000000401b10 <wcwidth@plt>:
  401b10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b14:	ldr	x17, [x16, #192]
  401b18:	add	x16, x16, #0xc0
  401b1c:	br	x17

0000000000401b20 <open@plt>:
  401b20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b24:	ldr	x17, [x16, #200]
  401b28:	add	x16, x16, #0xc8
  401b2c:	br	x17

0000000000401b30 <tparm@plt>:
  401b30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b34:	ldr	x17, [x16, #208]
  401b38:	add	x16, x16, #0xd0
  401b3c:	br	x17

0000000000401b40 <sigemptyset@plt>:
  401b40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b44:	ldr	x17, [x16, #216]
  401b48:	add	x16, x16, #0xd8
  401b4c:	br	x17

0000000000401b50 <bindtextdomain@plt>:
  401b50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b54:	ldr	x17, [x16, #224]
  401b58:	add	x16, x16, #0xe0
  401b5c:	br	x17

0000000000401b60 <__libc_start_main@plt>:
  401b60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b64:	ldr	x17, [x16, #232]
  401b68:	add	x16, x16, #0xe8
  401b6c:	br	x17

0000000000401b70 <tigetflag@plt>:
  401b70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b74:	ldr	x17, [x16, #240]
  401b78:	add	x16, x16, #0xf0
  401b7c:	br	x17

0000000000401b80 <memset@plt>:
  401b80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b84:	ldr	x17, [x16, #248]
  401b88:	add	x16, x16, #0xf8
  401b8c:	br	x17

0000000000401b90 <sleep@plt>:
  401b90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b94:	ldr	x17, [x16, #256]
  401b98:	add	x16, x16, #0x100
  401b9c:	br	x17

0000000000401ba0 <realloc@plt>:
  401ba0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ba4:	ldr	x17, [x16, #264]
  401ba8:	add	x16, x16, #0x108
  401bac:	br	x17

0000000000401bb0 <getc@plt>:
  401bb0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401bb4:	ldr	x17, [x16, #272]
  401bb8:	add	x16, x16, #0x110
  401bbc:	br	x17

0000000000401bc0 <strdup@plt>:
  401bc0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401bc4:	ldr	x17, [x16, #280]
  401bc8:	add	x16, x16, #0x118
  401bcc:	br	x17

0000000000401bd0 <close@plt>:
  401bd0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401bd4:	ldr	x17, [x16, #288]
  401bd8:	add	x16, x16, #0x120
  401bdc:	br	x17

0000000000401be0 <strrchr@plt>:
  401be0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401be4:	ldr	x17, [x16, #296]
  401be8:	add	x16, x16, #0x128
  401bec:	br	x17

0000000000401bf0 <__gmon_start__@plt>:
  401bf0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401bf4:	ldr	x17, [x16, #304]
  401bf8:	add	x16, x16, #0x130
  401bfc:	br	x17

0000000000401c00 <fseek@plt>:
  401c00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c04:	ldr	x17, [x16, #312]
  401c08:	add	x16, x16, #0x138
  401c0c:	br	x17

0000000000401c10 <abort@plt>:
  401c10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c14:	ldr	x17, [x16, #320]
  401c18:	add	x16, x16, #0x140
  401c1c:	br	x17

0000000000401c20 <feof@plt>:
  401c20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c24:	ldr	x17, [x16, #328]
  401c28:	add	x16, x16, #0x148
  401c2c:	br	x17

0000000000401c30 <puts@plt>:
  401c30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c34:	ldr	x17, [x16, #336]
  401c38:	add	x16, x16, #0x150
  401c3c:	br	x17

0000000000401c40 <textdomain@plt>:
  401c40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c44:	ldr	x17, [x16, #344]
  401c48:	add	x16, x16, #0x158
  401c4c:	br	x17

0000000000401c50 <execvp@plt>:
  401c50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c54:	ldr	x17, [x16, #352]
  401c58:	add	x16, x16, #0x160
  401c5c:	br	x17

0000000000401c60 <strcmp@plt>:
  401c60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c64:	ldr	x17, [x16, #360]
  401c68:	add	x16, x16, #0x168
  401c6c:	br	x17

0000000000401c70 <warn@plt>:
  401c70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c74:	ldr	x17, [x16, #368]
  401c78:	add	x16, x16, #0x170
  401c7c:	br	x17

0000000000401c80 <__ctype_b_loc@plt>:
  401c80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c84:	ldr	x17, [x16, #376]
  401c88:	add	x16, x16, #0x178
  401c8c:	br	x17

0000000000401c90 <fread@plt>:
  401c90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c94:	ldr	x17, [x16, #384]
  401c98:	add	x16, x16, #0x180
  401c9c:	br	x17

0000000000401ca0 <free@plt>:
  401ca0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ca4:	ldr	x17, [x16, #392]
  401ca8:	add	x16, x16, #0x188
  401cac:	br	x17

0000000000401cb0 <ungetc@plt>:
  401cb0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401cb4:	ldr	x17, [x16, #400]
  401cb8:	add	x16, x16, #0x190
  401cbc:	br	x17

0000000000401cc0 <__ctype_get_mb_cur_max@plt>:
  401cc0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401cc4:	ldr	x17, [x16, #408]
  401cc8:	add	x16, x16, #0x198
  401ccc:	br	x17

0000000000401cd0 <siglongjmp@plt>:
  401cd0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401cd4:	ldr	x17, [x16, #416]
  401cd8:	add	x16, x16, #0x1a0
  401cdc:	br	x17

0000000000401ce0 <fwrite@plt>:
  401ce0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ce4:	ldr	x17, [x16, #424]
  401ce8:	add	x16, x16, #0x1a8
  401cec:	br	x17

0000000000401cf0 <fcntl@plt>:
  401cf0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401cf4:	ldr	x17, [x16, #432]
  401cf8:	add	x16, x16, #0x1b0
  401cfc:	br	x17

0000000000401d00 <wait@plt>:
  401d00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d04:	ldr	x17, [x16, #440]
  401d08:	add	x16, x16, #0x1b8
  401d0c:	br	x17

0000000000401d10 <dcngettext@plt>:
  401d10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d14:	ldr	x17, [x16, #448]
  401d18:	add	x16, x16, #0x1c0
  401d1c:	br	x17

0000000000401d20 <fflush@plt>:
  401d20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d24:	ldr	x17, [x16, #456]
  401d28:	add	x16, x16, #0x1c8
  401d2c:	br	x17

0000000000401d30 <warnx@plt>:
  401d30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d34:	ldr	x17, [x16, #464]
  401d38:	add	x16, x16, #0x1d0
  401d3c:	br	x17

0000000000401d40 <read@plt>:
  401d40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d44:	ldr	x17, [x16, #472]
  401d48:	add	x16, x16, #0x1d8
  401d4c:	br	x17

0000000000401d50 <tcsetattr@plt>:
  401d50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d54:	ldr	x17, [x16, #480]
  401d58:	add	x16, x16, #0x1e0
  401d5c:	br	x17

0000000000401d60 <isatty@plt>:
  401d60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d64:	ldr	x17, [x16, #488]
  401d68:	add	x16, x16, #0x1e8
  401d6c:	br	x17

0000000000401d70 <dcgettext@plt>:
  401d70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d74:	ldr	x17, [x16, #496]
  401d78:	add	x16, x16, #0x1f0
  401d7c:	br	x17

0000000000401d80 <regexec@plt>:
  401d80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d84:	ldr	x17, [x16, #504]
  401d88:	add	x16, x16, #0x1f8
  401d8c:	br	x17

0000000000401d90 <regfree@plt>:
  401d90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d94:	ldr	x17, [x16, #512]
  401d98:	add	x16, x16, #0x200
  401d9c:	br	x17

0000000000401da0 <regcomp@plt>:
  401da0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401da4:	ldr	x17, [x16, #520]
  401da8:	add	x16, x16, #0x208
  401dac:	br	x17

0000000000401db0 <strncpy@plt>:
  401db0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401db4:	ldr	x17, [x16, #528]
  401db8:	add	x16, x16, #0x210
  401dbc:	br	x17

0000000000401dc0 <sigaddset@plt>:
  401dc0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401dc4:	ldr	x17, [x16, #536]
  401dc8:	add	x16, x16, #0x218
  401dcc:	br	x17

0000000000401dd0 <printf@plt>:
  401dd0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401dd4:	ldr	x17, [x16, #544]
  401dd8:	add	x16, x16, #0x220
  401ddc:	br	x17

0000000000401de0 <__assert_fail@plt>:
  401de0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401de4:	ldr	x17, [x16, #552]
  401de8:	add	x16, x16, #0x228
  401dec:	br	x17

0000000000401df0 <__errno_location@plt>:
  401df0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401df4:	ldr	x17, [x16, #560]
  401df8:	add	x16, x16, #0x230
  401dfc:	br	x17

0000000000401e00 <regerror@plt>:
  401e00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e04:	ldr	x17, [x16, #568]
  401e08:	add	x16, x16, #0x238
  401e0c:	br	x17

0000000000401e10 <getenv@plt>:
  401e10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e14:	ldr	x17, [x16, #576]
  401e18:	add	x16, x16, #0x240
  401e1c:	br	x17

0000000000401e20 <__xstat@plt>:
  401e20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e24:	ldr	x17, [x16, #584]
  401e28:	add	x16, x16, #0x248
  401e2c:	br	x17

0000000000401e30 <tigetnum@plt>:
  401e30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e34:	ldr	x17, [x16, #592]
  401e38:	add	x16, x16, #0x250
  401e3c:	br	x17

0000000000401e40 <fprintf@plt>:
  401e40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e44:	ldr	x17, [x16, #600]
  401e48:	add	x16, x16, #0x258
  401e4c:	br	x17

0000000000401e50 <err@plt>:
  401e50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e54:	ldr	x17, [x16, #608]
  401e58:	add	x16, x16, #0x260
  401e5c:	br	x17

0000000000401e60 <ioctl@plt>:
  401e60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e64:	ldr	x17, [x16, #616]
  401e68:	add	x16, x16, #0x268
  401e6c:	br	x17

0000000000401e70 <setlocale@plt>:
  401e70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e74:	ldr	x17, [x16, #624]
  401e78:	add	x16, x16, #0x270
  401e7c:	br	x17

0000000000401e80 <ferror@plt>:
  401e80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e84:	ldr	x17, [x16, #632]
  401e88:	add	x16, x16, #0x278
  401e8c:	br	x17

0000000000401e90 <tigetstr@plt>:
  401e90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e94:	ldr	x17, [x16, #640]
  401e98:	add	x16, x16, #0x280
  401e9c:	br	x17

Disassembly of section .text:

0000000000401ea0 <.text>:
  401ea0:	sub	sp, sp, #0x7c0
  401ea4:	mov	x2, #0x6b8                 	// #1720
  401ea8:	add	x3, sp, #0x108
  401eac:	stp	x29, x30, [sp]
  401eb0:	mov	x29, sp
  401eb4:	stp	x19, x20, [sp, #16]
  401eb8:	mov	w20, w0
  401ebc:	mov	x0, x3
  401ec0:	str	x21, [sp, #32]
  401ec4:	mov	x21, x1
  401ec8:	mov	w1, #0x0                   	// #0
  401ecc:	bl	401b80 <memset@plt>
  401ed0:	mov	x3, x0
  401ed4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  401ed8:	mov	w2, #0x2320                	// #8992
  401edc:	mov	w5, #0xb                   	// #11
  401ee0:	mov	w4, #0x18                  	// #24
  401ee4:	movk	w2, #0x1050, lsl #16
  401ee8:	str	x3, [x0, #712]
  401eec:	mov	w3, #0x50                  	// #80
  401ef0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  401ef4:	mov	w0, #0x6                   	// #6
  401ef8:	add	x1, x1, #0xe88
  401efc:	str	wzr, [sp, #96]
  401f00:	str	w5, [sp, #408]
  401f04:	adrp	x19, 406000 <tigetstr@plt+0x4170>
  401f08:	str	w4, [sp, #784]
  401f0c:	add	x19, x19, #0xa40
  401f10:	str	w3, [sp, #920]
  401f14:	str	w2, [sp, #1980]
  401f18:	bl	401e70 <setlocale@plt>
  401f1c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  401f20:	add	x1, x1, #0xa28
  401f24:	mov	x0, x19
  401f28:	bl	401b50 <bindtextdomain@plt>
  401f2c:	mov	x0, x19
  401f30:	bl	401c40 <textdomain@plt>
  401f34:	adrp	x0, 404000 <tigetstr@plt+0x2170>
  401f38:	add	x0, x0, #0xce0
  401f3c:	bl	406118 <tigetstr@plt+0x4288>
  401f40:	cmp	w20, #0x1
  401f44:	b.le	401f74 <tigetstr@plt+0xe4>
  401f48:	ldr	x19, [x21, #8]
  401f4c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  401f50:	add	x1, x1, #0xa50
  401f54:	mov	x0, x19
  401f58:	bl	401c60 <strcmp@plt>
  401f5c:	cbz	w0, 402214 <tigetstr@plt+0x384>
  401f60:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  401f64:	mov	x0, x19
  401f68:	add	x1, x1, #0xd68
  401f6c:	bl	401c60 <strcmp@plt>
  401f70:	cbz	w0, 4024f4 <tigetstr@plt+0x664>
  401f74:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  401f78:	mov	w0, #0x6                   	// #6
  401f7c:	add	x1, x1, #0xe88
  401f80:	str	x21, [sp, #424]
  401f84:	str	w20, [sp, #432]
  401f88:	bl	401e70 <setlocale@plt>
  401f8c:	add	x1, sp, #0x108
  401f90:	mov	w0, #0x1                   	// #1
  401f94:	bl	401ab0 <tcgetattr@plt>
  401f98:	ldrb	w1, [sp, #1982]
  401f9c:	bfxil	w1, w0, #0, #1
  401fa0:	strb	w1, [sp, #1982]
  401fa4:	tbz	w1, #0, 402464 <tigetstr@plt+0x5d4>
  401fa8:	add	x1, sp, #0x108
  401fac:	mov	w0, #0x0                   	// #0
  401fb0:	bl	401ab0 <tcgetattr@plt>
  401fb4:	mov	w3, w0
  401fb8:	ldrb	w2, [sp, #1981]
  401fbc:	add	x1, sp, #0x108
  401fc0:	mov	w0, #0x2                   	// #2
  401fc4:	bfi	w2, w3, #7, #1
  401fc8:	strb	w2, [sp, #1981]
  401fcc:	bl	401ab0 <tcgetattr@plt>
  401fd0:	ldr	w0, [sp, #268]
  401fd4:	mov	w3, #0x1800                	// #6144
  401fd8:	ldrb	w1, [sp, #1981]
  401fdc:	and	w0, w0, w3
  401fe0:	ldrb	w2, [sp, #1982]
  401fe4:	cmp	w0, w3
  401fe8:	ldr	w3, [sp, #320]
  401fec:	cset	w0, ne  // ne = any
  401ff0:	str	w3, [sp, #380]
  401ff4:	add	x3, sp, #0x200
  401ff8:	bfi	w1, w0, #2, #1
  401ffc:	add	x0, sp, #0x244
  402000:	ldp	x4, x5, [x3, #-248]
  402004:	stp	x4, x5, [x0, #-256]
  402008:	add	x0, sp, #0x244
  40200c:	ldp	x6, x7, [x3, #-232]
  402010:	ldp	x4, x5, [x3, #-216]
  402014:	add	x3, sp, #0x244
  402018:	stp	x6, x7, [x0, #-240]
  40201c:	stp	x4, x5, [x3, #-224]
  402020:	add	x3, sp, #0x240
  402024:	ldr	x0, [sp, #312]
  402028:	stur	x0, [x3, #-204]
  40202c:	strb	w1, [sp, #1981]
  402030:	tbnz	w2, #0, 40204c <tigetstr@plt+0x1bc>
  402034:	ldr	w0, [sp, #276]
  402038:	mov	w1, #0xfffffff5            	// #-11
  40203c:	mov	w2, #0x100                 	// #256
  402040:	strh	w2, [sp, #286]
  402044:	and	w0, w0, w1
  402048:	str	w0, [sp, #276]
  40204c:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402050:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402054:	add	x1, x1, #0xe38
  402058:	ldr	x0, [x0, #696]
  40205c:	bl	401c60 <strcmp@plt>
  402060:	cbnz	w0, 402070 <tigetstr@plt+0x1e0>
  402064:	ldrb	w0, [sp, #1981]
  402068:	eor	w0, w0, #0x40
  40206c:	strb	w0, [sp, #1981]
  402070:	add	x0, sp, #0x108
  402074:	bl	404118 <tigetstr@plt+0x2288>
  402078:	ldr	w1, [sp, #784]
  40207c:	mov	w2, #0x2                   	// #2
  402080:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402084:	add	x0, x0, #0xe40
  402088:	sdiv	w1, w1, w2
  40208c:	sub	w1, w1, #0x1
  402090:	cmp	w1, #0x0
  402094:	csinc	w1, w1, wzr, gt
  402098:	str	w1, [sp, #408]
  40209c:	bl	401e10 <getenv@plt>
  4020a0:	cbz	x0, 4020b0 <tigetstr@plt+0x220>
  4020a4:	mov	x1, x0
  4020a8:	add	x0, sp, #0x108
  4020ac:	bl	402fc8 <tigetstr@plt+0x1138>
  4020b0:	ldr	w1, [sp, #432]
  4020b4:	mov	w21, #0x0                   	// #0
  4020b8:	stp	wzr, wzr, [sp, #76]
  4020bc:	sub	w1, w1, #0x1
  4020c0:	str	wzr, [sp, #84]
  4020c4:	str	xzr, [sp, #88]
  4020c8:	cmp	w1, #0x0
  4020cc:	str	w1, [sp, #432]
  4020d0:	b.le	402164 <tigetstr@plt+0x2d4>
  4020d4:	nop
  4020d8:	ldr	x0, [sp, #424]
  4020dc:	add	x2, x0, #0x8
  4020e0:	ldr	x20, [x0, #8]
  4020e4:	str	x2, [sp, #424]
  4020e8:	ldrsb	w2, [x20]
  4020ec:	cmp	w2, #0x2d
  4020f0:	b.eq	402454 <tigetstr@plt+0x5c4>  // b.none
  4020f4:	cmp	w2, #0x2b
  4020f8:	b.ne	402164 <tigetstr@plt+0x2d4>  // b.any
  4020fc:	ldrsb	w19, [x20, #1]
  402100:	cmp	w19, #0x2f
  402104:	b.eq	402438 <tigetstr@plt+0x5a8>  // b.none
  402108:	ldr	w0, [sp, #76]
  40210c:	add	w0, w0, #0x1
  402110:	str	w0, [sp, #76]
  402114:	cbz	w19, 402520 <tigetstr@plt+0x690>
  402118:	bl	401c80 <__ctype_b_loc@plt>
  40211c:	add	x20, x20, #0x1
  402120:	ldr	x3, [x0]
  402124:	mov	w2, w21
  402128:	add	w0, w2, w2, lsl #2
  40212c:	ldrh	w1, [x3, w19, sxtw #1]
  402130:	add	w0, w19, w0, lsl #1
  402134:	ldrsb	w19, [x20, #1]!
  402138:	sub	w0, w0, #0x30
  40213c:	tst	x1, #0x800
  402140:	csel	w2, w0, w2, ne  // ne = any
  402144:	cbnz	w19, 402128 <tigetstr@plt+0x298>
  402148:	sub	w0, w2, #0x1
  40214c:	str	w0, [sp, #84]
  402150:	ldr	w1, [sp, #432]
  402154:	sub	w1, w1, #0x1
  402158:	str	w1, [sp, #432]
  40215c:	cmp	w1, #0x0
  402160:	b.gt	4020d8 <tigetstr@plt+0x248>
  402164:	ldrb	w0, [sp, #1980]
  402168:	tbz	w0, #2, 402188 <tigetstr@plt+0x2f8>
  40216c:	ldr	x0, [sp, #856]
  402170:	cbz	x0, 40217c <tigetstr@plt+0x2ec>
  402174:	ldrsb	w0, [x0]
  402178:	cbnz	w0, 402bfc <tigetstr@plt+0xd6c>
  40217c:	ldrb	w0, [sp, #1980]
  402180:	and	w0, w0, #0xfffffffb
  402184:	strb	w0, [sp, #1980]
  402188:	ldr	w0, [sp, #404]
  40218c:	cbnz	w0, 40219c <tigetstr@plt+0x30c>
  402190:	ldr	w0, [sp, #784]
  402194:	sub	w0, w0, #0x1
  402198:	str	w0, [sp, #404]
  40219c:	ldr	w0, [sp, #404]
  4021a0:	cmp	w1, #0x1
  4021a4:	str	w0, [sp, #72]
  4021a8:	ldrsb	w0, [sp, #1981]
  4021ac:	b.le	402b54 <tigetstr@plt+0xcc4>
  4021b0:	mov	w1, #0x1                   	// #1
  4021b4:	str	w1, [sp, #96]
  4021b8:	adrp	x2, 418000 <tigetstr@plt+0x16170>
  4021bc:	ldrb	w1, [sp, #1982]
  4021c0:	ldr	x2, [x2, #688]
  4021c4:	str	x2, [sp, #56]
  4021c8:	tbz	w1, #0, 402c54 <tigetstr@plt+0xdc4>
  4021cc:	tbnz	w0, #31, 402d20 <tigetstr@plt+0xe90>
  4021d0:	add	x1, sp, #0x1c8
  4021d4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4021d8:	add	x0, x0, #0xe90
  4021dc:	str	x1, [sp, #64]
  4021e0:	str	x0, [sp, #104]
  4021e4:	ldr	w1, [sp, #400]
  4021e8:	ldr	w0, [sp, #432]
  4021ec:	cmp	w1, w0
  4021f0:	b.lt	402528 <tigetstr@plt+0x698>  // b.tstop
  4021f4:	ldr	x0, [sp, #928]
  4021f8:	bl	401ca0 <free@plt>
  4021fc:	ldr	x0, [sp, #88]
  402200:	bl	401ca0 <free@plt>
  402204:	ldr	x0, [sp, #768]
  402208:	bl	401ca0 <free@plt>
  40220c:	bl	403ae8 <tigetstr@plt+0x1c58>
  402210:	b	402430 <tigetstr@plt+0x5a0>
  402214:	adrp	x3, 418000 <tigetstr@plt+0x16170>
  402218:	mov	w2, #0x5                   	// #5
  40221c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402220:	mov	x0, #0x0                   	// #0
  402224:	ldr	x19, [x3, #680]
  402228:	add	x1, x1, #0xa58
  40222c:	bl	401d70 <dcgettext@plt>
  402230:	mov	x1, x19
  402234:	bl	4019e0 <fputs@plt>
  402238:	mov	w2, #0x5                   	// #5
  40223c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402240:	mov	x0, #0x0                   	// #0
  402244:	add	x1, x1, #0xa68
  402248:	bl	401d70 <dcgettext@plt>
  40224c:	mov	x1, x0
  402250:	adrp	x2, 418000 <tigetstr@plt+0x16170>
  402254:	mov	x0, x19
  402258:	ldr	x2, [x2, #696]
  40225c:	bl	401e40 <fprintf@plt>
  402260:	mov	x1, x19
  402264:	mov	w0, #0xa                   	// #10
  402268:	bl	401a80 <fputc@plt>
  40226c:	mov	w2, #0x5                   	// #5
  402270:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402274:	mov	x0, #0x0                   	// #0
  402278:	add	x1, x1, #0xa88
  40227c:	bl	401d70 <dcgettext@plt>
  402280:	mov	x1, x19
  402284:	bl	4019e0 <fputs@plt>
  402288:	mov	w2, #0x5                   	// #5
  40228c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402290:	mov	x0, #0x0                   	// #0
  402294:	add	x1, x1, #0xab0
  402298:	bl	401d70 <dcgettext@plt>
  40229c:	mov	x1, x19
  4022a0:	bl	4019e0 <fputs@plt>
  4022a4:	mov	w2, #0x5                   	// #5
  4022a8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4022ac:	mov	x0, #0x0                   	// #0
  4022b0:	add	x1, x1, #0xac0
  4022b4:	bl	401d70 <dcgettext@plt>
  4022b8:	mov	x1, x19
  4022bc:	bl	4019e0 <fputs@plt>
  4022c0:	mov	w2, #0x5                   	// #5
  4022c4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4022c8:	mov	x0, #0x0                   	// #0
  4022cc:	add	x1, x1, #0xaf8
  4022d0:	bl	401d70 <dcgettext@plt>
  4022d4:	mov	x1, x19
  4022d8:	bl	4019e0 <fputs@plt>
  4022dc:	mov	w2, #0x5                   	// #5
  4022e0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4022e4:	mov	x0, #0x0                   	// #0
  4022e8:	add	x1, x1, #0xb30
  4022ec:	bl	401d70 <dcgettext@plt>
  4022f0:	mov	x1, x19
  4022f4:	bl	4019e0 <fputs@plt>
  4022f8:	mov	w2, #0x5                   	// #5
  4022fc:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402300:	mov	x0, #0x0                   	// #0
  402304:	add	x1, x1, #0xb60
  402308:	bl	401d70 <dcgettext@plt>
  40230c:	mov	x1, x19
  402310:	bl	4019e0 <fputs@plt>
  402314:	mov	w2, #0x5                   	// #5
  402318:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40231c:	mov	x0, #0x0                   	// #0
  402320:	add	x1, x1, #0xba0
  402324:	bl	401d70 <dcgettext@plt>
  402328:	mov	x1, x19
  40232c:	bl	4019e0 <fputs@plt>
  402330:	mov	w2, #0x5                   	// #5
  402334:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402338:	mov	x0, #0x0                   	// #0
  40233c:	add	x1, x1, #0xbe0
  402340:	bl	401d70 <dcgettext@plt>
  402344:	mov	x1, x19
  402348:	bl	4019e0 <fputs@plt>
  40234c:	mov	w2, #0x5                   	// #5
  402350:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402354:	mov	x0, #0x0                   	// #0
  402358:	add	x1, x1, #0xc18
  40235c:	bl	401d70 <dcgettext@plt>
  402360:	mov	x1, x19
  402364:	bl	4019e0 <fputs@plt>
  402368:	mov	w2, #0x5                   	// #5
  40236c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402370:	mov	x0, #0x0                   	// #0
  402374:	add	x1, x1, #0xc40
  402378:	bl	401d70 <dcgettext@plt>
  40237c:	mov	x1, x19
  402380:	bl	4019e0 <fputs@plt>
  402384:	mov	w2, #0x5                   	// #5
  402388:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40238c:	mov	x0, #0x0                   	// #0
  402390:	add	x1, x1, #0xc70
  402394:	bl	401d70 <dcgettext@plt>
  402398:	mov	x1, x19
  40239c:	bl	4019e0 <fputs@plt>
  4023a0:	mov	w2, #0x5                   	// #5
  4023a4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4023a8:	mov	x0, #0x0                   	// #0
  4023ac:	add	x1, x1, #0xca8
  4023b0:	bl	401d70 <dcgettext@plt>
  4023b4:	mov	x1, x19
  4023b8:	bl	4019e0 <fputs@plt>
  4023bc:	mov	x1, x19
  4023c0:	mov	w0, #0xa                   	// #10
  4023c4:	bl	401a80 <fputc@plt>
  4023c8:	mov	w2, #0x5                   	// #5
  4023cc:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4023d0:	mov	x0, #0x0                   	// #0
  4023d4:	add	x1, x1, #0xce8
  4023d8:	bl	401d70 <dcgettext@plt>
  4023dc:	mov	x1, x0
  4023e0:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  4023e4:	add	x0, x2, #0xd00
  4023e8:	bl	401dd0 <printf@plt>
  4023ec:	mov	w2, #0x5                   	// #5
  4023f0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4023f4:	mov	x0, #0x0                   	// #0
  4023f8:	add	x1, x1, #0xd18
  4023fc:	bl	401d70 <dcgettext@plt>
  402400:	mov	x1, x0
  402404:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  402408:	add	x0, x2, #0xd28
  40240c:	bl	401dd0 <printf@plt>
  402410:	mov	w2, #0x5                   	// #5
  402414:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402418:	mov	x0, #0x0                   	// #0
  40241c:	add	x1, x1, #0xd40
  402420:	bl	401d70 <dcgettext@plt>
  402424:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402428:	add	x1, x1, #0xd60
  40242c:	bl	401dd0 <printf@plt>
  402430:	mov	w0, #0x0                   	// #0
  402434:	bl	4019f0 <exit@plt>
  402438:	add	x0, x20, #0x2
  40243c:	bl	4032a0 <tigetstr@plt+0x1410>
  402440:	ldr	w1, [sp, #80]
  402444:	str	x0, [sp, #88]
  402448:	add	w1, w1, #0x1
  40244c:	str	w1, [sp, #80]
  402450:	b	402150 <tigetstr@plt+0x2c0>
  402454:	add	x1, x20, #0x1
  402458:	add	x0, sp, #0x108
  40245c:	bl	402fc8 <tigetstr@plt+0x1138>
  402460:	b	402150 <tigetstr@plt+0x2c0>
  402464:	ldrb	w1, [sp, #283]
  402468:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40246c:	ldrb	w3, [sp, #284]
  402470:	add	x0, x0, #0xd78
  402474:	cmp	w1, #0xff
  402478:	ldrb	w2, [sp, #1980]
  40247c:	cset	w1, ne  // ne = any
  402480:	cmp	w3, #0xff
  402484:	cset	w3, ne  // ne = any
  402488:	and	w2, w2, #0x3f
  40248c:	ubfiz	w3, w3, #6, #2
  402490:	orr	w1, w3, w1, lsl #7
  402494:	orr	w1, w1, w2
  402498:	strb	w1, [sp, #1980]
  40249c:	bl	401e10 <getenv@plt>
  4024a0:	cbz	x0, 402bb0 <tigetstr@plt+0xd20>
  4024a4:	add	x2, sp, #0x7c
  4024a8:	mov	w1, #0x1                   	// #1
  4024ac:	bl	401a10 <setupterm@plt>
  4024b0:	ldr	w0, [sp, #124]
  4024b4:	cmp	w0, #0x0
  4024b8:	b.gt	4028fc <tigetstr@plt+0xa6c>
  4024bc:	ldrb	w0, [sp, #1980]
  4024c0:	mov	w1, #0xffffffd7            	// #-41
  4024c4:	and	w0, w0, w1
  4024c8:	orr	w0, w0, #0x8
  4024cc:	strb	w0, [sp, #1980]
  4024d0:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4024d4:	add	x0, x0, #0xe28
  4024d8:	bl	401e10 <getenv@plt>
  4024dc:	cmp	x0, #0x0
  4024e0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4024e4:	add	x1, x1, #0xe30
  4024e8:	csel	x0, x1, x0, eq  // eq = none
  4024ec:	str	x0, [sp, #440]
  4024f0:	b	401fa8 <tigetstr@plt+0x118>
  4024f4:	mov	w2, #0x5                   	// #5
  4024f8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4024fc:	mov	x0, #0x0                   	// #0
  402500:	add	x1, x1, #0x150
  402504:	bl	401d70 <dcgettext@plt>
  402508:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  40250c:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  402510:	add	x2, x2, #0x160
  402514:	ldr	x1, [x1, #696]
  402518:	bl	401dd0 <printf@plt>
  40251c:	b	402430 <tigetstr@plt+0x5a0>
  402520:	mov	w2, w21
  402524:	b	402148 <tigetstr@plt+0x2b8>
  402528:	ldr	x3, [sp, #424]
  40252c:	add	x2, sp, #0x88
  402530:	mov	w0, #0x0                   	// #0
  402534:	ldr	x20, [x3, w1, sxtw #3]
  402538:	mov	x1, x20
  40253c:	bl	401e20 <__xstat@plt>
  402540:	cmn	w0, #0x1
  402544:	b.eq	402dd8 <tigetstr@plt+0xf48>  // b.none
  402548:	ldr	w0, [sp, #152]
  40254c:	and	w0, w0, #0xf000
  402550:	cmp	w0, #0x4, lsl #12
  402554:	b.eq	402d78 <tigetstr@plt+0xee8>  // b.none
  402558:	ldr	x1, [sp, #104]
  40255c:	mov	x0, x20
  402560:	str	xzr, [sp, #384]
  402564:	str	wzr, [sp, #416]
  402568:	bl	401af0 <fopen@plt>
  40256c:	mov	x19, x0
  402570:	cbz	x0, 402dac <tigetstr@plt+0xf1c>
  402574:	mov	w2, #0x0                   	// #0
  402578:	mov	x1, #0x0                   	// #0
  40257c:	bl	401c00 <fseek@plt>
  402580:	cbnz	w0, 402614 <tigetstr@plt+0x784>
  402584:	mov	x3, x19
  402588:	add	x0, sp, #0x78
  40258c:	mov	x2, #0x1                   	// #1
  402590:	mov	x1, #0x2                   	// #2
  402594:	bl	401c90 <fread@plt>
  402598:	cmp	x0, #0x1
  40259c:	b.ne	402604 <tigetstr@plt+0x774>  // b.any
  4025a0:	ldrsb	w1, [sp, #121]
  4025a4:	ldrsb	w2, [sp, #120]
  4025a8:	add	w1, w2, w1, lsl #8
  4025ac:	cmp	w1, #0x10b
  4025b0:	b.gt	4025f8 <tigetstr@plt+0x768>
  4025b4:	cmp	w1, #0x104
  4025b8:	b.le	402604 <tigetstr@plt+0x774>
  4025bc:	sub	w1, w1, #0x105
  4025c0:	mov	x2, #0x5d                  	// #93
  4025c4:	lsl	x0, x0, x1
  4025c8:	tst	x0, x2
  4025cc:	b.eq	402604 <tigetstr@plt+0x774>  // b.none
  4025d0:	mov	w2, #0x5                   	// #5
  4025d4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4025d8:	mov	x0, #0x0                   	// #0
  4025dc:	add	x1, x1, #0xea8
  4025e0:	bl	401d70 <dcgettext@plt>
  4025e4:	mov	x1, x20
  4025e8:	bl	401dd0 <printf@plt>
  4025ec:	mov	x0, x19
  4025f0:	bl	401ae0 <fclose@plt>
  4025f4:	b	402804 <tigetstr@plt+0x974>
  4025f8:	mov	w0, #0x457f                	// #17791
  4025fc:	cmp	w1, w0
  402600:	b.eq	4025d0 <tigetstr@plt+0x740>  // b.none
  402604:	mov	x0, x19
  402608:	mov	w2, #0x0                   	// #0
  40260c:	mov	x1, #0x0                   	// #0
  402610:	bl	401c00 <fseek@plt>
  402614:	mov	x0, x19
  402618:	bl	401ac0 <fileno@plt>
  40261c:	mov	w2, #0x1                   	// #1
  402620:	mov	w1, #0x2                   	// #2
  402624:	bl	401cf0 <fcntl@plt>
  402628:	ldr	x1, [sp, #384]
  40262c:	mov	x0, x19
  402630:	add	x1, x1, #0x1
  402634:	str	x1, [sp, #384]
  402638:	bl	401bb0 <getc@plt>
  40263c:	cmp	w0, #0xc
  402640:	ldr	x2, [sp, #384]
  402644:	cset	w3, eq  // eq = none
  402648:	mov	x1, x19
  40264c:	str	w3, [sp, #100]
  402650:	sub	x2, x2, #0x1
  402654:	str	x2, [sp, #384]
  402658:	bl	401cb0 <ungetc@plt>
  40265c:	str	wzr, [sp, #416]
  402660:	ldr	x1, [sp, #184]
  402664:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  402668:	ldrb	w2, [sp, #1981]
  40266c:	cmp	x1, #0x0
  402670:	str	xzr, [sp, #936]
  402674:	csel	x0, x0, x1, eq  // eq = none
  402678:	str	x0, [sp, #392]
  40267c:	str	xzr, [sp, #944]
  402680:	tbz	w2, #0, 402bc8 <tigetstr@plt+0xd38>
  402684:	ldr	x0, [sp, #64]
  402688:	mov	w1, #0x1                   	// #1
  40268c:	str	x19, [sp, #56]
  402690:	bl	401a30 <__sigsetjmp@plt>
  402694:	ldrb	w0, [sp, #1981]
  402698:	tbz	w0, #0, 402820 <tigetstr@plt+0x990>
  40269c:	and	w0, w0, #0xfffffffe
  4026a0:	strb	w0, [sp, #1981]
  4026a4:	ldr	w0, [sp, #80]
  4026a8:	cbnz	w0, 402864 <tigetstr@plt+0x9d4>
  4026ac:	ldr	w0, [sp, #76]
  4026b0:	cbnz	w0, 4028bc <tigetstr@plt+0xa2c>
  4026b4:	nop
  4026b8:	ldr	w0, [sp, #72]
  4026bc:	cbz	w0, 4027d8 <tigetstr@plt+0x948>
  4026c0:	ldrb	w0, [sp, #1981]
  4026c4:	tbnz	w0, #6, 4026d0 <tigetstr@plt+0x840>
  4026c8:	ldr	w0, [sp, #100]
  4026cc:	cbz	w0, 4026f0 <tigetstr@plt+0x860>
  4026d0:	ldr	x1, [sp, #392]
  4026d4:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4026d8:	cmp	x1, x0
  4026dc:	b.eq	4026f0 <tigetstr@plt+0x860>  // b.none
  4026e0:	ldrb	w0, [sp, #1980]
  4026e4:	tbz	w0, #2, 4028b0 <tigetstr@plt+0xa20>
  4026e8:	ldr	x0, [sp, #856]
  4026ec:	bl	401a40 <putp@plt>
  4026f0:	ldr	w0, [sp, #96]
  4026f4:	cbz	w0, 4027c8 <tigetstr@plt+0x938>
  4026f8:	ldrb	w0, [sp, #1980]
  4026fc:	tbz	w0, #0, 402714 <tigetstr@plt+0x884>
  402700:	ldr	w0, [sp, #412]
  402704:	cbz	w0, 402714 <tigetstr@plt+0x884>
  402708:	add	x0, sp, #0x108
  40270c:	mov	w1, #0x0                   	// #0
  402710:	bl	403780 <tigetstr@plt+0x18f0>
  402714:	ldrb	w0, [sp, #1980]
  402718:	tbz	w0, #2, 402724 <tigetstr@plt+0x894>
  40271c:	ldr	x0, [sp, #800]
  402720:	bl	401a40 <putp@plt>
  402724:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  402728:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40272c:	mov	x2, #0xe                   	// #14
  402730:	add	x0, x0, #0xed8
  402734:	ldr	x3, [x1, #680]
  402738:	mov	x1, #0x1                   	// #1
  40273c:	bl	401ce0 <fwrite@plt>
  402740:	ldr	w0, [sp, #412]
  402744:	cmp	w0, #0xe
  402748:	b.le	402758 <tigetstr@plt+0x8c8>
  40274c:	add	x0, sp, #0x108
  402750:	mov	w1, #0xe                   	// #14
  402754:	bl	403780 <tigetstr@plt+0x18f0>
  402758:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  40275c:	mov	w0, #0xa                   	// #10
  402760:	ldr	x1, [x1, #680]
  402764:	bl	401a60 <putc@plt>
  402768:	ldrb	w0, [sp, #1980]
  40276c:	tbz	w0, #2, 402778 <tigetstr@plt+0x8e8>
  402770:	ldr	x0, [sp, #800]
  402774:	bl	401a40 <putp@plt>
  402778:	ldrsw	x1, [sp, #400]
  40277c:	ldr	x0, [sp, #424]
  402780:	ldr	x0, [x0, x1, lsl #3]
  402784:	bl	401c30 <puts@plt>
  402788:	ldrb	w0, [sp, #1980]
  40278c:	tbnz	w0, #2, 402bf0 <tigetstr@plt+0xd60>
  402790:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  402794:	mov	x2, #0xf                   	// #15
  402798:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40279c:	add	x0, x0, #0xee8
  4027a0:	ldr	x3, [x1, #680]
  4027a4:	mov	x1, #0x1                   	// #1
  4027a8:	bl	401ce0 <fwrite@plt>
  4027ac:	ldr	w0, [sp, #784]
  4027b0:	ldr	w2, [sp, #72]
  4027b4:	sub	w1, w0, #0x3
  4027b8:	cmp	w1, w2
  4027bc:	b.gt	4027c8 <tigetstr@plt+0x938>
  4027c0:	sub	w0, w0, #0x4
  4027c4:	str	w0, [sp, #72]
  4027c8:	ldrb	w0, [sp, #1982]
  4027cc:	tbz	w0, #0, 4028d0 <tigetstr@plt+0xa40>
  4027d0:	ldr	x0, [sp, #56]
  4027d4:	bl	403720 <tigetstr@plt+0x1890>
  4027d8:	ldr	x0, [sp, #64]
  4027dc:	mov	w1, #0x1                   	// #1
  4027e0:	bl	401a30 <__sigsetjmp@plt>
  4027e4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4027e8:	ldr	x0, [x0, #680]
  4027ec:	bl	401d20 <fflush@plt>
  4027f0:	ldr	x0, [sp, #56]
  4027f4:	bl	401ae0 <fclose@plt>
  4027f8:	add	x0, sp, #0x3a8
  4027fc:	stp	xzr, xzr, [x0]
  402800:	stp	xzr, xzr, [x0, #16]
  402804:	ldrb	w0, [sp, #1981]
  402808:	ldr	w1, [sp, #400]
  40280c:	and	w0, w0, #0xfffffffe
  402810:	strb	w0, [sp, #1981]
  402814:	add	w1, w1, #0x1
  402818:	str	w1, [sp, #400]
  40281c:	b	4021e4 <tigetstr@plt+0x354>
  402820:	ldr	w1, [sp, #400]
  402824:	ldr	w0, [sp, #432]
  402828:	cmp	w1, w0
  40282c:	b.ge	4026b8 <tigetstr@plt+0x828>  // b.tcont
  402830:	ldrb	w0, [sp, #1982]
  402834:	tbnz	w0, #0, 4026b8 <tigetstr@plt+0x828>
  402838:	ldr	x0, [sp, #64]
  40283c:	mov	w1, #0x1                   	// #1
  402840:	bl	401a30 <__sigsetjmp@plt>
  402844:	ldrsw	x3, [sp, #400]
  402848:	ldr	x1, [sp, #424]
  40284c:	add	x0, sp, #0x108
  402850:	ldr	x2, [sp, #56]
  402854:	ldr	x1, [x1, x3, lsl #3]
  402858:	bl	404de8 <tigetstr@plt+0x2f58>
  40285c:	str	w0, [sp, #72]
  402860:	b	4026b8 <tigetstr@plt+0x828>
  402864:	ldr	x0, [sp, #928]
  402868:	bl	401ca0 <free@plt>
  40286c:	ldr	x19, [sp, #88]
  402870:	mov	x0, x19
  402874:	bl	4032a0 <tigetstr@plt+0x1410>
  402878:	ldr	x2, [sp, #56]
  40287c:	mov	x4, x0
  402880:	mov	x1, x19
  402884:	add	x0, sp, #0x108
  402888:	mov	w3, #0x1                   	// #1
  40288c:	str	x4, [sp, #928]
  402890:	bl	404198 <tigetstr@plt+0x2308>
  402894:	ldrb	w0, [sp, #1981]
  402898:	tbz	w0, #6, 402d6c <tigetstr@plt+0xedc>
  40289c:	ldr	w0, [sp, #72]
  4028a0:	subs	w0, w0, #0x1
  4028a4:	str	w0, [sp, #72]
  4028a8:	b.ne	4026d0 <tigetstr@plt+0x840>  // b.any
  4028ac:	b	4027d8 <tigetstr@plt+0x948>
  4028b0:	add	x0, sp, #0x108
  4028b4:	bl	4032f0 <tigetstr@plt+0x1460>
  4028b8:	b	4026f0 <tigetstr@plt+0x860>
  4028bc:	ldr	w1, [sp, #84]
  4028c0:	add	x0, sp, #0x108
  4028c4:	ldr	x2, [sp, #56]
  4028c8:	bl	4031a8 <tigetstr@plt+0x1318>
  4028cc:	b	4026b8 <tigetstr@plt+0x828>
  4028d0:	ldrb	w3, [sp, #1983]
  4028d4:	add	x0, sp, #0x108
  4028d8:	ldr	w2, [sp, #72]
  4028dc:	ldr	x1, [sp, #56]
  4028e0:	orr	w3, w3, #0x8
  4028e4:	strb	w3, [sp, #1983]
  4028e8:	bl	4057c0 <tigetstr@plt+0x3930>
  4028ec:	ldrb	w0, [sp, #1983]
  4028f0:	and	w0, w0, #0xfffffff7
  4028f4:	strb	w0, [sp, #1983]
  4028f8:	b	4027d8 <tigetstr@plt+0x948>
  4028fc:	add	x2, sp, #0x80
  402900:	mov	x1, #0x5413                	// #21523
  402904:	mov	w0, #0x1                   	// #1
  402908:	bl	401e60 <ioctl@plt>
  40290c:	tbnz	w0, #31, 402d44 <tigetstr@plt+0xeb4>
  402910:	ldrh	w0, [sp, #128]
  402914:	str	w0, [sp, #784]
  402918:	cbz	w0, 402c40 <tigetstr@plt+0xdb0>
  40291c:	ldrh	w0, [sp, #130]
  402920:	str	w0, [sp, #920]
  402924:	cbz	w0, 402c2c <tigetstr@plt+0xd9c>
  402928:	ldr	w0, [sp, #784]
  40292c:	cmp	w0, #0x0
  402930:	b.gt	402bd0 <tigetstr@plt+0xd40>
  402934:	ldrb	w0, [sp, #1981]
  402938:	mov	w1, #0x18                  	// #24
  40293c:	str	w1, [sp, #784]
  402940:	orr	w0, w0, #0x8
  402944:	strb	w0, [sp, #1981]
  402948:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40294c:	add	x0, x0, #0xd98
  402950:	bl	401b70 <tigetflag@plt>
  402954:	cbz	w0, 402964 <tigetstr@plt+0xad4>
  402958:	ldrb	w0, [sp, #1980]
  40295c:	eor	w0, w0, #0x10
  402960:	strb	w0, [sp, #1980]
  402964:	ldr	w0, [sp, #920]
  402968:	cmp	w0, #0x0
  40296c:	b.le	402be4 <tigetstr@plt+0xd54>
  402970:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402974:	add	x0, x0, #0xda0
  402978:	bl	401b70 <tigetflag@plt>
  40297c:	mov	w2, w0
  402980:	ldrb	w1, [sp, #1983]
  402984:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402988:	add	x0, x0, #0xda8
  40298c:	bfi	w1, w2, #4, #1
  402990:	strb	w1, [sp, #1983]
  402994:	bl	401b70 <tigetflag@plt>
  402998:	mov	w2, w0
  40299c:	ldrb	w1, [sp, #1980]
  4029a0:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4029a4:	add	x0, x0, #0xdb0
  4029a8:	bfxil	w1, w2, #0, #1
  4029ac:	strb	w1, [sp, #1980]
  4029b0:	bl	401e90 <tigetstr@plt>
  4029b4:	mov	x1, x0
  4029b8:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4029bc:	add	x0, x0, #0xdb8
  4029c0:	str	x1, [sp, #800]
  4029c4:	bl	401e90 <tigetstr@plt>
  4029c8:	mov	x1, x0
  4029cc:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4029d0:	add	x0, x0, #0xdc0
  4029d4:	str	x1, [sp, #792]
  4029d8:	bl	401e90 <tigetstr@plt>
  4029dc:	mov	x1, x0
  4029e0:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4029e4:	add	x0, x0, #0xdc8
  4029e8:	str	x1, [sp, #808]
  4029ec:	bl	401e90 <tigetstr@plt>
  4029f0:	mov	x1, x0
  4029f4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4029f8:	add	x0, x0, #0xdd0
  4029fc:	str	x1, [sp, #816]
  402a00:	bl	401e30 <tigetnum@plt>
  402a04:	cmp	w0, #0x0
  402a08:	b.le	402a18 <tigetstr@plt+0xb88>
  402a0c:	ldrb	w0, [sp, #1982]
  402a10:	orr	w0, w0, #0x20
  402a14:	strb	w0, [sp, #1982]
  402a18:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402a1c:	add	x0, x0, #0xdd8
  402a20:	bl	401b70 <tigetflag@plt>
  402a24:	cbz	w0, 402d30 <tigetstr@plt+0xea0>
  402a28:	ldrb	w0, [sp, #1980]
  402a2c:	and	w0, w0, #0xffffffdf
  402a30:	strb	w0, [sp, #1980]
  402a34:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402a38:	add	x0, x0, #0xde8
  402a3c:	bl	401e90 <tigetstr@plt>
  402a40:	cmp	x0, #0x0
  402a44:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402a48:	add	x1, x1, #0xe88
  402a4c:	csel	x1, x1, x0, eq  // eq = none
  402a50:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402a54:	add	x0, x0, #0xdf0
  402a58:	str	x1, [sp, #840]
  402a5c:	bl	401e90 <tigetstr@plt>
  402a60:	str	x0, [sp, #824]
  402a64:	cbz	x0, 402b18 <tigetstr@plt+0xc88>
  402a68:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402a6c:	add	x0, x0, #0xdf8
  402a70:	bl	401e90 <tigetstr@plt>
  402a74:	str	x0, [sp, #832]
  402a78:	cbz	x0, 402b18 <tigetstr@plt+0xc88>
  402a7c:	ldrb	w0, [sp, #1983]
  402a80:	and	w0, w0, #0xfffffffe
  402a84:	strb	w0, [sp, #1983]
  402a88:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402a8c:	add	x0, x0, #0xe00
  402a90:	bl	401e90 <tigetstr@plt>
  402a94:	str	x0, [sp, #856]
  402a98:	cbz	x0, 402aa4 <tigetstr@plt+0xc14>
  402a9c:	ldrsb	w0, [x0]
  402aa0:	cbnz	w0, 402ae0 <tigetstr@plt+0xc50>
  402aa4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402aa8:	add	x0, x0, #0xe08
  402aac:	bl	401e90 <tigetstr@plt>
  402ab0:	str	x0, [sp, #864]
  402ab4:	cbz	x0, 402ae0 <tigetstr@plt+0xc50>
  402ab8:	add	x19, sp, #0x368
  402abc:	mov	w2, #0x0                   	// #0
  402ac0:	mov	w1, #0x0                   	// #0
  402ac4:	bl	401b30 <tparm@plt>
  402ac8:	mov	x2, #0x27                  	// #39
  402acc:	mov	x1, x0
  402ad0:	mov	x0, x19
  402ad4:	bl	401db0 <strncpy@plt>
  402ad8:	str	x19, [sp, #856]
  402adc:	strb	wzr, [sp, #911]
  402ae0:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402ae4:	add	x0, x0, #0xe10
  402ae8:	bl	401e90 <tigetstr@plt>
  402aec:	mov	x1, x0
  402af0:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402af4:	add	x0, x0, #0xe18
  402af8:	str	x1, [sp, #912]
  402afc:	bl	401e90 <tigetstr@plt>
  402b00:	cmp	x0, #0x0
  402b04:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402b08:	add	x1, x1, #0xe20
  402b0c:	csel	x0, x1, x0, eq  // eq = none
  402b10:	str	x0, [sp, #848]
  402b14:	b	4024d0 <tigetstr@plt+0x640>
  402b18:	ldr	x0, [sp, #840]
  402b1c:	ldrsb	w0, [x0]
  402b20:	cbnz	w0, 402a7c <tigetstr@plt+0xbec>
  402b24:	ldr	x0, [sp, #808]
  402b28:	str	x0, [sp, #824]
  402b2c:	cbz	x0, 402d98 <tigetstr@plt+0xf08>
  402b30:	ldr	x0, [sp, #816]
  402b34:	str	x0, [sp, #832]
  402b38:	cbz	x0, 402d98 <tigetstr@plt+0xf08>
  402b3c:	ldrb	w0, [sp, #1982]
  402b40:	ldrb	w1, [sp, #1983]
  402b44:	ubfx	x0, x0, #5, #1
  402b48:	bfxil	w1, w0, #0, #1
  402b4c:	strb	w1, [sp, #1983]
  402b50:	b	402a88 <tigetstr@plt+0xbf8>
  402b54:	cmp	w1, #0x0
  402b58:	ccmp	w0, #0x0, #0x1, eq  // eq = none
  402b5c:	b.lt	4021b8 <tigetstr@plt+0x328>  // b.tstop
  402b60:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402b64:	add	x1, x1, #0xe48
  402b68:	mov	w2, #0x5                   	// #5
  402b6c:	mov	x0, #0x0                   	// #0
  402b70:	bl	401d70 <dcgettext@plt>
  402b74:	bl	401d30 <warnx@plt>
  402b78:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402b7c:	mov	w2, #0x5                   	// #5
  402b80:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402b84:	add	x1, x1, #0x190
  402b88:	ldr	x19, [x0, #672]
  402b8c:	mov	x0, #0x0                   	// #0
  402b90:	bl	401d70 <dcgettext@plt>
  402b94:	mov	x1, x0
  402b98:	adrp	x2, 418000 <tigetstr@plt+0x16170>
  402b9c:	mov	x0, x19
  402ba0:	ldr	x2, [x2, #696]
  402ba4:	bl	401e40 <fprintf@plt>
  402ba8:	mov	w0, #0x1                   	// #1
  402bac:	bl	4019f0 <exit@plt>
  402bb0:	ldrb	w1, [sp, #1980]
  402bb4:	mov	w2, #0xffffffd7            	// #-41
  402bb8:	and	w1, w1, w2
  402bbc:	orr	w1, w1, #0x8
  402bc0:	strb	w1, [sp, #1980]
  402bc4:	b	4024a4 <tigetstr@plt+0x614>
  402bc8:	str	x19, [sp, #56]
  402bcc:	b	402694 <tigetstr@plt+0x804>
  402bd0:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402bd4:	add	x0, x0, #0xd90
  402bd8:	bl	401b70 <tigetflag@plt>
  402bdc:	cbnz	w0, 402934 <tigetstr@plt+0xaa4>
  402be0:	b	402948 <tigetstr@plt+0xab8>
  402be4:	mov	w0, #0x50                  	// #80
  402be8:	str	w0, [sp, #920]
  402bec:	b	402970 <tigetstr@plt+0xae0>
  402bf0:	ldr	x0, [sp, #800]
  402bf4:	bl	401a40 <putp@plt>
  402bf8:	b	402790 <tigetstr@plt+0x900>
  402bfc:	ldr	x0, [sp, #800]
  402c00:	cbz	x0, 40217c <tigetstr@plt+0x2ec>
  402c04:	ldrsb	w0, [x0]
  402c08:	cbz	w0, 40217c <tigetstr@plt+0x2ec>
  402c0c:	ldr	x0, [sp, #912]
  402c10:	cbz	x0, 40217c <tigetstr@plt+0x2ec>
  402c14:	ldrsb	w0, [x0]
  402c18:	cbz	w0, 40217c <tigetstr@plt+0x2ec>
  402c1c:	ldrb	w0, [sp, #1981]
  402c20:	orr	w0, w0, #0x40
  402c24:	strb	w0, [sp, #1981]
  402c28:	b	402188 <tigetstr@plt+0x2f8>
  402c2c:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402c30:	add	x0, x0, #0xd88
  402c34:	bl	401e30 <tigetnum@plt>
  402c38:	str	w0, [sp, #920]
  402c3c:	b	402928 <tigetstr@plt+0xa98>
  402c40:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402c44:	add	x0, x0, #0xd80
  402c48:	bl	401e30 <tigetnum@plt>
  402c4c:	str	w0, [sp, #784]
  402c50:	b	40291c <tigetstr@plt+0xa8c>
  402c54:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  402c58:	mov	w0, #0x3                   	// #3
  402c5c:	add	x1, x1, #0x340
  402c60:	bl	401ad0 <signal@plt>
  402c64:	mov	w0, #0x2                   	// #2
  402c68:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  402c6c:	add	x1, x1, #0xc50
  402c70:	bl	401ad0 <signal@plt>
  402c74:	mov	w0, #0x1c                  	// #28
  402c78:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  402c7c:	add	x1, x1, #0x218
  402c80:	bl	401ad0 <signal@plt>
  402c84:	mov	x1, #0x1                   	// #1
  402c88:	mov	w0, #0x14                  	// #20
  402c8c:	bl	401ad0 <signal@plt>
  402c90:	cbz	x0, 402e0c <tigetstr@plt+0xf7c>
  402c94:	add	x2, sp, #0x108
  402c98:	mov	w1, #0x0                   	// #0
  402c9c:	mov	w0, #0x2                   	// #2
  402ca0:	bl	401d50 <tcsetattr@plt>
  402ca4:	ldrsb	w0, [sp, #1981]
  402ca8:	tbz	w0, #31, 4021d0 <tigetstr@plt+0x340>
  402cac:	ldrb	w0, [sp, #1982]
  402cb0:	tbnz	w0, #0, 402d20 <tigetstr@plt+0xe90>
  402cb4:	ldr	x0, [sp, #56]
  402cb8:	bl	401bb0 <getc@plt>
  402cbc:	mov	w19, w0
  402cc0:	cmp	w0, #0xc
  402cc4:	b.eq	402e2c <tigetstr@plt+0xf9c>  // b.none
  402cc8:	ldr	x1, [sp, #56]
  402ccc:	bl	401cb0 <ungetc@plt>
  402cd0:	ldrb	w0, [sp, #1981]
  402cd4:	tst	x0, #0x40
  402cd8:	ccmn	w19, #0x1, #0x4, ne  // ne = any
  402cdc:	b.ne	402ea8 <tigetstr@plt+0x1018>  // b.any
  402ce0:	ldr	w0, [sp, #80]
  402ce4:	cbnz	w0, 402e44 <tigetstr@plt+0xfb4>
  402ce8:	ldr	w0, [sp, #76]
  402cec:	cbnz	w0, 402e90 <tigetstr@plt+0x1000>
  402cf0:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  402cf4:	ldr	w2, [sp, #72]
  402cf8:	add	x0, sp, #0x108
  402cfc:	ldr	x1, [x1, #688]
  402d00:	bl	4057c0 <tigetstr@plt+0x3930>
  402d04:	ldrb	w0, [sp, #1981]
  402d08:	ldr	w1, [sp, #96]
  402d0c:	and	w0, w0, #0x7e
  402d10:	strb	w0, [sp, #1981]
  402d14:	add	w1, w1, #0x1
  402d18:	str	w1, [sp, #96]
  402d1c:	b	4021d0 <tigetstr@plt+0x340>
  402d20:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402d24:	ldr	x0, [x0, #688]
  402d28:	bl	403720 <tigetstr@plt+0x1890>
  402d2c:	b	402d04 <tigetstr@plt+0xe74>
  402d30:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402d34:	add	x0, x0, #0xde0
  402d38:	bl	401b70 <tigetflag@plt>
  402d3c:	cbnz	w0, 402a28 <tigetstr@plt+0xb98>
  402d40:	b	402a34 <tigetstr@plt+0xba4>
  402d44:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402d48:	add	x0, x0, #0xd80
  402d4c:	bl	401e30 <tigetnum@plt>
  402d50:	mov	w1, w0
  402d54:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402d58:	add	x0, x0, #0xd88
  402d5c:	str	w1, [sp, #784]
  402d60:	bl	401e30 <tigetnum@plt>
  402d64:	str	w0, [sp, #920]
  402d68:	b	402928 <tigetstr@plt+0xa98>
  402d6c:	ldr	w0, [sp, #72]
  402d70:	cbnz	w0, 4026c8 <tigetstr@plt+0x838>
  402d74:	b	4027d8 <tigetstr@plt+0x948>
  402d78:	mov	w2, #0x5                   	// #5
  402d7c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402d80:	mov	x0, #0x0                   	// #0
  402d84:	add	x1, x1, #0xe70
  402d88:	bl	401d70 <dcgettext@plt>
  402d8c:	mov	x1, x20
  402d90:	bl	401dd0 <printf@plt>
  402d94:	b	402804 <tigetstr@plt+0x974>
  402d98:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402d9c:	add	x0, x0, #0xe88
  402da0:	str	x0, [sp, #824]
  402da4:	str	x0, [sp, #832]
  402da8:	b	402a88 <tigetstr@plt+0xbf8>
  402dac:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402db0:	ldr	x0, [x0, #680]
  402db4:	bl	401d20 <fflush@plt>
  402db8:	mov	w2, #0x5                   	// #5
  402dbc:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402dc0:	mov	x0, #0x0                   	// #0
  402dc4:	add	x1, x1, #0xe98
  402dc8:	bl	401d70 <dcgettext@plt>
  402dcc:	mov	x1, x20
  402dd0:	bl	401c70 <warn@plt>
  402dd4:	b	402804 <tigetstr@plt+0x974>
  402dd8:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402ddc:	ldr	x0, [x0, #680]
  402de0:	bl	401d20 <fflush@plt>
  402de4:	ldrb	w0, [sp, #1980]
  402de8:	tbnz	w0, #2, 402e38 <tigetstr@plt+0xfa8>
  402dec:	mov	w2, #0x5                   	// #5
  402df0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402df4:	mov	x0, #0x0                   	// #0
  402df8:	add	x1, x1, #0xe58
  402dfc:	bl	401d70 <dcgettext@plt>
  402e00:	mov	x1, x20
  402e04:	bl	401c70 <warn@plt>
  402e08:	b	402804 <tigetstr@plt+0x974>
  402e0c:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  402e10:	mov	w0, #0x14                  	// #20
  402e14:	add	x1, x1, #0xb70
  402e18:	bl	401ad0 <signal@plt>
  402e1c:	ldrb	w0, [sp, #1980]
  402e20:	eor	w0, w0, #0x2
  402e24:	strb	w0, [sp, #1980]
  402e28:	b	402c94 <tigetstr@plt+0xe04>
  402e2c:	add	x0, sp, #0x108
  402e30:	bl	4032f0 <tigetstr@plt+0x1460>
  402e34:	b	402ce0 <tigetstr@plt+0xe50>
  402e38:	ldr	x0, [sp, #800]
  402e3c:	bl	401a40 <putp@plt>
  402e40:	b	402dec <tigetstr@plt+0xf5c>
  402e44:	ldr	x0, [sp, #928]
  402e48:	bl	401ca0 <free@plt>
  402e4c:	ldr	x19, [sp, #88]
  402e50:	mov	x0, x19
  402e54:	bl	4032a0 <tigetstr@plt+0x1410>
  402e58:	adrp	x2, 418000 <tigetstr@plt+0x16170>
  402e5c:	mov	x4, x0
  402e60:	mov	x1, x19
  402e64:	add	x0, sp, #0x108
  402e68:	ldr	x2, [x2, #688]
  402e6c:	mov	w3, #0x1                   	// #1
  402e70:	str	x4, [sp, #928]
  402e74:	bl	404198 <tigetstr@plt+0x2308>
  402e78:	ldrb	w0, [sp, #1981]
  402e7c:	ldr	w1, [sp, #72]
  402e80:	ubfx	x0, x0, #6, #1
  402e84:	sub	w0, w1, w0
  402e88:	str	w0, [sp, #72]
  402e8c:	b	402cf0 <tigetstr@plt+0xe60>
  402e90:	adrp	x2, 418000 <tigetstr@plt+0x16170>
  402e94:	ldr	w1, [sp, #84]
  402e98:	add	x0, sp, #0x108
  402e9c:	ldr	x2, [x2, #688]
  402ea0:	bl	4031a8 <tigetstr@plt+0x1318>
  402ea4:	b	402cf0 <tigetstr@plt+0xe60>
  402ea8:	ldrb	w0, [sp, #1980]
  402eac:	tbz	w0, #2, 402e2c <tigetstr@plt+0xf9c>
  402eb0:	ldr	x0, [sp, #856]
  402eb4:	bl	401a40 <putp@plt>
  402eb8:	b	402ce0 <tigetstr@plt+0xe50>
  402ebc:	mov	x29, #0x0                   	// #0
  402ec0:	mov	x30, #0x0                   	// #0
  402ec4:	mov	x5, x0
  402ec8:	ldr	x1, [sp]
  402ecc:	add	x2, sp, #0x8
  402ed0:	mov	x6, sp
  402ed4:	movz	x0, #0x0, lsl #48
  402ed8:	movk	x0, #0x0, lsl #32
  402edc:	movk	x0, #0x40, lsl #16
  402ee0:	movk	x0, #0x1ea0
  402ee4:	movz	x3, #0x0, lsl #48
  402ee8:	movk	x3, #0x0, lsl #32
  402eec:	movk	x3, #0x40, lsl #16
  402ef0:	movk	x3, #0x6090
  402ef4:	movz	x4, #0x0, lsl #48
  402ef8:	movk	x4, #0x0, lsl #32
  402efc:	movk	x4, #0x40, lsl #16
  402f00:	movk	x4, #0x6110
  402f04:	bl	401b60 <__libc_start_main@plt>
  402f08:	bl	401c10 <abort@plt>
  402f0c:	adrp	x0, 417000 <tigetstr@plt+0x15170>
  402f10:	ldr	x0, [x0, #4064]
  402f14:	cbz	x0, 402f1c <tigetstr@plt+0x108c>
  402f18:	b	401bf0 <__gmon_start__@plt>
  402f1c:	ret
  402f20:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402f24:	add	x0, x0, #0x2a0
  402f28:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  402f2c:	add	x1, x1, #0x2a0
  402f30:	cmp	x1, x0
  402f34:	b.eq	402f4c <tigetstr@plt+0x10bc>  // b.none
  402f38:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402f3c:	ldr	x1, [x1, #320]
  402f40:	cbz	x1, 402f4c <tigetstr@plt+0x10bc>
  402f44:	mov	x16, x1
  402f48:	br	x16
  402f4c:	ret
  402f50:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402f54:	add	x0, x0, #0x2a0
  402f58:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  402f5c:	add	x1, x1, #0x2a0
  402f60:	sub	x1, x1, x0
  402f64:	lsr	x2, x1, #63
  402f68:	add	x1, x2, x1, asr #3
  402f6c:	cmp	xzr, x1, asr #1
  402f70:	asr	x1, x1, #1
  402f74:	b.eq	402f8c <tigetstr@plt+0x10fc>  // b.none
  402f78:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  402f7c:	ldr	x2, [x2, #328]
  402f80:	cbz	x2, 402f8c <tigetstr@plt+0x10fc>
  402f84:	mov	x16, x2
  402f88:	br	x16
  402f8c:	ret
  402f90:	stp	x29, x30, [sp, #-32]!
  402f94:	mov	x29, sp
  402f98:	str	x19, [sp, #16]
  402f9c:	adrp	x19, 418000 <tigetstr@plt+0x16170>
  402fa0:	ldrb	w0, [x19, #704]
  402fa4:	cbnz	w0, 402fb4 <tigetstr@plt+0x1124>
  402fa8:	bl	402f20 <tigetstr@plt+0x1090>
  402fac:	mov	w0, #0x1                   	// #1
  402fb0:	strb	w0, [x19, #704]
  402fb4:	ldr	x19, [sp, #16]
  402fb8:	ldp	x29, x30, [sp], #32
  402fbc:	ret
  402fc0:	b	402f50 <tigetstr@plt+0x10c0>
  402fc4:	nop
  402fc8:	stp	x29, x30, [sp, #-32]!
  402fcc:	mov	x29, sp
  402fd0:	str	x19, [sp, #16]
  402fd4:	mov	x19, x1
  402fd8:	mov	x1, #0x200                 	// #512
  402fdc:	movk	x1, #0x2001, lsl #32
  402fe0:	ldrsb	w2, [x19]
  402fe4:	cbz	w2, 403044 <tigetstr@plt+0x11b4>
  402fe8:	mov	w4, #0x0                   	// #0
  402fec:	mov	x3, #0x1                   	// #1
  402ff0:	b	403008 <tigetstr@plt+0x1178>
  402ff4:	ldrb	w2, [x0, #1716]
  402ff8:	orr	w2, w2, #0x4
  402ffc:	strb	w2, [x0, #1716]
  403000:	ldrsb	w2, [x19, #1]!
  403004:	cbz	w2, 403044 <tigetstr@plt+0x11b4>
  403008:	cmp	w2, #0x66
  40300c:	b.eq	40318c <tigetstr@plt+0x12fc>  // b.none
  403010:	b.gt	4030c0 <tigetstr@plt+0x1230>
  403014:	cmp	w2, #0x56
  403018:	b.eq	40315c <tigetstr@plt+0x12cc>  // b.none
  40301c:	b.le	403050 <tigetstr@plt+0x11c0>
  403020:	cmp	w2, #0x63
  403024:	b.eq	402ff4 <tigetstr@plt+0x1164>  // b.none
  403028:	cmp	w2, #0x64
  40302c:	b.ne	40306c <tigetstr@plt+0x11dc>  // b.any
  403030:	ldrb	w2, [x0, #1718]
  403034:	orr	w2, w2, #0xffffff80
  403038:	strb	w2, [x0, #1718]
  40303c:	ldrsb	w2, [x19, #1]!
  403040:	cbnz	w2, 403008 <tigetstr@plt+0x1178>
  403044:	ldr	x19, [sp, #16]
  403048:	ldp	x29, x30, [sp], #32
  40304c:	ret
  403050:	cmp	w2, #0x2d
  403054:	b.gt	4030e4 <tigetstr@plt+0x1254>
  403058:	cmp	w2, #0x8
  40305c:	b.le	40306c <tigetstr@plt+0x11dc>
  403060:	lsl	x2, x3, x2
  403064:	tst	x2, x1
  403068:	b.ne	403000 <tigetstr@plt+0x1170>  // b.any
  40306c:	mov	w2, #0x5                   	// #5
  403070:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403074:	mov	x0, #0x0                   	// #0
  403078:	add	x1, x1, #0x178
  40307c:	bl	401d70 <dcgettext@plt>
  403080:	mov	x1, x19
  403084:	bl	401d30 <warnx@plt>
  403088:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  40308c:	mov	w2, #0x5                   	// #5
  403090:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403094:	add	x1, x1, #0x190
  403098:	ldr	x19, [x0, #672]
  40309c:	mov	x0, #0x0                   	// #0
  4030a0:	bl	401d70 <dcgettext@plt>
  4030a4:	mov	x1, x0
  4030a8:	adrp	x2, 418000 <tigetstr@plt+0x16170>
  4030ac:	mov	x0, x19
  4030b0:	ldr	x2, [x2, #696]
  4030b4:	bl	401e40 <fprintf@plt>
  4030b8:	mov	w0, #0x1                   	// #1
  4030bc:	bl	4019f0 <exit@plt>
  4030c0:	cmp	w2, #0x73
  4030c4:	b.eq	40314c <tigetstr@plt+0x12bc>  // b.none
  4030c8:	b.le	40311c <tigetstr@plt+0x128c>
  4030cc:	cmp	w2, #0x75
  4030d0:	b.ne	40306c <tigetstr@plt+0x11dc>  // b.any
  4030d4:	ldrb	w2, [x0, #1716]
  4030d8:	and	w2, w2, #0xffffffdf
  4030dc:	strb	w2, [x0, #1716]
  4030e0:	b	403000 <tigetstr@plt+0x1170>
  4030e4:	sub	w2, w2, #0x30
  4030e8:	and	w2, w2, #0xff
  4030ec:	cmp	w2, #0x9
  4030f0:	b.hi	40306c <tigetstr@plt+0x11dc>  // b.pmore
  4030f4:	cbz	w4, 40319c <tigetstr@plt+0x130c>
  4030f8:	ldr	w4, [x0, #140]
  4030fc:	add	w4, w4, w4, lsl #2
  403100:	lsl	w4, w4, #1
  403104:	ldrsb	w2, [x19]
  403108:	add	w2, w2, w4
  40310c:	mov	w4, #0x1                   	// #1
  403110:	sub	w2, w2, #0x30
  403114:	str	w2, [x0, #140]
  403118:	b	403000 <tigetstr@plt+0x1170>
  40311c:	cmp	w2, #0x6c
  403120:	b.ne	403134 <tigetstr@plt+0x12a4>  // b.any
  403124:	ldrb	w2, [x0, #1718]
  403128:	and	w2, w2, #0xffffffbf
  40312c:	strb	w2, [x0, #1718]
  403130:	b	403000 <tigetstr@plt+0x1170>
  403134:	cmp	w2, #0x70
  403138:	b.ne	40306c <tigetstr@plt+0x11dc>  // b.any
  40313c:	ldrb	w2, [x0, #1717]
  403140:	orr	w2, w2, #0x40
  403144:	strb	w2, [x0, #1717]
  403148:	b	403000 <tigetstr@plt+0x1170>
  40314c:	ldrb	w2, [x0, #1718]
  403150:	orr	w2, w2, #0x8
  403154:	strb	w2, [x0, #1718]
  403158:	b	403000 <tigetstr@plt+0x1170>
  40315c:	mov	w2, #0x5                   	// #5
  403160:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403164:	mov	x0, #0x0                   	// #0
  403168:	add	x1, x1, #0x150
  40316c:	bl	401d70 <dcgettext@plt>
  403170:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  403174:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  403178:	add	x2, x2, #0x160
  40317c:	ldr	x1, [x1, #696]
  403180:	bl	401dd0 <printf@plt>
  403184:	mov	w0, #0x0                   	// #0
  403188:	bl	4019f0 <exit@plt>
  40318c:	ldrb	w2, [x0, #1717]
  403190:	and	w2, w2, #0xfffffffd
  403194:	strb	w2, [x0, #1717]
  403198:	b	403000 <tigetstr@plt+0x1170>
  40319c:	str	wzr, [x0, #140]
  4031a0:	b	403104 <tigetstr@plt+0x1274>
  4031a4:	nop
  4031a8:	stp	x29, x30, [sp, #-48]!
  4031ac:	cmp	w1, #0x0
  4031b0:	mov	x29, sp
  4031b4:	stp	x19, x20, [sp, #16]
  4031b8:	mov	x19, x0
  4031bc:	mov	x20, x2
  4031c0:	str	x21, [sp, #32]
  4031c4:	mov	w21, w1
  4031c8:	b.gt	4031d8 <tigetstr@plt+0x1348>
  4031cc:	b	403208 <tigetstr@plt+0x1378>
  4031d0:	cmn	w0, #0x1
  4031d4:	b.eq	403208 <tigetstr@plt+0x1378>  // b.none
  4031d8:	ldr	x3, [x19, #120]
  4031dc:	mov	x0, x20
  4031e0:	add	x3, x3, #0x1
  4031e4:	str	x3, [x19, #120]
  4031e8:	bl	401bb0 <getc@plt>
  4031ec:	cmp	w0, #0xa
  4031f0:	b.ne	4031d0 <tigetstr@plt+0x1340>  // b.any
  4031f4:	ldr	w0, [x19, #152]
  4031f8:	subs	w21, w21, #0x1
  4031fc:	add	w0, w0, #0x1
  403200:	str	w0, [x19, #152]
  403204:	b.ne	4031d8 <tigetstr@plt+0x1348>  // b.any
  403208:	ldp	x19, x20, [sp, #16]
  40320c:	ldr	x21, [sp, #32]
  403210:	ldp	x29, x30, [sp], #48
  403214:	ret
  403218:	stp	x29, x30, [sp, #-32]!
  40321c:	mov	x1, #0x1                   	// #1
  403220:	mov	w0, #0x1c                  	// #28
  403224:	mov	x29, sp
  403228:	bl	401ad0 <signal@plt>
  40322c:	add	x2, sp, #0x18
  403230:	mov	x1, #0x5413                	// #21523
  403234:	mov	w0, #0x1                   	// #1
  403238:	bl	401e60 <ioctl@plt>
  40323c:	cmn	w0, #0x1
  403240:	b.eq	403284 <tigetstr@plt+0x13f4>  // b.none
  403244:	ldrh	w0, [sp, #24]
  403248:	cbz	w0, 403270 <tigetstr@plt+0x13e0>
  40324c:	adrp	x2, 418000 <tigetstr@plt+0x16170>
  403250:	asr	w1, w0, #1
  403254:	sub	w1, w1, #0x1
  403258:	sub	w3, w0, #0x1
  40325c:	ldr	x2, [x2, #712]
  403260:	cmp	w1, #0x0
  403264:	csinc	w1, w1, wzr, gt
  403268:	stp	w3, w1, [x2, #140]
  40326c:	str	w0, [x2, #520]
  403270:	ldrh	w0, [sp, #26]
  403274:	cbz	w0, 403284 <tigetstr@plt+0x13f4>
  403278:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  40327c:	ldr	x1, [x1, #712]
  403280:	str	w0, [x1, #656]
  403284:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403288:	mov	w0, #0x1c                  	// #28
  40328c:	add	x1, x1, #0x218
  403290:	bl	401ad0 <signal@plt>
  403294:	ldp	x29, x30, [sp], #32
  403298:	ret
  40329c:	nop
  4032a0:	stp	x29, x30, [sp, #-16]!
  4032a4:	mov	x29, sp
  4032a8:	cbz	x0, 4032bc <tigetstr@plt+0x142c>
  4032ac:	bl	401bc0 <strdup@plt>
  4032b0:	cbz	x0, 4032dc <tigetstr@plt+0x144c>
  4032b4:	ldp	x29, x30, [sp], #16
  4032b8:	ret
  4032bc:	adrp	x3, 406000 <tigetstr@plt+0x4170>
  4032c0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4032c4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4032c8:	add	x3, x3, #0xff0
  4032cc:	add	x1, x1, #0x1b8
  4032d0:	add	x0, x0, #0x1d0
  4032d4:	mov	w2, #0x4a                  	// #74
  4032d8:	bl	401de0 <__assert_fail@plt>
  4032dc:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4032e0:	mov	w0, #0x1                   	// #1
  4032e4:	add	x1, x1, #0x1d8
  4032e8:	bl	401e50 <err@plt>
  4032ec:	nop
  4032f0:	stp	x29, x30, [sp, #-32]!
  4032f4:	mov	x29, sp
  4032f8:	str	x19, [sp, #16]
  4032fc:	mov	x19, x0
  403300:	ldr	x0, [x0, #528]
  403304:	cbz	x0, 403310 <tigetstr@plt+0x1480>
  403308:	ldrb	w1, [x19, #1717]
  40330c:	tbz	w1, #3, 40331c <tigetstr@plt+0x148c>
  403310:	ldr	x19, [sp, #16]
  403314:	ldp	x29, x30, [sp], #32
  403318:	ret
  40331c:	bl	401a40 <putp@plt>
  403320:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  403324:	mov	w0, #0xd                   	// #13
  403328:	ldr	x1, [x1, #680]
  40332c:	bl	401a60 <putc@plt>
  403330:	str	wzr, [x19, #148]
  403334:	ldr	x19, [sp, #16]
  403338:	ldp	x29, x30, [sp], #32
  40333c:	ret
  403340:	stp	x29, x30, [sp, #-32]!
  403344:	mov	x1, #0x1                   	// #1
  403348:	mov	w0, #0x3                   	// #3
  40334c:	mov	x29, sp
  403350:	stp	x19, x20, [sp, #16]
  403354:	adrp	x19, 418000 <tigetstr@plt+0x16170>
  403358:	bl	401ad0 <signal@plt>
  40335c:	ldr	x0, [x19, #712]
  403360:	ldrb	w1, [x0, #1719]
  403364:	tbz	w1, #2, 403394 <tigetstr@plt+0x1504>
  403368:	ldr	w0, [x0, #1716]
  40336c:	and	w0, w0, #0xffe000
  403370:	and	w0, w0, #0xff803fff
  403374:	cmp	w0, #0x2, lsl #12
  403378:	b.eq	4033d4 <tigetstr@plt+0x1544>  // b.none
  40337c:	ldp	x19, x20, [sp, #16]
  403380:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403384:	ldp	x29, x30, [sp], #32
  403388:	add	x1, x1, #0x340
  40338c:	mov	w0, #0x3                   	// #3
  403390:	b	401ad0 <signal@plt>
  403394:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  403398:	mov	w0, #0xa                   	// #10
  40339c:	ldr	x1, [x1, #680]
  4033a0:	bl	401a60 <putc@plt>
  4033a4:	ldr	x0, [x19, #712]
  4033a8:	ldrb	w1, [x0, #1718]
  4033ac:	tbz	w1, #4, 403430 <tigetstr@plt+0x15a0>
  4033b0:	ldrb	w1, [x0, #1717]
  4033b4:	orr	w1, w1, #0x10
  4033b8:	strb	w1, [x0, #1717]
  4033bc:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  4033c0:	mov	w0, #0x3                   	// #3
  4033c4:	ldp	x19, x20, [sp, #16]
  4033c8:	add	x1, x1, #0x340
  4033cc:	ldp	x29, x30, [sp], #32
  4033d0:	b	401ad0 <signal@plt>
  4033d4:	adrp	x3, 418000 <tigetstr@plt+0x16170>
  4033d8:	mov	w2, #0x5                   	// #5
  4033dc:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4033e0:	mov	x0, #0x0                   	// #0
  4033e4:	ldr	x20, [x3, #672]
  4033e8:	add	x1, x1, #0x1f0
  4033ec:	bl	401d70 <dcgettext@plt>
  4033f0:	mov	x1, x0
  4033f4:	mov	x0, x20
  4033f8:	bl	401e40 <fprintf@plt>
  4033fc:	ldr	x1, [x19, #712]
  403400:	ldrb	w2, [x1, #1717]
  403404:	ldr	w3, [x1, #148]
  403408:	and	w2, w2, #0xffffffdf
  40340c:	strb	w2, [x1, #1717]
  403410:	add	w3, w3, w0
  403414:	str	w3, [x1, #148]
  403418:	ldp	x19, x20, [sp, #16]
  40341c:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403420:	ldp	x29, x30, [sp], #32
  403424:	add	x1, x1, #0x340
  403428:	mov	w0, #0x3                   	// #3
  40342c:	b	401ad0 <signal@plt>
  403430:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403434:	mov	w0, #0x3                   	// #3
  403438:	add	x1, x1, #0x340
  40343c:	bl	401ad0 <signal@plt>
  403440:	ldr	x0, [x19, #712]
  403444:	mov	w1, #0x1                   	// #1
  403448:	add	x0, x0, #0xc0
  40344c:	bl	401cd0 <siglongjmp@plt>
  403450:	stp	x29, x30, [sp, #-96]!
  403454:	mov	x29, sp
  403458:	stp	x21, x22, [sp, #32]
  40345c:	mov	w22, w2
  403460:	subs	w2, w2, #0x1
  403464:	b.mi	403538 <tigetstr@plt+0x16a8>  // b.first
  403468:	mov	x21, x0
  40346c:	stp	x19, x20, [sp, #16]
  403470:	mov	x20, x1
  403474:	stp	x23, x24, [sp, #48]
  403478:	adrp	x24, 418000 <tigetstr@plt+0x16170>
  40347c:	str	x25, [sp, #64]
  403480:	ldrb	w0, [x21, #1716]
  403484:	ldrsb	w19, [x20]
  403488:	tbz	w0, #5, 4035e4 <tigetstr@plt+0x1754>
  40348c:	cmp	w19, #0x20
  403490:	b.eq	4035fc <tigetstr@plt+0x176c>  // b.none
  403494:	cmp	w2, #0x1
  403498:	b.le	40354c <tigetstr@plt+0x16bc>
  40349c:	ldrsb	w1, [x20, #1]
  4034a0:	cmp	w19, #0x5f
  4034a4:	b.eq	403544 <tigetstr@plt+0x16b4>  // b.none
  4034a8:	ldrb	w0, [x21, #1719]
  4034ac:	cmp	w1, #0x8
  4034b0:	b.ne	4034c0 <tigetstr@plt+0x1630>  // b.any
  4034b4:	ldrsb	w1, [x20, #2]
  4034b8:	cmp	w1, #0x5f
  4034bc:	b.eq	4036f0 <tigetstr@plt+0x1860>  // b.none
  4034c0:	add	x1, x20, #0x1
  4034c4:	tbz	w0, #1, 403630 <tigetstr@plt+0x17a0>
  4034c8:	cmp	w19, #0x20
  4034cc:	b.ne	4034e8 <tigetstr@plt+0x1658>  // b.any
  4034d0:	mvn	w0, w0
  4034d4:	cmp	w2, #0x2
  4034d8:	and	w0, w0, #0x1
  4034dc:	cset	w3, le
  4034e0:	orr	w0, w3, w0
  4034e4:	cbz	w0, 403640 <tigetstr@plt+0x17b0>
  4034e8:	ldr	x0, [x21, #568]
  4034ec:	mov	w22, w2
  4034f0:	mov	x20, x1
  4034f4:	mov	w25, #0x0                   	// #0
  4034f8:	bl	401a40 <putp@plt>
  4034fc:	cmp	w19, #0x20
  403500:	b.ne	403564 <tigetstr@plt+0x16d4>  // b.any
  403504:	ldrb	w0, [x21, #1719]
  403508:	tbz	w0, #1, 403564 <tigetstr@plt+0x16d4>
  40350c:	cbnz	w25, 403564 <tigetstr@plt+0x16d4>
  403510:	mov	w19, #0x0                   	// #0
  403514:	tbz	w0, #0, 403678 <tigetstr@plt+0x17e8>
  403518:	ldrb	w0, [x21, #1719]
  40351c:	bfi	w0, w19, #1, #1
  403520:	strb	w0, [x21, #1719]
  403524:	subs	w2, w22, #0x1
  403528:	b.pl	403480 <tigetstr@plt+0x15f0>  // b.nfrst
  40352c:	ldp	x19, x20, [sp, #16]
  403530:	ldp	x23, x24, [sp, #48]
  403534:	ldr	x25, [sp, #64]
  403538:	ldp	x21, x22, [sp, #32]
  40353c:	ldp	x29, x30, [sp], #96
  403540:	ret
  403544:	cmp	w1, #0x8
  403548:	b.eq	403684 <tigetstr@plt+0x17f4>  // b.none
  40354c:	ldrb	w0, [x21, #1719]
  403550:	add	x1, x20, #0x1
  403554:	tbnz	w0, #1, 4034e8 <tigetstr@plt+0x1658>
  403558:	mov	w22, w2
  40355c:	mov	x20, x1
  403560:	mov	w25, #0x0                   	// #0
  403564:	sub	x19, x20, #0x1
  403568:	add	w2, w22, #0x1
  40356c:	add	x3, sp, #0x58
  403570:	mov	x1, x19
  403574:	add	x0, sp, #0x54
  403578:	sxtw	x2, w2
  40357c:	str	xzr, [sp, #88]
  403580:	bl	401990 <mbrtowc@plt>
  403584:	cmn	x0, #0x3
  403588:	b.hi	403620 <tigetstr@plt+0x1790>  // b.pmore
  40358c:	mov	x20, x19
  403590:	cbz	x0, 4035b4 <tigetstr@plt+0x1724>
  403594:	add	x20, x19, x0
  403598:	add	x23, x24, #0x2a8
  40359c:	nop
  4035a0:	ldrsb	w0, [x19], #1
  4035a4:	ldr	x1, [x23]
  4035a8:	bl	401a60 <putc@plt>
  4035ac:	cmp	x20, x19
  4035b0:	b.ne	4035a0 <tigetstr@plt+0x1710>  // b.any
  4035b4:	mov	w19, #0x0                   	// #0
  4035b8:	cbz	w25, 403518 <tigetstr@plt+0x1688>
  4035bc:	ldr	x0, [x21, #576]
  4035c0:	mov	w19, #0x1                   	// #1
  4035c4:	ldrsb	w0, [x0]
  4035c8:	cbz	w0, 403518 <tigetstr@plt+0x1688>
  4035cc:	ldr	x1, [x24, #680]
  4035d0:	ldr	x0, [x21, #584]
  4035d4:	bl	4019e0 <fputs@plt>
  4035d8:	ldr	x0, [x21, #576]
  4035dc:	bl	401a40 <putp@plt>
  4035e0:	b	403518 <tigetstr@plt+0x1688>
  4035e4:	ldr	x1, [x24, #680]
  4035e8:	mov	w0, w19
  4035ec:	add	x20, x20, #0x1
  4035f0:	mov	w22, w2
  4035f4:	bl	401a60 <putc@plt>
  4035f8:	b	403524 <tigetstr@plt+0x1694>
  4035fc:	ldrb	w0, [x21, #1719]
  403600:	and	w1, w0, #0x3
  403604:	cmp	w1, #0x1
  403608:	ccmp	w22, #0x3, #0x4, eq  // eq = none
  40360c:	b.gt	4036c0 <tigetstr@plt+0x1830>
  403610:	cmp	w2, #0x1
  403614:	b.le	4036a0 <tigetstr@plt+0x1810>
  403618:	ldrsb	w1, [x20, #1]
  40361c:	b	4034ac <tigetstr@plt+0x161c>
  403620:	ldr	x1, [x24, #680]
  403624:	ldursb	w0, [x20, #-1]
  403628:	bl	401a60 <putc@plt>
  40362c:	b	4035b4 <tigetstr@plt+0x1724>
  403630:	mov	w22, w2
  403634:	mov	x20, x1
  403638:	mov	w25, #0x0                   	// #0
  40363c:	b	4034fc <tigetstr@plt+0x166c>
  403640:	ldrsb	w3, [x20, #1]
  403644:	ldrsb	w0, [x20, #2]
  403648:	cmp	w3, #0x5f
  40364c:	b.eq	403694 <tigetstr@plt+0x1804>  // b.none
  403650:	cmp	w0, #0x8
  403654:	b.ne	4034e8 <tigetstr@plt+0x1658>  // b.any
  403658:	ldrsb	w0, [x20, #3]
  40365c:	cmp	w0, #0x5f
  403660:	b.ne	4034e8 <tigetstr@plt+0x1658>  // b.any
  403664:	mov	x19, x20
  403668:	mov	w22, w2
  40366c:	mov	x20, x1
  403670:	mov	w25, #0x1                   	// #1
  403674:	b	403568 <tigetstr@plt+0x16d8>
  403678:	sub	x19, x20, #0x1
  40367c:	mov	w25, #0x0                   	// #0
  403680:	b	403568 <tigetstr@plt+0x16d8>
  403684:	ldrsb	w1, [x20, #2]
  403688:	ldrb	w0, [x21, #1719]
  40368c:	mov	w19, w1
  403690:	b	4036f8 <tigetstr@plt+0x1868>
  403694:	cmp	w0, #0x8
  403698:	b.ne	4034e8 <tigetstr@plt+0x1658>  // b.any
  40369c:	b	403664 <tigetstr@plt+0x17d4>
  4036a0:	add	x1, x20, #0x1
  4036a4:	tbnz	w0, #1, 4034d0 <tigetstr@plt+0x1640>
  4036a8:	ldrb	w0, [x21, #1719]
  4036ac:	mov	x20, x1
  4036b0:	mov	w22, w2
  4036b4:	tbnz	w0, #1, 403510 <tigetstr@plt+0x1680>
  4036b8:	mov	w25, #0x0                   	// #0
  4036bc:	b	403564 <tigetstr@plt+0x16d4>
  4036c0:	ldrsb	w1, [x20, #1]
  4036c4:	ldrsb	w3, [x20, #2]
  4036c8:	cmp	w1, #0x5f
  4036cc:	b.eq	403710 <tigetstr@plt+0x1880>  // b.none
  4036d0:	cmp	w3, #0x8
  4036d4:	b.ne	403610 <tigetstr@plt+0x1780>  // b.any
  4036d8:	ldrsb	w1, [x20, #3]
  4036dc:	cmp	w1, #0x5f
  4036e0:	b.ne	403610 <tigetstr@plt+0x1780>  // b.any
  4036e4:	add	x20, x20, #0x1
  4036e8:	mov	w22, w2
  4036ec:	b	403524 <tigetstr@plt+0x1694>
  4036f0:	cmp	w19, #0x5f
  4036f4:	b.eq	40368c <tigetstr@plt+0x17fc>  // b.none
  4036f8:	sub	w22, w22, #0x3
  4036fc:	add	x20, x20, #0x3
  403700:	mov	w25, #0x1                   	// #1
  403704:	tbnz	w0, #1, 4034fc <tigetstr@plt+0x166c>
  403708:	ldr	x0, [x21, #560]
  40370c:	b	4034f8 <tigetstr@plt+0x1668>
  403710:	cmp	w3, #0x8
  403714:	b.ne	403610 <tigetstr@plt+0x1780>  // b.any
  403718:	b	4036e4 <tigetstr@plt+0x1854>
  40371c:	nop
  403720:	mov	x12, #0x2020                	// #8224
  403724:	sub	sp, sp, x12
  403728:	stp	x29, x30, [sp]
  40372c:	mov	x29, sp
  403730:	stp	x19, x20, [sp, #16]
  403734:	mov	x19, x0
  403738:	adrp	x20, 418000 <tigetstr@plt+0x16170>
  40373c:	b	403750 <tigetstr@plt+0x18c0>
  403740:	ldr	x3, [x20, #680]
  403744:	add	x0, sp, #0x20
  403748:	mov	x1, #0x1                   	// #1
  40374c:	bl	401ce0 <fwrite@plt>
  403750:	mov	x2, #0x2000                	// #8192
  403754:	mov	x3, x19
  403758:	add	x0, sp, #0x20
  40375c:	mov	x1, #0x1                   	// #1
  403760:	bl	401c90 <fread@plt>
  403764:	mov	x2, x0
  403768:	cbnz	x0, 403740 <tigetstr@plt+0x18b0>
  40376c:	mov	x12, #0x2020                	// #8224
  403770:	ldp	x29, x30, [sp]
  403774:	ldp	x19, x20, [sp, #16]
  403778:	add	sp, sp, x12
  40377c:	ret
  403780:	stp	x29, x30, [sp, #-32]!
  403784:	mov	x29, sp
  403788:	stp	x19, x20, [sp, #16]
  40378c:	mov	x19, x0
  403790:	ldrb	w0, [x0, #1717]
  403794:	tbnz	w0, #3, 40380c <tigetstr@plt+0x197c>
  403798:	mov	w20, w1
  40379c:	cbz	w1, 4037f0 <tigetstr@plt+0x1960>
  4037a0:	ldrb	w0, [x19, #1716]
  4037a4:	tbnz	w0, #3, 4037c4 <tigetstr@plt+0x1934>
  4037a8:	ldr	x0, [x19, #536]
  4037ac:	cbz	x0, 4037c4 <tigetstr@plt+0x1934>
  4037b0:	bl	401a40 <putp@plt>
  4037b4:	str	wzr, [x19, #148]
  4037b8:	ldp	x19, x20, [sp, #16]
  4037bc:	ldp	x29, x30, [sp], #32
  4037c0:	ret
  4037c4:	ldr	w1, [x19, #148]
  4037c8:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  4037cc:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4037d0:	add	x2, x2, #0xe88
  4037d4:	sub	w1, w1, w20
  4037d8:	add	x0, x0, #0x208
  4037dc:	bl	401dd0 <printf@plt>
  4037e0:	str	wzr, [x19, #148]
  4037e4:	ldp	x19, x20, [sp, #16]
  4037e8:	ldp	x29, x30, [sp], #32
  4037ec:	ret
  4037f0:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  4037f4:	mov	w0, #0xd                   	// #13
  4037f8:	ldr	x1, [x1, #680]
  4037fc:	bl	401a60 <putc@plt>
  403800:	ldrb	w0, [x19, #1716]
  403804:	tbz	w0, #3, 4037a8 <tigetstr@plt+0x1918>
  403808:	b	4037c4 <tigetstr@plt+0x1934>
  40380c:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  403810:	mov	w0, #0xa                   	// #10
  403814:	ldr	x1, [x1, #680]
  403818:	bl	401a60 <putc@plt>
  40381c:	str	wzr, [x19, #148]
  403820:	ldp	x19, x20, [sp, #16]
  403824:	ldp	x29, x30, [sp], #32
  403828:	ret
  40382c:	nop
  403830:	stp	x29, x30, [sp, #-32]!
  403834:	mov	x29, sp
  403838:	ldr	w1, [x0, #148]
  40383c:	str	x19, [sp, #16]
  403840:	mov	x19, x0
  403844:	cbz	w1, 403850 <tigetstr@plt+0x19c0>
  403848:	mov	w1, #0x0                   	// #0
  40384c:	bl	403780 <tigetstr@plt+0x18f0>
  403850:	ldr	x0, [x19, #536]
  403854:	cbz	x0, 403860 <tigetstr@plt+0x19d0>
  403858:	ldrb	w0, [x19, #1716]
  40385c:	tbz	w0, #3, 403878 <tigetstr@plt+0x19e8>
  403860:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  403864:	mov	w0, #0xd                   	// #13
  403868:	ldr	x19, [sp, #16]
  40386c:	ldp	x29, x30, [sp], #32
  403870:	ldr	x1, [x1, #680]
  403874:	b	401a60 <putc@plt>
  403878:	ldr	x19, [sp, #16]
  40387c:	ldp	x29, x30, [sp], #32
  403880:	ret
  403884:	nop
  403888:	stp	x29, x30, [sp, #-32]!
  40388c:	mov	x29, sp
  403890:	ldrb	w2, [x0, #1716]
  403894:	stp	x19, x20, [sp, #16]
  403898:	mov	x19, x0
  40389c:	mov	x20, x1
  4038a0:	tbnz	w2, #2, 403a28 <tigetstr@plt+0x1b98>
  4038a4:	ldr	w1, [x0, #148]
  4038a8:	cmp	w1, #0x0
  4038ac:	b.gt	4039e8 <tigetstr@plt+0x1b58>
  4038b0:	ldrb	w0, [x19, #1717]
  4038b4:	tbnz	w0, #3, 4039f4 <tigetstr@plt+0x1b64>
  4038b8:	ldr	x0, [x19, #544]
  4038bc:	str	wzr, [x19, #148]
  4038c0:	cbz	x0, 4038e4 <tigetstr@plt+0x1a54>
  4038c4:	ldr	x1, [x19, #552]
  4038c8:	cbz	x1, 4038e4 <tigetstr@plt+0x1a54>
  4038cc:	bl	401a40 <putp@plt>
  4038d0:	ldrb	w0, [x19, #1718]
  4038d4:	ldr	w1, [x19, #148]
  4038d8:	ubfx	x0, x0, #5, #1
  4038dc:	add	w0, w1, w0, lsl #1
  4038e0:	str	w0, [x19, #148]
  4038e4:	ldrb	w0, [x19, #1716]
  4038e8:	tbnz	w0, #2, 403a1c <tigetstr@plt+0x1b8c>
  4038ec:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4038f0:	add	x1, x1, #0x210
  4038f4:	mov	w2, #0x5                   	// #5
  4038f8:	mov	x0, #0x0                   	// #0
  4038fc:	bl	401d70 <dcgettext@plt>
  403900:	bl	401dd0 <printf@plt>
  403904:	ldr	w2, [x19, #148]
  403908:	add	w2, w2, w0
  40390c:	str	w2, [x19, #148]
  403910:	cbz	x20, 403984 <tigetstr@plt+0x1af4>
  403914:	mov	w2, #0x5                   	// #5
  403918:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40391c:	mov	x0, #0x0                   	// #0
  403920:	add	x1, x1, #0x220
  403924:	bl	401d70 <dcgettext@plt>
  403928:	mov	x1, x20
  40392c:	bl	401dd0 <printf@plt>
  403930:	ldr	w1, [x19, #148]
  403934:	add	w1, w1, w0
  403938:	str	w1, [x19, #148]
  40393c:	ldrsb	w0, [x19, #1718]
  403940:	tbnz	w0, #31, 4039c0 <tigetstr@plt+0x1b30>
  403944:	ldr	x0, [x19, #544]
  403948:	cbz	x0, 403958 <tigetstr@plt+0x1ac8>
  40394c:	ldr	x0, [x19, #552]
  403950:	cbz	x0, 403958 <tigetstr@plt+0x1ac8>
  403954:	bl	401a40 <putp@plt>
  403958:	ldrb	w0, [x19, #1716]
  40395c:	tbnz	w0, #2, 403a34 <tigetstr@plt+0x1ba4>
  403960:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  403964:	ldr	x0, [x0, #680]
  403968:	bl	401d20 <fflush@plt>
  40396c:	ldrb	w0, [x19, #1719]
  403970:	eor	w0, w0, #0x4
  403974:	strb	w0, [x19, #1719]
  403978:	ldp	x19, x20, [sp, #16]
  40397c:	ldp	x29, x30, [sp], #32
  403980:	ret
  403984:	ldrsb	w0, [x19, #1717]
  403988:	tbnz	w0, #31, 40393c <tigetstr@plt+0x1aac>
  40398c:	ldp	x2, x3, [x19, #120]
  403990:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  403994:	add	x0, x0, #0x230
  403998:	add	x1, x2, x2, lsl #1
  40399c:	add	x1, x2, x1, lsl #3
  4039a0:	lsl	x1, x1, #2
  4039a4:	sdiv	x1, x1, x3
  4039a8:	bl	401dd0 <printf@plt>
  4039ac:	ldr	w1, [x19, #148]
  4039b0:	add	w1, w1, w0
  4039b4:	ldrsb	w0, [x19, #1718]
  4039b8:	str	w1, [x19, #148]
  4039bc:	tbz	w0, #31, 403944 <tigetstr@plt+0x1ab4>
  4039c0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4039c4:	add	x1, x1, #0x238
  4039c8:	mov	w2, #0x5                   	// #5
  4039cc:	mov	x0, #0x0                   	// #0
  4039d0:	bl	401d70 <dcgettext@plt>
  4039d4:	bl	401dd0 <printf@plt>
  4039d8:	ldr	w1, [x19, #148]
  4039dc:	add	w1, w1, w0
  4039e0:	str	w1, [x19, #148]
  4039e4:	b	403944 <tigetstr@plt+0x1ab4>
  4039e8:	bl	403830 <tigetstr@plt+0x19a0>
  4039ec:	ldrb	w0, [x19, #1717]
  4039f0:	tbz	w0, #3, 4038b8 <tigetstr@plt+0x1a28>
  4039f4:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  4039f8:	mov	w0, #0x7                   	// #7
  4039fc:	ldr	x1, [x1, #672]
  403a00:	bl	401a80 <fputc@plt>
  403a04:	ldrb	w0, [x19, #1719]
  403a08:	eor	w0, w0, #0x4
  403a0c:	strb	w0, [x19, #1719]
  403a10:	ldp	x19, x20, [sp, #16]
  403a14:	ldp	x29, x30, [sp], #32
  403a18:	ret
  403a1c:	ldr	x0, [x19, #536]
  403a20:	bl	401a40 <putp@plt>
  403a24:	b	4038ec <tigetstr@plt+0x1a5c>
  403a28:	ldr	x0, [x0, #536]
  403a2c:	bl	401a40 <putp@plt>
  403a30:	b	4038b0 <tigetstr@plt+0x1a20>
  403a34:	ldr	x0, [x19, #648]
  403a38:	bl	401a40 <putp@plt>
  403a3c:	b	403960 <tigetstr@plt+0x1ad0>
  403a40:	stp	x29, x30, [sp, #-48]!
  403a44:	mov	x29, sp
  403a48:	stp	x19, x20, [sp, #16]
  403a4c:	mov	x20, x1
  403a50:	ldrb	w1, [x0, #1716]
  403a54:	str	x21, [sp, #32]
  403a58:	mov	x19, x0
  403a5c:	tbz	w1, #2, 403adc <tigetstr@plt+0x1c4c>
  403a60:	ldr	x0, [x0, #536]
  403a64:	bl	401a40 <putp@plt>
  403a68:	mov	x0, x20
  403a6c:	bl	4019d0 <strlen@plt>
  403a70:	ldr	w1, [x19, #148]
  403a74:	adrp	x21, 418000 <tigetstr@plt+0x16170>
  403a78:	ldr	x2, [x19, #544]
  403a7c:	add	w1, w1, w0
  403a80:	str	w1, [x19, #148]
  403a84:	cbz	x2, 403ab0 <tigetstr@plt+0x1c20>
  403a88:	ldr	x0, [x19, #552]
  403a8c:	cbz	x0, 403ab0 <tigetstr@plt+0x1c20>
  403a90:	mov	x0, x2
  403a94:	bl	401a40 <putp@plt>
  403a98:	ldr	x1, [x21, #680]
  403a9c:	mov	x0, x20
  403aa0:	bl	4019e0 <fputs@plt>
  403aa4:	ldr	x0, [x19, #552]
  403aa8:	bl	401a40 <putp@plt>
  403aac:	b	403abc <tigetstr@plt+0x1c2c>
  403ab0:	ldr	x1, [x21, #680]
  403ab4:	mov	x0, x20
  403ab8:	bl	4019e0 <fputs@plt>
  403abc:	ldr	x0, [x21, #680]
  403ac0:	bl	401d20 <fflush@plt>
  403ac4:	ldrb	w2, [x19, #1718]
  403ac8:	add	x0, x19, #0xc0
  403acc:	mov	w1, #0x1                   	// #1
  403ad0:	eor	w2, w2, #0x2
  403ad4:	strb	w2, [x19, #1718]
  403ad8:	bl	401cd0 <siglongjmp@plt>
  403adc:	bl	403830 <tigetstr@plt+0x19a0>
  403ae0:	b	403a68 <tigetstr@plt+0x1bd8>
  403ae4:	nop
  403ae8:	stp	x29, x30, [sp, #-32]!
  403aec:	mov	x29, sp
  403af0:	str	x19, [sp, #16]
  403af4:	adrp	x19, 418000 <tigetstr@plt+0x16170>
  403af8:	ldr	x0, [x19, #712]
  403afc:	ldrb	w1, [x0, #1718]
  403b00:	tbnz	w1, #0, 403b64 <tigetstr@plt+0x1cd4>
  403b04:	ldrb	w1, [x0, #1719]
  403b08:	tbnz	w1, #1, 403b3c <tigetstr@plt+0x1cac>
  403b0c:	ldrh	w3, [x0, #82]
  403b10:	mov	w4, #0xa                   	// #10
  403b14:	ldr	w1, [x0, #12]
  403b18:	add	x2, x0, #0x3c
  403b1c:	strh	w3, [x0, #22]
  403b20:	orr	w1, w1, w4
  403b24:	ldr	x19, [sp, #16]
  403b28:	str	w1, [x0, #12]
  403b2c:	mov	w1, #0x0                   	// #0
  403b30:	mov	w0, #0x2                   	// #2
  403b34:	ldp	x29, x30, [sp], #32
  403b38:	b	401d50 <tcsetattr@plt>
  403b3c:	ldr	x0, [x0, #568]
  403b40:	bl	401a40 <putp@plt>
  403b44:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  403b48:	ldr	x0, [x0, #680]
  403b4c:	bl	401d20 <fflush@plt>
  403b50:	ldr	x0, [x19, #712]
  403b54:	ldrb	w1, [x0, #1719]
  403b58:	and	w1, w1, #0xfffffffd
  403b5c:	strb	w1, [x0, #1719]
  403b60:	b	403b0c <tigetstr@plt+0x1c7c>
  403b64:	ldr	x19, [sp, #16]
  403b68:	ldp	x29, x30, [sp], #32
  403b6c:	ret
  403b70:	stp	x29, x30, [sp, #-288]!
  403b74:	mov	x1, #0x1                   	// #1
  403b78:	mov	w0, #0x16                  	// #22
  403b7c:	mov	x29, sp
  403b80:	str	x19, [sp, #16]
  403b84:	bl	401ad0 <signal@plt>
  403b88:	bl	403ae8 <tigetstr@plt+0x1c58>
  403b8c:	adrp	x19, 418000 <tigetstr@plt+0x16170>
  403b90:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  403b94:	ldr	x0, [x0, #680]
  403b98:	bl	401d20 <fflush@plt>
  403b9c:	mov	x1, #0x0                   	// #0
  403ba0:	mov	w0, #0x16                  	// #22
  403ba4:	bl	401ad0 <signal@plt>
  403ba8:	mov	x1, #0x0                   	// #0
  403bac:	mov	w0, #0x14                  	// #20
  403bb0:	bl	401ad0 <signal@plt>
  403bb4:	add	x0, sp, #0x20
  403bb8:	bl	401b40 <sigemptyset@plt>
  403bbc:	mov	w1, #0x14                  	// #20
  403bc0:	add	x0, sp, #0x20
  403bc4:	bl	401dc0 <sigaddset@plt>
  403bc8:	add	x2, sp, #0xa0
  403bcc:	add	x1, sp, #0x20
  403bd0:	mov	w0, #0x1                   	// #1
  403bd4:	bl	401a20 <sigprocmask@plt>
  403bd8:	mov	w1, #0x14                  	// #20
  403bdc:	mov	w0, #0x0                   	// #0
  403be0:	bl	401a90 <kill@plt>
  403be4:	mov	x2, #0x0                   	// #0
  403be8:	add	x1, sp, #0xa0
  403bec:	mov	w0, #0x2                   	// #2
  403bf0:	bl	401a20 <sigprocmask@plt>
  403bf4:	mov	w0, #0x14                  	// #20
  403bf8:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403bfc:	add	x1, x1, #0xb70
  403c00:	bl	401ad0 <signal@plt>
  403c04:	ldr	x2, [x19, #712]
  403c08:	mov	w4, #0xfffffff5            	// #-11
  403c0c:	mov	w5, #0x100                 	// #256
  403c10:	mov	w1, #0x0                   	// #0
  403c14:	mov	w0, #0x2                   	// #2
  403c18:	ldr	w3, [x2, #12]
  403c1c:	strh	w5, [x2, #22]
  403c20:	and	w3, w3, w4
  403c24:	str	w3, [x2, #12]
  403c28:	bl	401d50 <tcsetattr@plt>
  403c2c:	ldr	x0, [x19, #712]
  403c30:	ldrb	w1, [x0, #1719]
  403c34:	tbnz	w1, #2, 403c44 <tigetstr@plt+0x1db4>
  403c38:	ldr	x19, [sp, #16]
  403c3c:	ldp	x29, x30, [sp], #288
  403c40:	ret
  403c44:	add	x0, x0, #0xc0
  403c48:	mov	w1, #0x1                   	// #1
  403c4c:	bl	401cd0 <siglongjmp@plt>
  403c50:	stp	x29, x30, [sp, #-32]!
  403c54:	mov	x1, #0x1                   	// #1
  403c58:	mov	w0, #0x2                   	// #2
  403c5c:	mov	x29, sp
  403c60:	stp	x19, x20, [sp, #16]
  403c64:	bl	401ad0 <signal@plt>
  403c68:	adrp	x19, 418000 <tigetstr@plt+0x16170>
  403c6c:	bl	403ae8 <tigetstr@plt+0x1c58>
  403c70:	ldr	x0, [x19, #712]
  403c74:	ldrb	w1, [x0, #1716]
  403c78:	tbnz	w1, #2, 403ccc <tigetstr@plt+0x1e3c>
  403c7c:	ldr	w1, [x0, #148]
  403c80:	cmp	w1, #0x0
  403c84:	b.le	403cb8 <tigetstr@plt+0x1e28>
  403c88:	bl	403830 <tigetstr@plt+0x19a0>
  403c8c:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  403c90:	ldr	x0, [x0, #680]
  403c94:	bl	401d20 <fflush@plt>
  403c98:	ldr	x0, [x19, #712]
  403c9c:	ldr	x0, [x0, #664]
  403ca0:	bl	401ca0 <free@plt>
  403ca4:	ldr	x0, [x19, #712]
  403ca8:	ldr	x0, [x0, #504]
  403cac:	bl	401ca0 <free@plt>
  403cb0:	mov	w0, #0x0                   	// #0
  403cb4:	bl	4019c0 <_exit@plt>
  403cb8:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  403cbc:	mov	w0, #0xa                   	// #10
  403cc0:	ldr	x1, [x1, #672]
  403cc4:	bl	401a80 <fputc@plt>
  403cc8:	b	403c98 <tigetstr@plt+0x1e08>
  403ccc:	adrp	x20, 418000 <tigetstr@plt+0x16170>
  403cd0:	mov	w0, #0xd                   	// #13
  403cd4:	ldr	x1, [x20, #680]
  403cd8:	bl	401a60 <putc@plt>
  403cdc:	ldr	x0, [x19, #712]
  403ce0:	ldr	x0, [x0, #536]
  403ce4:	bl	401a40 <putp@plt>
  403ce8:	ldr	x0, [x20, #680]
  403cec:	bl	401d20 <fflush@plt>
  403cf0:	b	403c98 <tigetstr@plt+0x1e08>
  403cf4:	nop
  403cf8:	stp	x29, x30, [sp, #-144]!
  403cfc:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  403d00:	mov	x29, sp
  403d04:	stp	x21, x22, [sp, #32]
  403d08:	mov	x21, x0
  403d0c:	mov	x22, x1
  403d10:	ldr	x0, [x8, #680]
  403d14:	stp	x19, x20, [sp, #16]
  403d18:	mov	w20, #0xb                   	// #11
  403d1c:	str	x23, [sp, #48]
  403d20:	mov	x23, x2
  403d24:	stp	x3, x4, [x29, #104]
  403d28:	stp	x5, x6, [x29, #120]
  403d2c:	str	x7, [x29, #136]
  403d30:	bl	401d20 <fflush@plt>
  403d34:	bl	403ae8 <tigetstr@plt+0x1c58>
  403d38:	b	403d44 <tigetstr@plt+0x1eb4>
  403d3c:	mov	w0, #0x5                   	// #5
  403d40:	bl	401b90 <sleep@plt>
  403d44:	bl	401aa0 <fork@plt>
  403d48:	mov	w19, w0
  403d4c:	cmp	w0, #0x0
  403d50:	b.ge	403dd4 <tigetstr@plt+0x1f44>  // b.tcont
  403d54:	subs	w20, w20, #0x1
  403d58:	b.ne	403d3c <tigetstr@plt+0x1eac>  // b.any
  403d5c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403d60:	mov	w2, #0x5                   	// #5
  403d64:	add	x1, x1, #0x280
  403d68:	mov	x0, #0x0                   	// #0
  403d6c:	bl	401d70 <dcgettext@plt>
  403d70:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  403d74:	ldr	x1, [x1, #672]
  403d78:	bl	4019e0 <fputs@plt>
  403d7c:	ldr	w0, [x21, #12]
  403d80:	mov	x2, x21
  403d84:	mov	w3, #0xfffffff5            	// #-11
  403d88:	mov	w1, #0x100                 	// #256
  403d8c:	and	w0, w0, w3
  403d90:	str	w0, [x21, #12]
  403d94:	strh	w1, [x21, #22]
  403d98:	mov	w1, #0x0                   	// #0
  403d9c:	mov	w0, #0x2                   	// #2
  403da0:	bl	401d50 <tcsetattr@plt>
  403da4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  403da8:	add	x0, x0, #0x290
  403dac:	bl	401c30 <puts@plt>
  403db0:	mov	x1, x22
  403db4:	mov	x0, x21
  403db8:	bl	403888 <tigetstr@plt+0x19f8>
  403dbc:	mov	sp, x29
  403dc0:	ldp	x19, x20, [sp, #16]
  403dc4:	ldp	x21, x22, [sp, #32]
  403dc8:	ldr	x23, [sp, #48]
  403dcc:	ldp	x29, x30, [sp], #144
  403dd0:	ret
  403dd4:	b.eq	403e54 <tigetstr@plt+0x1fc4>  // b.none
  403dd8:	mov	x1, #0x1                   	// #1
  403ddc:	mov	w0, #0x2                   	// #2
  403de0:	bl	401ad0 <signal@plt>
  403de4:	mov	x1, #0x1                   	// #1
  403de8:	mov	w0, #0x3                   	// #3
  403dec:	bl	401ad0 <signal@plt>
  403df0:	ldrb	w0, [x21, #1716]
  403df4:	tbnz	w0, #1, 403e44 <tigetstr@plt+0x1fb4>
  403df8:	mov	x0, #0x0                   	// #0
  403dfc:	bl	401d00 <wait@plt>
  403e00:	cmp	w0, #0x0
  403e04:	b.gt	403df8 <tigetstr@plt+0x1f68>
  403e08:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403e0c:	mov	w0, #0x2                   	// #2
  403e10:	add	x1, x1, #0xc50
  403e14:	bl	401ad0 <signal@plt>
  403e18:	mov	w0, #0x3                   	// #3
  403e1c:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403e20:	add	x1, x1, #0x340
  403e24:	bl	401ad0 <signal@plt>
  403e28:	ldrb	w0, [x21, #1716]
  403e2c:	tbz	w0, #1, 403d7c <tigetstr@plt+0x1eec>
  403e30:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403e34:	mov	w0, #0x14                  	// #20
  403e38:	add	x1, x1, #0xb70
  403e3c:	bl	401ad0 <signal@plt>
  403e40:	b	403d7c <tigetstr@plt+0x1eec>
  403e44:	mov	x1, #0x0                   	// #0
  403e48:	mov	w0, #0x14                  	// #20
  403e4c:	bl	401ad0 <signal@plt>
  403e50:	b	403df8 <tigetstr@plt+0x1f68>
  403e54:	bl	401d60 <isatty@plt>
  403e58:	cbz	w0, 403fa0 <tigetstr@plt+0x2110>
  403e5c:	ldr	x1, [x29, #104]
  403e60:	add	x4, x29, #0x60
  403e64:	add	x2, x29, #0x90
  403e68:	mov	w0, #0xffffffe0            	// #-32
  403e6c:	stp	x2, x2, [x29, #64]
  403e70:	str	x4, [x29, #80]
  403e74:	stp	w0, wzr, [x29, #88]
  403e78:	cbz	x1, 403eb0 <tigetstr@plt+0x2020>
  403e7c:	mov	x1, x2
  403e80:	b	403e94 <tigetstr@plt+0x2004>
  403e84:	mov	x2, x1
  403e88:	add	x1, x1, #0x8
  403e8c:	ldr	x2, [x2]
  403e90:	cbz	x2, 403eb0 <tigetstr@plt+0x2020>
  403e94:	add	w19, w19, #0x1
  403e98:	tbz	w0, #31, 403e84 <tigetstr@plt+0x1ff4>
  403e9c:	add	w3, w0, #0x8
  403ea0:	cmp	w3, #0x0
  403ea4:	b.le	403f80 <tigetstr@plt+0x20f0>
  403ea8:	mov	w0, w3
  403eac:	b	403e84 <tigetstr@plt+0x1ff4>
  403eb0:	add	w0, w19, #0x1
  403eb4:	add	x5, x29, #0x90
  403eb8:	ldr	x3, [x29, #104]
  403ebc:	sbfiz	x0, x0, #3, #32
  403ec0:	add	x1, x0, #0xf
  403ec4:	mov	w2, #0xffffffe0            	// #-32
  403ec8:	and	x1, x1, #0xfffffffffffffff0
  403ecc:	stp	x5, x5, [x29, #64]
  403ed0:	sub	sp, sp, x1
  403ed4:	mov	x1, sp
  403ed8:	str	x4, [x29, #80]
  403edc:	add	x0, x1, x0
  403ee0:	stp	w2, wzr, [x29, #88]
  403ee4:	stur	xzr, [x0, #-8]
  403ee8:	cbz	x3, 403f3c <tigetstr@plt+0x20ac>
  403eec:	mov	w0, w2
  403ef0:	mov	x5, x1
  403ef4:	add	x2, x29, #0x90
  403ef8:	mov	w4, #0x0                   	// #0
  403efc:	b	403f18 <tigetstr@plt+0x2088>
  403f00:	mov	x3, x2
  403f04:	add	x2, x2, #0x8
  403f08:	mov	w4, #0x1                   	// #1
  403f0c:	ldr	x3, [x3]
  403f10:	add	x5, x5, #0x8
  403f14:	cbz	x3, 403f34 <tigetstr@plt+0x20a4>
  403f18:	str	x3, [x5]
  403f1c:	tbz	w0, #31, 403f00 <tigetstr@plt+0x2070>
  403f20:	add	w6, w0, #0x8
  403f24:	cmp	w6, #0x0
  403f28:	b.le	403f90 <tigetstr@plt+0x2100>
  403f2c:	mov	w0, w6
  403f30:	b	403f00 <tigetstr@plt+0x2070>
  403f34:	cbz	w4, 403f3c <tigetstr@plt+0x20ac>
  403f38:	str	x2, [x29, #64]
  403f3c:	mov	x0, x23
  403f40:	bl	401c50 <execvp@plt>
  403f44:	bl	401df0 <__errno_location@plt>
  403f48:	mov	x3, x0
  403f4c:	mov	w2, #0x5                   	// #5
  403f50:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403f54:	mov	x0, #0x0                   	// #0
  403f58:	add	x1, x1, #0x270
  403f5c:	ldr	w19, [x3]
  403f60:	bl	401d70 <dcgettext@plt>
  403f64:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  403f68:	ldr	x1, [x1, #672]
  403f6c:	bl	4019e0 <fputs@plt>
  403f70:	cmp	w19, #0x2
  403f74:	cset	w0, eq  // eq = none
  403f78:	add	w0, w0, #0x7e
  403f7c:	bl	4019f0 <exit@plt>
  403f80:	add	x2, x29, #0x90
  403f84:	add	x2, x2, w0, sxtw
  403f88:	mov	w0, w3
  403f8c:	b	403e8c <tigetstr@plt+0x1ffc>
  403f90:	add	x3, x29, #0x90
  403f94:	add	x3, x3, w0, sxtw
  403f98:	mov	w0, w6
  403f9c:	b	403f0c <tigetstr@plt+0x207c>
  403fa0:	bl	401bd0 <close@plt>
  403fa4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  403fa8:	mov	w1, #0x0                   	// #0
  403fac:	add	x0, x0, #0x260
  403fb0:	bl	401b20 <open@plt>
  403fb4:	b	403e5c <tigetstr@plt+0x1fcc>
  403fb8:	stp	x29, x30, [sp, #-32]!
  403fbc:	cmp	w1, #0x0
  403fc0:	mov	x29, sp
  403fc4:	stp	x19, x20, [sp, #16]
  403fc8:	mov	x19, x0
  403fcc:	ldr	w2, [x0, #136]
  403fd0:	mov	w20, w1
  403fd4:	b.le	404088 <tigetstr@plt+0x21f8>
  403fd8:	add	w0, w1, w2
  403fdc:	ldr	w1, [x19, #168]
  403fe0:	cmp	w1, w0
  403fe4:	b.le	404078 <tigetstr@plt+0x21e8>
  403fe8:	cmp	w0, #0x0
  403fec:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403ff0:	add	x1, x1, #0x2b0
  403ff4:	csel	w0, w0, wzr, ge  // ge = tcont
  403ff8:	mov	w2, #0x5                   	// #5
  403ffc:	str	w0, [x19, #136]
  404000:	mov	x0, #0x0                   	// #0
  404004:	bl	401d70 <dcgettext@plt>
  404008:	bl	401c30 <puts@plt>
  40400c:	ldrb	w0, [x19, #1716]
  404010:	tbnz	w0, #2, 4040dc <tigetstr@plt+0x224c>
  404014:	cmp	w20, #0x0
  404018:	adrp	x20, 418000 <tigetstr@plt+0x16170>
  40401c:	b.le	40409c <tigetstr@plt+0x220c>
  404020:	mov	w2, #0x5                   	// #5
  404024:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404028:	mov	x0, #0x0                   	// #0
  40402c:	add	x1, x1, #0x2c0
  404030:	bl	401d70 <dcgettext@plt>
  404034:	ldr	x1, [x20, #680]
  404038:	bl	4019e0 <fputs@plt>
  40403c:	ldrsw	x1, [x19, #136]
  404040:	ldr	x0, [x19, #160]
  404044:	ldr	x0, [x0, x1, lsl #3]
  404048:	bl	401c30 <puts@plt>
  40404c:	ldrb	w0, [x19, #1716]
  404050:	tbnz	w0, #2, 4040d0 <tigetstr@plt+0x2240>
  404054:	ldr	x1, [x20, #680]
  404058:	mov	w0, #0xa                   	// #10
  40405c:	bl	401a60 <putc@plt>
  404060:	ldr	w0, [x19, #136]
  404064:	sub	w0, w0, #0x1
  404068:	str	w0, [x19, #136]
  40406c:	ldp	x19, x20, [sp, #16]
  404070:	ldp	x29, x30, [sp], #32
  404074:	ret
  404078:	sub	w1, w1, w2
  40407c:	sub	w20, w1, #0x1
  404080:	add	w0, w20, w2
  404084:	b	403fe8 <tigetstr@plt+0x2158>
  404088:	ldrb	w1, [x0, #1719]
  40408c:	add	w0, w20, w2
  404090:	tst	x1, #0x8
  404094:	cinc	w0, w0, ne  // ne = any
  404098:	b	403fe8 <tigetstr@plt+0x2158>
  40409c:	mov	w2, #0x5                   	// #5
  4040a0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4040a4:	mov	x0, #0x0                   	// #0
  4040a8:	add	x1, x1, #0x2d8
  4040ac:	bl	401d70 <dcgettext@plt>
  4040b0:	ldr	x1, [x20, #680]
  4040b4:	bl	4019e0 <fputs@plt>
  4040b8:	ldrsw	x1, [x19, #136]
  4040bc:	ldr	x0, [x19, #160]
  4040c0:	ldr	x0, [x0, x1, lsl #3]
  4040c4:	bl	401c30 <puts@plt>
  4040c8:	ldrb	w0, [x19, #1716]
  4040cc:	tbz	w0, #2, 404054 <tigetstr@plt+0x21c4>
  4040d0:	ldr	x0, [x19, #536]
  4040d4:	bl	401a40 <putp@plt>
  4040d8:	b	404054 <tigetstr@plt+0x21c4>
  4040dc:	ldr	x0, [x19, #536]
  4040e0:	bl	401a40 <putp@plt>
  4040e4:	b	404014 <tigetstr@plt+0x2184>
  4040e8:	ldrsb	w0, [x0, #1716]
  4040ec:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  4040f0:	ldr	x1, [x1, #672]
  4040f4:	tbnz	w0, #31, 404100 <tigetstr@plt+0x2270>
  4040f8:	mov	w0, #0x8                   	// #8
  4040fc:	b	401a80 <fputc@plt>
  404100:	mov	x3, x1
  404104:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  404108:	mov	x2, #0x3                   	// #3
  40410c:	add	x0, x0, #0x2f8
  404110:	mov	x1, #0x1                   	// #1
  404114:	b	401ce0 <fwrite@plt>
  404118:	stp	x29, x30, [sp, #-48]!
  40411c:	mov	x29, sp
  404120:	ldr	w1, [x0, #656]
  404124:	stp	x19, x20, [sp, #16]
  404128:	mov	x20, x0
  40412c:	ldr	x0, [x0, #512]
  404130:	lsl	w1, w1, #2
  404134:	cmp	x0, w1, sxtw
  404138:	b.cc	404148 <tigetstr@plt+0x22b8>  // b.lo, b.ul, b.last
  40413c:	ldp	x19, x20, [sp, #16]
  404140:	ldp	x29, x30, [sp], #48
  404144:	ret
  404148:	sxtw	x1, w1
  40414c:	mov	x19, #0x100                 	// #256
  404150:	ldr	x0, [x20, #504]
  404154:	cmp	x1, #0x100
  404158:	csel	x19, x1, x19, cs  // cs = hs, nlast
  40415c:	str	x21, [sp, #32]
  404160:	add	x21, x19, #0x2
  404164:	mov	x1, x21
  404168:	bl	401ba0 <realloc@plt>
  40416c:	cbz	x0, 404184 <tigetstr@plt+0x22f4>
  404170:	ldr	x21, [sp, #32]
  404174:	stp	x0, x19, [x20, #504]
  404178:	ldp	x19, x20, [sp, #16]
  40417c:	ldp	x29, x30, [sp], #48
  404180:	ret
  404184:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404188:	mov	x2, x21
  40418c:	add	x1, x1, #0x300
  404190:	mov	w0, #0x1                   	// #1
  404194:	bl	401e50 <err@plt>
  404198:	stp	x29, x30, [sp, #-240]!
  40419c:	mov	x29, sp
  4041a0:	stp	x19, x20, [sp, #16]
  4041a4:	mov	x19, x0
  4041a8:	stp	x27, x28, [sp, #80]
  4041ac:	ldr	w27, [x0, #152]
  4041b0:	stp	x21, x22, [sp, #32]
  4041b4:	stp	x23, x24, [sp, #48]
  4041b8:	stp	x25, x26, [sp, #64]
  4041bc:	ldr	x26, [x0, #120]
  4041c0:	str	x26, [x0, #672]
  4041c4:	sxtw	x0, w27
  4041c8:	str	x0, [x19, #680]
  4041cc:	cbz	x1, 4042dc <tigetstr@plt+0x244c>
  4041d0:	mov	x20, x2
  4041d4:	mov	w24, w3
  4041d8:	add	x0, sp, #0x60
  4041dc:	mov	w2, #0x8                   	// #8
  4041e0:	bl	401da0 <regcomp@plt>
  4041e4:	mov	w21, w0
  4041e8:	cbnz	w0, 404450 <tigetstr@plt+0x25c0>
  4041ec:	mov	x25, x26
  4041f0:	mov	x22, x26
  4041f4:	mov	x0, x20
  4041f8:	bl	401c20 <feof@plt>
  4041fc:	cbnz	w0, 40429c <tigetstr@plt+0x240c>
  404200:	mov	x0, x19
  404204:	ldr	x23, [x19, #120]
  404208:	bl	404118 <tigetstr@plt+0x2288>
  40420c:	ldr	x28, [x19, #504]
  404210:	b	404234 <tigetstr@plt+0x23a4>
  404214:	cmn	w0, #0x1
  404218:	b.eq	40425c <tigetstr@plt+0x23cc>  // b.none
  40421c:	ldp	x2, x1, [x19, #504]
  404220:	sub	x2, x28, x2
  404224:	sub	x1, x1, #0x1
  404228:	cmp	x2, x1
  40422c:	b.cs	40425c <tigetstr@plt+0x23cc>  // b.hs, b.nlast
  404230:	strb	w0, [x28], #1
  404234:	ldr	x1, [x19, #120]
  404238:	mov	x0, x20
  40423c:	add	x1, x1, #0x1
  404240:	str	x1, [x19, #120]
  404244:	bl	401bb0 <getc@plt>
  404248:	cmp	w0, #0xa
  40424c:	b.ne	404214 <tigetstr@plt+0x2384>  // b.any
  404250:	ldr	w0, [x19, #152]
  404254:	add	w0, w0, #0x1
  404258:	str	w0, [x19, #152]
  40425c:	strb	wzr, [x28]
  404260:	add	w21, w21, #0x1
  404264:	add	x0, sp, #0x60
  404268:	mov	w4, #0x0                   	// #0
  40426c:	ldr	x1, [x19, #504]
  404270:	mov	x3, #0x0                   	// #0
  404274:	mov	x2, #0x0                   	// #0
  404278:	bl	401d80 <regexec@plt>
  40427c:	cbnz	w0, 404288 <tigetstr@plt+0x23f8>
  404280:	subs	w24, w24, #0x1
  404284:	b.eq	404318 <tigetstr@plt+0x2488>  // b.none
  404288:	mov	x25, x22
  40428c:	mov	x0, x20
  404290:	mov	x22, x23
  404294:	bl	401c20 <feof@plt>
  404298:	cbz	w0, 404200 <tigetstr@plt+0x2370>
  40429c:	add	x0, sp, #0x60
  4042a0:	bl	401d90 <regfree@plt>
  4042a4:	mov	x0, x20
  4042a8:	bl	401c20 <feof@plt>
  4042ac:	cbz	w0, 4042fc <tigetstr@plt+0x246c>
  4042b0:	ldrsb	w0, [x19, #1717]
  4042b4:	tbnz	w0, #31, 404404 <tigetstr@plt+0x2574>
  4042b8:	str	x26, [x19, #120]
  4042bc:	mov	x1, x26
  4042c0:	str	w27, [x19, #152]
  4042c4:	mov	w2, #0x0                   	// #0
  4042c8:	mov	x0, x20
  4042cc:	bl	401c00 <fseek@plt>
  4042d0:	ldr	x0, [x19, #664]
  4042d4:	bl	401ca0 <free@plt>
  4042d8:	str	xzr, [x19, #664]
  4042dc:	mov	w2, #0x5                   	// #5
  4042e0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4042e4:	mov	x0, #0x0                   	// #0
  4042e8:	add	x1, x1, #0x348
  4042ec:	bl	401d70 <dcgettext@plt>
  4042f0:	mov	x1, x0
  4042f4:	mov	x0, x19
  4042f8:	bl	403a40 <tigetstr@plt+0x1bb0>
  4042fc:	ldp	x19, x20, [sp, #16]
  404300:	ldp	x21, x22, [sp, #32]
  404304:	ldp	x23, x24, [sp, #48]
  404308:	ldp	x25, x26, [sp, #64]
  40430c:	ldp	x27, x28, [sp, #80]
  404310:	ldp	x29, x30, [sp], #240
  404314:	ret
  404318:	cmp	w21, #0x3
  40431c:	b.gt	404380 <tigetstr@plt+0x24f0>
  404320:	ldrsb	w0, [x19, #1717]
  404324:	cmp	w21, #0x1
  404328:	b.eq	4043b8 <tigetstr@plt+0x2528>  // b.none
  40432c:	tbnz	w0, #31, 404380 <tigetstr@plt+0x24f0>
  404330:	ldr	w0, [x19, #152]
  404334:	cmp	w21, #0x3
  404338:	mov	w1, #0x3                   	// #3
  40433c:	csel	w21, w21, w1, le
  404340:	sub	w0, w0, w21
  404344:	str	x25, [x19, #120]
  404348:	str	w0, [x19, #152]
  40434c:	mov	x1, x25
  404350:	mov	x0, x20
  404354:	mov	w2, #0x0                   	// #0
  404358:	bl	401c00 <fseek@plt>
  40435c:	ldrb	w0, [x19, #1717]
  404360:	tbz	w0, #6, 40429c <tigetstr@plt+0x240c>
  404364:	ldrb	w0, [x19, #1716]
  404368:	tbz	w0, #2, 404438 <tigetstr@plt+0x25a8>
  40436c:	ldr	x0, [x19, #592]
  404370:	bl	401a40 <putp@plt>
  404374:	ldr	x0, [x19, #536]
  404378:	bl	401a40 <putp@plt>
  40437c:	b	40429c <tigetstr@plt+0x240c>
  404380:	adrp	x22, 418000 <tigetstr@plt+0x16170>
  404384:	mov	w0, #0xa                   	// #10
  404388:	ldr	x1, [x22, #680]
  40438c:	bl	401a60 <putc@plt>
  404390:	ldrb	w0, [x19, #1716]
  404394:	tbnz	w0, #2, 40442c <tigetstr@plt+0x259c>
  404398:	mov	w2, #0x5                   	// #5
  40439c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4043a0:	mov	x0, #0x0                   	// #0
  4043a4:	add	x1, x1, #0x320
  4043a8:	bl	401d70 <dcgettext@plt>
  4043ac:	ldr	x1, [x22, #680]
  4043b0:	bl	4019e0 <fputs@plt>
  4043b4:	ldrsb	w0, [x19, #1717]
  4043b8:	tbz	w0, #31, 404330 <tigetstr@plt+0x24a0>
  4043bc:	mov	x0, x19
  4043c0:	bl	403830 <tigetstr@plt+0x19a0>
  4043c4:	ldrb	w0, [x19, #1717]
  4043c8:	tbz	w0, #6, 4043e4 <tigetstr@plt+0x2554>
  4043cc:	ldrb	w0, [x19, #1716]
  4043d0:	tbz	w0, #2, 404444 <tigetstr@plt+0x25b4>
  4043d4:	ldr	x0, [x19, #592]
  4043d8:	bl	401a40 <putp@plt>
  4043dc:	ldr	x0, [x19, #536]
  4043e0:	bl	401a40 <putp@plt>
  4043e4:	ldr	x0, [x19, #504]
  4043e8:	bl	401c30 <puts@plt>
  4043ec:	add	x0, sp, #0x60
  4043f0:	bl	401d90 <regfree@plt>
  4043f4:	mov	x0, x20
  4043f8:	bl	401c20 <feof@plt>
  4043fc:	cbz	w0, 4042fc <tigetstr@plt+0x246c>
  404400:	b	4042b0 <tigetstr@plt+0x2420>
  404404:	mov	w2, #0x5                   	// #5
  404408:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40440c:	mov	x0, #0x0                   	// #0
  404410:	add	x1, x1, #0x330
  404414:	bl	401d70 <dcgettext@plt>
  404418:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  40441c:	ldr	x1, [x1, #680]
  404420:	bl	4019e0 <fputs@plt>
  404424:	mov	w0, #0x0                   	// #0
  404428:	bl	403c50 <tigetstr@plt+0x1dc0>
  40442c:	ldr	x0, [x19, #536]
  404430:	bl	401a40 <putp@plt>
  404434:	b	404398 <tigetstr@plt+0x2508>
  404438:	mov	x0, x19
  40443c:	bl	4032f0 <tigetstr@plt+0x1460>
  404440:	b	40429c <tigetstr@plt+0x240c>
  404444:	mov	x0, x19
  404448:	bl	4032f0 <tigetstr@plt+0x1460>
  40444c:	b	4043e4 <tigetstr@plt+0x2554>
  404450:	add	x2, sp, #0xa0
  404454:	mov	x3, #0x50                  	// #80
  404458:	add	x1, sp, #0x60
  40445c:	bl	401e00 <regerror@plt>
  404460:	add	x1, sp, #0xa0
  404464:	mov	x0, x19
  404468:	bl	403a40 <tigetstr@plt+0x1bb0>
  40446c:	nop
  404470:	stp	x29, x30, [sp, #-48]!
  404474:	mov	x29, sp
  404478:	stp	x19, x20, [sp, #16]
  40447c:	mov	x20, x0
  404480:	bl	401df0 <__errno_location@plt>
  404484:	mov	x19, x0
  404488:	add	x1, sp, #0x2f
  40448c:	mov	x2, #0x1                   	// #1
  404490:	mov	w0, #0x2                   	// #2
  404494:	str	wzr, [x19]
  404498:	bl	401d40 <read@plt>
  40449c:	cmp	x0, #0x0
  4044a0:	b.le	4044b4 <tigetstr@plt+0x2624>
  4044a4:	ldrb	w0, [sp, #47]
  4044a8:	ldp	x19, x20, [sp, #16]
  4044ac:	ldp	x29, x30, [sp], #48
  4044b0:	ret
  4044b4:	ldr	w0, [x19]
  4044b8:	cmp	w0, #0x4
  4044bc:	b.ne	4044d0 <tigetstr@plt+0x2640>  // b.any
  4044c0:	ldrb	w0, [x20]
  4044c4:	ldp	x19, x20, [sp, #16]
  4044c8:	ldp	x29, x30, [sp], #48
  4044cc:	ret
  4044d0:	mov	w0, #0x0                   	// #0
  4044d4:	bl	403c50 <tigetstr@plt+0x1dc0>
  4044d8:	stp	x29, x30, [sp, #-160]!
  4044dc:	mov	x29, sp
  4044e0:	stp	x25, x26, [sp, #64]
  4044e4:	mov	x26, x0
  4044e8:	sxtb	w0, w3
  4044ec:	stp	w2, w0, [sp, #128]
  4044f0:	sxtw	x0, w2
  4044f4:	add	x25, x26, #0x14
  4044f8:	stp	x19, x20, [sp, #16]
  4044fc:	mov	x19, x1
  404500:	mov	w20, #0x0                   	// #0
  404504:	stp	x21, x22, [sp, #32]
  404508:	mov	w22, #0x0                   	// #0
  40450c:	mov	x21, #0x0                   	// #0
  404510:	stp	x23, x24, [sp, #48]
  404514:	mov	x23, x1
  404518:	adrp	x24, 418000 <tigetstr@plt+0x16170>
  40451c:	stp	x27, x28, [sp, #80]
  404520:	str	x0, [sp, #104]
  404524:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  404528:	add	x0, x0, #0x2f8
  40452c:	str	x0, [sp, #136]
  404530:	b	4045cc <tigetstr@plt+0x273c>
  404534:	ldrb	w0, [x26, #19]
  404538:	and	w28, w27, #0xff
  40453c:	cmp	w0, w27, uxtb
  404540:	b.eq	404624 <tigetstr@plt+0x2794>  // b.none
  404544:	ldrb	w0, [x26, #20]
  404548:	cmp	w0, w28
  40454c:	b.eq	404708 <tigetstr@plt+0x2878>  // b.none
  404550:	cbnz	w22, 40460c <tigetstr@plt+0x277c>
  404554:	mov	x0, x19
  404558:	add	x19, x19, #0x1
  40455c:	strb	w27, [x0]
  404560:	cmp	w27, #0x1f
  404564:	ccmp	w27, #0xa, #0x4, le
  404568:	b.eq	4046f8 <tigetstr@plt+0x2868>  // b.none
  40456c:	cmp	w27, #0x1b
  404570:	b.eq	40469c <tigetstr@plt+0x280c>  // b.none
  404574:	mov	w0, #0x40                  	// #64
  404578:	ldr	x1, [x24, #672]
  40457c:	add	w27, w27, w0
  404580:	mov	w0, #0x5e                  	// #94
  404584:	bl	401a80 <fputc@plt>
  404588:	ldr	w0, [x26, #148]
  40458c:	add	w0, w0, #0x1
  404590:	str	w0, [x26, #148]
  404594:	cmp	w27, #0xa
  404598:	ccmp	w27, #0x1b, #0x4, ne  // ne = any
  40459c:	b.eq	404698 <tigetstr@plt+0x2808>  // b.none
  4045a0:	mov	w22, #0x0                   	// #0
  4045a4:	ldr	x1, [x24, #672]
  4045a8:	mov	w0, w27
  4045ac:	bl	401a80 <fputc@plt>
  4045b0:	ldr	w0, [x26, #148]
  4045b4:	add	w0, w0, #0x1
  4045b8:	str	w0, [x26, #148]
  4045bc:	ldr	x0, [sp, #104]
  4045c0:	sub	x21, x19, x23
  4045c4:	cmp	x21, x0
  4045c8:	b.ge	404698 <tigetstr@plt+0x2808>  // b.tcont
  4045cc:	ldr	w1, [x26, #148]
  4045d0:	mov	x0, x25
  4045d4:	cmp	w20, w1
  4045d8:	csel	w20, w20, w1, ge  // ge = tcont
  4045dc:	bl	404470 <tigetstr@plt+0x25e0>
  4045e0:	mov	w27, w0
  4045e4:	cmp	w0, #0x5c
  4045e8:	b.ne	404534 <tigetstr@plt+0x26a4>  // b.any
  4045ec:	ldrb	w0, [x26, #20]
  4045f0:	add	w22, w22, #0x1
  4045f4:	cmp	w0, #0x5c
  4045f8:	b.eq	4046e8 <tigetstr@plt+0x2858>  // b.none
  4045fc:	ldrb	w0, [x26, #19]
  404600:	mov	w28, w27
  404604:	cmp	w0, w28
  404608:	b.eq	4046e8 <tigetstr@plt+0x2858>  // b.none
  40460c:	mov	x0, x19
  404610:	add	x19, x19, #0x1
  404614:	cmp	w27, #0x5c
  404618:	b.ne	40455c <tigetstr@plt+0x26cc>  // b.any
  40461c:	strb	w27, [x0]
  404620:	b	4045a4 <tigetstr@plt+0x2714>
  404624:	cbnz	w22, 4046d8 <tigetstr@plt+0x2848>
  404628:	cmp	x23, x19
  40462c:	b.cs	404918 <tigetstr@plt+0x2a88>  // b.hs, b.nlast
  404630:	bl	401cc0 <__ctype_get_mb_cur_max@plt>
  404634:	cmp	x0, #0x1
  404638:	sub	x0, x19, #0x1
  40463c:	str	x0, [sp, #120]
  404640:	b.hi	40476c <tigetstr@plt+0x28dc>  // b.pmore
  404644:	ldr	w1, [x26, #148]
  404648:	mov	x0, x26
  40464c:	ldr	x19, [sp, #120]
  404650:	sub	w1, w1, #0x1
  404654:	str	w1, [x26, #148]
  404658:	bl	4040e8 <tigetstr@plt+0x2258>
  40465c:	ldrsb	w0, [x19]
  404660:	mov	w1, #0x7f                  	// #127
  404664:	cmp	w0, #0x1f
  404668:	ccmp	w0, #0xa, #0x4, le
  40466c:	ccmp	w0, w1, #0x4, eq  // eq = none
  404670:	b.ne	4045bc <tigetstr@plt+0x272c>  // b.any
  404674:	ldr	w1, [x26, #148]
  404678:	mov	x0, x26
  40467c:	sub	x21, x19, x23
  404680:	sub	w1, w1, #0x1
  404684:	str	w1, [x26, #148]
  404688:	bl	4040e8 <tigetstr@plt+0x2258>
  40468c:	ldr	x0, [sp, #104]
  404690:	cmp	x21, x0
  404694:	b.lt	4045cc <tigetstr@plt+0x273c>  // b.tstop
  404698:	sub	x0, x19, #0x1
  40469c:	sturb	wzr, [x19, #-1]
  4046a0:	ldr	x1, [x26, #536]
  4046a4:	cbz	x1, 4048b0 <tigetstr@plt+0x2a20>
  4046a8:	ldr	w1, [sp, #128]
  4046ac:	sub	x23, x0, x23
  4046b0:	sub	w2, w1, #0x1
  4046b4:	cmp	x23, w2, sxtw
  4046b8:	b.ge	40492c <tigetstr@plt+0x2a9c>  // b.tcont
  4046bc:	ldp	x19, x20, [sp, #16]
  4046c0:	ldp	x21, x22, [sp, #32]
  4046c4:	ldp	x23, x24, [sp, #48]
  4046c8:	ldp	x25, x26, [sp, #64]
  4046cc:	ldp	x27, x28, [sp, #80]
  4046d0:	ldp	x29, x30, [sp], #160
  4046d4:	ret
  4046d8:	ldrb	w1, [x26, #20]
  4046dc:	cmp	w1, w0
  4046e0:	b.ne	404604 <tigetstr@plt+0x2774>  // b.any
  4046e4:	nop
  4046e8:	mov	x0, x26
  4046ec:	bl	4040e8 <tigetstr@plt+0x2258>
  4046f0:	sub	x0, x19, #0x1
  4046f4:	b	404614 <tigetstr@plt+0x2784>
  4046f8:	cmp	w27, #0x7f
  4046fc:	b.ne	404594 <tigetstr@plt+0x2704>  // b.any
  404700:	mov	w0, #0xffffffc0            	// #-64
  404704:	b	404578 <tigetstr@plt+0x26e8>
  404708:	cbnz	w22, 4046e8 <tigetstr@plt+0x2858>
  40470c:	ldrb	w0, [x26, #1717]
  404710:	tbnz	w0, #3, 4047fc <tigetstr@plt+0x296c>
  404714:	adrp	x21, 418000 <tigetstr@plt+0x16170>
  404718:	mov	w0, #0xd                   	// #13
  40471c:	add	x19, x21, #0x2a8
  404720:	ldr	x1, [x21, #680]
  404724:	bl	401a60 <putc@plt>
  404728:	ldr	x1, [x21, #680]
  40472c:	ldr	w0, [sp, #132]
  404730:	bl	401a60 <putc@plt>
  404734:	ldr	x0, [x26, #536]
  404738:	cbz	x0, 4048d4 <tigetstr@plt+0x2a44>
  40473c:	ldr	w0, [x26, #148]
  404740:	cbz	w0, 404750 <tigetstr@plt+0x28c0>
  404744:	mov	x0, x26
  404748:	mov	w1, #0x1                   	// #1
  40474c:	bl	403780 <tigetstr@plt+0x18f0>
  404750:	mov	w0, #0x1                   	// #1
  404754:	str	w0, [x26, #148]
  404758:	ldr	x0, [x19]
  40475c:	mov	x21, #0x0                   	// #0
  404760:	mov	x19, x23
  404764:	bl	401d20 <fflush@plt>
  404768:	b	4045cc <tigetstr@plt+0x273c>
  40476c:	mov	x1, x23
  404770:	mov	x27, #0x0                   	// #0
  404774:	str	xzr, [sp, #152]
  404778:	b	404798 <tigetstr@plt+0x2908>
  40477c:	ldr	x4, [sp, #112]
  404780:	mov	x28, #0x1                   	// #1
  404784:	add	x27, x27, x28
  404788:	str	x4, [sp, #152]
  40478c:	add	x1, x23, x27
  404790:	cmp	x19, x1
  404794:	b.ls	4047d8 <tigetstr@plt+0x2948>  // b.plast
  404798:	ldr	x4, [sp, #152]
  40479c:	add	x3, sp, #0x98
  4047a0:	mov	x2, x21
  4047a4:	add	x0, sp, #0x94
  4047a8:	str	x4, [sp, #112]
  4047ac:	bl	401990 <mbrtowc@plt>
  4047b0:	mov	x28, x0
  4047b4:	cmn	x0, #0x3
  4047b8:	b.hi	40477c <tigetstr@plt+0x28ec>  // b.pmore
  4047bc:	sub	x0, x0, #0x1
  4047c0:	cmn	x0, #0x3
  4047c4:	csinc	x28, x28, xzr, cc  // cc = lo, ul, last
  4047c8:	add	x27, x27, x28
  4047cc:	add	x1, x23, x27
  4047d0:	cmp	x19, x1
  4047d4:	b.hi	404798 <tigetstr@plt+0x2908>  // b.pmore
  4047d8:	cmp	x28, #0x1
  4047dc:	b.ne	404874 <tigetstr@plt+0x29e4>  // b.any
  4047e0:	mov	x0, x26
  4047e4:	bl	4040e8 <tigetstr@plt+0x2258>
  4047e8:	ldr	w0, [x26, #148]
  4047ec:	ldr	x19, [sp, #120]
  4047f0:	sub	w0, w0, #0x1
  4047f4:	str	w0, [x26, #148]
  4047f8:	b	40465c <tigetstr@plt+0x27cc>
  4047fc:	sxtb	w27, w27
  404800:	cmp	w27, #0x1f
  404804:	ccmp	w27, #0xa, #0x4, le
  404808:	b.eq	4048b8 <tigetstr@plt+0x2a28>  // b.none
  40480c:	cmp	w27, #0x1b
  404810:	mov	w19, #0x40                  	// #64
  404814:	b.eq	4048c0 <tigetstr@plt+0x2a30>  // b.none
  404818:	ldr	x1, [x24, #672]
  40481c:	add	w27, w28, w19
  404820:	mov	w0, #0x5e                  	// #94
  404824:	add	x21, x24, #0x2a0
  404828:	bl	401a80 <fputc@plt>
  40482c:	ldr	w1, [x26, #148]
  404830:	sxtb	w0, w27
  404834:	add	w1, w1, #0x1
  404838:	str	w1, [x26, #148]
  40483c:	ldr	x1, [x21]
  404840:	adrp	x21, 418000 <tigetstr@plt+0x16170>
  404844:	add	x19, x21, #0x2a8
  404848:	bl	401a80 <fputc@plt>
  40484c:	ldr	w0, [x26, #148]
  404850:	ldr	x1, [x21, #680]
  404854:	add	w0, w0, #0x1
  404858:	str	w0, [x26, #148]
  40485c:	mov	w0, #0xa                   	// #10
  404860:	bl	401a60 <putc@plt>
  404864:	ldr	x1, [x21, #680]
  404868:	ldr	w0, [sp, #132]
  40486c:	bl	401a60 <putc@plt>
  404870:	b	404758 <tigetstr@plt+0x28c8>
  404874:	ldr	w0, [sp, #148]
  404878:	bl	401b10 <wcwidth@plt>
  40487c:	cmp	w0, #0x0
  404880:	csinc	w0, w0, wzr, gt
  404884:	sub	w21, w0, #0x1
  404888:	sub	w21, w21, #0x1
  40488c:	mov	x0, x26
  404890:	bl	4040e8 <tigetstr@plt+0x2258>
  404894:	cmn	w21, #0x1
  404898:	b.ne	404888 <tigetstr@plt+0x29f8>  // b.any
  40489c:	ldr	w0, [x26, #148]
  4048a0:	sub	x19, x19, x28
  4048a4:	sub	w2, w0, w28
  4048a8:	str	w2, [x26, #148]
  4048ac:	b	40465c <tigetstr@plt+0x27cc>
  4048b0:	str	w20, [x26, #148]
  4048b4:	b	4046a8 <tigetstr@plt+0x2818>
  4048b8:	cmp	w27, #0x7f
  4048bc:	b.eq	4048cc <tigetstr@plt+0x2a3c>  // b.none
  4048c0:	mov	w0, w27
  4048c4:	add	x21, x24, #0x2a0
  4048c8:	b	40483c <tigetstr@plt+0x29ac>
  4048cc:	mov	w19, #0xc0                  	// #192
  4048d0:	b	404818 <tigetstr@plt+0x2988>
  4048d4:	ldrb	w0, [x26, #1716]
  4048d8:	tbz	w0, #6, 404750 <tigetstr@plt+0x28c0>
  4048dc:	ldr	w0, [x26, #148]
  4048e0:	subs	w1, w0, #0x1
  4048e4:	str	w1, [x26, #148]
  4048e8:	b.le	404750 <tigetstr@plt+0x28c0>
  4048ec:	add	x21, x24, #0x2a0
  4048f0:	ldr	x3, [x21]
  4048f4:	mov	x1, #0x1                   	// #1
  4048f8:	ldr	x0, [sp, #136]
  4048fc:	mov	x2, #0x3                   	// #3
  404900:	bl	401ce0 <fwrite@plt>
  404904:	ldr	w0, [x26, #148]
  404908:	subs	w1, w0, #0x1
  40490c:	str	w1, [x26, #148]
  404910:	b.gt	4048f0 <tigetstr@plt+0x2a60>
  404914:	b	404750 <tigetstr@plt+0x28c0>
  404918:	ldr	x0, [x26, #536]
  40491c:	cbz	x0, 40494c <tigetstr@plt+0x2abc>
  404920:	add	x0, x26, #0xc0
  404924:	mov	w1, #0x1                   	// #1
  404928:	bl	401cd0 <siglongjmp@plt>
  40492c:	mov	w2, #0x5                   	// #5
  404930:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404934:	mov	x0, #0x0                   	// #0
  404938:	add	x1, x1, #0x360
  40493c:	bl	401d70 <dcgettext@plt>
  404940:	mov	x1, x0
  404944:	mov	x0, x26
  404948:	bl	403a40 <tigetstr@plt+0x1bb0>
  40494c:	str	w20, [x26, #148]
  404950:	b	404920 <tigetstr@plt+0x2a90>
  404954:	nop
  404958:	stp	x29, x30, [sp, #-368]!
  40495c:	mov	x29, sp
  404960:	stp	x23, x24, [sp, #48]
  404964:	adrp	x23, 418000 <tigetstr@plt+0x16170>
  404968:	stp	x19, x20, [sp, #16]
  40496c:	mov	x19, x0
  404970:	mov	w20, #0x1                   	// #1
  404974:	stp	x25, x26, [sp, #64]
  404978:	mov	x25, x1
  40497c:	bl	403830 <tigetstr@plt+0x19a0>
  404980:	ldr	x1, [x23, #680]
  404984:	mov	w0, #0x21                  	// #33
  404988:	add	x24, x19, #0x2cc
  40498c:	bl	401a60 <putc@plt>
  404990:	ldr	x0, [x23, #680]
  404994:	bl	401d20 <fflush@plt>
  404998:	str	w20, [x19, #148]
  40499c:	ldrb	w0, [x19, #1718]
  4049a0:	tbz	w0, #2, 404a0c <tigetstr@plt+0x2b7c>
  4049a4:	ldr	x1, [x23, #680]
  4049a8:	mov	x0, x24
  4049ac:	bl	4019e0 <fputs@plt>
  4049b0:	ldr	x0, [x23, #680]
  4049b4:	bl	401d20 <fflush@plt>
  4049b8:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  4049bc:	mov	w0, #0xa                   	// #10
  4049c0:	ldr	x1, [x1, #672]
  4049c4:	bl	401a80 <fputc@plt>
  4049c8:	str	wzr, [x19, #148]
  4049cc:	ldr	x3, [x19, #176]
  4049d0:	mov	w0, #0x1                   	// #1
  4049d4:	str	w0, [x19, #184]
  4049d8:	mov	x5, x24
  4049dc:	mov	x1, x25
  4049e0:	mov	x0, x19
  4049e4:	mov	x2, x3
  4049e8:	mov	w6, #0x0                   	// #0
  4049ec:	adrp	x4, 406000 <tigetstr@plt+0x4170>
  4049f0:	add	x4, x4, #0x3b0
  4049f4:	bl	403cf8 <tigetstr@plt+0x1e68>
  4049f8:	ldp	x19, x20, [sp, #16]
  4049fc:	ldp	x23, x24, [sp, #48]
  404a00:	ldp	x25, x26, [sp, #64]
  404a04:	ldp	x29, x30, [sp], #368
  404a08:	ret
  404a0c:	mov	w3, #0x21                  	// #33
  404a10:	mov	w2, #0xc6                  	// #198
  404a14:	add	x1, sp, #0xa8
  404a18:	mov	x0, x19
  404a1c:	stp	x21, x22, [sp, #32]
  404a20:	stp	x27, x28, [sp, #80]
  404a24:	bl	4044d8 <tigetstr@plt+0x2648>
  404a28:	ldrsw	x1, [x19, #136]
  404a2c:	ldr	x0, [x19, #160]
  404a30:	ldr	x28, [x0, x1, lsl #3]
  404a34:	mov	x0, x28
  404a38:	bl	4019d0 <strlen@plt>
  404a3c:	mov	x1, x0
  404a40:	mov	x0, x24
  404a44:	mov	x21, x1
  404a48:	str	x1, [sp, #128]
  404a4c:	bl	4019d0 <strlen@plt>
  404a50:	str	x0, [sp, #120]
  404a54:	add	w0, w21, w0
  404a58:	add	w1, w0, #0xc9
  404a5c:	add	w0, w0, #0x1
  404a60:	stp	w1, w0, [sp, #136]
  404a64:	sxtw	x21, w1
  404a68:	mov	x0, x21
  404a6c:	bl	401b00 <malloc@plt>
  404a70:	cmp	x0, #0x0
  404a74:	mov	x26, x0
  404a78:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  404a7c:	b.ne	404c88 <tigetstr@plt+0x2df8>  // b.any
  404a80:	ldrsb	w5, [sp, #168]
  404a84:	cbz	w5, 404c9c <tigetstr@plt+0x2e0c>
  404a88:	mov	x27, x0
  404a8c:	add	x6, sp, #0xa8
  404a90:	ldr	x0, [sp, #128]
  404a94:	add	x21, x6, #0x1
  404a98:	ldr	w22, [sp, #136]
  404a9c:	mov	w20, #0x0                   	// #0
  404aa0:	add	x0, x0, #0x1
  404aa4:	str	x0, [sp, #152]
  404aa8:	ldr	x0, [sp, #120]
  404aac:	add	x0, x0, #0x1
  404ab0:	str	x0, [sp, #144]
  404ab4:	b	404ae0 <tigetstr@plt+0x2c50>
  404ab8:	add	x0, x26, #0x1
  404abc:	cmp	w5, #0x21
  404ac0:	b.eq	404bf0 <tigetstr@plt+0x2d60>  // b.none
  404ac4:	strb	w5, [x26]
  404ac8:	mov	x26, x0
  404acc:	mov	x0, x21
  404ad0:	ldrsb	w5, [x0], #1
  404ad4:	cbz	w5, 404b30 <tigetstr@plt+0x2ca0>
  404ad8:	mov	x6, x21
  404adc:	mov	x21, x0
  404ae0:	ldr	w1, [sp, #140]
  404ae4:	sub	x2, x26, x27
  404ae8:	sub	w0, w22, w2
  404aec:	cmp	w1, w0
  404af0:	b.ge	404bb0 <tigetstr@plt+0x2d20>  // b.tcont
  404af4:	cmp	w5, #0x25
  404af8:	b.eq	404b98 <tigetstr@plt+0x2d08>  // b.none
  404afc:	cmp	w5, #0x5c
  404b00:	b.ne	404ab8 <tigetstr@plt+0x2c28>  // b.any
  404b04:	ldrsb	w1, [x6, #1]
  404b08:	add	x0, x26, #0x1
  404b0c:	and	w2, w1, #0xfffffffb
  404b10:	cmp	w2, #0x21
  404b14:	b.ne	404ac4 <tigetstr@plt+0x2c34>  // b.any
  404b18:	add	x21, x6, #0x2
  404b1c:	strb	w1, [x26]
  404b20:	mov	x26, x0
  404b24:	mov	x0, x21
  404b28:	ldrsb	w5, [x0], #1
  404b2c:	cbnz	w5, 404ad8 <tigetstr@plt+0x2c48>
  404b30:	strb	wzr, [x26]
  404b34:	cbz	x27, 404c50 <tigetstr@plt+0x2dc0>
  404b38:	mov	x0, x27
  404b3c:	bl	4019d0 <strlen@plt>
  404b40:	cmp	x0, #0x3e7
  404b44:	b.ls	404c38 <tigetstr@plt+0x2da8>  // b.plast
  404b48:	mov	x0, x27
  404b4c:	bl	401ca0 <free@plt>
  404b50:	mov	w2, #0x5                   	// #5
  404b54:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404b58:	mov	x0, #0x0                   	// #0
  404b5c:	add	x1, x1, #0x398
  404b60:	bl	401d70 <dcgettext@plt>
  404b64:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  404b68:	ldr	x1, [x1, #672]
  404b6c:	bl	4019e0 <fputs@plt>
  404b70:	mov	x1, x25
  404b74:	mov	x0, x19
  404b78:	bl	403888 <tigetstr@plt+0x19f8>
  404b7c:	ldp	x19, x20, [sp, #16]
  404b80:	ldp	x21, x22, [sp, #32]
  404b84:	ldp	x23, x24, [sp, #48]
  404b88:	ldp	x25, x26, [sp, #64]
  404b8c:	ldp	x27, x28, [sp, #80]
  404b90:	ldp	x29, x30, [sp], #368
  404b94:	ret
  404b98:	ldrsb	w0, [x19, #1717]
  404b9c:	tbz	w0, #31, 404c18 <tigetstr@plt+0x2d88>
  404ba0:	mov	x3, x26
  404ba4:	strb	w5, [x3], #1
  404ba8:	mov	x26, x3
  404bac:	b	404acc <tigetstr@plt+0x2c3c>
  404bb0:	ldr	w0, [sp, #136]
  404bb4:	str	w5, [sp, #100]
  404bb8:	add	w22, w22, w0
  404bbc:	mov	x0, x27
  404bc0:	stp	x6, x2, [sp, #104]
  404bc4:	sxtw	x26, w22
  404bc8:	mov	x1, x26
  404bcc:	bl	401ba0 <realloc@plt>
  404bd0:	cmp	x0, #0x0
  404bd4:	ldr	w5, [sp, #100]
  404bd8:	mov	x27, x0
  404bdc:	ccmp	x26, #0x0, #0x4, eq  // eq = none
  404be0:	ldp	x6, x2, [sp, #104]
  404be4:	b.ne	404cac <tigetstr@plt+0x2e1c>  // b.any
  404be8:	add	x26, x0, w2, sxtw
  404bec:	b	404af4 <tigetstr@plt+0x2c64>
  404bf0:	ldr	w0, [x19, #184]
  404bf4:	cbz	w0, 404cc0 <tigetstr@plt+0x2e30>
  404bf8:	ldr	x3, [sp, #120]
  404bfc:	add	w20, w20, #0x1
  404c00:	ldr	x2, [sp, #144]
  404c04:	mov	x1, x24
  404c08:	mov	x0, x26
  404c0c:	add	x26, x26, x3
  404c10:	bl	4019a0 <memcpy@plt>
  404c14:	b	404acc <tigetstr@plt+0x2c3c>
  404c18:	ldr	x3, [sp, #128]
  404c1c:	add	w20, w20, #0x1
  404c20:	ldr	x2, [sp, #152]
  404c24:	mov	x1, x28
  404c28:	mov	x0, x26
  404c2c:	add	x26, x26, x3
  404c30:	bl	4019a0 <memcpy@plt>
  404c34:	b	404acc <tigetstr@plt+0x2c3c>
  404c38:	add	x2, x0, #0x1
  404c3c:	mov	x1, x27
  404c40:	mov	x0, x24
  404c44:	bl	4019a0 <memcpy@plt>
  404c48:	mov	x0, x27
  404c4c:	bl	401ca0 <free@plt>
  404c50:	cbnz	w20, 404c60 <tigetstr@plt+0x2dd0>
  404c54:	ldp	x21, x22, [sp, #32]
  404c58:	ldp	x27, x28, [sp, #80]
  404c5c:	b	4049b0 <tigetstr@plt+0x2b20>
  404c60:	mov	x0, x19
  404c64:	bl	403830 <tigetstr@plt+0x19a0>
  404c68:	mov	x1, x24
  404c6c:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  404c70:	add	x0, x0, #0x3a8
  404c74:	bl	401dd0 <printf@plt>
  404c78:	ldp	x21, x22, [sp, #32]
  404c7c:	ldp	x27, x28, [sp, #80]
  404c80:	str	w0, [x19, #148]
  404c84:	b	4049b0 <tigetstr@plt+0x2b20>
  404c88:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404c8c:	mov	x2, x21
  404c90:	mov	w0, w20
  404c94:	add	x1, x1, #0x300
  404c98:	bl	401e50 <err@plt>
  404c9c:	mov	x27, x0
  404ca0:	mov	w20, #0x0                   	// #0
  404ca4:	strb	wzr, [x0]
  404ca8:	b	404b38 <tigetstr@plt+0x2ca8>
  404cac:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404cb0:	mov	x2, x26
  404cb4:	add	x1, x1, #0x300
  404cb8:	mov	w0, #0x1                   	// #1
  404cbc:	bl	401e50 <err@plt>
  404cc0:	mov	w2, #0x5                   	// #5
  404cc4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404cc8:	mov	x0, #0x0                   	// #0
  404ccc:	add	x1, x1, #0x370
  404cd0:	bl	401d70 <dcgettext@plt>
  404cd4:	mov	x1, x0
  404cd8:	mov	x0, x19
  404cdc:	bl	403a40 <tigetstr@plt+0x1bb0>
  404ce0:	stp	x29, x30, [sp, #-32]!
  404ce4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  404ce8:	mov	x29, sp
  404cec:	stp	x19, x20, [sp, #16]
  404cf0:	ldr	x20, [x0, #680]
  404cf4:	bl	401df0 <__errno_location@plt>
  404cf8:	mov	x19, x0
  404cfc:	mov	x0, x20
  404d00:	str	wzr, [x19]
  404d04:	bl	401e80 <ferror@plt>
  404d08:	cbz	w0, 404da8 <tigetstr@plt+0x2f18>
  404d0c:	ldr	w0, [x19]
  404d10:	cmp	w0, #0x9
  404d14:	b.ne	404d58 <tigetstr@plt+0x2ec8>  // b.any
  404d18:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  404d1c:	ldr	x20, [x0, #672]
  404d20:	str	wzr, [x19]
  404d24:	mov	x0, x20
  404d28:	bl	401e80 <ferror@plt>
  404d2c:	cbnz	w0, 404d40 <tigetstr@plt+0x2eb0>
  404d30:	mov	x0, x20
  404d34:	bl	401d20 <fflush@plt>
  404d38:	cbz	w0, 404d88 <tigetstr@plt+0x2ef8>
  404d3c:	nop
  404d40:	ldr	w0, [x19]
  404d44:	cmp	w0, #0x9
  404d48:	b.ne	404d80 <tigetstr@plt+0x2ef0>  // b.any
  404d4c:	ldp	x19, x20, [sp, #16]
  404d50:	ldp	x29, x30, [sp], #32
  404d54:	ret
  404d58:	cmp	w0, #0x20
  404d5c:	b.eq	404d18 <tigetstr@plt+0x2e88>  // b.none
  404d60:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404d64:	mov	w2, #0x5                   	// #5
  404d68:	add	x1, x1, #0x3b8
  404d6c:	cbz	w0, 404dd4 <tigetstr@plt+0x2f44>
  404d70:	mov	x0, #0x0                   	// #0
  404d74:	bl	401d70 <dcgettext@plt>
  404d78:	bl	401c70 <warn@plt>
  404d7c:	nop
  404d80:	mov	w0, #0x1                   	// #1
  404d84:	bl	4019c0 <_exit@plt>
  404d88:	mov	x0, x20
  404d8c:	bl	401ac0 <fileno@plt>
  404d90:	tbnz	w0, #31, 404d40 <tigetstr@plt+0x2eb0>
  404d94:	bl	401a00 <dup@plt>
  404d98:	tbnz	w0, #31, 404d40 <tigetstr@plt+0x2eb0>
  404d9c:	bl	401bd0 <close@plt>
  404da0:	cbz	w0, 404d4c <tigetstr@plt+0x2ebc>
  404da4:	b	404d40 <tigetstr@plt+0x2eb0>
  404da8:	mov	x0, x20
  404dac:	bl	401d20 <fflush@plt>
  404db0:	cbnz	w0, 404d0c <tigetstr@plt+0x2e7c>
  404db4:	mov	x0, x20
  404db8:	bl	401ac0 <fileno@plt>
  404dbc:	tbnz	w0, #31, 404d0c <tigetstr@plt+0x2e7c>
  404dc0:	bl	401a00 <dup@plt>
  404dc4:	tbnz	w0, #31, 404d0c <tigetstr@plt+0x2e7c>
  404dc8:	bl	401bd0 <close@plt>
  404dcc:	cbz	w0, 404d18 <tigetstr@plt+0x2e88>
  404dd0:	b	404d0c <tigetstr@plt+0x2e7c>
  404dd4:	mov	x0, #0x0                   	// #0
  404dd8:	bl	401d70 <dcgettext@plt>
  404ddc:	bl	401d30 <warnx@plt>
  404de0:	b	404d80 <tigetstr@plt+0x2ef0>
  404de4:	nop
  404de8:	stp	x29, x30, [sp, #-176]!
  404dec:	mov	x29, sp
  404df0:	stp	x21, x22, [sp, #32]
  404df4:	mov	x21, x2
  404df8:	ldrb	w2, [x0, #1718]
  404dfc:	stp	x19, x20, [sp, #16]
  404e00:	mov	x19, x0
  404e04:	stp	x23, x24, [sp, #48]
  404e08:	mov	x23, x1
  404e0c:	stp	x25, x26, [sp, #64]
  404e10:	stp	x27, x28, [sp, #80]
  404e14:	tbz	w2, #1, 404fac <tigetstr@plt+0x311c>
  404e18:	and	w2, w2, #0xfffffffd
  404e1c:	strb	w2, [x0, #1718]
  404e20:	adrp	x25, 406000 <tigetstr@plt+0x4170>
  404e24:	bl	401c80 <__ctype_b_loc@plt>
  404e28:	add	x27, sp, #0x63
  404e2c:	mov	x22, x0
  404e30:	add	x24, x19, #0x14
  404e34:	add	x25, x25, #0x3e0
  404e38:	adrp	x26, 418000 <tigetstr@plt+0x16170>
  404e3c:	nop
  404e40:	mov	x0, x24
  404e44:	bl	404470 <tigetstr@plt+0x25e0>
  404e48:	ldr	x3, [x22]
  404e4c:	sbfiz	x2, x0, #1, #8
  404e50:	sxtb	w1, w0
  404e54:	mov	w20, #0x0                   	// #0
  404e58:	ldrh	w2, [x3, x2]
  404e5c:	tbz	w2, #11, 404e88 <tigetstr@plt+0x2ff8>
  404e60:	add	w20, w20, w20, lsl #2
  404e64:	mov	x0, x24
  404e68:	add	w20, w1, w20, lsl #1
  404e6c:	bl	404470 <tigetstr@plt+0x25e0>
  404e70:	ldr	x3, [x22]
  404e74:	sbfiz	x2, x0, #1, #8
  404e78:	sub	w20, w20, #0x30
  404e7c:	sxtb	w1, w0
  404e80:	ldrh	w2, [x3, x2]
  404e84:	tbnz	w2, #11, 404e60 <tigetstr@plt+0x2fd0>
  404e88:	ldrb	w3, [x19, #20]
  404e8c:	and	w2, w0, #0xff
  404e90:	cmp	w3, w0, uxtb
  404e94:	b.eq	404e40 <tigetstr@plt+0x2fb0>  // b.none
  404e98:	ldrb	w0, [x19, #1718]
  404e9c:	cmp	w1, #0x2e
  404ea0:	ldrb	w3, [x19, #19]
  404ea4:	and	w0, w0, #0xfffffffb
  404ea8:	strb	w0, [x19, #1718]
  404eac:	b.eq	404ee4 <tigetstr@plt+0x3054>  // b.none
  404eb0:	str	w1, [x19, #704]
  404eb4:	cmp	w2, w3
  404eb8:	str	w20, [x19, #708]
  404ebc:	b.eq	404f18 <tigetstr@plt+0x3088>  // b.none
  404ec0:	sub	w2, w1, #0x2
  404ec4:	cmp	w2, #0x78
  404ec8:	b.hi	404ffc <tigetstr@plt+0x316c>  // b.pmore
  404ecc:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  404ed0:	add	x0, x0, #0xef8
  404ed4:	ldrh	w0, [x0, w2, uxtw #1]
  404ed8:	adr	x2, 404ee4 <tigetstr@plt+0x3054>
  404edc:	add	x0, x2, w0, sxth #2
  404ee0:	br	x0
  404ee4:	ldr	w2, [x19, #704]
  404ee8:	orr	w0, w0, #0x4
  404eec:	strb	w0, [x19, #1718]
  404ef0:	ldr	w20, [x19, #708]
  404ef4:	cmp	w2, #0x3a
  404ef8:	b.eq	404fb4 <tigetstr@plt+0x3124>  // b.none
  404efc:	sxtb	w1, w2
  404f00:	str	w1, [x19, #704]
  404f04:	str	w20, [x19, #708]
  404f08:	and	w2, w2, #0xff
  404f0c:	cmp	w2, w3
  404f10:	b.ne	404ec0 <tigetstr@plt+0x3030>  // b.any
  404f14:	nop
  404f18:	mov	x0, x19
  404f1c:	bl	403830 <tigetstr@plt+0x19a0>
  404f20:	mov	x1, x23
  404f24:	mov	x0, x19
  404f28:	bl	403888 <tigetstr@plt+0x19f8>
  404f2c:	b	404e40 <tigetstr@plt+0x2fb0>
  404f30:	ldr	x0, [x19, #664]
  404f34:	cbz	x0, 40579c <tigetstr@plt+0x390c>
  404f38:	ldrb	w0, [x19, #1718]
  404f3c:	eor	w0, w0, #0x4
  404f40:	strb	w0, [x19, #1718]
  404f44:	cmp	w20, #0x0
  404f48:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  404f4c:	mov	x0, x19
  404f50:	mov	w22, #0x1                   	// #1
  404f54:	csel	w20, w20, w22, ne  // ne = any
  404f58:	bl	403830 <tigetstr@plt+0x19a0>
  404f5c:	ldr	x1, [x28, #680]
  404f60:	mov	w0, #0x2f                  	// #47
  404f64:	bl	401a60 <putc@plt>
  404f68:	str	w22, [x19, #148]
  404f6c:	ldr	x0, [x28, #680]
  404f70:	bl	401d20 <fflush@plt>
  404f74:	ldrb	w0, [x19, #1718]
  404f78:	tbz	w0, #2, 405444 <tigetstr@plt+0x35b4>
  404f7c:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  404f80:	mov	w0, #0xd                   	// #13
  404f84:	ldr	x1, [x1, #672]
  404f88:	bl	401a80 <fputc@plt>
  404f8c:	ldr	x1, [x19, #664]
  404f90:	mov	w3, w20
  404f94:	mov	x2, x21
  404f98:	mov	x0, x19
  404f9c:	bl	404198 <tigetstr@plt+0x2308>
  404fa0:	ldr	w20, [x19, #140]
  404fa4:	sub	w20, w20, #0x1
  404fa8:	b	4050f8 <tigetstr@plt+0x3268>
  404fac:	bl	403888 <tigetstr@plt+0x19f8>
  404fb0:	b	404e20 <tigetstr@plt+0x2f90>
  404fb4:	cmp	w3, #0x3a
  404fb8:	b.eq	404f18 <tigetstr@plt+0x3088>  // b.none
  404fbc:	ldrsb	w0, [x19, #712]
  404fc0:	cbz	w0, 405654 <tigetstr@plt+0x37c4>
  404fc4:	str	w0, [x19, #712]
  404fc8:	cmp	w0, #0x6e
  404fcc:	b.eq	4056c0 <tigetstr@plt+0x3830>  // b.none
  404fd0:	b.gt	405558 <tigetstr@plt+0x36c8>
  404fd4:	cmp	w0, #0x51
  404fd8:	b.eq	4055b0 <tigetstr@plt+0x3720>  // b.none
  404fdc:	cmp	w0, #0x66
  404fe0:	b.eq	405714 <tigetstr@plt+0x3884>  // b.none
  404fe4:	cmp	w0, #0x21
  404fe8:	b.ne	405008 <tigetstr@plt+0x3178>  // b.any
  404fec:	mov	x1, x23
  404ff0:	mov	x0, x19
  404ff4:	bl	404958 <tigetstr@plt+0x2ac8>
  404ff8:	b	404e40 <tigetstr@plt+0x2fb0>
  404ffc:	ldrsb	w0, [x19, #1718]
  405000:	tbnz	w0, #31, 4055c0 <tigetstr@plt+0x3730>
  405004:	nop
  405008:	ldr	x1, [x26, #672]
  40500c:	mov	w0, #0x7                   	// #7
  405010:	bl	401a80 <fputc@plt>
  405014:	b	404e40 <tigetstr@plt+0x2fb0>
  405018:	ldrsb	w0, [x19, #1717]
  40501c:	tbnz	w0, #31, 405774 <tigetstr@plt+0x38e4>
  405020:	cbz	w20, 405644 <tigetstr@plt+0x37b4>
  405024:	sxtw	x23, w20
  405028:	add	w22, w20, #0x1
  40502c:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  405030:	mov	w0, #0xd                   	// #13
  405034:	ldr	x1, [x28, #680]
  405038:	bl	401a60 <putc@plt>
  40503c:	ldr	w0, [x19, #148]
  405040:	cbz	w0, 405050 <tigetstr@plt+0x31c0>
  405044:	mov	x0, x19
  405048:	mov	w1, #0x0                   	// #0
  40504c:	bl	403780 <tigetstr@plt+0x18f0>
  405050:	ldr	x1, [x28, #680]
  405054:	mov	w0, #0xa                   	// #10
  405058:	bl	401a60 <putc@plt>
  40505c:	ldrb	w0, [x19, #1716]
  405060:	tbnz	w0, #2, 4056b4 <tigetstr@plt+0x3824>
  405064:	mov	x3, x23
  405068:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  40506c:	add	x2, x2, #0x3f8
  405070:	mov	w4, #0x5                   	// #5
  405074:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405078:	mov	x0, #0x0                   	// #0
  40507c:	add	x1, x1, #0x410
  405080:	bl	401d10 <dcngettext@plt>
  405084:	mov	w1, w20
  405088:	bl	401dd0 <printf@plt>
  40508c:	ldrb	w0, [x19, #1716]
  405090:	tbnz	w0, #2, 4056a8 <tigetstr@plt+0x3818>
  405094:	ldr	x1, [x28, #680]
  405098:	mov	w0, #0xa                   	// #10
  40509c:	bl	401a60 <putc@plt>
  4050a0:	ldr	w20, [x19, #140]
  4050a4:	ldrb	w4, [x19, #1717]
  4050a8:	mov	w2, #0x0                   	// #0
  4050ac:	ldr	w3, [x19, #152]
  4050b0:	mov	x1, #0x0                   	// #0
  4050b4:	str	xzr, [x19, #120]
  4050b8:	mov	x0, x21
  4050bc:	tst	x4, #0x40
  4050c0:	msub	w20, w22, w20, w3
  4050c4:	cset	w3, eq  // eq = none
  4050c8:	sub	w20, w20, w3
  4050cc:	bl	401c00 <fseek@plt>
  4050d0:	str	wzr, [x19, #152]
  4050d4:	cmp	w20, #0x0
  4050d8:	mov	x0, x19
  4050dc:	csel	w1, w20, wzr, ge  // ge = tcont
  4050e0:	mov	x2, x21
  4050e4:	bl	4031a8 <tigetstr@plt+0x1318>
  4050e8:	ldr	w20, [x19, #140]
  4050ec:	ldrb	w0, [x19, #1717]
  4050f0:	tbnz	w0, #6, 4050f8 <tigetstr@plt+0x3268>
  4050f4:	add	w20, w20, #0x1
  4050f8:	ldr	x1, [x28, #680]
  4050fc:	mov	w0, #0xd                   	// #13
  405100:	bl	401a60 <putc@plt>
  405104:	ldr	w0, [x19, #1716]
  405108:	mov	w1, #0xdfff                	// #57343
  40510c:	movk	w1, #0xfbff, lsl #16
  405110:	and	w0, w0, w1
  405114:	orr	w0, w0, #0x2000
  405118:	str	w0, [x19, #1716]
  40511c:	mov	w0, w20
  405120:	ldp	x19, x20, [sp, #16]
  405124:	ldp	x21, x22, [sp, #32]
  405128:	ldp	x23, x24, [sp, #48]
  40512c:	ldp	x25, x26, [sp, #64]
  405130:	ldp	x27, x28, [sp, #80]
  405134:	ldp	x29, x30, [sp], #176
  405138:	ret
  40513c:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  405140:	cbnz	w20, 40561c <tigetstr@plt+0x378c>
  405144:	ldr	w20, [x19, #144]
  405148:	b	4050f8 <tigetstr@plt+0x3268>
  40514c:	cmp	w20, #0x0
  405150:	csinc	w20, w20, wzr, ne  // ne = any
  405154:	cmp	w1, #0x66
  405158:	b.ne	405164 <tigetstr@plt+0x32d4>  // b.any
  40515c:	ldr	w0, [x19, #140]
  405160:	mul	w20, w20, w0
  405164:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  405168:	mov	w0, #0xd                   	// #13
  40516c:	ldr	x1, [x28, #680]
  405170:	bl	401a60 <putc@plt>
  405174:	ldr	w0, [x19, #148]
  405178:	cbz	w0, 405188 <tigetstr@plt+0x32f8>
  40517c:	mov	x0, x19
  405180:	mov	w1, #0x0                   	// #0
  405184:	bl	403780 <tigetstr@plt+0x18f0>
  405188:	ldr	x1, [x28, #680]
  40518c:	mov	w0, #0xa                   	// #10
  405190:	bl	401a60 <putc@plt>
  405194:	ldrb	w0, [x19, #1716]
  405198:	tbnz	w0, #2, 405690 <tigetstr@plt+0x3800>
  40519c:	sxtw	x3, w20
  4051a0:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  4051a4:	add	x2, x2, #0x420
  4051a8:	mov	w4, #0x5                   	// #5
  4051ac:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4051b0:	mov	x0, #0x0                   	// #0
  4051b4:	add	x1, x1, #0x438
  4051b8:	bl	401d10 <dcngettext@plt>
  4051bc:	mov	w1, w20
  4051c0:	bl	401dd0 <printf@plt>
  4051c4:	ldrb	w0, [x19, #1716]
  4051c8:	tbnz	w0, #2, 40569c <tigetstr@plt+0x380c>
  4051cc:	ldr	x1, [x28, #680]
  4051d0:	mov	w0, #0xa                   	// #10
  4051d4:	bl	401a60 <putc@plt>
  4051d8:	cmp	w20, #0x0
  4051dc:	b.gt	4051ec <tigetstr@plt+0x335c>
  4051e0:	b	40521c <tigetstr@plt+0x338c>
  4051e4:	cmn	w0, #0x1
  4051e8:	b.eq	4055b8 <tigetstr@plt+0x3728>  // b.none
  4051ec:	ldr	x1, [x19, #120]
  4051f0:	mov	x0, x21
  4051f4:	add	x1, x1, #0x1
  4051f8:	str	x1, [x19, #120]
  4051fc:	bl	401bb0 <getc@plt>
  405200:	cmp	w0, #0xa
  405204:	b.ne	4051e4 <tigetstr@plt+0x3354>  // b.any
  405208:	ldr	w0, [x19, #152]
  40520c:	subs	w20, w20, #0x1
  405210:	add	w0, w0, #0x1
  405214:	str	w0, [x19, #152]
  405218:	b.ne	4051ec <tigetstr@plt+0x335c>  // b.any
  40521c:	ldr	w20, [x19, #140]
  405220:	b	4050f8 <tigetstr@plt+0x3268>
  405224:	ldrsb	w0, [x19, #1717]
  405228:	tbnz	w0, #31, 405008 <tigetstr@plt+0x3178>
  40522c:	mov	x0, x19
  405230:	bl	4032f0 <tigetstr@plt+0x1460>
  405234:	ldr	x1, [x19, #688]
  405238:	str	x1, [x19, #120]
  40523c:	mov	x0, x21
  405240:	mov	w2, #0x0                   	// #0
  405244:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  405248:	bl	401c00 <fseek@plt>
  40524c:	ldr	w20, [x19, #140]
  405250:	ldr	x0, [x19, #696]
  405254:	str	w0, [x19, #152]
  405258:	b	4050f8 <tigetstr@plt+0x3268>
  40525c:	cbz	w20, 405638 <tigetstr@plt+0x37a8>
  405260:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  405264:	str	w20, [x19, #140]
  405268:	b	4050f8 <tigetstr@plt+0x3268>
  40526c:	ldrsb	w0, [x19, #1717]
  405270:	tbnz	w0, #31, 404ffc <tigetstr@plt+0x316c>
  405274:	ldr	w2, [x19, #140]
  405278:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40527c:	ldr	w28, [x19, #152]
  405280:	add	x0, x0, #0x9d0
  405284:	add	w1, w2, #0x1
  405288:	sub	w2, w28, w2
  40528c:	add	w1, w1, w1, lsr #31
  405290:	cmp	w2, #0x0
  405294:	sub	w28, w28, w1, asr #1
  405298:	csinc	w28, w28, wzr, gt
  40529c:	bl	401e10 <getenv@plt>
  4052a0:	mov	x20, x0
  4052a4:	cbz	x0, 4052b0 <tigetstr@plt+0x3420>
  4052a8:	ldrsb	w0, [x0]
  4052ac:	cbnz	w0, 405498 <tigetstr@plt+0x3608>
  4052b0:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4052b4:	add	x0, x0, #0x9d8
  4052b8:	bl	401e10 <getenv@plt>
  4052bc:	mov	x20, x0
  4052c0:	cbz	x0, 4052cc <tigetstr@plt+0x343c>
  4052c4:	ldrsb	w0, [x0]
  4052c8:	cbnz	w0, 405498 <tigetstr@plt+0x3608>
  4052cc:	adrp	x20, 406000 <tigetstr@plt+0x4170>
  4052d0:	add	x20, x20, #0x3c8
  4052d4:	mov	w2, w28
  4052d8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4052dc:	add	x1, x1, #0x9e0
  4052e0:	add	x0, sp, #0x60
  4052e4:	bl	401a50 <sprintf@plt>
  4052e8:	mov	x0, x19
  4052ec:	bl	403830 <tigetstr@plt+0x19a0>
  4052f0:	ldrsw	x4, [x19, #136]
  4052f4:	add	x2, sp, #0x60
  4052f8:	ldr	x3, [x19, #160]
  4052fc:	mov	x1, x20
  405300:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405304:	add	x0, x0, #0x9e8
  405308:	ldr	x3, [x3, x4, lsl #3]
  40530c:	bl	401dd0 <printf@plt>
  405310:	strb	wzr, [sp, #98]
  405314:	ldrsw	x1, [x19, #136]
  405318:	mov	x5, x27
  40531c:	ldr	x0, [x19, #160]
  405320:	add	x4, sp, #0x60
  405324:	mov	x3, x20
  405328:	mov	x2, x20
  40532c:	mov	x7, #0x0                   	// #0
  405330:	ldr	x6, [x0, x1, lsl #3]
  405334:	mov	x1, x23
  405338:	mov	x0, x19
  40533c:	bl	403cf8 <tigetstr@plt+0x1e68>
  405340:	b	404e40 <tigetstr@plt+0x2fb0>
  405344:	mov	x0, x19
  405348:	bl	403830 <tigetstr@plt+0x19a0>
  40534c:	ldr	w1, [x19, #152]
  405350:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  405354:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405358:	add	x0, x0, #0x460
  40535c:	bl	401dd0 <printf@plt>
  405360:	mov	w1, w0
  405364:	ldr	x0, [x28, #680]
  405368:	str	w1, [x19, #148]
  40536c:	bl	401d20 <fflush@plt>
  405370:	b	404e40 <tigetstr@plt+0x2fb0>
  405374:	ldrsb	w0, [x19, #1717]
  405378:	tbnz	w0, #31, 405008 <tigetstr@plt+0x3178>
  40537c:	mov	x0, x19
  405380:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  405384:	bl	403830 <tigetstr@plt+0x19a0>
  405388:	mov	w2, #0x5                   	// #5
  40538c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405390:	mov	x0, #0x0                   	// #0
  405394:	add	x1, x1, #0x450
  405398:	bl	401d70 <dcgettext@plt>
  40539c:	ldr	x1, [x28, #680]
  4053a0:	bl	4019e0 <fputs@plt>
  4053a4:	ldr	x1, [x19, #672]
  4053a8:	str	x1, [x19, #120]
  4053ac:	mov	x0, x21
  4053b0:	mov	w2, #0x0                   	// #0
  4053b4:	bl	401c00 <fseek@plt>
  4053b8:	ldr	w20, [x19, #140]
  4053bc:	ldr	x0, [x19, #680]
  4053c0:	str	w0, [x19, #152]
  4053c4:	b	4050f8 <tigetstr@plt+0x3268>
  4053c8:	cbnz	w20, 405624 <tigetstr@plt+0x3794>
  4053cc:	ldr	w20, [x19, #140]
  4053d0:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  4053d4:	b	4050f8 <tigetstr@plt+0x3268>
  4053d8:	ldrb	w0, [x19, #1717]
  4053dc:	tbnz	w0, #6, 405684 <tigetstr@plt+0x37f4>
  4053e0:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  4053e4:	mov	w2, #0x5                   	// #5
  4053e8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4053ec:	mov	x0, #0x0                   	// #0
  4053f0:	add	x1, x1, #0x488
  4053f4:	bl	401d70 <dcgettext@plt>
  4053f8:	ldr	x1, [x28, #680]
  4053fc:	adrp	x20, 406000 <tigetstr@plt+0x4170>
  405400:	add	x20, x20, #0x510
  405404:	bl	4019e0 <fputs@plt>
  405408:	mov	x0, x20
  40540c:	bl	401c30 <puts@plt>
  405410:	mov	w2, #0x5                   	// #5
  405414:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405418:	mov	x0, #0x0                   	// #0
  40541c:	add	x1, x1, #0x560
  405420:	bl	401d70 <dcgettext@plt>
  405424:	ldr	x1, [x28, #680]
  405428:	bl	4019e0 <fputs@plt>
  40542c:	mov	x0, x20
  405430:	bl	401c30 <puts@plt>
  405434:	mov	x1, x23
  405438:	mov	x0, x19
  40543c:	bl	403888 <tigetstr@plt+0x19f8>
  405440:	b	404e40 <tigetstr@plt+0x2fb0>
  405444:	mov	w3, #0x2f                  	// #47
  405448:	mov	w2, #0x4e                  	// #78
  40544c:	add	x1, sp, #0x60
  405450:	mov	x0, x19
  405454:	bl	4044d8 <tigetstr@plt+0x2648>
  405458:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  40545c:	mov	w0, #0xd                   	// #13
  405460:	ldr	x1, [x1, #672]
  405464:	bl	401a80 <fputc@plt>
  405468:	ldr	x0, [x19, #664]
  40546c:	bl	401ca0 <free@plt>
  405470:	add	x0, sp, #0x60
  405474:	bl	401bc0 <strdup@plt>
  405478:	cbz	x0, 40578c <tigetstr@plt+0x38fc>
  40547c:	str	x0, [x19, #664]
  405480:	mov	w3, w20
  405484:	mov	x2, x21
  405488:	add	x1, sp, #0x60
  40548c:	mov	x0, x19
  405490:	bl	404198 <tigetstr@plt+0x2308>
  405494:	b	404fa0 <tigetstr@plt+0x3110>
  405498:	mov	x0, x20
  40549c:	mov	w1, #0x2f                  	// #47
  4054a0:	bl	401be0 <strrchr@plt>
  4054a4:	cbz	x0, 4057b8 <tigetstr@plt+0x3928>
  4054a8:	add	x0, x0, #0x1
  4054ac:	ldrb	w1, [x0]
  4054b0:	cmp	w1, #0x76
  4054b4:	b.ne	4054d0 <tigetstr@plt+0x3640>  // b.any
  4054b8:	ldrb	w2, [x0, #1]
  4054bc:	cmp	w2, #0x69
  4054c0:	b.ne	4054d0 <tigetstr@plt+0x3640>  // b.any
  4054c4:	ldrb	w2, [x0, #2]
  4054c8:	cbz	w2, 4052d4 <tigetstr@plt+0x3444>
  4054cc:	nop
  4054d0:	cmp	w1, #0x65
  4054d4:	b.ne	4054f0 <tigetstr@plt+0x3660>  // b.any
  4054d8:	ldrb	w1, [x0, #1]
  4054dc:	cmp	w1, #0x78
  4054e0:	b.ne	4054f0 <tigetstr@plt+0x3660>  // b.any
  4054e4:	ldrb	w0, [x0, #2]
  4054e8:	cbz	w0, 4052d4 <tigetstr@plt+0x3444>
  4054ec:	nop
  4054f0:	mov	w2, w28
  4054f4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4054f8:	add	x1, x1, #0x9f8
  4054fc:	add	x0, sp, #0x60
  405500:	bl	401a50 <sprintf@plt>
  405504:	mov	x0, x19
  405508:	bl	403830 <tigetstr@plt+0x19a0>
  40550c:	ldrsw	x4, [x19, #136]
  405510:	add	x2, sp, #0x60
  405514:	ldr	x3, [x19, #160]
  405518:	mov	x1, x20
  40551c:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405520:	add	x0, x0, #0x9e8
  405524:	ldr	x3, [x3, x4, lsl #3]
  405528:	bl	401dd0 <printf@plt>
  40552c:	ldrsw	x5, [x19, #136]
  405530:	add	x4, sp, #0x60
  405534:	ldr	x0, [x19, #160]
  405538:	mov	x3, x20
  40553c:	mov	x2, x20
  405540:	mov	x1, x23
  405544:	mov	x6, #0x0                   	// #0
  405548:	ldr	x5, [x0, x5, lsl #3]
  40554c:	mov	x0, x19
  405550:	bl	403cf8 <tigetstr@plt+0x1e68>
  405554:	b	404e40 <tigetstr@plt+0x2fb0>
  405558:	cmp	w0, #0x70
  40555c:	b.ne	4055a8 <tigetstr@plt+0x3718>  // b.any
  405560:	ldrsb	w0, [x19, #1717]
  405564:	tbnz	w0, #31, 405008 <tigetstr@plt+0x3178>
  405568:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  40556c:	mov	w0, #0xd                   	// #13
  405570:	ldr	x1, [x28, #680]
  405574:	bl	401a60 <putc@plt>
  405578:	ldr	w0, [x19, #148]
  40557c:	cbz	w0, 40558c <tigetstr@plt+0x36fc>
  405580:	mov	x0, x19
  405584:	mov	w1, #0x0                   	// #0
  405588:	bl	403780 <tigetstr@plt+0x18f0>
  40558c:	cmp	w20, #0x0
  405590:	neg	w1, w20
  405594:	csinv	w1, w1, wzr, ne  // ne = any
  405598:	mov	x0, x19
  40559c:	mov	w20, #0x0                   	// #0
  4055a0:	bl	403fb8 <tigetstr@plt+0x2128>
  4055a4:	b	4050f8 <tigetstr@plt+0x3268>
  4055a8:	cmp	w0, #0x71
  4055ac:	b.ne	405008 <tigetstr@plt+0x3178>  // b.any
  4055b0:	mov	w0, #0x0                   	// #0
  4055b4:	bl	403c50 <tigetstr@plt+0x1dc0>
  4055b8:	mov	w20, #0x0                   	// #0
  4055bc:	b	405104 <tigetstr@plt+0x3274>
  4055c0:	mov	x0, x19
  4055c4:	bl	403830 <tigetstr@plt+0x19a0>
  4055c8:	ldr	x0, [x19, #544]
  4055cc:	cbz	x0, 405664 <tigetstr@plt+0x37d4>
  4055d0:	ldr	x1, [x19, #552]
  4055d4:	cbz	x1, 405664 <tigetstr@plt+0x37d4>
  4055d8:	bl	401a40 <putp@plt>
  4055dc:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4055e0:	add	x1, x1, #0xa00
  4055e4:	mov	w2, #0x5                   	// #5
  4055e8:	mov	x0, #0x0                   	// #0
  4055ec:	bl	401d70 <dcgettext@plt>
  4055f0:	bl	401dd0 <printf@plt>
  4055f4:	ldrb	w1, [x19, #1718]
  4055f8:	ubfx	x1, x1, #5, #1
  4055fc:	add	w1, w0, w1, lsl #1
  405600:	str	w1, [x19, #148]
  405604:	ldr	x0, [x19, #552]
  405608:	bl	401a40 <putp@plt>
  40560c:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  405610:	ldr	x0, [x28, #680]
  405614:	bl	401d20 <fflush@plt>
  405618:	b	404e40 <tigetstr@plt+0x2fb0>
  40561c:	str	w20, [x19, #144]
  405620:	b	4050f8 <tigetstr@plt+0x3268>
  405624:	cmp	w1, #0x7a
  405628:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  40562c:	b.ne	4050f8 <tigetstr@plt+0x3268>  // b.any
  405630:	str	w20, [x19, #140]
  405634:	b	4050f8 <tigetstr@plt+0x3268>
  405638:	mov	w20, #0x1                   	// #1
  40563c:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  405640:	b	4050f8 <tigetstr@plt+0x3268>
  405644:	mov	x23, #0x1                   	// #1
  405648:	mov	w22, #0x2                   	// #2
  40564c:	mov	w20, w23
  405650:	b	40502c <tigetstr@plt+0x319c>
  405654:	mov	x0, x24
  405658:	bl	404470 <tigetstr@plt+0x25e0>
  40565c:	sxtb	w0, w0
  405660:	b	404fc4 <tigetstr@plt+0x3134>
  405664:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405668:	add	x1, x1, #0xa00
  40566c:	mov	w2, #0x5                   	// #5
  405670:	mov	x0, #0x0                   	// #0
  405674:	bl	401d70 <dcgettext@plt>
  405678:	bl	401dd0 <printf@plt>
  40567c:	str	w0, [x19, #148]
  405680:	b	40560c <tigetstr@plt+0x377c>
  405684:	mov	x0, x19
  405688:	bl	4032f0 <tigetstr@plt+0x1460>
  40568c:	b	4053e0 <tigetstr@plt+0x3550>
  405690:	ldr	x0, [x19, #536]
  405694:	bl	401a40 <putp@plt>
  405698:	b	40519c <tigetstr@plt+0x330c>
  40569c:	ldr	x0, [x19, #536]
  4056a0:	bl	401a40 <putp@plt>
  4056a4:	b	4051cc <tigetstr@plt+0x333c>
  4056a8:	ldr	x0, [x19, #536]
  4056ac:	bl	401a40 <putp@plt>
  4056b0:	b	405094 <tigetstr@plt+0x3204>
  4056b4:	ldr	x0, [x19, #536]
  4056b8:	bl	401a40 <putp@plt>
  4056bc:	b	405064 <tigetstr@plt+0x31d4>
  4056c0:	cbnz	w20, 4056dc <tigetstr@plt+0x384c>
  4056c4:	ldr	w0, [x19, #168]
  4056c8:	mov	w20, #0x1                   	// #1
  4056cc:	ldr	w1, [x19, #136]
  4056d0:	sub	w0, w0, #0x1
  4056d4:	cmp	w1, w0
  4056d8:	b.ge	4055b0 <tigetstr@plt+0x3720>  // b.tcont
  4056dc:	adrp	x28, 418000 <tigetstr@plt+0x16170>
  4056e0:	mov	w0, #0xd                   	// #13
  4056e4:	ldr	x1, [x28, #680]
  4056e8:	bl	401a60 <putc@plt>
  4056ec:	ldr	w0, [x19, #148]
  4056f0:	cbz	w0, 405700 <tigetstr@plt+0x3870>
  4056f4:	mov	x0, x19
  4056f8:	mov	w1, #0x0                   	// #0
  4056fc:	bl	403780 <tigetstr@plt+0x18f0>
  405700:	mov	w1, w20
  405704:	mov	x0, x19
  405708:	mov	w20, #0x0                   	// #0
  40570c:	bl	403fb8 <tigetstr@plt+0x2128>
  405710:	b	4050f8 <tigetstr@plt+0x3268>
  405714:	mov	x0, x19
  405718:	bl	403830 <tigetstr@plt+0x19a0>
  40571c:	ldrsb	w0, [x19, #1717]
  405720:	tbnz	w0, #31, 405754 <tigetstr@plt+0x38c4>
  405724:	mov	w2, #0x5                   	// #5
  405728:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40572c:	mov	x0, #0x0                   	// #0
  405730:	add	x1, x1, #0x3d0
  405734:	bl	401d70 <dcgettext@plt>
  405738:	ldrsw	x3, [x19, #136]
  40573c:	ldr	x1, [x19, #160]
  405740:	ldr	w2, [x19, #152]
  405744:	ldr	x1, [x1, x3, lsl #3]
  405748:	bl	401dd0 <printf@plt>
  40574c:	str	w0, [x19, #148]
  405750:	b	40560c <tigetstr@plt+0x377c>
  405754:	mov	x1, x25
  405758:	mov	w2, #0x5                   	// #5
  40575c:	mov	x0, #0x0                   	// #0
  405760:	bl	401d70 <dcgettext@plt>
  405764:	ldr	w1, [x19, #152]
  405768:	bl	401dd0 <printf@plt>
  40576c:	str	w0, [x19, #148]
  405770:	b	40560c <tigetstr@plt+0x377c>
  405774:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  405778:	mov	w20, #0xffffffff            	// #-1
  40577c:	mov	w0, #0x7                   	// #7
  405780:	ldr	x1, [x1, #672]
  405784:	bl	401a80 <fputc@plt>
  405788:	b	40511c <tigetstr@plt+0x328c>
  40578c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405790:	mov	w0, w22
  405794:	add	x1, x1, #0x1d8
  405798:	bl	401e50 <err@plt>
  40579c:	mov	w2, #0x5                   	// #5
  4057a0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4057a4:	add	x1, x1, #0x468
  4057a8:	bl	401d70 <dcgettext@plt>
  4057ac:	mov	x1, x0
  4057b0:	mov	x0, x19
  4057b4:	bl	403a40 <tigetstr@plt+0x1bb0>
  4057b8:	mov	x0, x20
  4057bc:	b	4054ac <tigetstr@plt+0x361c>
  4057c0:	stp	x29, x30, [sp, #-160]!
  4057c4:	mov	x29, sp
  4057c8:	stp	x23, x24, [sp, #48]
  4057cc:	mov	w24, w2
  4057d0:	stp	x19, x20, [sp, #16]
  4057d4:	stp	x21, x22, [sp, #32]
  4057d8:	stp	x25, x26, [sp, #64]
  4057dc:	stp	x27, x28, [sp, #80]
  4057e0:	stp	x0, x1, [sp, #104]
  4057e4:	add	x0, sp, #0x91
  4057e8:	str	x0, [sp, #120]
  4057ec:	nop
  4057f0:	cmp	w24, #0x0
  4057f4:	b.le	405a1c <tigetstr@plt+0x3b8c>
  4057f8:	mov	w26, #0x10                  	// #16
  4057fc:	movk	w26, #0x1000, lsl #16
  405800:	ldr	x0, [sp, #104]
  405804:	ldrb	w0, [x0, #1717]
  405808:	tbnz	w0, #4, 405a1c <tigetstr@plt+0x3b8c>
  40580c:	ldr	x19, [sp, #104]
  405810:	str	xzr, [sp, #136]
  405814:	mov	x0, x19
  405818:	ldr	x25, [x19, #120]
  40581c:	bl	404118 <tigetstr@plt+0x2288>
  405820:	ldr	x1, [x19, #120]
  405824:	ldr	x0, [sp, #112]
  405828:	add	x1, x1, #0x1
  40582c:	str	x1, [x19, #120]
  405830:	ldr	x22, [x19, #504]
  405834:	bl	401bb0 <getc@plt>
  405838:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  40583c:	mov	w21, w0
  405840:	ldr	w0, [x1, #720]
  405844:	cmp	w0, #0x0
  405848:	ccmp	w21, #0xa, #0x0, ne  // ne = any
  40584c:	b.eq	405fa4 <tigetstr@plt+0x4114>  // b.none
  405850:	ldr	x0, [sp, #104]
  405854:	ldr	x1, [x0, #512]
  405858:	ldr	x0, [x0, #504]
  40585c:	sub	x1, x1, #0x1
  405860:	add	x0, x0, x1
  405864:	cmp	x22, x0
  405868:	b.cs	405fe8 <tigetstr@plt+0x4158>  // b.hs, b.nlast
  40586c:	mov	w19, #0x0                   	// #0
  405870:	mov	x27, #0x0                   	// #0
  405874:	mov	w23, #0x0                   	// #0
  405878:	ldr	x0, [sp, #104]
  40587c:	ldrb	w0, [x0, #1717]
  405880:	tst	w23, w0, lsr #1
  405884:	b.ne	405c7c <tigetstr@plt+0x3dec>  // b.any
  405888:	cmn	w21, #0x1
  40588c:	b.eq	405f84 <tigetstr@plt+0x40f4>  // b.none
  405890:	cmp	w21, #0xa
  405894:	b.eq	405f68 <tigetstr@plt+0x40d8>  // b.none
  405898:	mov	x20, x22
  40589c:	sxtb	w28, w21
  4058a0:	cmp	w21, #0x9
  4058a4:	strb	w28, [x20], #1
  4058a8:	b.eq	405be0 <tigetstr@plt+0x3d50>  // b.none
  4058ac:	cmp	w19, #0x0
  4058b0:	ccmp	w21, #0x8, #0x0, gt
  4058b4:	b.ne	405bac <tigetstr@plt+0x3d1c>  // b.any
  4058b8:	sub	w19, w19, #0x1
  4058bc:	ldr	x1, [sp, #104]
  4058c0:	ldr	w0, [x1, #656]
  4058c4:	cmp	w0, w19
  4058c8:	b.gt	4058d4 <tigetstr@plt+0x3a44>
  4058cc:	ldrb	w0, [x1, #1717]
  4058d0:	tbnz	w0, #1, 405938 <tigetstr@plt+0x3aa8>
  4058d4:	cbnz	w23, 405b98 <tigetstr@plt+0x3d08>
  4058d8:	ldr	x0, [sp, #104]
  4058dc:	ldr	x1, [x0, #512]
  4058e0:	ldr	x0, [x0, #504]
  4058e4:	sub	x1, x1, #0x5
  4058e8:	add	x0, x0, x1
  4058ec:	cmp	x20, x0
  4058f0:	ldr	x0, [sp, #104]
  4058f4:	b.cs	405ffc <tigetstr@plt+0x416c>  // b.hs, b.nlast
  4058f8:	ldr	x0, [x0, #120]
  4058fc:	mov	x22, x20
  405900:	ldr	x1, [sp, #104]
  405904:	add	x0, x0, #0x1
  405908:	str	x0, [x1, #120]
  40590c:	ldr	x0, [sp, #112]
  405910:	bl	401bb0 <getc@plt>
  405914:	mov	w21, w0
  405918:	ldr	x0, [sp, #104]
  40591c:	ldr	x1, [x0, #512]
  405920:	ldr	x0, [x0, #504]
  405924:	sub	x1, x1, #0x1
  405928:	add	x0, x0, x1
  40592c:	cmp	x22, x0
  405930:	b.cc	405878 <tigetstr@plt+0x39e8>  // b.lo, b.ul, b.last
  405934:	mov	x20, x22
  405938:	ldr	x0, [sp, #104]
  40593c:	ldr	w1, [x0, #656]
  405940:	cmp	w1, #0x0
  405944:	ccmp	w19, w1, #0x1, gt
  405948:	b.ge	405ec0 <tigetstr@plt+0x4030>  // b.tcont
  40594c:	cmp	w1, w19
  405950:	b.eq	405e5c <tigetstr@plt+0x3fcc>  // b.none
  405954:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405958:	str	wzr, [x0, #720]
  40595c:	ldr	x0, [sp, #104]
  405960:	ldr	x2, [x0, #504]
  405964:	strb	wzr, [x20]
  405968:	sub	w20, w20, w2
  40596c:	cmn	w19, #0x1
  405970:	b.eq	405e90 <tigetstr@plt+0x4000>  // b.none
  405974:	ldr	x0, [sp, #104]
  405978:	ldrb	w0, [x0, #1718]
  40597c:	tbnz	w0, #3, 405edc <tigetstr@plt+0x404c>
  405980:	ldr	x2, [sp, #104]
  405984:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  405988:	str	w20, [x1, #664]
  40598c:	ldrb	w0, [x2, #1716]
  405990:	tbnz	w0, #0, 405e40 <tigetstr@plt+0x3fb0>
  405994:	ldr	x1, [x2, #544]
  405998:	cbz	x1, 4059a8 <tigetstr@plt+0x3b18>
  40599c:	ldrsb	w1, [x1]
  4059a0:	cmp	w1, #0x20
  4059a4:	b.eq	405b38 <tigetstr@plt+0x3ca8>  // b.none
  4059a8:	tbz	w0, #2, 4059b8 <tigetstr@plt+0x3b28>
  4059ac:	ldr	x0, [sp, #104]
  4059b0:	ldr	x0, [x0, #536]
  4059b4:	bl	401a40 <putp@plt>
  4059b8:	ldr	x0, [sp, #104]
  4059bc:	mov	w2, w20
  4059c0:	mov	x20, x0
  4059c4:	ldr	x1, [x0, #504]
  4059c8:	bl	403450 <tigetstr@plt+0x15c0>
  4059cc:	ldr	w0, [x20, #148]
  4059d0:	cmp	w0, w19
  4059d4:	b.le	405e50 <tigetstr@plt+0x3fc0>
  4059d8:	cbz	w0, 4059e8 <tigetstr@plt+0x3b58>
  4059dc:	ldr	x0, [sp, #104]
  4059e0:	mov	w1, w19
  4059e4:	bl	403780 <tigetstr@plt+0x18f0>
  4059e8:	ldr	x1, [sp, #104]
  4059ec:	ldr	w0, [x1, #656]
  4059f0:	cmp	w0, w19
  4059f4:	b.gt	405a00 <tigetstr@plt+0x3b70>
  4059f8:	ldrb	w0, [x1, #1717]
  4059fc:	tbnz	w0, #1, 405a14 <tigetstr@plt+0x3b84>
  405a00:	ldr	x0, [sp, #104]
  405a04:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405a08:	mov	w2, #0x1                   	// #1
  405a0c:	add	x1, x1, #0xa20
  405a10:	bl	403450 <tigetstr@plt+0x15c0>
  405a14:	subs	w24, w24, #0x1
  405a18:	b.ne	405800 <tigetstr@plt+0x3970>  // b.any
  405a1c:	ldr	x0, [sp, #104]
  405a20:	ldrb	w0, [x0, #1719]
  405a24:	tbz	w0, #1, 405a40 <tigetstr@plt+0x3bb0>
  405a28:	ldr	x19, [sp, #104]
  405a2c:	ldr	x0, [x19, #568]
  405a30:	bl	401a40 <putp@plt>
  405a34:	ldrb	w0, [x19, #1719]
  405a38:	and	w0, w0, #0xfffffffd
  405a3c:	strb	w0, [x19, #1719]
  405a40:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405a44:	ldr	x0, [x0, #680]
  405a48:	bl	401d20 <fflush@plt>
  405a4c:	ldp	x2, x0, [sp, #104]
  405a50:	ldr	x1, [x2, #120]
  405a54:	add	x1, x1, #0x1
  405a58:	str	x1, [x2, #120]
  405a5c:	bl	401bb0 <getc@plt>
  405a60:	mov	w19, w0
  405a64:	cmn	w0, #0x1
  405a68:	b.eq	405e90 <tigetstr@plt+0x4000>  // b.none
  405a6c:	ldr	x0, [sp, #104]
  405a70:	ldrh	w1, [x0, #1716]
  405a74:	mov	w0, #0x1004                	// #4100
  405a78:	bics	wzr, w0, w1
  405a7c:	b.ne	405a8c <tigetstr@plt+0x3bfc>  // b.any
  405a80:	ldr	x0, [sp, #104]
  405a84:	ldr	x0, [x0, #648]
  405a88:	bl	401a40 <putp@plt>
  405a8c:	ldp	x3, x1, [sp, #104]
  405a90:	mov	w0, w19
  405a94:	ldr	x2, [x3, #120]
  405a98:	mov	x19, x3
  405a9c:	sub	x2, x2, #0x1
  405aa0:	str	x2, [x3, #120]
  405aa4:	bl	401cb0 <ungetc@plt>
  405aa8:	str	x19, [sp, #104]
  405aac:	add	x0, x19, #0xc0
  405ab0:	mov	w1, #0x1                   	// #1
  405ab4:	bl	401a30 <__sigsetjmp@plt>
  405ab8:	ldp	x3, x2, [sp, #104]
  405abc:	mov	w1, #0xefff                	// #61439
  405ac0:	movk	w1, #0xffef, lsl #16
  405ac4:	ldr	w0, [x3, #1716]
  405ac8:	and	w0, w0, w1
  405acc:	str	w0, [x3, #1716]
  405ad0:	mov	x1, #0x0                   	// #0
  405ad4:	mov	x0, x3
  405ad8:	bl	404de8 <tigetstr@plt+0x2f58>
  405adc:	mov	w24, w0
  405ae0:	cbz	w0, 405ea4 <tigetstr@plt+0x4014>
  405ae4:	ldr	x19, [sp, #104]
  405ae8:	ldrb	w0, [x19, #1717]
  405aec:	tbz	w0, #3, 405afc <tigetstr@plt+0x3c6c>
  405af0:	ldr	w1, [x19, #148]
  405af4:	cmp	w1, #0x0
  405af8:	b.gt	405b60 <tigetstr@plt+0x3cd0>
  405afc:	tbz	w0, #6, 405b20 <tigetstr@plt+0x3c90>
  405b00:	ldr	x1, [sp, #104]
  405b04:	ldr	w0, [x1, #140]
  405b08:	cmp	w0, w24
  405b0c:	b.gt	405b20 <tigetstr@plt+0x3c90>
  405b10:	ldrb	w0, [x1, #1716]
  405b14:	tbz	w0, #2, 405b74 <tigetstr@plt+0x3ce4>
  405b18:	ldr	x0, [x1, #592]
  405b1c:	bl	401a40 <putp@plt>
  405b20:	ldr	x2, [sp, #104]
  405b24:	ldrsw	x0, [x2, #152]
  405b28:	ldr	x1, [x2, #120]
  405b2c:	str	x1, [x2, #688]
  405b30:	str	x0, [x2, #696]
  405b34:	b	4057f0 <tigetstr@plt+0x3960>
  405b38:	ldr	w1, [x2, #148]
  405b3c:	cmp	w1, #0x0
  405b40:	b.le	4059a8 <tigetstr@plt+0x3b18>
  405b44:	nop
  405b48:	ldr	x21, [sp, #104]
  405b4c:	mov	w1, #0x0                   	// #0
  405b50:	mov	x0, x21
  405b54:	bl	403780 <tigetstr@plt+0x18f0>
  405b58:	ldrb	w0, [x21, #1716]
  405b5c:	b	4059a8 <tigetstr@plt+0x3b18>
  405b60:	mov	x0, x19
  405b64:	mov	w1, #0x0                   	// #0
  405b68:	bl	403780 <tigetstr@plt+0x18f0>
  405b6c:	ldrb	w0, [x19, #1717]
  405b70:	b	405afc <tigetstr@plt+0x3c6c>
  405b74:	ldr	x0, [sp, #104]
  405b78:	bl	4032f0 <tigetstr@plt+0x1460>
  405b7c:	b	405b20 <tigetstr@plt+0x3c90>
  405b80:	ldr	x0, [sp, #104]
  405b84:	ldrb	w0, [x0, #1717]
  405b88:	tbnz	w0, #1, 405934 <tigetstr@plt+0x3aa4>
  405b8c:	mov	x20, x22
  405b90:	mov	x27, #0x1                   	// #1
  405b94:	nop
  405b98:	ldr	x0, [sp, #104]
  405b9c:	mov	x22, x20
  405ba0:	mov	w23, #0x1                   	// #1
  405ba4:	ldr	x0, [x0, #120]
  405ba8:	b	405900 <tigetstr@plt+0x3a70>
  405bac:	cmp	w21, #0xd
  405bb0:	b.eq	405e04 <tigetstr@plt+0x3f74>  // b.none
  405bb4:	cmp	w21, #0xc
  405bb8:	b.eq	405d80 <tigetstr@plt+0x3ef0>  // b.none
  405bbc:	ldr	x0, [sp, #104]
  405bc0:	ldrb	w0, [x0, #1717]
  405bc4:	tbnz	w0, #1, 405dac <tigetstr@plt+0x3f1c>
  405bc8:	bl	401c80 <__ctype_b_loc@plt>
  405bcc:	ldr	x0, [x0]
  405bd0:	ldrh	w0, [x0, w21, sxtw #1]
  405bd4:	ubfx	x0, x0, #14, #1
  405bd8:	add	w19, w19, w0
  405bdc:	b	4058bc <tigetstr@plt+0x3a2c>
  405be0:	ldr	x21, [sp, #104]
  405be4:	ldrb	w0, [x21, #1717]
  405be8:	tbz	w0, #2, 405c08 <tigetstr@plt+0x3d78>
  405bec:	ldr	w1, [x21, #148]
  405bf0:	cmp	w1, w19
  405bf4:	b.le	405bfc <tigetstr@plt+0x3d6c>
  405bf8:	tbz	w0, #3, 405c58 <tigetstr@plt+0x3dc8>
  405bfc:	orr	w19, w19, #0x7
  405c00:	add	w19, w19, #0x1
  405c04:	b	4058bc <tigetstr@plt+0x3a2c>
  405c08:	mov	w2, #0x20                  	// #32
  405c0c:	b	405c20 <tigetstr@plt+0x3d90>
  405c10:	add	w19, w19, #0x1
  405c14:	strb	w2, [x22], #1
  405c18:	tst	x19, #0x7
  405c1c:	b.eq	405c3c <tigetstr@plt+0x3dac>  // b.none
  405c20:	ldr	x0, [sp, #104]
  405c24:	ldr	x1, [x0, #512]
  405c28:	ldr	x0, [x0, #504]
  405c2c:	sub	x1, x1, #0x1
  405c30:	add	x0, x0, x1
  405c34:	cmp	x22, x0
  405c38:	b.cc	405c10 <tigetstr@plt+0x3d80>  // b.lo, b.ul, b.last
  405c3c:	ldr	x1, [sp, #104]
  405c40:	mov	x20, x22
  405c44:	ldr	w0, [x1, #148]
  405c48:	cmp	w0, w19
  405c4c:	b.gt	4058bc <tigetstr@plt+0x3a2c>
  405c50:	str	wzr, [x1, #148]
  405c54:	b	4058bc <tigetstr@plt+0x3a2c>
  405c58:	ldr	x0, [x21, #536]
  405c5c:	cbz	x0, 405c08 <tigetstr@plt+0x3d78>
  405c60:	ldrb	w1, [x21, #1716]
  405c64:	tbnz	w1, #3, 405c08 <tigetstr@plt+0x3d78>
  405c68:	orr	w19, w19, #0x7
  405c6c:	bl	401a40 <putp@plt>
  405c70:	add	w19, w19, #0x1
  405c74:	str	wzr, [x21, #148]
  405c78:	b	4058bc <tigetstr@plt+0x3a2c>
  405c7c:	bl	401cc0 <__ctype_get_mb_cur_max@plt>
  405c80:	cmp	x0, #0x1
  405c84:	b.ls	405888 <tigetstr@plt+0x39f8>  // b.plast
  405c88:	add	x0, sp, #0x90
  405c8c:	mov	x20, x22
  405c90:	sub	x23, x25, x20
  405c94:	add	x22, x27, #0x1
  405c98:	add	x3, sp, #0x88
  405c9c:	mov	x2, x22
  405ca0:	add	x1, sp, #0x90
  405ca4:	add	x25, x20, x23
  405ca8:	strb	w21, [x0, x27]
  405cac:	add	x0, sp, #0x84
  405cb0:	ldr	x28, [sp, #136]
  405cb4:	bl	401990 <mbrtowc@plt>
  405cb8:	cmn	x0, #0x2
  405cbc:	b.eq	405f54 <tigetstr@plt+0x40c4>  // b.none
  405cc0:	cmn	x0, #0x1
  405cc4:	b.eq	405ef0 <tigetstr@plt+0x4060>  // b.none
  405cc8:	ldr	w0, [sp, #132]
  405ccc:	bl	401b10 <wcwidth@plt>
  405cd0:	add	w4, w19, w0
  405cd4:	ldr	x2, [sp, #104]
  405cd8:	ldr	w1, [x2, #656]
  405cdc:	cmp	w4, w1
  405ce0:	b.gt	406004 <tigetstr@plt+0x4174>
  405ce4:	ldp	x3, x5, [x2, #504]
  405ce8:	cmp	x22, #0x0
  405cec:	mov	x2, #0x1                   	// #1
  405cf0:	sub	x5, x5, #0x1
  405cf4:	add	x3, x3, x5
  405cf8:	ccmp	x20, x3, #0x2, ne  // ne = any
  405cfc:	b.cs	405d48 <tigetstr@plt+0x3eb8>  // b.hs, b.nlast
  405d00:	add	x1, sp, #0x90
  405d04:	add	x1, x2, x1
  405d08:	ldursb	w1, [x1, #-1]
  405d0c:	strb	w1, [x20], #1
  405d10:	ldr	x1, [sp, #104]
  405d14:	ldr	x3, [x1, #512]
  405d18:	ldr	x1, [x1, #504]
  405d1c:	sub	x3, x3, #0x1
  405d20:	add	x1, x1, x3
  405d24:	cmp	x20, x1
  405d28:	cset	w3, cc  // cc = lo, ul, last
  405d2c:	cmp	x22, x2
  405d30:	cset	w1, hi  // hi = pmore
  405d34:	add	x2, x2, #0x1
  405d38:	tst	w3, w1
  405d3c:	b.ne	405d00 <tigetstr@plt+0x3e70>  // b.any
  405d40:	ldr	x1, [sp, #104]
  405d44:	ldr	w1, [x1, #656]
  405d48:	cmp	w0, #0x0
  405d4c:	mov	w23, #0x0                   	// #0
  405d50:	csel	w19, w4, w19, gt
  405d54:	cmp	w1, w19
  405d58:	b.le	405940 <tigetstr@plt+0x3ab0>
  405d5c:	mov	x27, x22
  405d60:	mov	x22, x20
  405d64:	ldp	x2, x0, [sp, #104]
  405d68:	ldr	x1, [x2, #120]
  405d6c:	add	x1, x1, #0x1
  405d70:	str	x1, [x2, #120]
  405d74:	bl	401bb0 <getc@plt>
  405d78:	mov	w21, w0
  405d7c:	b	405918 <tigetstr@plt+0x3a88>
  405d80:	ldr	x1, [sp, #104]
  405d84:	ldrb	w0, [x1, #1718]
  405d88:	tbz	w0, #6, 405bbc <tigetstr@plt+0x3d2c>
  405d8c:	mov	x20, x22
  405d90:	mov	w0, #0x4c5e                	// #19550
  405d94:	add	w19, w19, #0x2
  405d98:	strh	w0, [x20], #2
  405d9c:	ldrb	w0, [x1, #1717]
  405da0:	orr	w0, w0, #0x10
  405da4:	strb	w0, [x1, #1717]
  405da8:	b	4058bc <tigetstr@plt+0x3a2c>
  405dac:	bl	401cc0 <__ctype_get_mb_cur_max@plt>
  405db0:	cmp	x0, #0x1
  405db4:	b.ls	405bc8 <tigetstr@plt+0x3d38>  // b.plast
  405db8:	stp	xzr, xzr, [sp, #144]
  405dbc:	add	x3, sp, #0x88
  405dc0:	add	x1, sp, #0x90
  405dc4:	add	x0, sp, #0x84
  405dc8:	mov	x2, #0x1                   	// #1
  405dcc:	strb	w28, [sp, #144]
  405dd0:	ldr	x28, [sp, #136]
  405dd4:	bl	401990 <mbrtowc@plt>
  405dd8:	cmn	x0, #0x2
  405ddc:	b.eq	406034 <tigetstr@plt+0x41a4>  // b.none
  405de0:	cmn	x0, #0x1
  405de4:	b.eq	406024 <tigetstr@plt+0x4194>  // b.none
  405de8:	ldr	w0, [sp, #132]
  405dec:	mov	x27, #0x1                   	// #1
  405df0:	bl	401b10 <wcwidth@plt>
  405df4:	cmp	w0, #0x0
  405df8:	add	w0, w19, w0
  405dfc:	csel	w19, w0, w19, gt
  405e00:	b	4058bc <tigetstr@plt+0x3a2c>
  405e04:	ldp	x2, x0, [sp, #104]
  405e08:	ldr	x1, [x2, #120]
  405e0c:	add	x1, x1, #0x1
  405e10:	str	x1, [x2, #120]
  405e14:	bl	401bb0 <getc@plt>
  405e18:	cmp	w0, #0xa
  405e1c:	b.eq	405f68 <tigetstr@plt+0x40d8>  // b.none
  405e20:	ldp	x3, x1, [sp, #104]
  405e24:	mov	w0, w21
  405e28:	mov	w19, #0x0                   	// #0
  405e2c:	ldr	x2, [x3, #120]
  405e30:	sub	x2, x2, #0x1
  405e34:	str	x2, [x3, #120]
  405e38:	bl	401cb0 <ungetc@plt>
  405e3c:	b	4058bc <tigetstr@plt+0x3a2c>
  405e40:	ldr	x1, [sp, #104]
  405e44:	ldr	w1, [x1, #148]
  405e48:	cbnz	w1, 405b48 <tigetstr@plt+0x3cb8>
  405e4c:	b	4059a8 <tigetstr@plt+0x3b18>
  405e50:	ldr	x0, [sp, #104]
  405e54:	str	wzr, [x0, #148]
  405e58:	b	4059e8 <tigetstr@plt+0x3b58>
  405e5c:	ldr	x0, [sp, #104]
  405e60:	ldrb	w0, [x0, #1717]
  405e64:	tbz	w0, #1, 405954 <tigetstr@plt+0x3ac4>
  405e68:	ldr	x1, [sp, #104]
  405e6c:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405e70:	mov	w2, #0x1                   	// #1
  405e74:	str	w2, [x0, #720]
  405e78:	ldr	w1, [x1, #1716]
  405e7c:	bics	wzr, w26, w1
  405e80:	b.ne	40595c <tigetstr@plt+0x3acc>  // b.any
  405e84:	mov	w0, #0xa                   	// #10
  405e88:	strb	w0, [x20], #1
  405e8c:	b	40595c <tigetstr@plt+0x3acc>
  405e90:	ldr	x1, [sp, #104]
  405e94:	ldrb	w0, [x1, #1716]
  405e98:	tbz	w0, #2, 405ea4 <tigetstr@plt+0x4014>
  405e9c:	ldr	x0, [x1, #648]
  405ea0:	bl	401a40 <putp@plt>
  405ea4:	ldp	x19, x20, [sp, #16]
  405ea8:	ldp	x21, x22, [sp, #32]
  405eac:	ldp	x23, x24, [sp, #48]
  405eb0:	ldp	x25, x26, [sp, #64]
  405eb4:	ldp	x27, x28, [sp, #80]
  405eb8:	ldp	x29, x30, [sp], #160
  405ebc:	ret
  405ec0:	ldr	x2, [sp, #104]
  405ec4:	ldrb	w0, [x2, #1719]
  405ec8:	tbnz	w0, #4, 40594c <tigetstr@plt+0x3abc>
  405ecc:	mov	w0, #0xa                   	// #10
  405ed0:	strb	w0, [x20], #1
  405ed4:	ldr	w1, [x2, #656]
  405ed8:	b	40594c <tigetstr@plt+0x3abc>
  405edc:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405ee0:	ldr	w0, [x0, #664]
  405ee4:	orr	w0, w20, w0
  405ee8:	cbnz	w0, 405980 <tigetstr@plt+0x3af0>
  405eec:	b	405800 <tigetstr@plt+0x3970>
  405ef0:	ldr	x2, [sp, #104]
  405ef4:	add	w19, w19, #0x1
  405ef8:	ldrsb	w0, [sp, #144]
  405efc:	strb	w0, [x20], #1
  405f00:	add	x0, sp, #0x90
  405f04:	str	x28, [sp, #136]
  405f08:	ldr	w2, [x2, #656]
  405f0c:	add	x25, x20, x23
  405f10:	ldr	x1, [sp, #120]
  405f14:	cmp	w19, w2
  405f18:	b.ge	40605c <tigetstr@plt+0x41cc>  // b.tcont
  405f1c:	sub	x22, x22, #0x1
  405f20:	mov	x2, x22
  405f24:	bl	4019b0 <memmove@plt>
  405f28:	cbz	x22, 40607c <tigetstr@plt+0x41ec>
  405f2c:	add	x0, sp, #0x90
  405f30:	add	x3, sp, #0x88
  405f34:	mov	x2, x22
  405f38:	add	x1, sp, #0x90
  405f3c:	add	x25, x20, x23
  405f40:	strb	wzr, [x0, x22]
  405f44:	add	x0, sp, #0x84
  405f48:	bl	401990 <mbrtowc@plt>
  405f4c:	cmn	x0, #0x2
  405f50:	b.ne	405cc0 <tigetstr@plt+0x3e30>  // b.any
  405f54:	ldr	x0, [sp, #104]
  405f58:	mov	w23, #0x1                   	// #1
  405f5c:	str	x28, [sp, #136]
  405f60:	ldr	w1, [x0, #656]
  405f64:	b	405d54 <tigetstr@plt+0x3ec4>
  405f68:	ldr	x2, [sp, #104]
  405f6c:	mov	x20, x22
  405f70:	ldr	w0, [x2, #152]
  405f74:	ldr	w1, [x2, #656]
  405f78:	add	w0, w0, #0x1
  405f7c:	str	w0, [x2, #152]
  405f80:	b	405940 <tigetstr@plt+0x3ab0>
  405f84:	ldr	x1, [sp, #104]
  405f88:	ldr	x0, [x1, #504]
  405f8c:	cmp	x0, x22
  405f90:	b.cs	405e90 <tigetstr@plt+0x4000>  // b.hs, b.nlast
  405f94:	strb	wzr, [x22]
  405f98:	ldr	x20, [x1, #504]
  405f9c:	sub	w20, w22, w20
  405fa0:	b	40596c <tigetstr@plt+0x3adc>
  405fa4:	ldp	x3, x0, [sp, #104]
  405fa8:	ldr	x2, [x3, #120]
  405fac:	ldr	w1, [x3, #152]
  405fb0:	add	x2, x2, #0x1
  405fb4:	str	x2, [x3, #120]
  405fb8:	add	w1, w1, #0x1
  405fbc:	str	w1, [x3, #152]
  405fc0:	bl	401bb0 <getc@plt>
  405fc4:	mov	w21, w0
  405fc8:	ldr	x0, [sp, #104]
  405fcc:	ldr	x1, [x0, #512]
  405fd0:	ldr	x0, [x0, #504]
  405fd4:	sub	x1, x1, #0x1
  405fd8:	add	x0, x0, x1
  405fdc:	cmp	x22, x0
  405fe0:	b.cc	40586c <tigetstr@plt+0x39dc>  // b.lo, b.ul, b.last
  405fe4:	nop
  405fe8:	ldr	x0, [sp, #104]
  405fec:	mov	x20, x22
  405ff0:	mov	w19, #0x0                   	// #0
  405ff4:	ldr	w1, [x0, #656]
  405ff8:	b	405940 <tigetstr@plt+0x3ab0>
  405ffc:	ldr	w1, [x0, #656]
  406000:	b	405940 <tigetstr@plt+0x3ab0>
  406004:	ldr	x21, [sp, #104]
  406008:	mov	x1, x25
  40600c:	ldr	x0, [sp, #112]
  406010:	mov	w2, #0x0                   	// #0
  406014:	str	x25, [x21, #120]
  406018:	bl	401c00 <fseek@plt>
  40601c:	ldr	w1, [x21, #656]
  406020:	b	405940 <tigetstr@plt+0x3ab0>
  406024:	add	w19, w19, #0x1
  406028:	mov	x27, #0x1                   	// #1
  40602c:	str	x28, [sp, #136]
  406030:	b	4058bc <tigetstr@plt+0x3a2c>
  406034:	ldr	x1, [sp, #104]
  406038:	str	x28, [sp, #136]
  40603c:	ldr	x0, [x1, #120]
  406040:	ldr	w1, [x1, #656]
  406044:	sub	x25, x0, #0x1
  406048:	cmp	w1, w19
  40604c:	b.le	405b80 <tigetstr@plt+0x3cf0>
  406050:	mov	x27, #0x1                   	// #1
  406054:	mov	w23, w27
  406058:	b	405900 <tigetstr@plt+0x3a70>
  40605c:	ldp	x21, x0, [sp, #104]
  406060:	str	x25, [x21, #120]
  406064:	mov	x1, x25
  406068:	mov	w2, #0x0                   	// #0
  40606c:	mov	w23, #0x0                   	// #0
  406070:	bl	401c00 <fseek@plt>
  406074:	ldr	w1, [x21, #656]
  406078:	b	405d54 <tigetstr@plt+0x3ec4>
  40607c:	mov	x22, x20
  406080:	mov	x27, #0x0                   	// #0
  406084:	mov	w23, #0x0                   	// #0
  406088:	b	405d64 <tigetstr@plt+0x3ed4>
  40608c:	nop
  406090:	stp	x29, x30, [sp, #-64]!
  406094:	mov	x29, sp
  406098:	stp	x19, x20, [sp, #16]
  40609c:	adrp	x20, 417000 <tigetstr@plt+0x15170>
  4060a0:	add	x20, x20, #0xde0
  4060a4:	stp	x21, x22, [sp, #32]
  4060a8:	adrp	x21, 417000 <tigetstr@plt+0x15170>
  4060ac:	add	x21, x21, #0xdd8
  4060b0:	sub	x20, x20, x21
  4060b4:	mov	w22, w0
  4060b8:	stp	x23, x24, [sp, #48]
  4060bc:	mov	x23, x1
  4060c0:	mov	x24, x2
  4060c4:	bl	401950 <mbrtowc@plt-0x40>
  4060c8:	cmp	xzr, x20, asr #3
  4060cc:	b.eq	4060f8 <tigetstr@plt+0x4268>  // b.none
  4060d0:	asr	x20, x20, #3
  4060d4:	mov	x19, #0x0                   	// #0
  4060d8:	ldr	x3, [x21, x19, lsl #3]
  4060dc:	mov	x2, x24
  4060e0:	add	x19, x19, #0x1
  4060e4:	mov	x1, x23
  4060e8:	mov	w0, w22
  4060ec:	blr	x3
  4060f0:	cmp	x20, x19
  4060f4:	b.ne	4060d8 <tigetstr@plt+0x4248>  // b.any
  4060f8:	ldp	x19, x20, [sp, #16]
  4060fc:	ldp	x21, x22, [sp, #32]
  406100:	ldp	x23, x24, [sp, #48]
  406104:	ldp	x29, x30, [sp], #64
  406108:	ret
  40610c:	nop
  406110:	ret
  406114:	nop
  406118:	adrp	x2, 418000 <tigetstr@plt+0x16170>
  40611c:	mov	x1, #0x0                   	// #0
  406120:	ldr	x2, [x2, #656]
  406124:	b	401a70 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406128 <.fini>:
  406128:	stp	x29, x30, [sp, #-16]!
  40612c:	mov	x29, sp
  406130:	ldp	x29, x30, [sp], #16
  406134:	ret
