; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_clone_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %6 = shl i32 %5, 8, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 1, !dbg !12
  %9 = and i32 %8, 254, !dbg !12
  %10 = or disjoint i32 %6, %9, !dbg !13
  %11 = or disjoint i32 %10, 1, !dbg !13
  %12 = icmp slt i32 %10, 512, !dbg !14
  %.frozen = freeze i32 %10, !dbg !15
  %13 = sdiv i32 %.frozen, 128, !dbg !15
  %14 = mul i32 %13, 128, !dbg !16
  %.decomposed = sub i32 %.frozen, %14, !dbg !16
  %15 = srem i32 %11, 128, !dbg !16
  %16 = icmp slt i32 %.decomposed, 64, !dbg !17
  %17 = shl nsw i32 %13, 4, !dbg !18
  %.lhs.trunc = trunc nsw i32 %.decomposed to i8, !dbg !19
  %18 = sdiv i8 %.lhs.trunc, 16, !dbg !19
  %.lhs.trunc2 = trunc nsw i32 %15 to i8, !dbg !19
  %.lhs.trunc2.frozen = freeze i8 %.lhs.trunc2, !dbg !19
  %19 = sdiv i8 %.lhs.trunc2.frozen, 16, !dbg !19
  %20 = srem i8 %18, 4, !dbg !20
  %.sext5 = sext i8 %20 to i32, !dbg !20
  %21 = srem i8 %19, 4, !dbg !20
  %.sext7 = sext i8 %21 to i32, !dbg !20
  %22 = shl nsw i32 %.sext5, 6, !dbg !21
  %23 = shl nsw i32 %.sext7, 6, !dbg !21
  %24 = mul i8 %18, 16, !dbg !22
  %.decomposed24 = sub i8 %.lhs.trunc, %24, !dbg !22
  %.sext9 = sext i8 %.decomposed24 to i32, !dbg !22
  %25 = mul i8 %19, 16, !dbg !22
  %.decomposed25 = sub i8 %.lhs.trunc2.frozen, %25, !dbg !22
  %.sext11 = sext i8 %.decomposed25 to i32, !dbg !22
  %26 = add nsw i32 %17, %.sext9, !dbg !23
  %27 = add nsw i32 %26, %22, !dbg !24
  %28 = add nsw i32 %23, %.sext11, !dbg !23
  %29 = add nsw i32 %28, %17, !dbg !24
  %30 = sext i32 %27 to i64, !dbg !25
  %31 = getelementptr float, ptr addrspace(1) %0, i64 %30, !dbg !25
  %32 = sext i32 %29 to i64, !dbg !25
  %33 = getelementptr float, ptr addrspace(1) %0, i64 %32, !dbg !25
  %34 = and i1 %12, %16, !dbg !26
  %35 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %31, i1 %34, i32 0, i1 %34) #1, !dbg !27
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %33, i1 %34, i32 0, i1 %34) #1, !dbg !27
  %37 = icmp sgt i32 %.decomposed, 63, !dbg !28
  %38 = trunc nsw i32 %.decomposed to i16, !dbg !29
  %.lhs.trunc12 = add nsw i16 %38, -64, !dbg !29
  %39 = sdiv i16 %.lhs.trunc12, 16, !dbg !29
  %40 = trunc nsw i32 %15 to i16, !dbg !29
  %.lhs.trunc14 = add nsw i16 %40, -64, !dbg !29
  %.lhs.trunc14.frozen = freeze i16 %.lhs.trunc14, !dbg !29
  %41 = sdiv i16 %.lhs.trunc14.frozen, 16, !dbg !29
  %.lhs.trunc16 = trunc nsw i16 %39 to i8, !dbg !30
  %42 = srem i8 %.lhs.trunc16, 4, !dbg !30
  %.sext17 = sext i8 %42 to i32, !dbg !30
  %.lhs.trunc18 = trunc nsw i16 %41 to i8, !dbg !30
  %43 = srem i8 %.lhs.trunc18, 4, !dbg !30
  %.sext19 = sext i8 %43 to i32, !dbg !30
  %44 = shl nsw i32 %.sext17, 6, !dbg !31
  %45 = shl nsw i32 %.sext19, 6, !dbg !31
  %46 = mul i16 %39, 16, !dbg !32
  %.decomposed26 = sub i16 %.lhs.trunc12, %46, !dbg !32
  %.sext21 = sext i16 %.decomposed26 to i32, !dbg !32
  %47 = mul i16 %41, 16, !dbg !32
  %.decomposed27 = sub i16 %.lhs.trunc14.frozen, %47, !dbg !32
  %.sext23 = sext i16 %.decomposed27 to i32, !dbg !32
  %48 = add nsw i32 %17, %.sext21, !dbg !33
  %49 = add nsw i32 %48, %44, !dbg !34
  %50 = add nsw i32 %45, %.sext23, !dbg !33
  %51 = add nsw i32 %50, %17, !dbg !34
  %52 = sext i32 %49 to i64, !dbg !35
  %53 = getelementptr float, ptr addrspace(1) %1, i64 %52, !dbg !35
  %54 = sext i32 %51 to i64, !dbg !35
  %55 = getelementptr float, ptr addrspace(1) %1, i64 %54, !dbg !35
  %56 = and i1 %12, %37, !dbg !36
  %57 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %53, i1 %56, i32 0, i1 %56) #1, !dbg !37
  %58 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %55, i1 %56, i32 0, i1 %56) #1, !dbg !37
  %.v = select i1 %16, i32 %35, i32 %57, !dbg !38
  %.v1 = select i1 %16, i32 %36, i32 %58, !dbg !38
  %59 = sext i32 %10 to i64, !dbg !39
  %60 = getelementptr float, ptr addrspace(1) %2, i64 %59, !dbg !39
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.v, i32 %.v1, ptr addrspace(1) %60, i1 %12) #1, !dbg !40
  ret void, !dbg !41
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cdh7prvo7nzp5dsps6p4mbl4zmzyufyt6xmjttxirsewmqs3a3or.py", directory: "inductor_cache/dh")
!4 = !{ptr @triton_poi_fused_clone_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_clone_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_clone_0", linkageName: "triton_poi_fused_clone_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 19, scope: !7)
!16 = !DILocation(line: 24, column: 19, scope: !7)
!17 = !DILocation(line: 31, column: 18, scope: !7)
!18 = !DILocation(line: 32, column: 33, scope: !7)
!19 = !DILocation(line: 32, column: 52, scope: !7)
!20 = !DILocation(line: 32, column: 58, scope: !7)
!21 = !DILocation(line: 32, column: 43, scope: !7)
!22 = !DILocation(line: 32, column: 73, scope: !7)
!23 = !DILocation(line: 32, column: 38, scope: !7)
!24 = !DILocation(line: 32, column: 66, scope: !7)
!25 = !DILocation(line: 32, column: 30, scope: !7)
!26 = !DILocation(line: 32, column: 87, scope: !7)
!27 = !DILocation(line: 32, column: 80, scope: !7)
!28 = !DILocation(line: 33, column: 19, scope: !7)
!29 = !DILocation(line: 36, column: 60, scope: !7)
!30 = !DILocation(line: 36, column: 66, scope: !7)
!31 = !DILocation(line: 36, column: 43, scope: !7)
!32 = !DILocation(line: 36, column: 89, scope: !7)
!33 = !DILocation(line: 36, column: 38, scope: !7)
!34 = !DILocation(line: 36, column: 74, scope: !7)
!35 = !DILocation(line: 36, column: 30, scope: !7)
!36 = !DILocation(line: 36, column: 103, scope: !7)
!37 = !DILocation(line: 36, column: 96, scope: !7)
!38 = !DILocation(line: 37, column: 33, scope: !7)
!39 = !DILocation(line: 38, column: 25, scope: !7)
!40 = !DILocation(line: 38, column: 37, scope: !7)
!41 = !DILocation(line: 38, column: 4, scope: !7)
