Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 5036de1aabf34b718ac0266cebc7d9ce --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCPU_sim_behav xil_defaultlib.SCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Mux_RegDst
Compiling module xil_defaultlib.Mux_signExtend
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux_ALUSrc
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Mux_ALU_memory_to_reg
Compiling module xil_defaultlib.addr_shift
Compiling module xil_defaultlib.Mux_PCSrc
Compiling module xil_defaultlib.SCPU
Compiling module xil_defaultlib.SCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCPU_sim_behav
