
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.671392                       # Number of seconds simulated
sim_ticks                                1671392364000                       # Number of ticks simulated
final_tick                               6471566079500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1360935                       # Simulator instruction rate (inst/s)
host_op_rate                                  3095901                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1508788963                       # Simulator tick rate (ticks/s)
host_mem_usage                                2331468                       # Number of bytes of host memory used
host_seconds                                  1107.77                       # Real time elapsed on the host
sim_insts                                  1507604580                       # Number of instructions simulated
sim_ops                                    3429549098                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       902464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.data        18432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.data        20032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.inst          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.data        12736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.data        11392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.inst         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.data        10944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.data        12608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.data         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.data        21184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1023424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_10.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_11.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_12.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_13.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_14.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_15.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_16.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_17.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         11264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1981952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1981952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher        14101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.data          288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.inst           88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.data          313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.data          199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.data          178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.data          171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.data           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.data          331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         30968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              30968                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher        539947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.inst          996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.data        11028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.inst         3370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.data        11985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.inst          421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.data         7620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.dtb.walker           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.inst          345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.data         6816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.inst          728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.data         6548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.inst          230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.data         7543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.inst          345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.data         1340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.inst          268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.data        12674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                612318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst           38                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_10.inst          996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_11.inst         3370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_12.inst          421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_13.inst          345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_14.inst          728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_15.inst          230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_16.inst          345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_17.inst          268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1185809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1185809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1185809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       539947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.inst          996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.data        11028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.inst         3370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.data        11985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.inst          421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.data         7620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.dtb.walker           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.inst          345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.data         6816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.inst          728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.data         6548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.inst          230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.data         7543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.inst          345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.data         1340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.inst          268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.data        12674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1798127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       15989                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      30966                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15989                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    30966                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1019904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1980480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1023296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1981824                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     53                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1785                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1671315823000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15989                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                30966                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    275.264587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.806927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.473910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4819     44.21%     44.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2335     21.42%     65.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1687     15.48%     81.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          247      2.27%     83.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          108      0.99%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           92      0.84%     85.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           54      0.50%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           67      0.61%     86.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1491     13.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10900                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.529736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.074115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             481     52.97%     52.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             17      1.87%     54.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            87      9.58%     64.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           120     13.22%     77.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            68      7.49%     85.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            36      3.96%     89.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            35      3.85%     92.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            21      2.31%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            17      1.87%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.44%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             9      0.99%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.33%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            5      0.55%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.33%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           908                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      34.080396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     28.127085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     25.965526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19           369     40.64%     40.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            88      9.69%     50.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            24      2.64%     52.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            34      3.74%     56.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           151     16.63%     73.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            21      2.31%     75.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            16      1.76%     77.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            10      1.10%     78.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             9      0.99%     79.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.55%     80.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.22%     80.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             6      0.66%     80.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67           126     13.88%     94.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             4      0.44%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.22%     95.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             8      0.88%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.55%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.11%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.11%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             4      0.44%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.11%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            6      0.66%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            4      0.44%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            2      0.22%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.11%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.11%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.11%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            2      0.22%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            4      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           908                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1059736428                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1358536428                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   79680000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     66499.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                85249.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.72                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    11346                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   24635                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.55                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   35593990.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 38077620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 20238735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                57876840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               71936820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         720358080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            420951270                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             44707200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1408055040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1031079840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     399670147800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           403483594275                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.405670                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1670291997149                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     88314498                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     306646000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1664555572250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2685096701                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     644996355                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3087867696                       # Time in different power states
system.mem_ctrls_1.actEnergy                 39748380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 21126765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                55906200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               89596080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         744329040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            444712860                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             46164480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1503450240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1034684160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     399606396060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           403586231265                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.467079                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1560027139354                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     90772243                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     316804000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1664280909500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2694557000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     688404404                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3297046353                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.pwrStateResidencyTicks::OFF  6471566077500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            18828                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          875.285767                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1061788                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            19802                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            53.620240                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data    28.980878                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus_10.data   846.304889                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.028302                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus_10.data     0.826470                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.854771                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          974                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          958                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2246504                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2246504                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         5744                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::switch_cpus_10.data       662310                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         668054                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         3169                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus_10.data       409740                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        412909                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data            6                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus_10.data          117                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          123                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data         8913                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::switch_cpus_10.data      1072050                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1080963                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data         8919                       # number of overall hits
system.cpu0.dcache.overall_hits::switch_cpus_10.data      1072167                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1081086                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           96                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus_10.data        21233                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        21329                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           59                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus_10.data         8056                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8115                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus_10.data          421                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          421                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          155                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus_10.data        29289                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         29444                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          155                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus_10.data        29710                       # number of overall misses
system.cpu0.dcache.overall_misses::total        29865                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus_10.data    198051500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    198051500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus_10.data     97824500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     97824500                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus_10.data    295876000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    295876000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus_10.data    295876000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    295876000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         5840                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus_10.data       683543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       689383                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         3228                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus_10.data       417796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       421024                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus_10.data          538                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          544                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data         9068                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus_10.data      1101339                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1110407                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data         9074                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus_10.data      1101877                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1110951                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016438                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus_10.data     0.031063                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030939                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.018278                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus_10.data     0.019282                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.019274                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus_10.data     0.782528                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.773897                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017093                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus_10.data     0.026594                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026516                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017082                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus_10.data     0.026963                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026882                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus_10.data  9327.532614                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9285.550190                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus_10.data 12143.061072                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 12054.775108                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus_10.data 10101.949537                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 10048.770547                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus_10.data  9958.801750                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  9907.115352                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         8326                       # number of writebacks
system.cpu0.dcache.writebacks::total             8326                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus_10.data            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus_10.data            4                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus_10.data            4                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus_10.data        21233                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        21233                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus_10.data         8052                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8052                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus_10.data          421                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          421                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus_10.data        29285                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        29285                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus_10.data        29706                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        29706                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus_10.data           23                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           23                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus_10.data          471                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          471                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus_10.data          494                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          494                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus_10.data    176818500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    176818500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus_10.data     89486500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     89486500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_10.data      3101000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      3101000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus_10.data    266305000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    266305000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus_10.data    269406000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    269406000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      3789500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      3789500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus_10.data      3789500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      3789500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus_10.data     0.031063                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.030800                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus_10.data     0.019273                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_10.data     0.782528                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.773897                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus_10.data     0.026590                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.026373                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus_10.data     0.026959                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.026739                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.data  8327.532614                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  8327.532614                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_10.data 11113.574267                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 11113.574267                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_10.data  7365.795724                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  7365.795724                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus_10.data  9093.563258                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  9093.563258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus_10.data  9069.076954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  9069.076954                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 164760.869565                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 164760.869565                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  7671.052632                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  7671.052632                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements          203                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    14.277979                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          244                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs          218                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     1.119266                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker     2.000321                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus_10.dtb.walker    12.277658                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.125020                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus_10.dtb.walker     0.767354                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.892374                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         1055                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         1055                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker            3                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus_10.dtb.walker          187                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          190                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker            3                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus_10.dtb.walker          187                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          190                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker            3                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus_10.dtb.walker          187                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          190                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus_10.dtb.walker          224                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total          225                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus_10.dtb.walker          224                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total          225                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker            1                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus_10.dtb.walker          224                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total          225                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_10.dtb.walker      2591000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total      2591000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus_10.dtb.walker      2591000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total      2591000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus_10.dtb.walker      2591000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total      2591000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus_10.dtb.walker          411                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          415                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker            4                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus_10.dtb.walker          411                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          415                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker            4                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus_10.dtb.walker          411                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          415                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_10.dtb.walker     0.545012                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.542169                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus_10.dtb.walker     0.545012                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.542169                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus_10.dtb.walker     0.545012                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.542169                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.dtb.walker 11566.964286                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 11515.555556                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_10.dtb.walker 11566.964286                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 11515.555556                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_10.dtb.walker 11566.964286                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 11515.555556                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks           28                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total           28                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.dtb.walker          224                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total          224                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus_10.dtb.walker          224                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total          224                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus_10.dtb.walker          224                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total          224                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.dtb.walker      2367000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2367000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.dtb.walker      2367000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total      2367000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.dtb.walker      2367000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total      2367000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.dtb.walker     0.545012                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.539759                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.dtb.walker     0.545012                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.539759                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.dtb.walker     0.545012                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.539759                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10566.964286                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10566.964286                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10566.964286                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10566.964286                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10566.964286                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10566.964286                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            19894                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3104442                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            20406                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           152.133784                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst     0.056597                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus_10.inst   511.943403                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.000111                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus_10.inst     0.999889                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6130382                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6130382                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        28358                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus_10.inst      3006992                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3035350                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        28358                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus_10.inst      3006992                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3035350                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        28358                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus_10.inst      3006992                       # number of overall hits
system.cpu0.icache.overall_hits::total        3035350                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          200                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus_10.inst        19694                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        19894                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          200                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus_10.inst        19694                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         19894                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          200                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus_10.inst        19694                       # number of overall misses
system.cpu0.icache.overall_misses::total        19894                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus_10.inst    274579500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    274579500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus_10.inst    274579500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    274579500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus_10.inst    274579500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    274579500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        28558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus_10.inst      3026686                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3055244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        28558                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus_10.inst      3026686                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3055244                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        28558                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus_10.inst      3026686                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3055244                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus_10.inst     0.006507                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006511                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus_10.inst     0.006507                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006511                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus_10.inst     0.006507                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006511                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus_10.inst 13942.292069                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13802.126269                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus_10.inst 13942.292069                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13802.126269                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus_10.inst 13942.292069                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13802.126269                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        19894                       # number of writebacks
system.cpu0.icache.writebacks::total            19894                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus_10.inst        19694                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        19694                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus_10.inst        19694                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        19694                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus_10.inst        19694                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        19694                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus_10.inst    254885500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    254885500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus_10.inst    254885500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    254885500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus_10.inst    254885500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    254885500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus_10.inst     0.006507                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006446                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus_10.inst     0.006507                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006446                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus_10.inst     0.006507                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006446                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.inst 12942.292069                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12942.292069                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus_10.inst 12942.292069                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12942.292069                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus_10.inst 12942.292069                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12942.292069                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          182                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.002614                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs           38                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          192                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.197917                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker     1.002337                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus_10.itb.walker     9.000277                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.062646                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus_10.itb.walker     0.562517                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.625163                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses          722                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses          722                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker           18                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus_10.itb.walker           31                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total           49                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker           18                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus_10.itb.walker           31                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total           49                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker           18                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus_10.itb.walker           31                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total           49                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker           34                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus_10.itb.walker          174                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          208                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker           34                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus_10.itb.walker          174                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          208                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker           34                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus_10.itb.walker          174                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          208                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus_10.itb.walker      1963000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total      1963000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus_10.itb.walker      1963000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total      1963000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus_10.itb.walker      1963000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total      1963000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker           52                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus_10.itb.walker          205                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total          257                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker           52                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus_10.itb.walker          205                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total          257                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker           52                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus_10.itb.walker          205                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total          257                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus_10.itb.walker     0.848780                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.809339                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus_10.itb.walker     0.848780                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.809339                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus_10.itb.walker     0.848780                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.809339                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.itb.walker 11281.609195                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total  9437.500000                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus_10.itb.walker 11281.609195                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total  9437.500000                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus_10.itb.walker 11281.609195                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total  9437.500000                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks            4                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total            4                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.itb.walker          174                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          174                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus_10.itb.walker          174                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus_10.itb.walker          174                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.itb.walker      1789000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total      1789000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.itb.walker      1789000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total      1789000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.itb.walker      1789000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total      1789000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.itb.walker     0.848780                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.677043                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.itb.walker     0.848780                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.677043                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.itb.walker     0.848780                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.677043                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.itb.walker 10281.609195                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10281.609195                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.itb.walker 10281.609195                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 10281.609195                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.itb.walker 10281.609195                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 10281.609195                       # average overall mshr miss latency
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.pwrStateResidencyTicks::OFF  6471566077500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            14968                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          896.223388                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             824795                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            15928                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.782710                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   103.411656                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus_11.data   792.811732                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.100988                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus_11.data     0.774230                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.875218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          960                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          951                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1774721                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1774721                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus_11.data       530649                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         530649                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus_11.data       320329                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        320329                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus_11.data           98                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           98                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::switch_cpus_11.data       850978                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          850978                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus_11.data       851076                       # number of overall hits
system.cpu1.dcache.overall_hits::total         851076                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus_11.data        20628                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20628                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus_11.data         4349                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4349                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus_11.data          112                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          112                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::switch_cpus_11.data        24977                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         24977                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus_11.data        25089                       # number of overall misses
system.cpu1.dcache.overall_misses::total        25089                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus_11.data    188075000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    188075000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus_11.data     51368000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     51368000                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus_11.data    239443000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    239443000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus_11.data    239443000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    239443000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus_11.data       551277                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       551277                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus_11.data       324678                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       324678                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus_11.data          210                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          210                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus_11.data       875955                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       875955                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus_11.data       876165                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       876165                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus_11.data     0.037419                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037419                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus_11.data     0.013395                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.013395                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus_11.data     0.533333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.533333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus_11.data     0.028514                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028514                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus_11.data     0.028635                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028635                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus_11.data  9117.461703                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9117.461703                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus_11.data 11811.450908                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11811.450908                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus_11.data  9586.539616                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  9586.539616                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus_11.data  9543.744270                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9543.744270                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         5936                       # number of writebacks
system.cpu1.dcache.writebacks::total             5936                       # number of writebacks
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus_11.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus_11.data            7                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus_11.data            7                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus_11.data        20628                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        20628                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus_11.data         4342                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4342                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus_11.data          112                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          112                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus_11.data        24970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        24970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus_11.data        25082                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        25082                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus_11.data           20                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           20                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus_11.data          466                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          466                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus_11.data          486                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          486                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus_11.data    167447000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    167447000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus_11.data     46584000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     46584000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_11.data      2703500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2703500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus_11.data    214031000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    214031000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus_11.data    216734500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    216734500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      3389500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      3389500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus_11.data      3389500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3389500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus_11.data     0.037419                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037419                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus_11.data     0.013373                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.013373                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_11.data     0.533333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus_11.data     0.028506                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.028506                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus_11.data     0.028627                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.028627                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.data  8117.461703                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8117.461703                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_11.data 10728.696453                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10728.696453                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_11.data 24138.392857                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 24138.392857                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus_11.data  8571.525831                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  8571.525831                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus_11.data  8641.037397                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  8641.037397                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       169475                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169475                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  6974.279835                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  6974.279835                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements          234                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.165789                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          275                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          250                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     1.100000                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker     1.021428                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus_11.dtb.walker    14.144361                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.063839                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus_11.dtb.walker     0.884023                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.947862                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses         1110                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses         1110                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus_11.dtb.walker          174                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          174                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus_11.dtb.walker          174                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          174                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus_11.dtb.walker          174                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          174                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus_11.dtb.walker          254                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          254                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus_11.dtb.walker          254                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          254                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus_11.dtb.walker          254                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          254                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_11.dtb.walker      2484500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      2484500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus_11.dtb.walker      2484500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      2484500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus_11.dtb.walker      2484500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      2484500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus_11.dtb.walker          428                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          428                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus_11.dtb.walker          428                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          428                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus_11.dtb.walker          428                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          428                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_11.dtb.walker     0.593458                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.593458                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus_11.dtb.walker     0.593458                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.593458                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus_11.dtb.walker     0.593458                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.593458                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.dtb.walker  9781.496063                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total  9781.496063                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_11.dtb.walker  9781.496063                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total  9781.496063                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_11.dtb.walker  9781.496063                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total  9781.496063                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks           49                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           49                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.dtb.walker          254                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus_11.dtb.walker          254                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus_11.dtb.walker          254                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.dtb.walker      2230500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2230500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.dtb.walker      2230500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      2230500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.dtb.walker      2230500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      2230500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.dtb.walker     0.593458                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.593458                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.dtb.walker     0.593458                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.593458                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.dtb.walker     0.593458                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.593458                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  8781.496063                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8781.496063                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  8781.496063                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8781.496063                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  8781.496063                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8781.496063                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            12458                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2441221                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12970                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           188.220586                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst     7.713637                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus_11.inst   504.286363                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.015066                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus_11.inst     0.984934                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4844966                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4844966                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus_11.inst      2403796                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2403796                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus_11.inst      2403796                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2403796                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus_11.inst      2403796                       # number of overall hits
system.cpu1.icache.overall_hits::total        2403796                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus_11.inst        12458                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12458                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus_11.inst        12458                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12458                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus_11.inst        12458                       # number of overall misses
system.cpu1.icache.overall_misses::total        12458                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus_11.inst    181203000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    181203000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus_11.inst    181203000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    181203000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus_11.inst    181203000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    181203000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus_11.inst      2416254                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2416254                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus_11.inst      2416254                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2416254                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus_11.inst      2416254                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2416254                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus_11.inst     0.005156                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005156                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus_11.inst     0.005156                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005156                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus_11.inst     0.005156                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005156                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus_11.inst 14545.111575                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14545.111575                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus_11.inst 14545.111575                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14545.111575                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus_11.inst 14545.111575                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14545.111575                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        12458                       # number of writebacks
system.cpu1.icache.writebacks::total            12458                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus_11.inst        12458                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12458                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus_11.inst        12458                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12458                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus_11.inst        12458                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12458                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus_11.inst    168745000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    168745000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus_11.inst    168745000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    168745000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus_11.inst    168745000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    168745000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus_11.inst     0.005156                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005156                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus_11.inst     0.005156                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005156                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus_11.inst     0.005156                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005156                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.inst 13545.111575                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13545.111575                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus_11.inst 13545.111575                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13545.111575                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus_11.inst 13545.111575                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13545.111575                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements          199                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse     9.008977                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          104                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs          208                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.500000                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker     3.019346                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus_11.itb.walker     5.989631                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.188709                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus_11.itb.walker     0.374352                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.563061                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          737                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          737                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus_11.itb.walker           19                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total           19                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus_11.itb.walker           19                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total           19                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus_11.itb.walker           19                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total           19                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus_11.itb.walker          233                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total          233                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus_11.itb.walker          233                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total          233                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus_11.itb.walker          233                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total          233                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus_11.itb.walker      1883500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total      1883500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus_11.itb.walker      1883500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total      1883500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus_11.itb.walker      1883500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total      1883500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus_11.itb.walker          252                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          252                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus_11.itb.walker          252                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          252                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus_11.itb.walker          252                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          252                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus_11.itb.walker     0.924603                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.924603                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus_11.itb.walker     0.924603                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.924603                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus_11.itb.walker     0.924603                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.924603                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.itb.walker  8083.690987                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total  8083.690987                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus_11.itb.walker  8083.690987                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total  8083.690987                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus_11.itb.walker  8083.690987                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total  8083.690987                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks           30                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total           30                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.itb.walker          233                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total          233                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus_11.itb.walker          233                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus_11.itb.walker          233                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total          233                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.itb.walker      1650500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total      1650500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.itb.walker      1650500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total      1650500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.itb.walker      1650500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total      1650500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.itb.walker     0.924603                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.924603                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.itb.walker     0.924603                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.924603                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.itb.walker     0.924603                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.924603                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.itb.walker  7083.690987                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7083.690987                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.itb.walker  7083.690987                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total  7083.690987                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.itb.walker  7083.690987                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total  7083.690987                       # average overall mshr miss latency
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.pwrStateResidencyTicks::OFF  6471566077500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            15675                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          832.504913                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1254543                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            16568                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            75.720847                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   273.917286                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus_12.data   558.587626                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.267497                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus_12.data     0.545496                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.812993                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          893                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          886                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.872070                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1880583                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1880583                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus_12.data       564146                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         564146                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus_12.data       337941                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        337941                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus_12.data           71                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           71                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::switch_cpus_12.data       902087                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          902087                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus_12.data       902158                       # number of overall hits
system.cpu2.dcache.overall_hits::total         902158                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus_12.data        22329                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        22329                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus_12.data         3898                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3898                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus_12.data          106                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          106                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::switch_cpus_12.data        26227                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         26227                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus_12.data        26333                       # number of overall misses
system.cpu2.dcache.overall_misses::total        26333                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus_12.data    186707500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    186707500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus_12.data     38411000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     38411000                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus_12.data    225118500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    225118500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus_12.data    225118500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    225118500                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus_12.data       586475                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       586475                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus_12.data       341839                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       341839                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus_12.data          177                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          177                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus_12.data       928314                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       928314                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus_12.data       928491                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       928491                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus_12.data     0.038073                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038073                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus_12.data     0.011403                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.011403                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus_12.data     0.598870                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.598870                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus_12.data     0.028252                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028252                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus_12.data     0.028361                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028361                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus_12.data  8361.659725                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8361.659725                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus_12.data  9854.027707                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  9854.027707                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus_12.data  8583.463606                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8583.463606                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus_12.data  8548.912012                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8548.912012                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         5326                       # number of writebacks
system.cpu2.dcache.writebacks::total             5326                       # number of writebacks
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus_12.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus_12.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus_12.data            1                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus_12.data        22329                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        22329                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus_12.data         3897                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         3897                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus_12.data          106                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          106                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus_12.data        26226                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        26226                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus_12.data        26332                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        26332                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus_12.data           17                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           17                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus_12.data          454                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          454                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus_12.data          471                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          471                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus_12.data    164378500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    164378500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus_12.data     34465000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     34465000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_12.data      1102000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      1102000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus_12.data    198843500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    198843500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus_12.data    199945500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    199945500                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      2840000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      2840000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus_12.data      2840000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2840000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus_12.data     0.038073                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038073                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus_12.data     0.011400                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.011400                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_12.data     0.598870                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.598870                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus_12.data     0.028251                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.028251                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus_12.data     0.028360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.028360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.data  7361.659725                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7361.659725                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_12.data  8843.982551                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  8843.982551                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_12.data 10396.226415                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 10396.226415                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus_12.data  7581.922520                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7581.922520                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus_12.data  7593.251557                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  7593.251557                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 167058.823529                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167058.823529                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  6029.723992                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  6029.723992                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements          126                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.283916                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          142                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          142                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs            1                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker     5.006257                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus_12.dtb.walker    10.277659                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.312891                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus_12.dtb.walker     0.642354                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.955245                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses          668                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses          668                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus_12.dtb.walker          130                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          130                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus_12.dtb.walker          130                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          130                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus_12.dtb.walker          130                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          130                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus_12.dtb.walker          136                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          136                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus_12.dtb.walker          136                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          136                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus_12.dtb.walker          136                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          136                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_12.dtb.walker      1441500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      1441500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus_12.dtb.walker      1441500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      1441500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus_12.dtb.walker      1441500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      1441500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus_12.dtb.walker          266                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total          266                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus_12.dtb.walker          266                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total          266                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus_12.dtb.walker          266                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total          266                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_12.dtb.walker     0.511278                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.511278                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus_12.dtb.walker     0.511278                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.511278                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus_12.dtb.walker     0.511278                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.511278                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.dtb.walker 10599.264706                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 10599.264706                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_12.dtb.walker 10599.264706                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 10599.264706                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_12.dtb.walker 10599.264706                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 10599.264706                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.dtb.walker          136                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          136                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus_12.dtb.walker          136                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          136                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus_12.dtb.walker          136                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          136                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.dtb.walker      1305500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1305500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.dtb.walker      1305500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      1305500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.dtb.walker      1305500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      1305500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.dtb.walker     0.511278                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.511278                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.dtb.walker     0.511278                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.511278                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.dtb.walker     0.511278                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.511278                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9599.264706                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9599.264706                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9599.264706                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9599.264706                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9599.264706                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9599.264706                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            12220                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2623103                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           206.024427                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    20.027726                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus_12.inst   491.972274                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.039117                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus_12.inst     0.960883                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5196808                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5196808                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus_12.inst      2580074                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2580074                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus_12.inst      2580074                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2580074                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus_12.inst      2580074                       # number of overall hits
system.cpu2.icache.overall_hits::total        2580074                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus_12.inst        12220                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12220                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus_12.inst        12220                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12220                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus_12.inst        12220                       # number of overall misses
system.cpu2.icache.overall_misses::total        12220                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus_12.inst    170448500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    170448500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus_12.inst    170448500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    170448500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus_12.inst    170448500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    170448500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus_12.inst      2592294                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2592294                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus_12.inst      2592294                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2592294                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus_12.inst      2592294                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2592294                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus_12.inst     0.004714                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004714                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus_12.inst     0.004714                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004714                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus_12.inst     0.004714                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004714                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus_12.inst 13948.322422                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13948.322422                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus_12.inst 13948.322422                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13948.322422                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus_12.inst 13948.322422                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13948.322422                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        12220                       # number of writebacks
system.cpu2.icache.writebacks::total            12220                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus_12.inst        12220                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        12220                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus_12.inst        12220                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        12220                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus_12.inst        12220                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        12220                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus_12.inst    158228500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    158228500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus_12.inst    158228500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    158228500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus_12.inst    158228500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    158228500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus_12.inst     0.004714                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004714                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus_12.inst     0.004714                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004714                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus_12.inst     0.004714                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004714                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.inst 12948.322422                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12948.322422                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus_12.inst 12948.322422                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12948.322422                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus_12.inst 12948.322422                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12948.322422                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements           81                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    11.985218                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs           17                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs           93                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     0.182796                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker     1.007313                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus_12.itb.walker    10.977905                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.062957                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus_12.itb.walker     0.686119                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.749076                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses          323                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses          323                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus_12.itb.walker           13                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total           13                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus_12.itb.walker           13                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total           13                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus_12.itb.walker           13                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total           13                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus_12.itb.walker           99                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus_12.itb.walker           99                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total           99                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus_12.itb.walker           99                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total           99                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus_12.itb.walker       906500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total       906500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus_12.itb.walker       906500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total       906500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus_12.itb.walker       906500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total       906500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus_12.itb.walker          112                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total          112                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus_12.itb.walker          112                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total          112                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus_12.itb.walker          112                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total          112                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus_12.itb.walker     0.883929                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.883929                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus_12.itb.walker     0.883929                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.883929                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus_12.itb.walker     0.883929                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.883929                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.itb.walker  9156.565657                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  9156.565657                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus_12.itb.walker  9156.565657                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  9156.565657                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus_12.itb.walker  9156.565657                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  9156.565657                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.itb.walker           99                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus_12.itb.walker           99                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total           99                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus_12.itb.walker           99                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total           99                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.itb.walker       807500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total       807500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.itb.walker       807500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total       807500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.itb.walker       807500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total       807500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.itb.walker     0.883929                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.883929                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.itb.walker     0.883929                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.883929                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.itb.walker     0.883929                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.883929                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.itb.walker  8156.565657                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8156.565657                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.itb.walker  8156.565657                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  8156.565657                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.itb.walker  8156.565657                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  8156.565657                       # average overall mshr miss latency
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.pwrStateResidencyTicks::OFF  6471566077500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            16050                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          809.844518                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             831332                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            16941                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            49.072192                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   132.323223                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus_13.data   677.521296                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.129222                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus_13.data     0.661642                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.790864                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          891                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          887                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.870117                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1882119                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1882119                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus_13.data       563751                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         563751                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus_13.data       338165                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        338165                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus_13.data           74                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           74                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::switch_cpus_13.data       901916                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          901916                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus_13.data       901990                       # number of overall hits
system.cpu3.dcache.overall_hits::total         901990                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus_13.data        22822                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        22822                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus_13.data         4015                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4015                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus_13.data          121                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          121                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::switch_cpus_13.data        26837                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         26837                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus_13.data        26958                       # number of overall misses
system.cpu3.dcache.overall_misses::total        26958                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus_13.data    189069000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    189069000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus_13.data     38729500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     38729500                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus_13.data    227798500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    227798500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus_13.data    227798500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    227798500                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus_13.data       586573                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       586573                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus_13.data       342180                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       342180                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus_13.data          195                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          195                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus_13.data       928753                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       928753                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus_13.data       928948                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       928948                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus_13.data     0.038907                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038907                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus_13.data     0.011734                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.011734                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus_13.data     0.620513                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.620513                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus_13.data     0.028896                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028896                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus_13.data     0.029020                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.029020                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus_13.data  8284.506178                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8284.506178                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus_13.data  9646.201743                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  9646.201743                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus_13.data  8488.225211                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8488.225211                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus_13.data  8450.126122                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8450.126122                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         5390                       # number of writebacks
system.cpu3.dcache.writebacks::total             5390                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus_13.data            5                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus_13.data            5                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus_13.data            5                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus_13.data        22817                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        22817                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus_13.data         4015                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4015                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus_13.data          121                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          121                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus_13.data        26832                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        26832                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus_13.data        26953                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        26953                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus_13.data           16                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           16                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus_13.data          452                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          452                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus_13.data          468                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          468                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus_13.data    166115000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    166115000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus_13.data     34714500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     34714500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_13.data      1750500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1750500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus_13.data    200829500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    200829500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus_13.data    202580000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    202580000                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data      2708500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      2708500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus_13.data      2708500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2708500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus_13.data     0.038899                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.038899                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus_13.data     0.011734                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.011734                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_13.data     0.620513                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.620513                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus_13.data     0.028890                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.028890                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus_13.data     0.029015                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.029015                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.data  7280.317307                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7280.317307                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_13.data  8646.201743                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  8646.201743                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_13.data 14466.942149                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 14466.942149                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus_13.data  7484.701103                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  7484.701103                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus_13.data  7516.046451                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  7516.046451                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data 169281.250000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169281.250000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  5787.393162                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  5787.393162                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements          105                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.290034                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          178                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs          121                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     1.471074                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker     2.003033                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus_13.dtb.walker    13.287002                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.125190                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus_13.dtb.walker     0.830438                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.955627                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses          575                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses          575                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus_13.dtb.walker          109                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          109                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus_13.dtb.walker          109                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          109                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus_13.dtb.walker          109                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          109                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus_13.dtb.walker          119                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total          119                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus_13.dtb.walker          119                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total          119                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus_13.dtb.walker          119                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total          119                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_13.dtb.walker      1332500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total      1332500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus_13.dtb.walker      1332500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total      1332500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus_13.dtb.walker      1332500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total      1332500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus_13.dtb.walker          228                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          228                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus_13.dtb.walker          228                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          228                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus_13.dtb.walker          228                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          228                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_13.dtb.walker     0.521930                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.521930                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus_13.dtb.walker     0.521930                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.521930                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus_13.dtb.walker     0.521930                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.521930                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.dtb.walker 11197.478992                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 11197.478992                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_13.dtb.walker 11197.478992                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 11197.478992                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_13.dtb.walker 11197.478992                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 11197.478992                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.dtb.walker          119                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total          119                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus_13.dtb.walker          119                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total          119                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus_13.dtb.walker          119                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total          119                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.dtb.walker      1213500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1213500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.dtb.walker      1213500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total      1213500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.dtb.walker      1213500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total      1213500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.521930                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.521930                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.521930                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.521930                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.521930                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.521930                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 10197.478992                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10197.478992                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 10197.478992                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10197.478992                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 10197.478992                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10197.478992                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            11919                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2623226                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            12431                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           211.022927                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst    13.293451                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus_13.inst   498.706549                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.025964                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus_13.inst     0.974036                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5184345                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5184345                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus_13.inst      2574294                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2574294                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus_13.inst      2574294                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2574294                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus_13.inst      2574294                       # number of overall hits
system.cpu3.icache.overall_hits::total        2574294                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus_13.inst        11919                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        11919                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus_13.inst        11919                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         11919                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus_13.inst        11919                       # number of overall misses
system.cpu3.icache.overall_misses::total        11919                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus_13.inst    166633000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    166633000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus_13.inst    166633000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    166633000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus_13.inst    166633000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    166633000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus_13.inst      2586213                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2586213                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus_13.inst      2586213                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2586213                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus_13.inst      2586213                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2586213                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus_13.inst     0.004609                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004609                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus_13.inst     0.004609                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004609                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus_13.inst     0.004609                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004609                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus_13.inst 13980.451380                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13980.451380                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus_13.inst 13980.451380                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13980.451380                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus_13.inst 13980.451380                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13980.451380                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        11919                       # number of writebacks
system.cpu3.icache.writebacks::total            11919                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus_13.inst        11919                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        11919                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus_13.inst        11919                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        11919                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus_13.inst        11919                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        11919                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus_13.inst    154714000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    154714000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus_13.inst    154714000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    154714000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus_13.inst    154714000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    154714000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus_13.inst     0.004609                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004609                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus_13.inst     0.004609                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004609                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus_13.inst     0.004609                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004609                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.inst 12980.451380                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12980.451380                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus_13.inst 12980.451380                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12980.451380                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus_13.inst 12980.451380                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12980.451380                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements           20                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse     7.993015                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs           28                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     0.571429                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker     2.001854                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus_13.itb.walker     5.991161                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.125116                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus_13.itb.walker     0.374448                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.499563                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses          103                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses          103                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus_13.itb.walker            8                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total            8                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus_13.itb.walker            8                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total            8                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus_13.itb.walker            8                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total            8                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus_13.itb.walker           29                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus_13.itb.walker           29                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total           29                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus_13.itb.walker           29                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total           29                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus_13.itb.walker       236000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total       236000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus_13.itb.walker       236000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total       236000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus_13.itb.walker       236000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total       236000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus_13.itb.walker           37                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total           37                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus_13.itb.walker           37                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total           37                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus_13.itb.walker           37                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total           37                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus_13.itb.walker     0.783784                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.783784                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus_13.itb.walker     0.783784                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.783784                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus_13.itb.walker     0.783784                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.783784                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.itb.walker  8137.931034                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total  8137.931034                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus_13.itb.walker  8137.931034                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total  8137.931034                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus_13.itb.walker  8137.931034                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total  8137.931034                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.itb.walker           29                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus_13.itb.walker           29                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus_13.itb.walker           29                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.itb.walker       207000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total       207000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.itb.walker       207000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total       207000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.itb.walker       207000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total       207000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.itb.walker     0.783784                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.783784                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.itb.walker     0.783784                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.783784                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.itb.walker     0.783784                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.783784                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.itb.walker  7137.931034                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7137.931034                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.itb.walker  7137.931034                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total  7137.931034                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.itb.walker  7137.931034                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total  7137.931034                       # average overall mshr miss latency
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.pwrStateResidencyTicks::OFF  6471566077500                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements            15402                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          711.708078                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             844296                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            16247                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            51.966271                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   228.101481                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus_14.data   483.606597                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.222755                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus_14.data     0.472272                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.695027                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          845                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          820                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.825195                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          1890133                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         1890133                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::switch_cpus_14.data       567444                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         567444                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus_14.data       339402                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        339402                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus_14.data           76                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           76                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::switch_cpus_14.data       906846                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          906846                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus_14.data       906922                       # number of overall hits
system.cpu4.dcache.overall_hits::total         906922                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus_14.data        22493                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        22493                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus_14.data         3793                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3793                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus_14.data           62                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           62                       # number of SoftPFReq misses
system.cpu4.dcache.demand_misses::switch_cpus_14.data        26286                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         26286                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus_14.data        26348                       # number of overall misses
system.cpu4.dcache.overall_misses::total        26348                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus_14.data    187020500                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    187020500                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus_14.data     34446500                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     34446500                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus_14.data    221467000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    221467000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus_14.data    221467000                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    221467000                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus_14.data       589937                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       589937                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus_14.data       343195                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       343195                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus_14.data          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus_14.data       933132                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       933132                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus_14.data       933270                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       933270                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus_14.data     0.038128                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.038128                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus_14.data     0.011052                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.011052                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus_14.data     0.449275                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.449275                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus_14.data     0.028170                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.028170                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus_14.data     0.028232                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.028232                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus_14.data  8314.608989                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  8314.608989                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus_14.data  9081.597680                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total  9081.597680                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus_14.data  8425.283421                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  8425.283421                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus_14.data  8405.457720                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  8405.457720                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         5153                       # number of writebacks
system.cpu4.dcache.writebacks::total             5153                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus_14.data            1                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus_14.data            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus_14.data            1                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus_14.data        22492                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        22492                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus_14.data         3793                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         3793                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus_14.data           62                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           62                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus_14.data        26285                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        26285                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus_14.data        26347                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        26347                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_uncacheable::switch_cpus_14.data           24                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.ReadReq_mshr_uncacheable::total           24                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::switch_cpus_14.data          469                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::total          469                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.overall_mshr_uncacheable_misses::switch_cpus_14.data          493                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.overall_mshr_uncacheable_misses::total          493                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus_14.data    164524500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    164524500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus_14.data     30653500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     30653500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_14.data       503500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       503500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus_14.data    195178000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    195178000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus_14.data    195681500                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    195681500                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      4063500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      4063500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus_14.data      4063500                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      4063500                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus_14.data     0.038126                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.038126                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus_14.data     0.011052                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.011052                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_14.data     0.449275                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.449275                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus_14.data     0.028169                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.028169                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus_14.data     0.028231                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.028231                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.data  7314.800818                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  7314.800818                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_14.data  8081.597680                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  8081.597680                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_14.data  8120.967742                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total  8120.967742                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus_14.data  7425.451779                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  7425.451779                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus_14.data  7427.088473                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  7427.088473                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data 169312.500000                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169312.500000                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  8242.393509                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total  8242.393509                       # average overall mshr uncacheable latency
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.replacements           87                       # number of replacements
system.cpu4.dtb_walker_cache.tags.tagsinuse    15.296040                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs          120                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs          103                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs     1.165049                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus4.dtb.walker     4.008134                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus_14.dtb.walker    11.287905                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus4.dtb.walker     0.250508                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus_14.dtb.walker     0.705494                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::total     0.956002                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dtb_walker_cache.tags.tag_accesses          512                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses          512                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.ReadReq_hits::switch_cpus_14.dtb.walker          109                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.ReadReq_hits::total          109                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.demand_hits::switch_cpus_14.dtb.walker          109                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.demand_hits::total          109                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.overall_hits::switch_cpus_14.dtb.walker          109                       # number of overall hits
system.cpu4.dtb_walker_cache.overall_hits::total          109                       # number of overall hits
system.cpu4.dtb_walker_cache.ReadReq_misses::switch_cpus_14.dtb.walker           98                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.ReadReq_misses::total           98                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.demand_misses::switch_cpus_14.dtb.walker           98                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.demand_misses::total           98                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.overall_misses::switch_cpus_14.dtb.walker           98                       # number of overall misses
system.cpu4.dtb_walker_cache.overall_misses::total           98                       # number of overall misses
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_14.dtb.walker      1046500                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::total      1046500                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::switch_cpus_14.dtb.walker      1046500                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::total      1046500                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::switch_cpus_14.dtb.walker      1046500                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::total      1046500                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.ReadReq_accesses::switch_cpus_14.dtb.walker          207                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.ReadReq_accesses::total          207                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.demand_accesses::switch_cpus_14.dtb.walker          207                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.demand_accesses::total          207                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::switch_cpus_14.dtb.walker          207                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::total          207                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_14.dtb.walker     0.473430                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::total     0.473430                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::switch_cpus_14.dtb.walker     0.473430                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::total     0.473430                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::switch_cpus_14.dtb.walker     0.473430                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::total     0.473430                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.dtb.walker 10678.571429                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::total 10678.571429                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_14.dtb.walker 10678.571429                       # average overall miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::total 10678.571429                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_14.dtb.walker 10678.571429                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::total 10678.571429                       # average overall miss latency
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.writebacks::writebacks           12                       # number of writebacks
system.cpu4.dtb_walker_cache.writebacks::total           12                       # number of writebacks
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.dtb.walker           98                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::total           98                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::switch_cpus_14.dtb.walker           98                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::total           98                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::switch_cpus_14.dtb.walker           98                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::total           98                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.dtb.walker       948500                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::total       948500                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.dtb.walker       948500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::total       948500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.dtb.walker       948500                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::total       948500                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.dtb.walker     0.473430                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.473430                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.dtb.walker     0.473430                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::total     0.473430                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.dtb.walker     0.473430                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::total     0.473430                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9678.571429                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9678.571429                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9678.571429                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9678.571429                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9678.571429                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9678.571429                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements            12811                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            2622969                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            13323                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           196.875253                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst    13.901809                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus_14.inst   498.098191                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.027152                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus_14.inst     0.972848                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          5217213                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         5217213                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::switch_cpus_14.inst      2589390                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        2589390                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus_14.inst      2589390                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         2589390                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus_14.inst      2589390                       # number of overall hits
system.cpu4.icache.overall_hits::total        2589390                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus_14.inst        12811                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        12811                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus_14.inst        12811                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         12811                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus_14.inst        12811                       # number of overall misses
system.cpu4.icache.overall_misses::total        12811                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus_14.inst    179528000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    179528000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus_14.inst    179528000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    179528000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus_14.inst    179528000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    179528000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus_14.inst      2602201                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      2602201                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus_14.inst      2602201                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      2602201                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus_14.inst      2602201                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      2602201                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus_14.inst     0.004923                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004923                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus_14.inst     0.004923                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004923                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus_14.inst     0.004923                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004923                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus_14.inst 14013.582078                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 14013.582078                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus_14.inst 14013.582078                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 14013.582078                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus_14.inst 14013.582078                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 14013.582078                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks        12811                       # number of writebacks
system.cpu4.icache.writebacks::total            12811                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus_14.inst        12811                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        12811                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus_14.inst        12811                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        12811                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus_14.inst        12811                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        12811                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus_14.inst    166717000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    166717000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus_14.inst    166717000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    166717000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus_14.inst    166717000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    166717000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus_14.inst     0.004923                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.004923                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus_14.inst     0.004923                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.004923                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus_14.inst     0.004923                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.004923                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.inst 13013.582078                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 13013.582078                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus_14.inst 13013.582078                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 13013.582078                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus_14.inst 13013.582078                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 13013.582078                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.replacements           10                       # number of replacements
system.cpu4.itb_walker_cache.tags.tagsinuse     7.988283                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs           18                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs     0.888889                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus4.itb.walker            2                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus_14.itb.walker     5.988283                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus4.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus_14.itb.walker     0.374268                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::total     0.499268                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu4.itb_walker_cache.tags.tag_accesses           68                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses           68                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.ReadReq_hits::switch_cpus_14.itb.walker            7                       # number of ReadReq hits
system.cpu4.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu4.itb_walker_cache.demand_hits::switch_cpus_14.itb.walker            7                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.overall_hits::switch_cpus_14.itb.walker            7                       # number of overall hits
system.cpu4.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu4.itb_walker_cache.ReadReq_misses::switch_cpus_14.itb.walker           18                       # number of ReadReq misses
system.cpu4.itb_walker_cache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu4.itb_walker_cache.demand_misses::switch_cpus_14.itb.walker           18                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.demand_misses::total           18                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.overall_misses::switch_cpus_14.itb.walker           18                       # number of overall misses
system.cpu4.itb_walker_cache.overall_misses::total           18                       # number of overall misses
system.cpu4.itb_walker_cache.ReadReq_miss_latency::switch_cpus_14.itb.walker       182000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.ReadReq_miss_latency::total       182000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::switch_cpus_14.itb.walker       182000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::total       182000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::switch_cpus_14.itb.walker       182000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::total       182000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.ReadReq_accesses::switch_cpus_14.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.ReadReq_accesses::total           25                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.demand_accesses::switch_cpus_14.itb.walker           25                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.demand_accesses::total           25                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::switch_cpus_14.itb.walker           25                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::total           25                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::switch_cpus_14.itb.walker     0.720000                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::total     0.720000                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_miss_rate::switch_cpus_14.itb.walker     0.720000                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_miss_rate::total     0.720000                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_miss_rate::switch_cpus_14.itb.walker     0.720000                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_miss_rate::total     0.720000                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.itb.walker 10111.111111                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::total 10111.111111                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::switch_cpus_14.itb.walker 10111.111111                       # average overall miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::total 10111.111111                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::switch_cpus_14.itb.walker 10111.111111                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::total 10111.111111                       # average overall miss latency
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.itb.walker           18                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::switch_cpus_14.itb.walker           18                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::switch_cpus_14.itb.walker           18                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.itb.walker       164000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::total       164000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.itb.walker       164000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::total       164000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.itb.walker       164000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::total       164000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.itb.walker     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.itb.walker     0.720000                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::total     0.720000                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.itb.walker     0.720000                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::total     0.720000                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9111.111111                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9111.111111                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9111.111111                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::total  9111.111111                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9111.111111                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::total  9111.111111                       # average overall mshr miss latency
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::OFF  6471566077500                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            13967                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          870.966655                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             824321                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            14888                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            55.368149                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   229.917018                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus_15.data   641.049637                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.224528                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus_15.data     0.626025                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.850553                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          921                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          911                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.899414                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          1764691                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         1764691                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::switch_cpus_15.data       531146                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         531146                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus_15.data       316317                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        316317                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus_15.data           82                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           82                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::switch_cpus_15.data       847463                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          847463                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus_15.data       847545                       # number of overall hits
system.cpu5.dcache.overall_hits::total         847545                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus_15.data        20210                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        20210                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus_15.data         3816                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         3816                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus_15.data           89                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           89                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::switch_cpus_15.data        24026                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         24026                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus_15.data        24115                       # number of overall misses
system.cpu5.dcache.overall_misses::total        24115                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus_15.data    172899500                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    172899500                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus_15.data     37521500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     37521500                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus_15.data    210421000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    210421000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus_15.data    210421000                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    210421000                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus_15.data       551356                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       551356                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus_15.data       320133                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       320133                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus_15.data          171                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          171                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus_15.data       871489                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       871489                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus_15.data       871660                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       871660                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus_15.data     0.036655                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.036655                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus_15.data     0.011920                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.011920                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus_15.data     0.520468                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.520468                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus_15.data     0.027569                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.027569                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus_15.data     0.027666                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.027666                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus_15.data  8555.145967                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  8555.145967                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus_15.data  9832.678197                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total  9832.678197                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus_15.data  8758.053775                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total  8758.053775                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus_15.data  8725.730873                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total  8725.730873                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         5010                       # number of writebacks
system.cpu5.dcache.writebacks::total             5010                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus_15.data            3                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus_15.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus_15.data            4                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus_15.data            4                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus_15.data        20207                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        20207                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus_15.data         3815                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         3815                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus_15.data           89                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           89                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus_15.data        24022                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        24022                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus_15.data        24111                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        24111                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_uncacheable::switch_cpus_15.data           25                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.ReadReq_mshr_uncacheable::total           25                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::switch_cpus_15.data          470                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::total          470                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.overall_mshr_uncacheable_misses::switch_cpus_15.data          495                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.overall_mshr_uncacheable_misses::total          495                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus_15.data    152155000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    152155000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus_15.data     33634500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     33634500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_15.data      2354000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      2354000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus_15.data    185789500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    185789500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus_15.data    188143500                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    188143500                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      4195500                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      4195500                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus_15.data      4195500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      4195500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus_15.data     0.036650                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.036650                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus_15.data     0.011917                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.011917                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_15.data     0.520468                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.520468                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus_15.data     0.027564                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.027564                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus_15.data     0.027661                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.027661                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.data  7529.816400                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  7529.816400                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_15.data  8816.382700                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total  8816.382700                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_15.data 26449.438202                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 26449.438202                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus_15.data  7734.139539                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  7734.139539                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus_15.data  7803.222595                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  7803.222595                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data       167820                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total       167820                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  8475.757576                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total  8475.757576                       # average overall mshr uncacheable latency
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.replacements          105                       # number of replacements
system.cpu5.dtb_walker_cache.tags.tagsinuse    15.302936                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs          139                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs          121                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs     1.148760                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus5.dtb.walker     4.009868                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus_15.dtb.walker    11.293068                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus5.dtb.walker     0.250617                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus_15.dtb.walker     0.705817                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::total     0.956433                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dtb_walker_cache.tags.tag_accesses          575                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses          575                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.ReadReq_hits::switch_cpus_15.dtb.walker          115                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.ReadReq_hits::total          115                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.demand_hits::switch_cpus_15.dtb.walker          115                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.demand_hits::total          115                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.overall_hits::switch_cpus_15.dtb.walker          115                       # number of overall hits
system.cpu5.dtb_walker_cache.overall_hits::total          115                       # number of overall hits
system.cpu5.dtb_walker_cache.ReadReq_misses::switch_cpus_15.dtb.walker          115                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.ReadReq_misses::total          115                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.demand_misses::switch_cpus_15.dtb.walker          115                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.demand_misses::total          115                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.overall_misses::switch_cpus_15.dtb.walker          115                       # number of overall misses
system.cpu5.dtb_walker_cache.overall_misses::total          115                       # number of overall misses
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_15.dtb.walker      1137000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::total      1137000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::switch_cpus_15.dtb.walker      1137000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::total      1137000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::switch_cpus_15.dtb.walker      1137000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::total      1137000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.ReadReq_accesses::switch_cpus_15.dtb.walker          230                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.ReadReq_accesses::total          230                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.demand_accesses::switch_cpus_15.dtb.walker          230                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.demand_accesses::total          230                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::switch_cpus_15.dtb.walker          230                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::total          230                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_15.dtb.walker     0.500000                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::total     0.500000                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::switch_cpus_15.dtb.walker     0.500000                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::total     0.500000                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::switch_cpus_15.dtb.walker     0.500000                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::total     0.500000                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.dtb.walker  9886.956522                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::total  9886.956522                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_15.dtb.walker  9886.956522                       # average overall miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::total  9886.956522                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_15.dtb.walker  9886.956522                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::total  9886.956522                       # average overall miss latency
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.writebacks::writebacks           10                       # number of writebacks
system.cpu5.dtb_walker_cache.writebacks::total           10                       # number of writebacks
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.dtb.walker          115                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::total          115                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::switch_cpus_15.dtb.walker          115                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::total          115                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::switch_cpus_15.dtb.walker          115                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::total          115                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.dtb.walker      1022000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1022000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.dtb.walker      1022000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::total      1022000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.dtb.walker      1022000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::total      1022000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.dtb.walker     0.500000                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.dtb.walker     0.500000                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::total     0.500000                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.dtb.walker     0.500000                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::total     0.500000                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8886.956522                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8886.956522                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8886.956522                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8886.956522                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8886.956522                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8886.956522                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements            12148                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2420807                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            12660                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           191.216983                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst    16.196098                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus_15.inst   495.803902                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.031633                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus_15.inst     0.968367                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          4834794                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         4834794                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::switch_cpus_15.inst      2399175                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        2399175                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus_15.inst      2399175                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         2399175                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus_15.inst      2399175                       # number of overall hits
system.cpu5.icache.overall_hits::total        2399175                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus_15.inst        12148                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        12148                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus_15.inst        12148                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         12148                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus_15.inst        12148                       # number of overall misses
system.cpu5.icache.overall_misses::total        12148                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus_15.inst    168662000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    168662000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus_15.inst    168662000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    168662000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus_15.inst    168662000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    168662000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus_15.inst      2411323                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      2411323                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus_15.inst      2411323                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      2411323                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus_15.inst      2411323                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      2411323                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus_15.inst     0.005038                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005038                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus_15.inst     0.005038                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005038                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus_15.inst     0.005038                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005038                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus_15.inst 13883.931511                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 13883.931511                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus_15.inst 13883.931511                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 13883.931511                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus_15.inst 13883.931511                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 13883.931511                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks        12148                       # number of writebacks
system.cpu5.icache.writebacks::total            12148                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus_15.inst        12148                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        12148                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus_15.inst        12148                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        12148                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus_15.inst        12148                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        12148                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus_15.inst    156514000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    156514000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus_15.inst    156514000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    156514000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus_15.inst    156514000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    156514000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus_15.inst     0.005038                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.005038                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus_15.inst     0.005038                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.005038                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus_15.inst     0.005038                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.005038                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.inst 12883.931511                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 12883.931511                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus_15.inst 12883.931511                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 12883.931511                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus_15.inst 12883.931511                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 12883.931511                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.replacements           36                       # number of replacements
system.cpu5.itb_walker_cache.tags.tagsinuse     6.986260                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs            6                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs           43                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs     0.139535                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.occ_blocks::switch_cpus_15.itb.walker     6.986260                       # Average occupied blocks per requestor
system.cpu5.itb_walker_cache.tags.occ_percent::switch_cpus_15.itb.walker     0.436641                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_percent::total     0.436641                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu5.itb_walker_cache.tags.tag_accesses          164                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses          164                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.ReadReq_hits::switch_cpus_15.itb.walker            7                       # number of ReadReq hits
system.cpu5.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu5.itb_walker_cache.demand_hits::switch_cpus_15.itb.walker            7                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.overall_hits::switch_cpus_15.itb.walker            7                       # number of overall hits
system.cpu5.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu5.itb_walker_cache.ReadReq_misses::switch_cpus_15.itb.walker           50                       # number of ReadReq misses
system.cpu5.itb_walker_cache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.itb_walker_cache.demand_misses::switch_cpus_15.itb.walker           50                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.overall_misses::switch_cpus_15.itb.walker           50                       # number of overall misses
system.cpu5.itb_walker_cache.overall_misses::total           50                       # number of overall misses
system.cpu5.itb_walker_cache.ReadReq_miss_latency::switch_cpus_15.itb.walker       440500                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.ReadReq_miss_latency::total       440500                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::switch_cpus_15.itb.walker       440500                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::total       440500                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::switch_cpus_15.itb.walker       440500                       # number of overall miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::total       440500                       # number of overall miss cycles
system.cpu5.itb_walker_cache.ReadReq_accesses::switch_cpus_15.itb.walker           57                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.ReadReq_accesses::total           57                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.demand_accesses::switch_cpus_15.itb.walker           57                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.demand_accesses::total           57                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::switch_cpus_15.itb.walker           57                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::total           57                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::switch_cpus_15.itb.walker     0.877193                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::total     0.877193                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_miss_rate::switch_cpus_15.itb.walker     0.877193                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_miss_rate::total     0.877193                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_miss_rate::switch_cpus_15.itb.walker     0.877193                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_miss_rate::total     0.877193                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.itb.walker         8810                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::total         8810                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::switch_cpus_15.itb.walker         8810                       # average overall miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::total         8810                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::switch_cpus_15.itb.walker         8810                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::total         8810                       # average overall miss latency
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.itb.walker           50                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::switch_cpus_15.itb.walker           50                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::switch_cpus_15.itb.walker           50                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.itb.walker       390500                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::total       390500                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.itb.walker       390500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::total       390500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.itb.walker       390500                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::total       390500                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.877193                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.877193                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.877193                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::total     0.877193                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.877193                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::total     0.877193                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker         7810                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total         7810                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker         7810                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::total         7810                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker         7810                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::total         7810                       # average overall mshr miss latency
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu6.interrupts.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.pwrStateResidencyTicks::OFF  6471566077500                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements             1895                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          826.202232                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          333425535                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             2723                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs         122447.864488                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   240.504186                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus_16.data   585.698046                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.234867                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus_16.data     0.571971                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.806838                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          828                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          827                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        666922902                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       666922902                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::switch_cpus_16.data    333338277                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      333338277                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus_16.data       112092                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        112092                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus_16.data           36                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total           36                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::switch_cpus_16.data    333450369                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       333450369                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus_16.data    333450405                       # number of overall hits
system.cpu6.dcache.overall_hits::total      333450405                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus_16.data         5797                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5797                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus_16.data         2140                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2140                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus_16.data           58                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           58                       # number of SoftPFReq misses
system.cpu6.dcache.demand_misses::switch_cpus_16.data         7937                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          7937                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus_16.data         7995                       # number of overall misses
system.cpu6.dcache.overall_misses::total         7995                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus_16.data     39600500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     39600500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus_16.data     19840000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     19840000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus_16.data     59440500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     59440500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus_16.data     59440500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     59440500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus_16.data    333344074                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    333344074                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus_16.data       114232                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       114232                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus_16.data           94                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total           94                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus_16.data    333458306                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    333458306                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus_16.data    333458400                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    333458400                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus_16.data     0.000017                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus_16.data     0.018734                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.018734                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus_16.data     0.617021                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.617021                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus_16.data     0.000024                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus_16.data     0.000024                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus_16.data  6831.205796                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  6831.205796                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus_16.data  9271.028037                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total  9271.028037                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus_16.data  7489.038680                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  7489.038680                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus_16.data  7434.709193                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  7434.709193                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         1447                       # number of writebacks
system.cpu6.dcache.writebacks::total             1447                       # number of writebacks
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus_16.data            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus_16.data            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus_16.data            1                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus_16.data         5797                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5797                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus_16.data         2139                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         2139                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus_16.data           58                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           58                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus_16.data         7936                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         7936                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus_16.data         7994                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         7994                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_uncacheable::switch_cpus_16.data           21                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.ReadReq_mshr_uncacheable::total           21                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::switch_cpus_16.data          458                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::total          458                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.overall_mshr_uncacheable_misses::switch_cpus_16.data          479                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.overall_mshr_uncacheable_misses::total          479                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus_16.data     33803500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     33803500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus_16.data     17671000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     17671000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_16.data       447500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       447500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus_16.data     51474500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     51474500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus_16.data     51922000                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     51922000                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      3519500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      3519500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus_16.data      3519500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      3519500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus_16.data     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus_16.data     0.018725                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.018725                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_16.data     0.617021                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.617021                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus_16.data     0.000024                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus_16.data     0.000024                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.data  5831.205796                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  5831.205796                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_16.data  8261.337073                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  8261.337073                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_16.data  7715.517241                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total  7715.517241                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus_16.data  6486.202117                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  6486.202117                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus_16.data  6495.121341                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  6495.121341                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 167595.238095                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167595.238095                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  7347.599165                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total  7347.599165                       # average overall mshr uncacheable latency
system.cpu6.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.tags.replacements           87                       # number of replacements
system.cpu6.dtb_walker_cache.tags.tagsinuse    14.002281                       # Cycle average of tags in use
system.cpu6.dtb_walker_cache.tags.total_refs          144                       # Total number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.sampled_refs          101                       # Sample count of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.avg_refs     1.425743                       # Average number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus6.dtb.walker     3.005892                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus_16.dtb.walker    10.996390                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus6.dtb.walker     0.187868                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus_16.dtb.walker     0.687274                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::total     0.875143                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu6.dtb_walker_cache.tags.tag_accesses          508                       # Number of tag accesses
system.cpu6.dtb_walker_cache.tags.data_accesses          508                       # Number of data accesses
system.cpu6.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.ReadReq_hits::switch_cpus_16.dtb.walker          119                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.ReadReq_hits::total          119                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.demand_hits::switch_cpus_16.dtb.walker          119                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.demand_hits::total          119                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.overall_hits::switch_cpus_16.dtb.walker          119                       # number of overall hits
system.cpu6.dtb_walker_cache.overall_hits::total          119                       # number of overall hits
system.cpu6.dtb_walker_cache.ReadReq_misses::switch_cpus_16.dtb.walker           90                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.demand_misses::switch_cpus_16.dtb.walker           90                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.overall_misses::switch_cpus_16.dtb.walker           90                       # number of overall misses
system.cpu6.dtb_walker_cache.overall_misses::total           90                       # number of overall misses
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_16.dtb.walker       957000                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::total       957000                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::switch_cpus_16.dtb.walker       957000                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::total       957000                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::switch_cpus_16.dtb.walker       957000                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::total       957000                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.ReadReq_accesses::switch_cpus_16.dtb.walker          209                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.ReadReq_accesses::total          209                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.demand_accesses::switch_cpus_16.dtb.walker          209                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.demand_accesses::total          209                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::switch_cpus_16.dtb.walker          209                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::total          209                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_16.dtb.walker     0.430622                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::total     0.430622                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::switch_cpus_16.dtb.walker     0.430622                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::total     0.430622                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::switch_cpus_16.dtb.walker     0.430622                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::total     0.430622                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.dtb.walker 10633.333333                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::total 10633.333333                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_16.dtb.walker 10633.333333                       # average overall miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::total 10633.333333                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_16.dtb.walker 10633.333333                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::total 10633.333333                       # average overall miss latency
system.cpu6.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu6.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.dtb.walker           90                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::switch_cpus_16.dtb.walker           90                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::switch_cpus_16.dtb.walker           90                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.dtb.walker       867000                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::total       867000                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.dtb.walker       867000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::total       867000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.dtb.walker       867000                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::total       867000                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.dtb.walker     0.430622                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.430622                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.dtb.walker     0.430622                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::total     0.430622                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.dtb.walker     0.430622                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::total     0.430622                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9633.333333                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9633.333333                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9633.333333                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9633.333333                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9633.333333                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9633.333333                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements             7208                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs         1333370369                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             7720                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         172716.369041                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst    12.147718                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus_16.inst   499.852282                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.023726                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus_16.inst     0.976274                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       2666651500                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      2666651500                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::switch_cpus_16.inst   1333314938                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total     1333314938                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus_16.inst   1333314938                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total      1333314938                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus_16.inst   1333314938                       # number of overall hits
system.cpu6.icache.overall_hits::total     1333314938                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus_16.inst         7208                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         7208                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus_16.inst         7208                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          7208                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus_16.inst         7208                       # number of overall misses
system.cpu6.icache.overall_misses::total         7208                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus_16.inst     99772000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     99772000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus_16.inst     99772000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     99772000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus_16.inst     99772000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     99772000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus_16.inst   1333322146                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   1333322146                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus_16.inst   1333322146                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   1333322146                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus_16.inst   1333322146                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   1333322146                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus_16.inst 13841.842397                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 13841.842397                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus_16.inst 13841.842397                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 13841.842397                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus_16.inst 13841.842397                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 13841.842397                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks         7208                       # number of writebacks
system.cpu6.icache.writebacks::total             7208                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus_16.inst         7208                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         7208                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus_16.inst         7208                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         7208                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus_16.inst         7208                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         7208                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus_16.inst     92564000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     92564000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus_16.inst     92564000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     92564000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus_16.inst     92564000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     92564000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.inst 12841.842397                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 12841.842397                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus_16.inst 12841.842397                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 12841.842397                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus_16.inst 12841.842397                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 12841.842397                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.tags.replacements           35                       # number of replacements
system.cpu6.itb_walker_cache.tags.tagsinuse    13.004204                       # Cycle average of tags in use
system.cpu6.itb_walker_cache.tags.total_refs          149                       # Total number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.sampled_refs           48                       # Sample count of references to valid blocks.
system.cpu6.itb_walker_cache.tags.avg_refs     3.104167                       # Average number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus6.itb.walker     7.013520                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus_16.itb.walker     5.990684                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus6.itb.walker     0.438345                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus_16.itb.walker     0.374418                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::total     0.812763                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu6.itb_walker_cache.tags.tag_accesses          128                       # Number of tag accesses
system.cpu6.itb_walker_cache.tags.data_accesses          128                       # Number of data accesses
system.cpu6.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.ReadReq_hits::switch_cpus_16.itb.walker            7                       # number of ReadReq hits
system.cpu6.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu6.itb_walker_cache.demand_hits::switch_cpus_16.itb.walker            7                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.overall_hits::switch_cpus_16.itb.walker            7                       # number of overall hits
system.cpu6.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu6.itb_walker_cache.ReadReq_misses::switch_cpus_16.itb.walker           38                       # number of ReadReq misses
system.cpu6.itb_walker_cache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu6.itb_walker_cache.demand_misses::switch_cpus_16.itb.walker           38                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.demand_misses::total           38                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.overall_misses::switch_cpus_16.itb.walker           38                       # number of overall misses
system.cpu6.itb_walker_cache.overall_misses::total           38                       # number of overall misses
system.cpu6.itb_walker_cache.ReadReq_miss_latency::switch_cpus_16.itb.walker       271000                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.ReadReq_miss_latency::total       271000                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::switch_cpus_16.itb.walker       271000                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::total       271000                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::switch_cpus_16.itb.walker       271000                       # number of overall miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::total       271000                       # number of overall miss cycles
system.cpu6.itb_walker_cache.ReadReq_accesses::switch_cpus_16.itb.walker           45                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.ReadReq_accesses::total           45                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.demand_accesses::switch_cpus_16.itb.walker           45                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.demand_accesses::total           45                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::switch_cpus_16.itb.walker           45                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::total           45                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::switch_cpus_16.itb.walker     0.844444                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::total     0.844444                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_miss_rate::switch_cpus_16.itb.walker     0.844444                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_miss_rate::total     0.844444                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_miss_rate::switch_cpus_16.itb.walker     0.844444                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_miss_rate::total     0.844444                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.itb.walker  7131.578947                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::total  7131.578947                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::switch_cpus_16.itb.walker  7131.578947                       # average overall miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::total  7131.578947                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::switch_cpus_16.itb.walker  7131.578947                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::total  7131.578947                       # average overall miss latency
system.cpu6.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.itb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.itb.walker           38                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::switch_cpus_16.itb.walker           38                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::switch_cpus_16.itb.walker           38                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.itb.walker       233000                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::total       233000                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.itb.walker       233000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::total       233000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.itb.walker       233000                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::total       233000                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.itb.walker     0.844444                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.844444                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.itb.walker     0.844444                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::total     0.844444                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.itb.walker     0.844444                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::total     0.844444                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.itb.walker  6131.578947                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6131.578947                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.itb.walker  6131.578947                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::total  6131.578947                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.itb.walker  6131.578947                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::total  6131.578947                       # average overall mshr miss latency
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu7.interrupts.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.pwrStateResidencyTicks::OFF  6471566077500                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            14175                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          796.416815                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             865159                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            15060                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            57.447477                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   315.232026                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus_17.data   481.184789                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.307844                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus_17.data     0.469907                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.777751                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          885                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          879                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.864258                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          1834165                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         1834165                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::switch_cpus_17.data       552377                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         552377                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus_17.data       329161                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        329161                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus_17.data           27                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           27                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::switch_cpus_17.data       881538                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          881538                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus_17.data       881565                       # number of overall hits
system.cpu7.dcache.overall_hits::total         881565                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus_17.data        20886                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20886                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus_17.data         3657                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3657                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus_17.data           24                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu7.dcache.demand_misses::switch_cpus_17.data        24543                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         24543                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus_17.data        24567                       # number of overall misses
system.cpu7.dcache.overall_misses::total        24567                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus_17.data    189024500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    189024500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus_17.data     35084000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     35084000                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus_17.data    224108500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    224108500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus_17.data    224108500                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    224108500                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus_17.data       573263                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       573263                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus_17.data       332818                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       332818                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus_17.data           51                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           51                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus_17.data       906081                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       906081                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus_17.data       906132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       906132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus_17.data     0.036434                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.036434                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus_17.data     0.010988                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.010988                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus_17.data     0.470588                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.470588                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus_17.data     0.027087                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.027087                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus_17.data     0.027112                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.027112                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus_17.data  9050.296850                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total  9050.296850                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus_17.data  9593.656002                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total  9593.656002                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus_17.data  9131.259422                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total  9131.259422                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus_17.data  9122.338910                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total  9122.338910                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         4881                       # number of writebacks
system.cpu7.dcache.writebacks::total             4881                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus_17.data        20886                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        20886                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus_17.data         3657                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         3657                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus_17.data           24                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus_17.data        24543                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        24543                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus_17.data        24567                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        24567                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_uncacheable::switch_cpus_17.data           12                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.ReadReq_mshr_uncacheable::total           12                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::switch_cpus_17.data          439                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::total          439                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.overall_mshr_uncacheable_misses::switch_cpus_17.data          451                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.overall_mshr_uncacheable_misses::total          451                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus_17.data    168138500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    168138500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus_17.data     31427000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     31427000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_17.data       135000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       135000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus_17.data    199565500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    199565500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus_17.data    199700500                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    199700500                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      2032500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      2032500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus_17.data      2032500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      2032500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus_17.data     0.036434                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.036434                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus_17.data     0.010988                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.010988                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_17.data     0.470588                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.470588                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus_17.data     0.027087                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.027087                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus_17.data     0.027112                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.027112                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.data  8050.296850                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  8050.296850                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_17.data  8593.656002                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total  8593.656002                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_17.data         5625                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         5625                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus_17.data  8131.259422                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  8131.259422                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus_17.data  8128.811007                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  8128.811007                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  4506.651885                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total  4506.651885                       # average overall mshr uncacheable latency
system.cpu7.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.tags.replacements           78                       # number of replacements
system.cpu7.dtb_walker_cache.tags.tagsinuse    14.324804                       # Cycle average of tags in use
system.cpu7.dtb_walker_cache.tags.total_refs          134                       # Total number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.sampled_refs           93                       # Sample count of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.avg_refs     1.440860                       # Average number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus7.dtb.walker     3.006247                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus_17.dtb.walker    11.318557                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus7.dtb.walker     0.187890                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus_17.dtb.walker     0.707410                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::total     0.895300                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu7.dtb_walker_cache.tags.tag_accesses          492                       # Number of tag accesses
system.cpu7.dtb_walker_cache.tags.data_accesses          492                       # Number of data accesses
system.cpu7.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.ReadReq_hits::switch_cpus_17.dtb.walker          117                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.ReadReq_hits::total          117                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.demand_hits::switch_cpus_17.dtb.walker          117                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.demand_hits::total          117                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.overall_hits::switch_cpus_17.dtb.walker          117                       # number of overall hits
system.cpu7.dtb_walker_cache.overall_hits::total          117                       # number of overall hits
system.cpu7.dtb_walker_cache.ReadReq_misses::switch_cpus_17.dtb.walker           86                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.demand_misses::switch_cpus_17.dtb.walker           86                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.demand_misses::total           86                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.overall_misses::switch_cpus_17.dtb.walker           86                       # number of overall misses
system.cpu7.dtb_walker_cache.overall_misses::total           86                       # number of overall misses
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_17.dtb.walker       930500                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::total       930500                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::switch_cpus_17.dtb.walker       930500                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::total       930500                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::switch_cpus_17.dtb.walker       930500                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::total       930500                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.ReadReq_accesses::switch_cpus_17.dtb.walker          203                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.ReadReq_accesses::total          203                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.demand_accesses::switch_cpus_17.dtb.walker          203                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.demand_accesses::total          203                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::switch_cpus_17.dtb.walker          203                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::total          203                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_17.dtb.walker     0.423645                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::total     0.423645                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::switch_cpus_17.dtb.walker     0.423645                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::total     0.423645                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::switch_cpus_17.dtb.walker     0.423645                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::total     0.423645                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.dtb.walker 10819.767442                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::total 10819.767442                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_17.dtb.walker 10819.767442                       # average overall miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::total 10819.767442                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_17.dtb.walker 10819.767442                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::total 10819.767442                       # average overall miss latency
system.cpu7.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu7.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.dtb.walker           86                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::switch_cpus_17.dtb.walker           86                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::total           86                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::switch_cpus_17.dtb.walker           86                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.dtb.walker       844500                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::total       844500                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.dtb.walker       844500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::total       844500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.dtb.walker       844500                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::total       844500                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.dtb.walker     0.423645                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.423645                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.dtb.walker     0.423645                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::total     0.423645                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.dtb.walker     0.423645                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::total     0.423645                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9819.767442                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9819.767442                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9819.767442                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9819.767442                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9819.767442                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9819.767442                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements            11353                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2535499                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            11865                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           213.695660                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst    27.777271                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus_17.inst   484.222729                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.054252                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus_17.inst     0.945748                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          5042549                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         5042549                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::switch_cpus_17.inst      2504245                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        2504245                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus_17.inst      2504245                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         2504245                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus_17.inst      2504245                       # number of overall hits
system.cpu7.icache.overall_hits::total        2504245                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus_17.inst        11353                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        11353                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus_17.inst        11353                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         11353                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus_17.inst        11353                       # number of overall misses
system.cpu7.icache.overall_misses::total        11353                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus_17.inst    158854500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    158854500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus_17.inst    158854500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    158854500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus_17.inst    158854500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    158854500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus_17.inst      2515598                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      2515598                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus_17.inst      2515598                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      2515598                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus_17.inst      2515598                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      2515598                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus_17.inst     0.004513                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004513                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus_17.inst     0.004513                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004513                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus_17.inst     0.004513                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004513                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus_17.inst 13992.292786                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 13992.292786                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus_17.inst 13992.292786                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 13992.292786                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus_17.inst 13992.292786                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 13992.292786                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks        11353                       # number of writebacks
system.cpu7.icache.writebacks::total            11353                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus_17.inst        11353                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        11353                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus_17.inst        11353                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        11353                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus_17.inst        11353                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        11353                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus_17.inst    147501500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    147501500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus_17.inst    147501500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    147501500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus_17.inst    147501500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    147501500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus_17.inst     0.004513                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.004513                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus_17.inst     0.004513                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.004513                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus_17.inst     0.004513                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.004513                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.inst 12992.292786                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 12992.292786                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus_17.inst 12992.292786                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 12992.292786                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus_17.inst 12992.292786                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 12992.292786                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.tags.replacements           10                       # number of replacements
system.cpu7.itb_walker_cache.tags.tagsinuse     4.995031                       # Cycle average of tags in use
system.cpu7.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.sampled_refs           15                       # Sample count of references to valid blocks.
system.cpu7.itb_walker_cache.tags.avg_refs     1.066667                       # Average number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus7.itb.walker            1                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus_17.itb.walker     3.995031                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus7.itb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus_17.itb.walker     0.249689                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::total     0.312189                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu7.itb_walker_cache.tags.tag_accesses           68                       # Number of tag accesses
system.cpu7.itb_walker_cache.tags.data_accesses           68                       # Number of data accesses
system.cpu7.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.ReadReq_hits::switch_cpus_17.itb.walker            7                       # number of ReadReq hits
system.cpu7.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu7.itb_walker_cache.demand_hits::switch_cpus_17.itb.walker            7                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.overall_hits::switch_cpus_17.itb.walker            7                       # number of overall hits
system.cpu7.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu7.itb_walker_cache.ReadReq_misses::switch_cpus_17.itb.walker           18                       # number of ReadReq misses
system.cpu7.itb_walker_cache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu7.itb_walker_cache.demand_misses::switch_cpus_17.itb.walker           18                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.demand_misses::total           18                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.overall_misses::switch_cpus_17.itb.walker           18                       # number of overall misses
system.cpu7.itb_walker_cache.overall_misses::total           18                       # number of overall misses
system.cpu7.itb_walker_cache.ReadReq_miss_latency::switch_cpus_17.itb.walker        92000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.ReadReq_miss_latency::total        92000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::switch_cpus_17.itb.walker        92000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::total        92000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::switch_cpus_17.itb.walker        92000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::total        92000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.ReadReq_accesses::switch_cpus_17.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.ReadReq_accesses::total           25                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.demand_accesses::switch_cpus_17.itb.walker           25                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.demand_accesses::total           25                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::switch_cpus_17.itb.walker           25                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::total           25                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::switch_cpus_17.itb.walker     0.720000                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::total     0.720000                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_miss_rate::switch_cpus_17.itb.walker     0.720000                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_miss_rate::total     0.720000                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_miss_rate::switch_cpus_17.itb.walker     0.720000                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_miss_rate::total     0.720000                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.itb.walker  5111.111111                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::total  5111.111111                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::switch_cpus_17.itb.walker  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::total  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::switch_cpus_17.itb.walker  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::total  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.itb.walker           18                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::switch_cpus_17.itb.walker           18                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::switch_cpus_17.itb.walker           18                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.itb.walker        74000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::total        74000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.itb.walker        74000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::total        74000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.itb.walker        74000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::total        74000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.itb.walker     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.itb.walker     0.720000                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::total     0.720000                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.itb.walker     0.720000                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::total     0.720000                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.itb.walker  4111.111111                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4111.111111                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.itb.walker  4111.111111                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::total  4111.111111                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.itb.walker  4111.111111                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::total  4111.111111                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  287                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 287                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23837                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23837                       # Transaction distribution
system.iobus.trans_dist::MessageReq                19                       # Transaction distribution
system.iobus.trans_dist::MessageResp               19                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        47374                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        47374                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48286                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          494                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          494                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      1508408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      1508408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           76                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           76                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1508978                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               788500                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy           122076525                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              589000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            23822000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               19000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                23687                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                23703                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               213183                       # Number of tag accesses
system.iocache.tags.data_accesses              213183                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide          135                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              135                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide        23552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        23552                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide        23687                       # number of demand (read+write) misses
system.iocache.demand_misses::total             23687                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide        23687                       # number of overall misses
system.iocache.overall_misses::total            23687                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide     16137480                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     16137480                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide   2820190045                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2820190045                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide   2836327525                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2836327525                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide   2836327525                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2836327525                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide          135                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            135                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide        23552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        23552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide        23687                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           23687                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide        23687                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          23687                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 119536.888889                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119536.888889                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 119743.123514                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 119743.123514                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 119741.948115                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119741.948115                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 119741.948115                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119741.948115                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            34                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           23552                       # number of writebacks
system.iocache.writebacks::total                23552                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          135                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide        23552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        23552                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide        23687                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        23687                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide        23687                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        23687                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      9387480                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      9387480                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide   1641240723                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1641240723                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   1650628203                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1650628203                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   1650628203                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1650628203                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 69536.888889                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69536.888889                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 69685.832328                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 69685.832328                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 69684.983451                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69684.983451                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 69684.983451                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69684.983451                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           883842                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              883886                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   42                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 36898                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     13474                       # number of replacements
system.l2.tags.tagsinuse                 29916.255116                       # Cycle average of tags in use
system.l2.tags.total_refs                     2530557                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     44911                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     56.346040                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1548.377777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  8859.273733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1183.744320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2247.628230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   718.886151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1177.260097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   128.970144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   269.554873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     0.690771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   449.784252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  2282.853763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     3.111235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst  1061.543720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  2282.735416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     3.719226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   502.358516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  1663.141467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   972.522057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  2289.728449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   263.060348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  1049.152329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.inst    17.104168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.data   138.983828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.inst    83.844908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.data   164.090041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.inst    10.973842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.data    81.373679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.dtb.walker     0.999700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.inst     8.976996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.data    92.466451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.inst    18.134010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.data    71.689838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.inst     5.710255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.data   102.808611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.inst     8.948877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.data    23.457037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.inst     4.816854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.data   120.779146                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.047253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.270364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.036125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.068592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.021939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.035927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.003936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.008226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.013726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.069667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.032396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.069664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.015331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.050755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.029679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.069877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.008028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.032018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.inst     0.000522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.data     0.004241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.inst     0.002559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.data     0.005008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.inst     0.000335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.data     0.002483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.inst     0.000274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.data     0.002822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.inst     0.000553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.data     0.002188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.inst     0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.data     0.003137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.inst     0.000273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.data     0.000716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.inst     0.000147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.data     0.003686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.912972                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         12053                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         19384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        12051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19384                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.367828                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.591553                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1980038                       # Number of tag accesses
system.l2.tags.data_accesses                  1980038                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        41647                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41647                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        21560                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            21560                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_10.data         3447                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_11.data         1259                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_12.data         1236                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_13.data         1224                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_14.data         1232                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_15.data         1267                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_16.data          682                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_17.data         1227                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11594                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           31                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_10.data         2209                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_11.data         1081                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_12.data          667                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_13.data          804                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_14.data          556                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_15.data          605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_16.data          166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_17.data          534                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6653                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_10.inst        19666                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_11.inst        12360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_12.inst        12207                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_13.inst        11909                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_14.inst        12791                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_15.inst        12142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_16.inst         7196                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_17.inst        11343                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              99813                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.itb.walker           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           87                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.dtb.walker          172                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.itb.walker          127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.data         9218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.dtb.walker          150                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.itb.walker           94                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.data         8415                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.dtb.walker           91                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.itb.walker           51                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.data         7964                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.dtb.walker           77                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.itb.walker           12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.data         8338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.dtb.walker           67                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.itb.walker           11                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.data         7994                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.dtb.walker           69                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.itb.walker           24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.data         7399                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.dtb.walker           61                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.itb.walker           12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.data         1267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.dtb.walker           60                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.itb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.data         7361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             59138                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst          199                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          118                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.dtb.walker          172                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.itb.walker          127                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.inst        19666                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.data        11427                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.dtb.walker          150                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.itb.walker           94                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.inst        12360                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.data         9496                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.dtb.walker           91                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.itb.walker           51                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.inst        12207                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.data         8631                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.dtb.walker           77                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.itb.walker           12                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.inst        11909                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.data         9142                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.dtb.walker           67                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.itb.walker           11                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.inst        12791                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.data         8550                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.dtb.walker           69                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.itb.walker           24                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.inst        12142                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.data         8004                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.dtb.walker           61                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.itb.walker           12                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.inst         7196                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.data         1433                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.dtb.walker           60                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.inst        11343                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.data         7895                       # number of demand (read+write) hits
system.l2.demand_hits::total                   165604                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker           14                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst          199                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          118                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.dtb.walker          172                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.itb.walker          127                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.inst        19666                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.data        11427                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.dtb.walker          150                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.itb.walker           94                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.inst        12360                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.data         9496                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.dtb.walker           91                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.itb.walker           51                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.inst        12207                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.data         8631                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.dtb.walker           77                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.itb.walker           12                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.inst        11909                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.data         9142                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.dtb.walker           67                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.itb.walker           11                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.inst        12791                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.data         8550                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.dtb.walker           69                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.itb.walker           24                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.inst        12142                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.data         8004                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.dtb.walker           61                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.itb.walker           12                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.inst         7196                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.data         1433                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.dtb.walker           60                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.itb.walker            2                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.inst        11343                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.data         7895                       # number of overall hits
system.l2.overall_hits::total                  165604                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus_10.data          119                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_11.data           43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_12.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_13.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_14.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_15.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_16.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_17.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                257                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_10.data           73                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_11.data           94                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_12.data           33                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_13.data           31                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_14.data           15                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_15.data           27                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_16.data           14                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_17.data           21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 309                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_10.inst           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_11.inst           98                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_12.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_13.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_14.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_15.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_16.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_17.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              198                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus_10.data          221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_11.data          235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_12.data          176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.data          157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_14.data          162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.data          175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_16.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_17.data          319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1472                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.data          294                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.inst           98                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.data          329                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.data          209                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.data          188                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.data          177                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.data          202                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.data           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.data          340                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1979                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.data          294                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.inst           98                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.data          329                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.data          209                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.data          188                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.data          177                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.inst            6                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.data          202                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.data           40                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.data          340                       # number of overall misses
system.l2.overall_misses::total                  1979                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus_10.data       234500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_11.data       203500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_12.data        87500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_13.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_14.data        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_15.data       152500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_16.data       118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_17.data       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1123500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_10.data      8064500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_11.data     10555500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_12.data      4491000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_13.data      3213000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_14.data      1696000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_15.data      3495000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_16.data      1852500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_17.data      3356000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      36723500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_10.inst      4510000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_11.inst     10133000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_12.inst      1380500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_13.inst      1556500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_14.inst      2321000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_15.inst       603000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_16.inst      2575000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_17.inst      1446500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     24525500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_10.data     28551500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_11.data     29093000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_12.data     23195500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.dtb.walker       100000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.data     20204000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_14.data     21299500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.data     23208500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_16.data      4908000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_17.data     36499000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    187059000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus_10.inst      4510000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_10.data     36616000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.inst     10133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.data     39648500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.inst      1380500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.data     27686500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.dtb.walker       100000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.inst      1556500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.data     23417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.inst      2321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.data     22995500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.inst       603000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.data     26703500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.inst      2575000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.data      6760500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.inst      1446500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.data     39855000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        248308000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus_10.inst      4510000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_10.data     36616000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.inst     10133000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.data     39648500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.inst      1380500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.data     27686500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.dtb.walker       100000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.inst      1556500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.data     23417000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.inst      2321000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.data     22995500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.inst       603000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.data     26703500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.inst      2575000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.data      6760500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.inst      1446500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.data     39855000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       248308000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        41647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        21560                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        21560                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_10.data         3566                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_11.data         1302                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_12.data         1246                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_13.data         1236                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_14.data         1242                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_15.data         1279                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_16.data          720                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_17.data         1240                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11851                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           32                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_10.data         2282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_11.data         1175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_12.data          700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_13.data          835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_14.data          571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_15.data          632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_16.data          180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_17.data          555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_10.inst        19694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_11.inst        12458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_12.inst        12220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_13.inst        11919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_14.inst        12811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_15.inst        12148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_16.inst         7208                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_17.inst        11353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         100011                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.itb.walker           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           87                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.dtb.walker          172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.itb.walker          127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.data         9439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.dtb.walker          150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.itb.walker           94                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.data         8650                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.dtb.walker           91                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.itb.walker           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.data         8140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.dtb.walker           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.itb.walker           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.data         8495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.dtb.walker           67                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.itb.walker           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.data         8156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.dtb.walker           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.itb.walker           24                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.data         7574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.dtb.walker           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.itb.walker           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.data         1293                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.dtb.walker           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.data         7680                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         60610                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst          200                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          119                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.dtb.walker          172                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.itb.walker          127                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.inst        19694                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.data        11721                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.dtb.walker          150                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.itb.walker           94                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.inst        12458                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.data         9825                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.dtb.walker           91                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.itb.walker           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.inst        12220                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.data         8840                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.dtb.walker           78                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.itb.walker           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.inst        11919                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.data         9330                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.dtb.walker           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.itb.walker           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.inst        12811                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.data         8727                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.dtb.walker           69                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.itb.walker           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.inst        12148                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.data         8206                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.dtb.walker           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.itb.walker           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.inst         7208                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.data         1473                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.dtb.walker           60                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.inst        11353                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.data         8235                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               167583                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          200                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          119                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.dtb.walker          172                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.itb.walker          127                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.inst        19694                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.data        11721                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.dtb.walker          150                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.itb.walker           94                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.inst        12458                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.data         9825                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.dtb.walker           91                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.itb.walker           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.inst        12220                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.data         8840                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.dtb.walker           78                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.itb.walker           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.inst        11919                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.data         9330                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.dtb.walker           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.itb.walker           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.inst        12811                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.data         8727                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.dtb.walker           69                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.itb.walker           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.inst        12148                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.data         8206                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.dtb.walker           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.itb.walker           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.inst         7208                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.data         1473                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.dtb.walker           60                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.inst        11353                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.data         8235                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              167583                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_10.data     0.033371                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_11.data     0.033026                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_12.data     0.008026                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_13.data     0.009709                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_14.data     0.008052                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_15.data     0.009382                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_16.data     0.052778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_17.data     0.010484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.021686                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.031250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_10.data     0.031989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_11.data     0.080000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_12.data     0.047143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_13.data     0.037126                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_14.data     0.026270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_15.data     0.042722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_16.data     0.077778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_17.data     0.037838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.044384                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_10.inst     0.001422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_11.inst     0.007866                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_12.inst     0.001064                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_13.inst     0.000839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_14.inst     0.001561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_15.inst     0.000494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_16.inst     0.001665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_17.inst     0.000881                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001980                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_10.data     0.023413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_11.data     0.027168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_12.data     0.021622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.dtb.walker     0.012821                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.data     0.018481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_14.data     0.019863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.data     0.023105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_16.data     0.020108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_17.data     0.041536                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.024286                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.008403                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.inst     0.001422                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.data     0.025083                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.inst     0.007866                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.data     0.033486                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.inst     0.001064                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.data     0.023643                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.dtb.walker     0.012821                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.inst     0.000839                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.data     0.020150                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.inst     0.001561                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.data     0.020282                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.inst     0.000494                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.data     0.024616                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.inst     0.001665                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.data     0.027155                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.inst     0.000881                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.data     0.041287                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011809                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.008403                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.inst     0.001422                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.data     0.025083                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.inst     0.007866                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.data     0.033486                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.inst     0.001064                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.data     0.023643                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.dtb.walker     0.012821                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.inst     0.000839                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.data     0.020150                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.inst     0.001561                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.data     0.020282                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.inst     0.000494                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.data     0.024616                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.inst     0.001665                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.data     0.027155                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.inst     0.000881                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.data     0.041287                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011809                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_10.data  1970.588235                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_11.data  4732.558140                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_12.data         8750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_13.data  9916.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_14.data         8850                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_15.data 12708.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_16.data  3105.263158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_17.data  9230.769231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4371.595331                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_10.data 110472.602740                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_11.data 112292.553191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_12.data 136090.909091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_13.data 103645.161290                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_14.data 113066.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_15.data 129444.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_16.data 132321.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_17.data 159809.523810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118846.278317                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_10.inst 161071.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_11.inst 103397.959184                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_12.inst 106192.307692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_13.inst       155650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_14.inst       116050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_15.inst       100500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_16.inst 214583.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_17.inst       144650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 123866.161616                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_10.data 129192.307692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_11.data       123800                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_12.data 131792.613636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.dtb.walker       100000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.data 128687.898089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_14.data 131478.395062                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.data       132620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_16.data 188769.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_17.data 114416.927900                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 127078.125000                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.inst 161071.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.data 124544.217687                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.inst 103397.959184                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.data 120512.158055                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.inst 106192.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.data 132471.291866                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.dtb.walker       100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.inst       155650                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.data 124558.510638                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.inst       116050                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.data 129918.079096                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.inst       100500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.data 132195.544554                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.inst 214583.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.data 169012.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.inst       144650                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.data 117220.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125471.450227                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.inst 161071.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.data 124544.217687                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.inst 103397.959184                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.data 120512.158055                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.inst 106192.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.data 132471.291866                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.dtb.walker       100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.inst       155650                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.data 124558.510638                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.inst       116050                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.data 129918.079096                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.inst       100500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.data 132195.544554                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.inst 214583.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.data 169012.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.inst       144650                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.data 117220.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125471.450227                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1732                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 7416                       # number of writebacks
system.l2.writebacks::total                      7416                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus_10.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_11.data           12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_12.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_13.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_16.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_17.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               28                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_10.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_11.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_12.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_13.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_14.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_16.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_17.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            22                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_10.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_11.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_12.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_13.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_14.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_15.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_16.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_17.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           28                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus_10.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_10.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_11.inst           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_11.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_12.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_12.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_13.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_13.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_14.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_14.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_15.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_16.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_16.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_17.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_17.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  78                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus_10.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_10.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_11.inst           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_11.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_12.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_12.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_13.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_13.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_14.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_14.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_15.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_16.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_16.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_17.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_17.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 78                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          234                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           234                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher        54676                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          54676                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_10.data          119                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_11.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_12.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_13.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_14.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_15.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_16.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_17.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           257                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_10.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_11.data           82                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_12.data           27                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_13.data           28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_14.data           15                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_15.data           27                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_16.data           13                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_17.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            280                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_10.inst           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_11.inst           88                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_12.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_13.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_14.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_15.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_16.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_17.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          175                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_10.data          220                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_11.data          232                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_12.data          174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.data          152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_14.data          158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.data          172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_16.data           24                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_17.data          311                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1444                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.data          288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.inst           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.data          314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.data          201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.data          180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.data          173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.data          199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.data           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.data          331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1899                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        54676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.data          288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.inst           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.data          314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.data          201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.data          180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.data          173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.data          199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.data           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.data          331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            56575                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus_10.data           23                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_11.data           20                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_12.data           17                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_13.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_14.data           24                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_15.data           25                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_16.data           21                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_17.data           12                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          158                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_10.data          471                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_11.data          466                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_12.data          454                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_13.data          452                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_14.data          469                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_15.data          470                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_16.data          458                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_17.data          439                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3679                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus_10.data          494                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_11.data          486                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_12.data          471                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_13.data          468                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_14.data          493                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_15.data          495                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_16.data          479                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_17.data          451                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3837                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1660118430                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1660118430                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_10.data      2314000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_11.data       810500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_12.data       197000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_13.data       236000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_14.data       201000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_15.data       248000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_16.data       742000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_17.data       254500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5003000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_10.data      6992000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_11.data      8551500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_12.data      3684500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_13.data      2875000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_14.data      1546000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_15.data      3225000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_16.data      1510000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_17.data      3120000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     31504000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_10.inst      3762000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_11.inst      8833500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_12.inst      1161500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_13.inst      1430000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_14.inst      1649000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_15.inst       543000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_16.inst      1799500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_17.inst      1241500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20420000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_10.data     26279500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_11.data     26109500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_12.data     21401000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.data     18068500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_14.data     19213000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.data     20867000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_16.data      4166500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_17.data     32815500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    169010500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.inst      3762000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.data     33271500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.inst      8833500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.data     34661000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.inst      1161500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.data     25085500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.inst      1430000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.data     20943500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.inst      1649000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.data     20759000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.inst       543000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.data     24092000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.inst      1799500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.data      5676500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.inst      1241500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.data     35935500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    220934500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1660118430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.inst      3762000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.data     33271500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.inst      8833500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.data     34661000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.inst      1161500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.data     25085500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.inst      1430000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.data     20943500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.inst      1649000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.data     20759000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.inst       543000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.data     24092000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.inst      1799500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.data      5676500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.inst      1241500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.data     35935500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1881052930                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      3502000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      3137500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      2627500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data      2508500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      3763500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      3883000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      3255000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      1882500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     24559500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_10.data      3502000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_11.data      3137500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_12.data      2627500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_13.data      2508500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_14.data      3763500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_15.data      3883000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_16.data      3255000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_17.data      1882500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     24559500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_10.data     0.033371                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_11.data     0.033026                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_12.data     0.008026                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_13.data     0.009709                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_14.data     0.008052                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_15.data     0.009382                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_16.data     0.052778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_17.data     0.010484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.021686                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_10.data     0.029798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_11.data     0.069787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_12.data     0.038571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_13.data     0.033533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_14.data     0.026270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_15.data     0.042722                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_16.data     0.072222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_17.data     0.036036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.040218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_10.inst     0.001320                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_11.inst     0.007064                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_12.inst     0.000900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_13.inst     0.000755                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_14.inst     0.001483                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_15.inst     0.000494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_16.inst     0.001249                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_17.inst     0.000617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_10.data     0.023308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_11.data     0.026821                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_12.data     0.021376                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.012821                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.data     0.017893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_14.data     0.019372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.data     0.022709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_16.data     0.018561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_17.data     0.040495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.023824                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.inst     0.001320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.data     0.024571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.inst     0.007064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.data     0.031959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.inst     0.000900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.data     0.022738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.012821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.inst     0.000755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.data     0.019293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.inst     0.001483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.data     0.019824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.inst     0.000494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.data     0.024251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.inst     0.001249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.data     0.025119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.inst     0.000617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.data     0.040194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011332                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.inst     0.001320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.data     0.024571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.inst     0.007064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.data     0.031959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.inst     0.000900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.data     0.022738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.012821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.inst     0.000755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.data     0.019293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.inst     0.001483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.data     0.019824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.inst     0.000494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.data     0.024251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.inst     0.001249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.data     0.025119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.inst     0.000617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.data     0.040194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.337594                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 30362.836162                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 30362.836162                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_10.data 19445.378151                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_11.data 18848.837209                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_12.data        19700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_13.data 19666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_14.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_15.data 20666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_16.data 19526.315789                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_17.data 19576.923077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19466.926070                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_10.data 102823.529412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_11.data 104286.585366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_12.data 136462.962963                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_13.data 102678.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_14.data 103066.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_15.data 119444.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_16.data 116153.846154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_17.data       156000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112514.285714                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_10.inst 144692.307692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_11.inst 100380.681818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_12.inst 105590.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_13.inst 158888.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_14.inst 86789.473684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_15.inst        90500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_16.inst 199944.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_17.inst 177357.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 116685.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_10.data 119452.272727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_11.data 112540.948276                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_12.data 122994.252874                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.data 118871.710526                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_14.data 121601.265823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.data 121319.767442                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_16.data 173604.166667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_17.data 105516.077170                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 117043.282548                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.inst 144692.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.data 115526.041667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.inst 100380.681818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.data 110385.350318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.inst 105590.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.data 124803.482587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.inst 158888.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.data 116352.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.inst 86789.473684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.data 119994.219653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.inst        90500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.data 121065.326633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.inst 199944.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.data 153418.918919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.inst 177357.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.data 108566.465257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116342.548710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 30362.836162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.inst 144692.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.data 115526.041667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.inst 100380.681818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.data 110385.350318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.inst 105590.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.data 124803.482587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.inst 158888.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.data 116352.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.inst 86789.473684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.data 119994.219653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.inst        90500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.data 121065.326633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.inst 199944.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.data 153418.918919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.inst 177357.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.data 108566.465257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 33248.836589                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 152260.869565                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 154558.823529                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data 156781.250000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data 156812.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data       155320                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data       155000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 155439.873418                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  7089.068826                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  6455.761317                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  5578.556263                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  5360.042735                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  7633.874239                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  7844.444444                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  6795.407098                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  4174.057650                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  6400.703675                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         87811                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        53010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          162                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 158                       # Transaction distribution
system.membus.trans_dist::ReadResp              16014                       # Transaction distribution
system.membus.trans_dist::WriteReq               3679                       # Transaction distribution
system.membus.trans_dist::WriteResp              3679                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        30968                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5007                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            11880                       # Transaction distribution
system.membus.trans_dist::ReadExReq               541                       # Transaction distribution
system.membus.trans_dist::ReadExResp              270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15856                       # Transaction distribution
system.membus.trans_dist::MessageReq               38                       # Transaction distribution
system.membus.trans_dist::MessageResp              38                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         23552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         4813                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu4.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu5.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu6.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu7.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        47374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        47374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio          862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio          846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio          850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio          844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu4.interrupts.pio          848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu5.interrupts.pio          852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu6.interrupts.pio          854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu7.interrupts.pio          844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        64095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::total            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::total           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 111545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu4.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu5.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu6.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu7.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           76                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          494                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio         1724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio         1692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio         1700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio         1688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu4.interrupts.pio         1696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu5.interrupts.pio         1704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu6.interrupts.pio         1708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu7.interrupts.pio         1688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1498048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1512142                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::total           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::total           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3019622                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            16827                       # Total snoops (count)
system.membus.snoopTraffic                       8640                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             55704                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.089311                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.285195                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50729     91.07%     91.07% # Request fanout histogram
system.membus.snoop_fanout::1                    4975      8.93%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               55704                       # Request fanout histogram
system.membus.reqLayer0.occupancy              788500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1071000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1055500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy               11998                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy             1059000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy                8998                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1053000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer8.occupancy                9996                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy             1057500                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer10.occupancy              14993                       # Layer occupancy (ticks)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer11.occupancy            1062500                       # Layer occupancy (ticks)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer12.occupancy              11993                       # Layer occupancy (ticks)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer13.occupancy             860500                       # Layer occupancy (ticks)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer14.occupancy              12997                       # Layer occupancy (ticks)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer15.occupancy            1053500                       # Layer occupancy (ticks)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer16.occupancy               9990                       # Layer occupancy (ticks)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer17.occupancy          203575880                       # Layer occupancy (ticks)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              19000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5833254                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           86981813                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy               7000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy               2000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy               3000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy              7000                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages          368                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes      1507328                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          368                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses               5846                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses               3228                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    1                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses              28564                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::ON    133295500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1671368493500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                   48355                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.committedInsts              21416                       # Number of instructions committed
system.switch_cpus0.committedOps                41201                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        40548                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls               1140                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         3125                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               40548                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads        79776                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        32860                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_cc_register_reads        21758                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes        14573                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs                 9069                       # number of memory refs
system.switch_cpus0.num_load_insts               5846                       # Number of load instructions
system.switch_cpus0.num_store_insts              3223                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles             48355                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                     4563                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass           96      0.23%      0.23% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            32026     77.73%     77.96% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              10      0.02%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            5846     14.19%     92.18% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           3223      7.82%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             41201                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    556835000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value    556835000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    556835000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    556835000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 1671368493500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    838822500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value    838822500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    838822500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    838822500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1671368493500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean    169416500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value    169416500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    169416500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED    169416500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1671368493500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean    413984000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value    413984000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value    413984000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED    413984000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 1671368493500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.committedInsts                  0                       # Number of instructions committed
system.switch_cpus4.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus4.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                   0                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus4.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus4.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus4.num_mem_refs                    0                       # number of memory refs
system.switch_cpus4.num_load_insts                  0                       # Number of load instructions
system.switch_cpus4.num_store_insts                 0                       # Number of store instructions
system.switch_cpus4.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus4.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus4.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus4.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus4.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus4.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus4.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus4.op_class::total                 0                       # Class of executed instruction
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean    362273000                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value    362273000                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value    362273000                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED    362273000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 1671368493500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.committedInsts                  0                       # Number of instructions committed
system.switch_cpus5.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus5.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                   0                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus5.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus5.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus5.num_mem_refs                    0                       # number of memory refs
system.switch_cpus5.num_load_insts                  0                       # Number of load instructions
system.switch_cpus5.num_store_insts                 0                       # Number of store instructions
system.switch_cpus5.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus5.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus5.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus5.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus5.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus5.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus5.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus5.op_class::total                 0                       # Class of executed instruction
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean    145634000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value    145634000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value    145634000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED    145634000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 1671368493500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.committedInsts                  0                       # Number of instructions committed
system.switch_cpus6.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus6.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                   0                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus6.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus6.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus6.num_mem_refs                    0                       # number of memory refs
system.switch_cpus6.num_load_insts                  0                       # Number of load instructions
system.switch_cpus6.num_store_insts                 0                       # Number of store instructions
system.switch_cpus6.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus6.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus6.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus6.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus6.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus6.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus6.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus6.op_class::total                 0                       # Class of executed instruction
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean     99941000                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value     99941000                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value     99941000                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED     99941000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 1671368493500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.committedInsts                  0                       # Number of instructions committed
system.switch_cpus7.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus7.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                   0                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus7.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus7.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus7.num_mem_refs                    0                       # number of memory refs
system.switch_cpus7.num_load_insts                  0                       # Number of load instructions
system.switch_cpus7.num_store_insts                 0                       # Number of store instructions
system.switch_cpus7.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus7.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus7.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus7.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus7.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus7.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus7.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses           684177                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses           418249                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses                 93                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses                 15                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses          3026738                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses                 52                       # TLB misses on write requests
system.switch_cpus_10.numPwrStateTransitions          845                       # Number of power state transitions
system.switch_cpus_10.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::mean 3940059033.096927                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::stdev 396707026.039272                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::min_value     49430500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::max_value   3990683500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateResidencyTicks::ON   4549150000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::CLK_GATED 1666644971000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::OFF 4800371958500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles            3341155547                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_10.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_10.committedInsts          2272186                       # Number of instructions committed
system.switch_cpus_10.committedOps            4800976                       # Number of ops (including micro ops) committed
system.switch_cpus_10.num_int_alu_accesses      4692267                       # Number of integer alu accesses
system.switch_cpus_10.num_fp_alu_accesses         4580                       # Number of float alu accesses
system.switch_cpus_10.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.num_func_calls           129345                       # number of times a function call or return occured
system.switch_cpus_10.num_conditional_control_insts       340629                       # number of instructions that are conditional controls
system.switch_cpus_10.num_int_insts           4692267                       # number of integer instructions
system.switch_cpus_10.num_fp_insts               4580                       # number of float instructions
system.switch_cpus_10.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_10.num_int_register_reads      9576827                       # number of times the integer registers were read
system.switch_cpus_10.num_int_register_writes      3922849                       # number of times the integer registers were written
system.switch_cpus_10.num_fp_register_reads         7726                       # number of times the floating registers were read
system.switch_cpus_10.num_fp_register_writes         3506                       # number of times the floating registers were written
system.switch_cpus_10.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_10.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_10.num_cc_register_reads      2772145                       # number of times the CC registers were read
system.switch_cpus_10.num_cc_register_writes      1495780                       # number of times the CC registers were written
system.switch_cpus_10.num_mem_refs            1102373                       # number of memory refs
system.switch_cpus_10.num_load_insts           684102                       # Number of load instructions
system.switch_cpus_10.num_store_insts          418271                       # Number of store instructions
system.switch_cpus_10.num_idle_cycles    3331713106.228956                       # Number of idle cycles
system.switch_cpus_10.num_busy_cycles    9442440.771044                       # Number of busy cycles
system.switch_cpus_10.not_idle_fraction      0.002826                       # Percentage of non-idle cycles
system.switch_cpus_10.idle_fraction          0.997174                       # Percentage of idle cycles
system.switch_cpus_10.Branches                 510940                       # Number of branches fetched
system.switch_cpus_10.op_class::No_OpClass        83451      1.74%      1.74% # Class of executed instruction
system.switch_cpus_10.op_class::IntAlu        3560747     74.17%     75.91% # Class of executed instruction
system.switch_cpus_10.op_class::IntMult          8556      0.18%     76.08% # Class of executed instruction
system.switch_cpus_10.op_class::IntDiv          43351      0.90%     76.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatAdd         3352      0.07%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCmp            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCvt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatDiv            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAdd             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAddAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAlu             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCmp             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCvt             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShift            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShiftAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAdd            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAlu            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCmp            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCvt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatDiv            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::MemRead        682639     14.22%     91.27% # Class of executed instruction
system.switch_cpus_10.op_class::MemWrite       418271      8.71%     99.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemRead          618      0.01%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::total         4800985                       # Class of executed instruction
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses           551571                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses           325139                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses                 83                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses                 29                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses          2416318                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                 64                       # TLB misses on write requests
system.switch_cpus_11.numPwrStateTransitions          846                       # Number of power state transitions
system.switch_cpus_11.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::mean 3937058794.330969                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::stdev 424857750.354265                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::min_value     55841001                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::max_value   3995969500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateResidencyTicks::ON   3747833498                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::CLK_GATED 1665375870002                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF 4802442376000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles            3339973128                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_11.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_11.committedInsts          1811050                       # Number of instructions committed
system.switch_cpus_11.committedOps            3803873                       # Number of ops (including micro ops) committed
system.switch_cpus_11.num_int_alu_accesses      3720319                       # Number of integer alu accesses
system.switch_cpus_11.num_fp_alu_accesses           66                       # Number of float alu accesses
system.switch_cpus_11.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.num_func_calls            98554                       # number of times a function call or return occured
system.switch_cpus_11.num_conditional_control_insts       276304                       # number of instructions that are conditional controls
system.switch_cpus_11.num_int_insts           3720319                       # number of integer instructions
system.switch_cpus_11.num_fp_insts                 66                       # number of float instructions
system.switch_cpus_11.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_11.num_int_register_reads      7582899                       # number of times the integer registers were read
system.switch_cpus_11.num_int_register_writes      3123162                       # number of times the integer registers were written
system.switch_cpus_11.num_fp_register_reads          107                       # number of times the floating registers were read
system.switch_cpus_11.num_fp_register_writes           53                       # number of times the floating registers were written
system.switch_cpus_11.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_11.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_11.num_cc_register_reads      2204109                       # number of times the CC registers were read
system.switch_cpus_11.num_cc_register_writes      1178513                       # number of times the CC registers were written
system.switch_cpus_11.num_mem_refs             876672                       # number of memory refs
system.switch_cpus_11.num_load_insts           551513                       # Number of load instructions
system.switch_cpus_11.num_store_insts          325159                       # Number of store instructions
system.switch_cpus_11.num_idle_cycles    3332483765.573111                       # Number of idle cycles
system.switch_cpus_11.num_busy_cycles    7489362.426889                       # Number of busy cycles
system.switch_cpus_11.not_idle_fraction      0.002242                       # Percentage of non-idle cycles
system.switch_cpus_11.idle_fraction          0.997758                       # Percentage of idle cycles
system.switch_cpus_11.Branches                 408423                       # Number of branches fetched
system.switch_cpus_11.op_class::No_OpClass        66916      1.76%      1.76% # Class of executed instruction
system.switch_cpus_11.op_class::IntAlu        2815406     74.01%     75.77% # Class of executed instruction
system.switch_cpus_11.op_class::IntMult          7891      0.21%     75.98% # Class of executed instruction
system.switch_cpus_11.op_class::IntDiv          37807      0.99%     76.97% # Class of executed instruction
system.switch_cpus_11.op_class::FloatAdd           46      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCmp            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCvt            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMult            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMultAcc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::FloatDiv            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMisc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::FloatSqrt            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAdd             0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAddAcc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAlu             0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCmp             0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCvt             0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMisc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMult            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMultAcc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShift            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShiftAcc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdSqrt            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAdd            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAlu            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCmp            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCvt            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatDiv            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMisc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMult            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMultAcc            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatSqrt            0      0.00%     76.98% # Class of executed instruction
system.switch_cpus_11.op_class::MemRead        550654     14.48%     91.45% # Class of executed instruction
system.switch_cpus_11.op_class::MemWrite       325159      8.55%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemRead           13      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::total         3803892                       # Class of executed instruction
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses           586714                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses           342275                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses                 61                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses                  9                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses          2592323                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses                 29                       # TLB misses on write requests
system.switch_cpus_12.numPwrStateTransitions          844                       # Number of power state transitions
system.switch_cpus_12.pwrStateClkGateDist::samples          422                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::mean 3948030599.530806                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::stdev 363747663.170484                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::1000-5e+10          422    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::min_value    358866500                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::max_value   3991549000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::total          422                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateResidencyTicks::ON   3945406498                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::CLK_GATED 1666068913002                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::OFF 4801551760000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles            3338191980                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_12.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_12.committedInsts          1941346                       # Number of instructions committed
system.switch_cpus_12.committedOps            4074380                       # Number of ops (including micro ops) committed
system.switch_cpus_12.num_int_alu_accesses      3982567                       # Number of integer alu accesses
system.switch_cpus_12.num_fp_alu_accesses          127                       # Number of float alu accesses
system.switch_cpus_12.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.num_func_calls           103501                       # number of times a function call or return occured
system.switch_cpus_12.num_conditional_control_insts       300353                       # number of instructions that are conditional controls
system.switch_cpus_12.num_int_insts           3982567                       # number of integer instructions
system.switch_cpus_12.num_fp_insts                127                       # number of float instructions
system.switch_cpus_12.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_12.num_int_register_reads      8124035                       # number of times the integer registers were read
system.switch_cpus_12.num_int_register_writes      3355221                       # number of times the integer registers were written
system.switch_cpus_12.num_fp_register_reads          199                       # number of times the floating registers were read
system.switch_cpus_12.num_fp_register_writes           95                       # number of times the floating registers were written
system.switch_cpus_12.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_12.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_12.num_cc_register_reads      2407522                       # number of times the CC registers were read
system.switch_cpus_12.num_cc_register_writes      1274459                       # number of times the CC registers were written
system.switch_cpus_12.num_mem_refs             928965                       # number of memory refs
system.switch_cpus_12.num_load_insts           586670                       # Number of load instructions
system.switch_cpus_12.num_store_insts          342295                       # Number of store instructions
system.switch_cpus_12.num_idle_cycles    3330312008.418739                       # Number of idle cycles
system.switch_cpus_12.num_busy_cycles    7879971.581260                       # Number of busy cycles
system.switch_cpus_12.not_idle_fraction      0.002361                       # Percentage of non-idle cycles
system.switch_cpus_12.idle_fraction          0.997639                       # Percentage of idle cycles
system.switch_cpus_12.Branches                 439428                       # Number of branches fetched
system.switch_cpus_12.op_class::No_OpClass        76150      1.87%      1.87% # Class of executed instruction
system.switch_cpus_12.op_class::IntAlu        3018962     74.10%     75.97% # Class of executed instruction
system.switch_cpus_12.op_class::IntMult          8000      0.20%     76.16% # Class of executed instruction
system.switch_cpus_12.op_class::IntDiv          43065      1.06%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatAdd           84      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAdd             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAddAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAlu             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCmp             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCvt             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShift            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShiftAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAlu            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::MemRead        585800     14.38%     91.60% # Class of executed instruction
system.switch_cpus_12.op_class::MemWrite       342295      8.40%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemRead           26      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::total         4074382                       # Class of executed instruction
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses           586819                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses           342615                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses                 51                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses                 11                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses          2586223                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                 10                       # TLB misses on write requests
system.switch_cpus_13.numPwrStateTransitions          844                       # Number of power state transitions
system.switch_cpus_13.pwrStateClkGateDist::samples          422                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::mean 3950149501.194313                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::stdev 365484109.839793                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::1000-5e+10          422    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::min_value    100111003                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::max_value   3991556000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::total          422                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateResidencyTicks::ON   3937125996                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::CLK_GATED 1666963089504                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::OFF 4800665864000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles            3336420092                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_13.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_13.committedInsts          1936640                       # Number of instructions committed
system.switch_cpus_13.committedOps            4070303                       # Number of ops (including micro ops) committed
system.switch_cpus_13.num_int_alu_accesses      3978713                       # Number of integer alu accesses
system.switch_cpus_13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_13.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.num_func_calls           103709                       # number of times a function call or return occured
system.switch_cpus_13.num_conditional_control_insts       300738                       # number of instructions that are conditional controls
system.switch_cpus_13.num_int_insts           3978713                       # number of integer instructions
system.switch_cpus_13.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_13.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_13.num_int_register_reads      8113009                       # number of times the integer registers were read
system.switch_cpus_13.num_int_register_writes      3350359                       # number of times the integer registers were written
system.switch_cpus_13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_13.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_13.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_13.num_cc_register_reads      2406814                       # number of times the CC registers were read
system.switch_cpus_13.num_cc_register_writes      1266362                       # number of times the CC registers were written
system.switch_cpus_13.num_mem_refs             929423                       # number of memory refs
system.switch_cpus_13.num_load_insts           586786                       # Number of load instructions
system.switch_cpus_13.num_store_insts          342637                       # Number of store instructions
system.switch_cpus_13.num_idle_cycles    3328560832.522264                       # Number of idle cycles
system.switch_cpus_13.num_busy_cycles    7859259.477736                       # Number of busy cycles
system.switch_cpus_13.not_idle_fraction      0.002356                       # Percentage of non-idle cycles
system.switch_cpus_13.idle_fraction          0.997644                       # Percentage of idle cycles
system.switch_cpus_13.Branches                 439974                       # Number of branches fetched
system.switch_cpus_13.op_class::No_OpClass        76010      1.87%      1.87% # Class of executed instruction
system.switch_cpus_13.op_class::IntAlu        3014595     74.06%     75.93% # Class of executed instruction
system.switch_cpus_13.op_class::IntMult          8081      0.20%     76.13% # Class of executed instruction
system.switch_cpus_13.op_class::IntDiv          43043      1.06%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatAdd            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCmp            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCvt            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMult            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMultAcc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatDiv            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMisc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatSqrt            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAdd             0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAddAcc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAlu             0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCmp             0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCvt             0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMisc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMult            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMultAcc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShift            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShiftAcc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdSqrt            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAdd            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAlu            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCmp            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCvt            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatDiv            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMisc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMult            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMultAcc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatSqrt            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::MemRead        585942     14.40%     91.58% # Class of executed instruction
system.switch_cpus_13.op_class::MemWrite       342637      8.42%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::total         4070308                       # Class of executed instruction
system.switch_cpus_14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.dtb.rdAccesses           590129                       # TLB accesses on read requests
system.switch_cpus_14.dtb.wrAccesses           343623                       # TLB accesses on write requests
system.switch_cpus_14.dtb.rdMisses                 54                       # TLB misses on read requests
system.switch_cpus_14.dtb.wrMisses                  2                       # TLB misses on write requests
system.switch_cpus_14.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_14.itb.wrAccesses          2602208                       # TLB accesses on write requests
system.switch_cpus_14.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_14.itb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_14.numPwrStateTransitions          848                       # Number of power state transitions
system.switch_cpus_14.pwrStateClkGateDist::samples          424                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::mean 3927009286.573113                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::stdev 476235204.023615                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::1000-5e+10          424    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::min_value     46436500                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::max_value   3991538000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::total          424                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateResidencyTicks::ON   3967513993                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::CLK_GATED 1665051937507                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::OFF 4802546628000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.numCycles            3342644114                       # number of cpu cycles simulated
system.switch_cpus_14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_14.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_14.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_14.committedInsts          1948899                       # Number of instructions committed
system.switch_cpus_14.committedOps            4098119                       # Number of ops (including micro ops) committed
system.switch_cpus_14.num_int_alu_accesses      4005360                       # Number of integer alu accesses
system.switch_cpus_14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_14.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_14.num_func_calls           104662                       # number of times a function call or return occured
system.switch_cpus_14.num_conditional_control_insts       302702                       # number of instructions that are conditional controls
system.switch_cpus_14.num_int_insts           4005360                       # number of integer instructions
system.switch_cpus_14.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_14.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_14.num_int_register_reads      8164169                       # number of times the integer registers were read
system.switch_cpus_14.num_int_register_writes      3373498                       # number of times the integer registers were written
system.switch_cpus_14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_14.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_14.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_14.num_cc_register_reads      2421826                       # number of times the CC registers were read
system.switch_cpus_14.num_cc_register_writes      1275646                       # number of times the CC registers were written
system.switch_cpus_14.num_mem_refs             933768                       # number of memory refs
system.switch_cpus_14.num_load_insts           590102                       # Number of load instructions
system.switch_cpus_14.num_store_insts          343666                       # Number of store instructions
system.switch_cpus_14.num_idle_cycles    3334709419.800388                       # Number of idle cycles
system.switch_cpus_14.num_busy_cycles    7934694.199612                       # Number of busy cycles
system.switch_cpus_14.not_idle_fraction      0.002374                       # Percentage of non-idle cycles
system.switch_cpus_14.idle_fraction          0.997626                       # Percentage of idle cycles
system.switch_cpus_14.Branches                 443132                       # Number of branches fetched
system.switch_cpus_14.op_class::No_OpClass        76418      1.86%      1.86% # Class of executed instruction
system.switch_cpus_14.op_class::IntAlu        3037482     74.12%     75.98% # Class of executed instruction
system.switch_cpus_14.op_class::IntMult          8077      0.20%     76.18% # Class of executed instruction
system.switch_cpus_14.op_class::IntDiv          43225      1.05%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatAdd            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCmp            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCvt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMult            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMultAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatDiv            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMisc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::FloatSqrt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAdd             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAddAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAlu             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCmp             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCvt             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMisc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMult            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMultAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShift            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShiftAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdSqrt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAdd            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAlu            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCmp            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCvt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatDiv            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMisc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMult            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMultAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatSqrt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_14.op_class::MemRead        589254     14.38%     91.61% # Class of executed instruction
system.switch_cpus_14.op_class::MemWrite       343666      8.39%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::total         4098122                       # Class of executed instruction
system.switch_cpus_15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.dtb.rdAccesses           551586                       # TLB accesses on read requests
system.switch_cpus_15.dtb.wrAccesses           320565                       # TLB accesses on write requests
system.switch_cpus_15.dtb.rdMisses                 58                       # TLB misses on read requests
system.switch_cpus_15.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_15.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_15.itb.wrAccesses          2411338                       # TLB accesses on write requests
system.switch_cpus_15.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_15.itb.wrMisses                 15                       # TLB misses on write requests
system.switch_cpus_15.numPwrStateTransitions          846                       # Number of power state transitions
system.switch_cpus_15.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::mean 3936817341.624114                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::stdev 429077407.736917                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::min_value     41614500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::max_value   3995962500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateResidencyTicks::ON   3696661993                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::CLK_GATED 1665273735507                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::OFF 4802595682000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.numCycles            3340872054                       # number of cpu cycles simulated
system.switch_cpus_15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_15.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_15.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_15.committedInsts          1807979                       # Number of instructions committed
system.switch_cpus_15.committedOps            3797340                       # Number of ops (including micro ops) committed
system.switch_cpus_15.num_int_alu_accesses      3714106                       # Number of integer alu accesses
system.switch_cpus_15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_15.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_15.num_func_calls            98223                       # number of times a function call or return occured
system.switch_cpus_15.num_conditional_control_insts       275921                       # number of instructions that are conditional controls
system.switch_cpus_15.num_int_insts           3714106                       # number of integer instructions
system.switch_cpus_15.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_15.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_15.num_int_register_reads      7566793                       # number of times the integer registers were read
system.switch_cpus_15.num_int_register_writes      3122786                       # number of times the integer registers were written
system.switch_cpus_15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_15.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_15.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_15.num_cc_register_reads      2204580                       # number of times the CC registers were read
system.switch_cpus_15.num_cc_register_writes      1179951                       # number of times the CC registers were written
system.switch_cpus_15.num_mem_refs             872160                       # number of memory refs
system.switch_cpus_15.num_load_insts           551554                       # Number of load instructions
system.switch_cpus_15.num_store_insts          320606                       # Number of store instructions
system.switch_cpus_15.num_idle_cycles    3333482960.324872                       # Number of idle cycles
system.switch_cpus_15.num_busy_cycles    7389093.675128                       # Number of busy cycles
system.switch_cpus_15.not_idle_fraction      0.002212                       # Percentage of non-idle cycles
system.switch_cpus_15.idle_fraction          0.997788                       # Percentage of idle cycles
system.switch_cpus_15.Branches                 407524                       # Number of branches fetched
system.switch_cpus_15.op_class::No_OpClass        66909      1.76%      1.76% # Class of executed instruction
system.switch_cpus_15.op_class::IntAlu        2813133     74.08%     75.84% # Class of executed instruction
system.switch_cpus_15.op_class::IntMult          7893      0.21%     76.05% # Class of executed instruction
system.switch_cpus_15.op_class::IntDiv          38094      1.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::FloatAdd            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCmp            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCvt            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMult            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMultAcc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::FloatDiv            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMisc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::FloatSqrt            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAdd             0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAddAcc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAlu             0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCmp             0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCvt             0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMisc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMult            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMultAcc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShift            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShiftAcc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdSqrt            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAdd            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAlu            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCmp            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCvt            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatDiv            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMisc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMult            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMultAcc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatSqrt            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_15.op_class::MemRead        550708     14.50%     91.56% # Class of executed instruction
system.switch_cpus_15.op_class::MemWrite       320606      8.44%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::total         3797343                       # Class of executed instruction
system.switch_cpus_16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.dtb.rdAccesses        333344223                       # TLB accesses on read requests
system.switch_cpus_16.dtb.wrAccesses           114662                       # TLB accesses on write requests
system.switch_cpus_16.dtb.rdMisses                 53                       # TLB misses on read requests
system.switch_cpus_16.dtb.wrMisses                  3                       # TLB misses on write requests
system.switch_cpus_16.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_16.itb.wrAccesses       1333322158                       # TLB accesses on write requests
system.switch_cpus_16.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_16.itb.wrMisses                 12                       # TLB misses on write requests
system.switch_cpus_16.numPwrStateTransitions           11                       # Number of power state transitions
system.switch_cpus_16.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::mean 851892500.600000                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::stdev 559383732.053121                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::min_value    151427503                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::max_value   1688850500                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::total            5                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateResidencyTicks::ON 1666992064997                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::CLK_GATED   4259462503                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::OFF 4800314552000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.numCycles            3342736987                       # number of cpu cycles simulated
system.switch_cpus_16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_16.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_16.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_16.committedInsts       1000000000                       # Number of instructions committed
system.switch_cpus_16.committedOps         2333204549                       # Number of ops (including micro ops) committed
system.switch_cpus_16.num_int_alu_accesses   2000056144                       # Number of integer alu accesses
system.switch_cpus_16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_16.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_16.num_func_calls            38015                       # number of times a function call or return occured
system.switch_cpus_16.num_conditional_control_insts    333208417                       # number of instructions that are conditional controls
system.switch_cpus_16.num_int_insts        2000056144                       # number of integer instructions
system.switch_cpus_16.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_16.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_16.num_int_register_reads   4000139558                       # number of times the integer registers were read
system.switch_cpus_16.num_int_register_writes   1666699236                       # number of times the integer registers were written
system.switch_cpus_16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_16.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_16.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_16.num_cc_register_reads   1666230028                       # number of times the CC registers were read
system.switch_cpus_16.num_cc_register_writes    666644883                       # number of times the CC registers were written
system.switch_cpus_16.num_mem_refs          333458875                       # number of memory refs
system.switch_cpus_16.num_load_insts        333344185                       # Number of load instructions
system.switch_cpus_16.num_store_insts          114690                       # Number of store instructions
system.switch_cpus_16.num_idle_cycles    8800472.317569                       # Number of idle cycles
system.switch_cpus_16.num_busy_cycles    3333936514.682431                       # Number of busy cycles
system.switch_cpus_16.not_idle_fraction      0.997367                       # Percentage of non-idle cycles
system.switch_cpus_16.idle_fraction          0.002633                       # Percentage of idle cycles
system.switch_cpus_16.Branches              333256554                       # Number of branches fetched
system.switch_cpus_16.op_class::No_OpClass         9004      0.00%      0.00% # Class of executed instruction
system.switch_cpus_16.op_class::IntAlu     1999730310     85.71%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::IntMult          5693      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::IntDiv            679      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatAdd            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCmp            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCvt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatDiv            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAdd             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAddAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAlu             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCmp             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCvt             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShift            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShiftAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAdd            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAlu            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCmp            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCvt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatDiv            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::MemRead     333344175     14.29%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::MemWrite       114690      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::total      2333204551                       # Class of executed instruction
system.switch_cpus_17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.dtb.rdAccesses           573365                       # TLB accesses on read requests
system.switch_cpus_17.dtb.wrAccesses           333245                       # TLB accesses on write requests
system.switch_cpus_17.dtb.rdMisses                 51                       # TLB misses on read requests
system.switch_cpus_17.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_17.itb.walker.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_17.itb.wrAccesses          2515605                       # TLB accesses on write requests
system.switch_cpus_17.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_17.itb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_17.numPwrStateTransitions          844                       # Number of power state transitions
system.switch_cpus_17.pwrStateClkGateDist::samples          422                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::mean 3949312745.284360                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::stdev 358555989.778465                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::1000-5e+10          422    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::min_value    115378004                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::max_value   3991542000                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::total          422                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateResidencyTicks::ON   3831652990                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::CLK_GATED 1666609978510                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::OFF 4801124448000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.numCycles            3337337216                       # number of cpu cycles simulated
system.switch_cpus_17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_17.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_17.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_17.committedInsts          1882968                       # Number of instructions committed
system.switch_cpus_17.committedOps            3978100                       # Number of ops (including micro ops) committed
system.switch_cpus_17.num_int_alu_accesses      3887798                       # Number of integer alu accesses
system.switch_cpus_17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_17.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_17.num_func_calls           101527                       # number of times a function call or return occured
system.switch_cpus_17.num_conditional_control_insts       294772                       # number of instructions that are conditional controls
system.switch_cpus_17.num_int_insts           3887798                       # number of integer instructions
system.switch_cpus_17.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_17.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_17.num_int_register_reads      7921371                       # number of times the integer registers were read
system.switch_cpus_17.num_int_register_writes      3277226                       # number of times the integer registers were written
system.switch_cpus_17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_17.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_17.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_17.num_cc_register_reads      2362798                       # number of times the CC registers were read
system.switch_cpus_17.num_cc_register_writes      1231955                       # number of times the CC registers were written
system.switch_cpus_17.num_mem_refs             906585                       # number of memory refs
system.switch_cpus_17.num_load_insts           573327                       # Number of load instructions
system.switch_cpus_17.num_store_insts          333258                       # Number of store instructions
system.switch_cpus_17.num_idle_cycles    3329686398.395620                       # Number of idle cycles
system.switch_cpus_17.num_busy_cycles    7650817.604380                       # Number of busy cycles
system.switch_cpus_17.not_idle_fraction      0.002292                       # Percentage of non-idle cycles
system.switch_cpus_17.idle_fraction          0.997708                       # Percentage of idle cycles
system.switch_cpus_17.Branches                 431588                       # Number of branches fetched
system.switch_cpus_17.op_class::No_OpClass        75716      1.90%      1.90% # Class of executed instruction
system.switch_cpus_17.op_class::IntAlu        2945667     74.05%     75.95% # Class of executed instruction
system.switch_cpus_17.op_class::IntMult          7682      0.19%     76.14% # Class of executed instruction
system.switch_cpus_17.op_class::IntDiv          43295      1.09%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatAdd            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCmp            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCvt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatDiv            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAdd             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAddAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAlu             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCmp             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCvt             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShift            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShiftAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAdd            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAlu            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCmp            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCvt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatDiv            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::MemRead        572483     14.39%     91.62% # Class of executed instruction
system.switch_cpus_17.op_class::MemWrite       333258      8.38%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::total         3978101                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       505643                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       136416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       308932                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          42609                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        37300                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5309                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6471566079500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                158                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            259564                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3679                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        49061                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       100011                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           76968                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            62461                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23463                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          23463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10306                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10306                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        100011                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       159429                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4840                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          213                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        59682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        65125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side          551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        37374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        52163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        36660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        53043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        35757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        54521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side           61                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        38433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        52834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side           39                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side          252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        36444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        48644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side          289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        21624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        13062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side           85                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side          238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        34059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        49146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side           30                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side          224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                693101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2546432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1293572                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        10560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side        12864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1594624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1011364                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         7936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        12736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1564160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       908888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         6528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1525632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       944844                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         5696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      1639808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       892206                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side         5056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1554944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       848630                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side         1536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side         5056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       922624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       188966                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side          832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side         4608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      1453184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       841336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side         4544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19814030                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          194828                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7008832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           377821                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.396026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.706598                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 105800     28.00%     28.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 123710     32.74%     60.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35101      9.29%     70.04% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   8114      2.15%     72.18% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   6149      1.63%     73.81% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   4516      1.20%     75.01% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  26302      6.96%     81.97% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  65874     17.44%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1768      0.47%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     36      0.01%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::10                    45      0.01%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::11                    64      0.02%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::12                    82      0.02%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::13                    75      0.02%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::14                    38      0.01%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     2      0.00%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    14      0.00%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     6      0.00%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::18                    12      0.00%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::19                    44      0.01%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::20                    61      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             21                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             377821                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          397552998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           272471                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29541499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          39584996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            261000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            336000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          18688996                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          35185499                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            349500                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            381000                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          18330000                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          37011499                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           148500                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           204000                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         17878999                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         37941500                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy            43500                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy           178500                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         19216500                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         37025000                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy            27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy           147000                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         18222000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         33687499                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy            75000                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy           172500                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         10813497                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         10350497                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy            57000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy           135000                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         17029500                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy         34416000                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy            27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy           129000                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
