
SkyFire.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005b62  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000ba  00802000  00005b62  00005bf6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000153  008020ba  008020ba  00005cb0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00005cb0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00005d0c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000007c0  00000000  00000000  00005d50  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0001bbac  00000000  00000000  00006510  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000597d  00000000  00000000  000220bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000cd11  00000000  00000000  00027a39  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000020cc  00000000  00000000  0003474c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00039197  00000000  00000000  00036818  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007484  00000000  00000000  0006f9af  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000730  00000000  00000000  00076e38  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000e587  00000000  00000000  00077568  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	57 c1       	rjmp	.+686    	; 0x2b0 <__ctors_end>
       2:	00 00       	nop
       4:	7b c1       	rjmp	.+758    	; 0x2fc <__bad_interrupt>
       6:	00 00       	nop
       8:	79 c1       	rjmp	.+754    	; 0x2fc <__bad_interrupt>
       a:	00 00       	nop
       c:	77 c1       	rjmp	.+750    	; 0x2fc <__bad_interrupt>
       e:	00 00       	nop
      10:	75 c1       	rjmp	.+746    	; 0x2fc <__bad_interrupt>
      12:	00 00       	nop
      14:	73 c1       	rjmp	.+742    	; 0x2fc <__bad_interrupt>
      16:	00 00       	nop
      18:	71 c1       	rjmp	.+738    	; 0x2fc <__bad_interrupt>
      1a:	00 00       	nop
      1c:	6f c1       	rjmp	.+734    	; 0x2fc <__bad_interrupt>
      1e:	00 00       	nop
      20:	6d c1       	rjmp	.+730    	; 0x2fc <__bad_interrupt>
      22:	00 00       	nop
      24:	6b c1       	rjmp	.+726    	; 0x2fc <__bad_interrupt>
      26:	00 00       	nop
      28:	69 c1       	rjmp	.+722    	; 0x2fc <__bad_interrupt>
      2a:	00 00       	nop
      2c:	67 c1       	rjmp	.+718    	; 0x2fc <__bad_interrupt>
      2e:	00 00       	nop
      30:	65 c1       	rjmp	.+714    	; 0x2fc <__bad_interrupt>
      32:	00 00       	nop
      34:	0c 94 1e 0a 	jmp	0x143c	; 0x143c <__vector_13>
      38:	f2 c3       	rjmp	.+2020   	; 0x81e <__vector_14>
      3a:	00 00       	nop
      3c:	28 c4       	rjmp	.+2128   	; 0x88e <__vector_15>
      3e:	00 00       	nop
      40:	5e c4       	rjmp	.+2236   	; 0x8fe <__vector_16>
      42:	00 00       	nop
      44:	94 c4       	rjmp	.+2344   	; 0x96e <__vector_17>
      46:	00 00       	nop
      48:	ca c4       	rjmp	.+2452   	; 0x9de <__vector_18>
      4a:	00 00       	nop
      4c:	00 c5       	rjmp	.+2560   	; 0xa4e <__vector_19>
      4e:	00 00       	nop
      50:	36 c5       	rjmp	.+2668   	; 0xabe <__vector_20>
      52:	00 00       	nop
      54:	6c c5       	rjmp	.+2776   	; 0xb2e <__vector_21>
      56:	00 00       	nop
      58:	a2 c5       	rjmp	.+2884   	; 0xb9e <__vector_22>
      5a:	00 00       	nop
      5c:	d8 c5       	rjmp	.+2992   	; 0xc0e <__vector_23>
      5e:	00 00       	nop
      60:	4d c1       	rjmp	.+666    	; 0x2fc <__bad_interrupt>
      62:	00 00       	nop
      64:	4b c1       	rjmp	.+662    	; 0x2fc <__bad_interrupt>
      66:	00 00       	nop
      68:	49 c1       	rjmp	.+658    	; 0x2fc <__bad_interrupt>
      6a:	00 00       	nop
      6c:	47 c1       	rjmp	.+654    	; 0x2fc <__bad_interrupt>
      6e:	00 00       	nop
      70:	45 c1       	rjmp	.+650    	; 0x2fc <__bad_interrupt>
      72:	00 00       	nop
      74:	43 c1       	rjmp	.+646    	; 0x2fc <__bad_interrupt>
      76:	00 00       	nop
      78:	41 c1       	rjmp	.+642    	; 0x2fc <__bad_interrupt>
      7a:	00 00       	nop
      7c:	3f c1       	rjmp	.+638    	; 0x2fc <__bad_interrupt>
      7e:	00 00       	nop
      80:	3d c1       	rjmp	.+634    	; 0x2fc <__bad_interrupt>
      82:	00 00       	nop
      84:	3b c1       	rjmp	.+630    	; 0x2fc <__bad_interrupt>
      86:	00 00       	nop
      88:	39 c1       	rjmp	.+626    	; 0x2fc <__bad_interrupt>
      8a:	00 00       	nop
      8c:	37 c1       	rjmp	.+622    	; 0x2fc <__bad_interrupt>
      8e:	00 00       	nop
      90:	35 c1       	rjmp	.+618    	; 0x2fc <__bad_interrupt>
      92:	00 00       	nop
      94:	33 c1       	rjmp	.+614    	; 0x2fc <__bad_interrupt>
      96:	00 00       	nop
      98:	31 c1       	rjmp	.+610    	; 0x2fc <__bad_interrupt>
      9a:	00 00       	nop
      9c:	2f c1       	rjmp	.+606    	; 0x2fc <__bad_interrupt>
      9e:	00 00       	nop
      a0:	2d c1       	rjmp	.+602    	; 0x2fc <__bad_interrupt>
      a2:	00 00       	nop
      a4:	2b c1       	rjmp	.+598    	; 0x2fc <__bad_interrupt>
      a6:	00 00       	nop
      a8:	29 c1       	rjmp	.+594    	; 0x2fc <__bad_interrupt>
      aa:	00 00       	nop
      ac:	27 c1       	rjmp	.+590    	; 0x2fc <__bad_interrupt>
      ae:	00 00       	nop
      b0:	25 c1       	rjmp	.+586    	; 0x2fc <__bad_interrupt>
      b2:	00 00       	nop
      b4:	23 c1       	rjmp	.+582    	; 0x2fc <__bad_interrupt>
      b6:	00 00       	nop
      b8:	0c 94 50 0a 	jmp	0x14a0	; 0x14a0 <__vector_46>
      bc:	0c 94 4a 1e 	jmp	0x3c94	; 0x3c94 <__vector_47>
      c0:	0c 94 6f 08 	jmp	0x10de	; 0x10de <__vector_48>
      c4:	0c 94 a7 08 	jmp	0x114e	; 0x114e <__vector_49>
      c8:	0c 94 df 08 	jmp	0x11be	; 0x11be <__vector_50>
      cc:	0c 94 17 09 	jmp	0x122e	; 0x122e <__vector_51>
      d0:	0c 94 4f 09 	jmp	0x129e	; 0x129e <__vector_52>
      d4:	13 c1       	rjmp	.+550    	; 0x2fc <__bad_interrupt>
      d6:	00 00       	nop
      d8:	11 c1       	rjmp	.+546    	; 0x2fc <__bad_interrupt>
      da:	00 00       	nop
      dc:	0f c1       	rjmp	.+542    	; 0x2fc <__bad_interrupt>
      de:	00 00       	nop
      e0:	0d c1       	rjmp	.+538    	; 0x2fc <__bad_interrupt>
      e2:	00 00       	nop
      e4:	0b c1       	rjmp	.+534    	; 0x2fc <__bad_interrupt>
      e6:	00 00       	nop
      e8:	0c 94 69 1e 	jmp	0x3cd2	; 0x3cd2 <__vector_58>
      ec:	07 c1       	rjmp	.+526    	; 0x2fc <__bad_interrupt>
      ee:	00 00       	nop
      f0:	05 c1       	rjmp	.+522    	; 0x2fc <__bad_interrupt>
      f2:	00 00       	nop
      f4:	03 c1       	rjmp	.+518    	; 0x2fc <__bad_interrupt>
      f6:	00 00       	nop
      f8:	01 c1       	rjmp	.+514    	; 0x2fc <__bad_interrupt>
      fa:	00 00       	nop
      fc:	ff c0       	rjmp	.+510    	; 0x2fc <__bad_interrupt>
      fe:	00 00       	nop
     100:	fd c0       	rjmp	.+506    	; 0x2fc <__bad_interrupt>
     102:	00 00       	nop
     104:	fb c0       	rjmp	.+502    	; 0x2fc <__bad_interrupt>
     106:	00 00       	nop
     108:	f9 c0       	rjmp	.+498    	; 0x2fc <__bad_interrupt>
     10a:	00 00       	nop
     10c:	f7 c0       	rjmp	.+494    	; 0x2fc <__bad_interrupt>
     10e:	00 00       	nop
     110:	21 c1       	rjmp	.+578    	; 0x354 <__vector_68>
     112:	00 00       	nop
     114:	65 c1       	rjmp	.+714    	; 0x3e0 <__vector_69>
     116:	00 00       	nop
     118:	a9 c1       	rjmp	.+850    	; 0x46c <__vector_70>
     11a:	00 00       	nop
     11c:	8c c2       	rjmp	.+1304   	; 0x636 <__vector_71>
     11e:	00 00       	nop
     120:	c7 c2       	rjmp	.+1422   	; 0x6b0 <__vector_72>
     122:	00 00       	nop
     124:	02 c3       	rjmp	.+1540   	; 0x72a <__vector_73>
     126:	00 00       	nop
     128:	3d c3       	rjmp	.+1658   	; 0x7a4 <__vector_74>
     12a:	00 00       	nop
     12c:	e7 c0       	rjmp	.+462    	; 0x2fc <__bad_interrupt>
     12e:	00 00       	nop
     130:	e5 c0       	rjmp	.+458    	; 0x2fc <__bad_interrupt>
     132:	00 00       	nop
     134:	a4 c5       	rjmp	.+2888   	; 0xc7e <__vector_77>
     136:	00 00       	nop
     138:	da c5       	rjmp	.+2996   	; 0xcee <__vector_78>
     13a:	00 00       	nop
     13c:	10 c6       	rjmp	.+3104   	; 0xd5e <__vector_79>
     13e:	00 00       	nop
     140:	46 c6       	rjmp	.+3212   	; 0xdce <__vector_80>
     142:	00 00       	nop
     144:	7c c6       	rjmp	.+3320   	; 0xe3e <__vector_81>
     146:	00 00       	nop
     148:	b2 c6       	rjmp	.+3428   	; 0xeae <__vector_82>
     14a:	00 00       	nop
     14c:	e8 c6       	rjmp	.+3536   	; 0xf1e <__vector_83>
     14e:	00 00       	nop
     150:	1e c7       	rjmp	.+3644   	; 0xf8e <__vector_84>
     152:	00 00       	nop
     154:	54 c7       	rjmp	.+3752   	; 0xffe <__vector_85>
     156:	00 00       	nop
     158:	8a c7       	rjmp	.+3860   	; 0x106e <__vector_86>
     15a:	00 00       	nop
     15c:	cf c0       	rjmp	.+414    	; 0x2fc <__bad_interrupt>
     15e:	00 00       	nop
     160:	cd c0       	rjmp	.+410    	; 0x2fc <__bad_interrupt>
     162:	00 00       	nop
     164:	cb c0       	rjmp	.+406    	; 0x2fc <__bad_interrupt>
     166:	00 00       	nop
     168:	c9 c0       	rjmp	.+402    	; 0x2fc <__bad_interrupt>
     16a:	00 00       	nop
     16c:	0c 94 a3 1e 	jmp	0x3d46	; 0x3d46 <__vector_91>
     170:	c5 c0       	rjmp	.+394    	; 0x2fc <__bad_interrupt>
     172:	00 00       	nop
     174:	c3 c0       	rjmp	.+390    	; 0x2fc <__bad_interrupt>
     176:	00 00       	nop
     178:	c1 c0       	rjmp	.+386    	; 0x2fc <__bad_interrupt>
     17a:	00 00       	nop
     17c:	bf c0       	rjmp	.+382    	; 0x2fc <__bad_interrupt>
     17e:	00 00       	nop
     180:	bd c0       	rjmp	.+378    	; 0x2fc <__bad_interrupt>
     182:	00 00       	nop
     184:	bb c0       	rjmp	.+374    	; 0x2fc <__bad_interrupt>
     186:	00 00       	nop
     188:	b9 c0       	rjmp	.+370    	; 0x2fc <__bad_interrupt>
     18a:	00 00       	nop
     18c:	b7 c0       	rjmp	.+366    	; 0x2fc <__bad_interrupt>
     18e:	00 00       	nop
     190:	b5 c0       	rjmp	.+362    	; 0x2fc <__bad_interrupt>
     192:	00 00       	nop
     194:	b3 c0       	rjmp	.+358    	; 0x2fc <__bad_interrupt>
     196:	00 00       	nop
     198:	b1 c0       	rjmp	.+354    	; 0x2fc <__bad_interrupt>
     19a:	00 00       	nop
     19c:	af c0       	rjmp	.+350    	; 0x2fc <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	ad c0       	rjmp	.+346    	; 0x2fc <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	ab c0       	rjmp	.+342    	; 0x2fc <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	a9 c0       	rjmp	.+338    	; 0x2fc <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	a7 c0       	rjmp	.+334    	; 0x2fc <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	a5 c0       	rjmp	.+330    	; 0x2fc <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	a3 c0       	rjmp	.+326    	; 0x2fc <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	a1 c0       	rjmp	.+322    	; 0x2fc <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	9f c0       	rjmp	.+318    	; 0x2fc <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	9d c0       	rjmp	.+314    	; 0x2fc <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	9b c0       	rjmp	.+310    	; 0x2fc <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	99 c0       	rjmp	.+306    	; 0x2fc <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	97 c0       	rjmp	.+302    	; 0x2fc <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	95 c0       	rjmp	.+298    	; 0x2fc <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	93 c0       	rjmp	.+294    	; 0x2fc <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	91 c0       	rjmp	.+290    	; 0x2fc <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	8f c0       	rjmp	.+286    	; 0x2fc <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	8d c0       	rjmp	.+282    	; 0x2fc <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	8b c0       	rjmp	.+278    	; 0x2fc <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	89 c0       	rjmp	.+274    	; 0x2fc <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	87 c0       	rjmp	.+270    	; 0x2fc <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	85 c0       	rjmp	.+266    	; 0x2fc <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	83 c0       	rjmp	.+262    	; 0x2fc <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	81 c0       	rjmp	.+258    	; 0x2fc <__bad_interrupt>
     1fa:	00 00       	nop
     1fc:	83 1d       	adc	r24, r3
     1fe:	81 1d       	adc	r24, r1
     200:	7f 1d       	adc	r23, r15
     202:	87 1d       	adc	r24, r7
     204:	7d 1d       	adc	r23, r13
     206:	7b 1d       	adc	r23, r11
     208:	88 1d       	adc	r24, r8
     20a:	88 1d       	adc	r24, r8
     20c:	88 1d       	adc	r24, r8
     20e:	88 1d       	adc	r24, r8
     210:	88 1d       	adc	r24, r8
     212:	88 1d       	adc	r24, r8
     214:	88 1d       	adc	r24, r8
     216:	88 1d       	adc	r24, r8
     218:	88 1d       	adc	r24, r8
     21a:	88 1d       	adc	r24, r8
     21c:	88 1d       	adc	r24, r8
     21e:	88 1d       	adc	r24, r8
     220:	85 1d       	adc	r24, r5
     222:	07 63       	ori	r16, 0x37	; 55
     224:	42 36       	cpi	r20, 0x62	; 98
     226:	b7 9b       	sbis	0x16, 7	; 22
     228:	d8 a7       	std	Y+40, r29	; 0x28
     22a:	1a 39       	cpi	r17, 0x9A	; 154
     22c:	68 56       	subi	r22, 0x68	; 104
     22e:	18 ae       	std	Y+56, r1	; 0x38
     230:	ba ab       	std	Y+50, r27	; 0x32
     232:	55 8c       	ldd	r5, Z+29	; 0x1d
     234:	1d 3c       	cpi	r17, 0xCD	; 205
     236:	b7 cc       	rjmp	.-1682   	; 0xfffffba6 <__eeprom_end+0xff7efba6>
     238:	57 63       	ori	r21, 0x37	; 55
     23a:	bd 6d       	ori	r27, 0xDD	; 221
     23c:	ed fd       	.word	0xfded	; ????
     23e:	75 3e       	cpi	r23, 0xE5	; 229
     240:	f6 17       	cp	r31, r22
     242:	72 31       	cpi	r23, 0x12	; 18
     244:	bf 00       	.word	0x00bf	; ????
     246:	00 00       	nop
     248:	80 3f       	cpi	r24, 0xF0	; 240
     24a:	08 00       	.word	0x0008	; ????
     24c:	00 00       	nop
     24e:	be 92       	st	-X, r11
     250:	24 49       	sbci	r18, 0x94	; 148
     252:	12 3e       	cpi	r17, 0xE2	; 226
     254:	ab aa       	std	Y+51, r10	; 0x33
     256:	aa 2a       	or	r10, r26
     258:	be cd       	rjmp	.-1156   	; 0xfffffdd6 <__eeprom_end+0xff7efdd6>
     25a:	cc cc       	rjmp	.-1640   	; 0xfffffbf4 <__eeprom_end+0xff7efbf4>
     25c:	4c 3e       	cpi	r20, 0xEC	; 236
     25e:	00 00       	nop
     260:	00 80       	ld	r0, Z
     262:	be ab       	std	Y+54, r27	; 0x36
     264:	aa aa       	std	Y+50, r10	; 0x32
     266:	aa 3e       	cpi	r26, 0xEA	; 234
     268:	00 00       	nop
     26a:	00 00       	nop
     26c:	bf 00       	.word	0x00bf	; ????
     26e:	00 00       	nop
     270:	80 3f       	cpi	r24, 0xF0	; 240
     272:	00 00       	nop
     274:	00 00       	nop
     276:	00 08       	sbc	r0, r0
     278:	41 78       	andi	r20, 0x81	; 129
     27a:	d3 bb       	out	0x13, r29	; 19
     27c:	43 87       	std	Z+11, r20	; 0x0b
     27e:	d1 13       	cpse	r29, r17
     280:	3d 19       	sub	r19, r13
     282:	0e 3c       	cpi	r16, 0xCE	; 206
     284:	c3 bd       	out	0x23, r28	; 35
     286:	42 82       	std	Z+2, r4	; 0x02
     288:	ad 2b       	or	r26, r29
     28a:	3e 68       	ori	r19, 0x8E	; 142
     28c:	ec 82       	std	Y+4, r14	; 0x04
     28e:	76 be       	out	0x36, r7	; 54
     290:	d9 8f       	std	Y+25, r29	; 0x19
     292:	e1 a9       	ldd	r30, Z+49	; 0x31
     294:	3e 4c       	sbci	r19, 0xCE	; 206
     296:	80 ef       	ldi	r24, 0xF0	; 240
     298:	ff be       	out	0x3f, r15	; 63
     29a:	01 c4       	rjmp	.+2050   	; 0xa9e <__vector_19+0x50>
     29c:	ff 7f       	andi	r31, 0xFF	; 255
     29e:	3f 00       	.word	0x003f	; ????
     2a0:	00 00       	nop
	...

000002a4 <__trampolines_end>:
     2a4:	63 64       	ori	r22, 0x43	; 67
     2a6:	69 6e       	ori	r22, 0xE9	; 233
     2a8:	6f 70       	andi	r22, 0x0F	; 15
     2aa:	73 75       	andi	r23, 0x53	; 83
     2ac:	78 58       	subi	r23, 0x88	; 136
     2ae:	5b 00       	.word	0x005b	; ????

000002b0 <__ctors_end>:
     2b0:	11 24       	eor	r1, r1
     2b2:	1f be       	out	0x3f, r1	; 63
     2b4:	cf ef       	ldi	r28, 0xFF	; 255
     2b6:	cd bf       	out	0x3d, r28	; 61
     2b8:	df e3       	ldi	r29, 0x3F	; 63
     2ba:	de bf       	out	0x3e, r29	; 62
     2bc:	00 e0       	ldi	r16, 0x00	; 0
     2be:	0c bf       	out	0x3c, r16	; 60
     2c0:	18 be       	out	0x38, r1	; 56
     2c2:	19 be       	out	0x39, r1	; 57
     2c4:	1a be       	out	0x3a, r1	; 58
     2c6:	1b be       	out	0x3b, r1	; 59

000002c8 <__do_copy_data>:
     2c8:	10 e2       	ldi	r17, 0x20	; 32
     2ca:	a0 e0       	ldi	r26, 0x00	; 0
     2cc:	b0 e2       	ldi	r27, 0x20	; 32
     2ce:	e2 e6       	ldi	r30, 0x62	; 98
     2d0:	fb e5       	ldi	r31, 0x5B	; 91
     2d2:	00 e0       	ldi	r16, 0x00	; 0
     2d4:	0b bf       	out	0x3b, r16	; 59
     2d6:	02 c0       	rjmp	.+4      	; 0x2dc <__do_copy_data+0x14>
     2d8:	07 90       	elpm	r0, Z+
     2da:	0d 92       	st	X+, r0
     2dc:	aa 3b       	cpi	r26, 0xBA	; 186
     2de:	b1 07       	cpc	r27, r17
     2e0:	d9 f7       	brne	.-10     	; 0x2d8 <__do_copy_data+0x10>
     2e2:	1b be       	out	0x3b, r1	; 59

000002e4 <__do_clear_bss>:
     2e4:	22 e2       	ldi	r18, 0x22	; 34
     2e6:	aa eb       	ldi	r26, 0xBA	; 186
     2e8:	b0 e2       	ldi	r27, 0x20	; 32
     2ea:	01 c0       	rjmp	.+2      	; 0x2ee <.do_clear_bss_start>

000002ec <.do_clear_bss_loop>:
     2ec:	1d 92       	st	X+, r1

000002ee <.do_clear_bss_start>:
     2ee:	ad 30       	cpi	r26, 0x0D	; 13
     2f0:	b2 07       	cpc	r27, r18
     2f2:	e1 f7       	brne	.-8      	; 0x2ec <.do_clear_bss_loop>
     2f4:	0e 94 89 1d 	call	0x3b12	; 0x3b12 <main>
     2f8:	0c 94 af 2d 	jmp	0x5b5e	; 0x5b5e <_exit>

000002fc <__bad_interrupt>:
     2fc:	81 ce       	rjmp	.-766    	; 0x0 <__vectors>

000002fe <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     2fe:	cf 93       	push	r28
     300:	df 93       	push	r29
     302:	1f 92       	push	r1
     304:	cd b7       	in	r28, 0x3d	; 61
     306:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     308:	80 91 5c 21 	lds	r24, 0x215C	; 0x80215c <stdio_base>
     30c:	90 91 5d 21 	lds	r25, 0x215D	; 0x80215d <stdio_base+0x1>
     310:	e0 91 58 21 	lds	r30, 0x2158	; 0x802158 <ptr_get>
     314:	f0 91 59 21 	lds	r31, 0x2159	; 0x802159 <ptr_get+0x1>
     318:	be 01       	movw	r22, r28
     31a:	6f 5f       	subi	r22, 0xFF	; 255
     31c:	7f 4f       	sbci	r23, 0xFF	; 255
     31e:	19 95       	eicall
	return c;
     320:	89 81       	ldd	r24, Y+1	; 0x01
}
     322:	08 2e       	mov	r0, r24
     324:	00 0c       	add	r0, r0
     326:	99 0b       	sbc	r25, r25
     328:	0f 90       	pop	r0
     32a:	df 91       	pop	r29
     32c:	cf 91       	pop	r28
     32e:	08 95       	ret

00000330 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
     330:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
     332:	80 91 5c 21 	lds	r24, 0x215C	; 0x80215c <stdio_base>
     336:	90 91 5d 21 	lds	r25, 0x215D	; 0x80215d <stdio_base+0x1>
     33a:	e0 91 5a 21 	lds	r30, 0x215A	; 0x80215a <ptr_put>
     33e:	f0 91 5b 21 	lds	r31, 0x215B	; 0x80215b <ptr_put+0x1>
     342:	19 95       	eicall
     344:	99 23       	and	r25, r25
     346:	1c f0       	brlt	.+6      	; 0x34e <_write+0x1e>
		return -1;
	}
	return 1;
     348:	81 e0       	ldi	r24, 0x01	; 1
     34a:	90 e0       	ldi	r25, 0x00	; 0
     34c:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
     34e:	8f ef       	ldi	r24, 0xFF	; 255
     350:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
     352:	08 95       	ret

00000354 <__vector_68>:
		cpu_irq_restore(iflags);
		return;
	}

	cpu_irq_restore(iflags);
}
     354:	1f 92       	push	r1
     356:	0f 92       	push	r0
     358:	0f b6       	in	r0, 0x3f	; 63
     35a:	0f 92       	push	r0
     35c:	11 24       	eor	r1, r1
     35e:	08 b6       	in	r0, 0x38	; 56
     360:	0f 92       	push	r0
     362:	18 be       	out	0x38, r1	; 56
     364:	09 b6       	in	r0, 0x39	; 57
     366:	0f 92       	push	r0
     368:	19 be       	out	0x39, r1	; 57
     36a:	0b b6       	in	r0, 0x3b	; 59
     36c:	0f 92       	push	r0
     36e:	1b be       	out	0x3b, r1	; 59
     370:	2f 93       	push	r18
     372:	3f 93       	push	r19
     374:	4f 93       	push	r20
     376:	5f 93       	push	r21
     378:	6f 93       	push	r22
     37a:	7f 93       	push	r23
     37c:	8f 93       	push	r24
     37e:	9f 93       	push	r25
     380:	af 93       	push	r26
     382:	bf 93       	push	r27
     384:	ef 93       	push	r30
     386:	ff 93       	push	r31
     388:	e0 91 bb 20 	lds	r30, 0x20BB	; 0x8020bb <ac_aca_callback>
     38c:	f0 91 bc 20 	lds	r31, 0x20BC	; 0x8020bc <ac_aca_callback+0x1>
     390:	30 97       	sbiw	r30, 0x00	; 0
     392:	79 f0       	breq	.+30     	; 0x3b2 <__vector_68+0x5e>
     394:	80 91 87 03 	lds	r24, 0x0387	; 0x800387 <__TEXT_REGION_LENGTH__+0x700387>
     398:	84 ff       	sbrs	r24, 4
     39a:	06 c0       	rjmp	.+12     	; 0x3a8 <__vector_68+0x54>
     39c:	40 e0       	ldi	r20, 0x00	; 0
     39e:	60 e0       	ldi	r22, 0x00	; 0
     3a0:	80 e8       	ldi	r24, 0x80	; 128
     3a2:	93 e0       	ldi	r25, 0x03	; 3
     3a4:	19 95       	eicall
     3a6:	05 c0       	rjmp	.+10     	; 0x3b2 <__vector_68+0x5e>
     3a8:	40 e8       	ldi	r20, 0x80	; 128
     3aa:	60 e0       	ldi	r22, 0x00	; 0
     3ac:	80 e8       	ldi	r24, 0x80	; 128
     3ae:	93 e0       	ldi	r25, 0x03	; 3
     3b0:	19 95       	eicall
     3b2:	ff 91       	pop	r31
     3b4:	ef 91       	pop	r30
     3b6:	bf 91       	pop	r27
     3b8:	af 91       	pop	r26
     3ba:	9f 91       	pop	r25
     3bc:	8f 91       	pop	r24
     3be:	7f 91       	pop	r23
     3c0:	6f 91       	pop	r22
     3c2:	5f 91       	pop	r21
     3c4:	4f 91       	pop	r20
     3c6:	3f 91       	pop	r19
     3c8:	2f 91       	pop	r18
     3ca:	0f 90       	pop	r0
     3cc:	0b be       	out	0x3b, r0	; 59
     3ce:	0f 90       	pop	r0
     3d0:	09 be       	out	0x39, r0	; 57
     3d2:	0f 90       	pop	r0
     3d4:	08 be       	out	0x38, r0	; 56
     3d6:	0f 90       	pop	r0
     3d8:	0f be       	out	0x3f, r0	; 63
     3da:	0f 90       	pop	r0
     3dc:	1f 90       	pop	r1
     3de:	18 95       	reti

000003e0 <__vector_69>:
     3e0:	1f 92       	push	r1
     3e2:	0f 92       	push	r0
     3e4:	0f b6       	in	r0, 0x3f	; 63
     3e6:	0f 92       	push	r0
     3e8:	11 24       	eor	r1, r1
     3ea:	08 b6       	in	r0, 0x38	; 56
     3ec:	0f 92       	push	r0
     3ee:	18 be       	out	0x38, r1	; 56
     3f0:	09 b6       	in	r0, 0x39	; 57
     3f2:	0f 92       	push	r0
     3f4:	19 be       	out	0x39, r1	; 57
     3f6:	0b b6       	in	r0, 0x3b	; 59
     3f8:	0f 92       	push	r0
     3fa:	1b be       	out	0x3b, r1	; 59
     3fc:	2f 93       	push	r18
     3fe:	3f 93       	push	r19
     400:	4f 93       	push	r20
     402:	5f 93       	push	r21
     404:	6f 93       	push	r22
     406:	7f 93       	push	r23
     408:	8f 93       	push	r24
     40a:	9f 93       	push	r25
     40c:	af 93       	push	r26
     40e:	bf 93       	push	r27
     410:	ef 93       	push	r30
     412:	ff 93       	push	r31
     414:	e0 91 bb 20 	lds	r30, 0x20BB	; 0x8020bb <ac_aca_callback>
     418:	f0 91 bc 20 	lds	r31, 0x20BC	; 0x8020bc <ac_aca_callback+0x1>
     41c:	30 97       	sbiw	r30, 0x00	; 0
     41e:	79 f0       	breq	.+30     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     420:	80 91 87 03 	lds	r24, 0x0387	; 0x800387 <__TEXT_REGION_LENGTH__+0x700387>
     424:	85 ff       	sbrs	r24, 5
     426:	06 c0       	rjmp	.+12     	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
     428:	40 e0       	ldi	r20, 0x00	; 0
     42a:	61 e0       	ldi	r22, 0x01	; 1
     42c:	80 e8       	ldi	r24, 0x80	; 128
     42e:	93 e0       	ldi	r25, 0x03	; 3
     430:	19 95       	eicall
     432:	05 c0       	rjmp	.+10     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     434:	40 e8       	ldi	r20, 0x80	; 128
     436:	61 e0       	ldi	r22, 0x01	; 1
     438:	80 e8       	ldi	r24, 0x80	; 128
     43a:	93 e0       	ldi	r25, 0x03	; 3
     43c:	19 95       	eicall
     43e:	ff 91       	pop	r31
     440:	ef 91       	pop	r30
     442:	bf 91       	pop	r27
     444:	af 91       	pop	r26
     446:	9f 91       	pop	r25
     448:	8f 91       	pop	r24
     44a:	7f 91       	pop	r23
     44c:	6f 91       	pop	r22
     44e:	5f 91       	pop	r21
     450:	4f 91       	pop	r20
     452:	3f 91       	pop	r19
     454:	2f 91       	pop	r18
     456:	0f 90       	pop	r0
     458:	0b be       	out	0x3b, r0	; 59
     45a:	0f 90       	pop	r0
     45c:	09 be       	out	0x39, r0	; 57
     45e:	0f 90       	pop	r0
     460:	08 be       	out	0x38, r0	; 56
     462:	0f 90       	pop	r0
     464:	0f be       	out	0x3f, r0	; 63
     466:	0f 90       	pop	r0
     468:	1f 90       	pop	r1
     46a:	18 95       	reti

0000046c <__vector_70>:
     46c:	1f 92       	push	r1
     46e:	0f 92       	push	r0
     470:	0f b6       	in	r0, 0x3f	; 63
     472:	0f 92       	push	r0
     474:	11 24       	eor	r1, r1
     476:	08 b6       	in	r0, 0x38	; 56
     478:	0f 92       	push	r0
     47a:	18 be       	out	0x38, r1	; 56
     47c:	09 b6       	in	r0, 0x39	; 57
     47e:	0f 92       	push	r0
     480:	19 be       	out	0x39, r1	; 57
     482:	0b b6       	in	r0, 0x3b	; 59
     484:	0f 92       	push	r0
     486:	1b be       	out	0x3b, r1	; 59
     488:	2f 93       	push	r18
     48a:	3f 93       	push	r19
     48c:	4f 93       	push	r20
     48e:	5f 93       	push	r21
     490:	6f 93       	push	r22
     492:	7f 93       	push	r23
     494:	8f 93       	push	r24
     496:	9f 93       	push	r25
     498:	af 93       	push	r26
     49a:	bf 93       	push	r27
     49c:	ef 93       	push	r30
     49e:	ff 93       	push	r31
     4a0:	e0 91 bb 20 	lds	r30, 0x20BB	; 0x8020bb <ac_aca_callback>
     4a4:	f0 91 bc 20 	lds	r31, 0x20BC	; 0x8020bc <ac_aca_callback+0x1>
     4a8:	30 97       	sbiw	r30, 0x00	; 0
     4aa:	39 f0       	breq	.+14     	; 0x4ba <__vector_70+0x4e>
     4ac:	40 91 87 03 	lds	r20, 0x0387	; 0x800387 <__TEXT_REGION_LENGTH__+0x700387>
     4b0:	40 7c       	andi	r20, 0xC0	; 192
     4b2:	60 e0       	ldi	r22, 0x00	; 0
     4b4:	80 e8       	ldi	r24, 0x80	; 128
     4b6:	93 e0       	ldi	r25, 0x03	; 3
     4b8:	19 95       	eicall
     4ba:	ff 91       	pop	r31
     4bc:	ef 91       	pop	r30
     4be:	bf 91       	pop	r27
     4c0:	af 91       	pop	r26
     4c2:	9f 91       	pop	r25
     4c4:	8f 91       	pop	r24
     4c6:	7f 91       	pop	r23
     4c8:	6f 91       	pop	r22
     4ca:	5f 91       	pop	r21
     4cc:	4f 91       	pop	r20
     4ce:	3f 91       	pop	r19
     4d0:	2f 91       	pop	r18
     4d2:	0f 90       	pop	r0
     4d4:	0b be       	out	0x3b, r0	; 59
     4d6:	0f 90       	pop	r0
     4d8:	09 be       	out	0x39, r0	; 57
     4da:	0f 90       	pop	r0
     4dc:	08 be       	out	0x38, r0	; 56
     4de:	0f 90       	pop	r0
     4e0:	0f be       	out	0x3f, r0	; 63
     4e2:	0f 90       	pop	r0
     4e4:	1f 90       	pop	r1
     4e6:	18 95       	reti

000004e8 <ac_write_config>:
     4e8:	cf 92       	push	r12
     4ea:	df 92       	push	r13
     4ec:	ef 92       	push	r14
     4ee:	ff 92       	push	r15
     4f0:	0f 93       	push	r16
     4f2:	1f 93       	push	r17
     4f4:	cf 93       	push	r28
     4f6:	df 93       	push	r29
     4f8:	1f 92       	push	r1
     4fa:	cd b7       	in	r28, 0x3d	; 61
     4fc:	de b7       	in	r29, 0x3e	; 62
     4fe:	2f b7       	in	r18, 0x3f	; 63
     500:	29 83       	std	Y+1, r18	; 0x01
     502:	f8 94       	cli
     504:	c9 80       	ldd	r12, Y+1	; 0x01
     506:	80 38       	cpi	r24, 0x80	; 128
     508:	23 e0       	ldi	r18, 0x03	; 3
     50a:	92 07       	cpc	r25, r18
     50c:	d9 f4       	brne	.+54     	; 0x544 <ac_write_config+0x5c>
     50e:	7a 01       	movw	r14, r20
     510:	d6 2e       	mov	r13, r22
     512:	8c 01       	movw	r16, r24
     514:	80 91 ba 20 	lds	r24, 0x20BA	; 0x8020ba <__data_end>
     518:	81 11       	cpse	r24, r1
     51a:	04 c0       	rjmp	.+8      	; 0x524 <ac_write_config+0x3c>
     51c:	61 e0       	ldi	r22, 0x01	; 1
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	0e 94 29 0f 	call	0x1e52	; 0x1e52 <sysclk_enable_module>
     524:	80 91 ba 20 	lds	r24, 0x20BA	; 0x8020ba <__data_end>
     528:	8f 5f       	subi	r24, 0xFF	; 255
     52a:	80 93 ba 20 	sts	0x20BA, r24	; 0x8020ba <__data_end>
     52e:	f7 01       	movw	r30, r14
     530:	82 81       	ldd	r24, Z+2	; 0x02
     532:	f8 01       	movw	r30, r16
     534:	85 83       	std	Z+5, r24	; 0x05
     536:	f7 01       	movw	r30, r14
     538:	83 81       	ldd	r24, Z+3	; 0x03
     53a:	f8 01       	movw	r30, r16
     53c:	86 83       	std	Z+6, r24	; 0x06
     53e:	dd 20       	and	r13, r13
     540:	19 f0       	breq	.+6      	; 0x548 <ac_write_config+0x60>
     542:	0b c0       	rjmp	.+22     	; 0x55a <ac_write_config+0x72>
     544:	cf be       	out	0x3f, r12	; 63
     546:	1d c0       	rjmp	.+58     	; 0x582 <ac_write_config+0x9a>
     548:	f7 01       	movw	r30, r14
     54a:	81 81       	ldd	r24, Z+1	; 0x01
     54c:	f8 01       	movw	r30, r16
     54e:	82 83       	std	Z+2, r24	; 0x02
     550:	f7 01       	movw	r30, r14
     552:	80 81       	ld	r24, Z
     554:	f8 01       	movw	r30, r16
     556:	80 83       	st	Z, r24
     558:	08 c0       	rjmp	.+16     	; 0x56a <ac_write_config+0x82>
     55a:	f7 01       	movw	r30, r14
     55c:	81 81       	ldd	r24, Z+1	; 0x01
     55e:	f8 01       	movw	r30, r16
     560:	83 83       	std	Z+3, r24	; 0x03
     562:	f7 01       	movw	r30, r14
     564:	80 81       	ld	r24, Z
     566:	f8 01       	movw	r30, r16
     568:	81 83       	std	Z+1, r24	; 0x01
     56a:	80 91 ba 20 	lds	r24, 0x20BA	; 0x8020ba <__data_end>
     56e:	81 50       	subi	r24, 0x01	; 1
     570:	80 93 ba 20 	sts	0x20BA, r24	; 0x8020ba <__data_end>
     574:	81 11       	cpse	r24, r1
     576:	04 c0       	rjmp	.+8      	; 0x580 <ac_write_config+0x98>
     578:	61 e0       	ldi	r22, 0x01	; 1
     57a:	81 e0       	ldi	r24, 0x01	; 1
     57c:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <sysclk_disable_module>
     580:	cf be       	out	0x3f, r12	; 63
     582:	0f 90       	pop	r0
     584:	df 91       	pop	r29
     586:	cf 91       	pop	r28
     588:	1f 91       	pop	r17
     58a:	0f 91       	pop	r16
     58c:	ff 90       	pop	r15
     58e:	ef 90       	pop	r14
     590:	df 90       	pop	r13
     592:	cf 90       	pop	r12
     594:	08 95       	ret

00000596 <ac_enable>:
     596:	ef 92       	push	r14
     598:	ff 92       	push	r15
     59a:	0f 93       	push	r16
     59c:	1f 93       	push	r17
     59e:	cf 93       	push	r28
     5a0:	df 93       	push	r29
     5a2:	1f 92       	push	r1
     5a4:	1f 92       	push	r1
     5a6:	cd b7       	in	r28, 0x3d	; 61
     5a8:	de b7       	in	r29, 0x3e	; 62
     5aa:	2f b7       	in	r18, 0x3f	; 63
     5ac:	2a 83       	std	Y+2, r18	; 0x02
     5ae:	f8 94       	cli
     5b0:	ea 80       	ldd	r14, Y+2	; 0x02
     5b2:	80 38       	cpi	r24, 0x80	; 128
     5b4:	23 e0       	ldi	r18, 0x03	; 3
     5b6:	92 07       	cpc	r25, r18
     5b8:	09 f5       	brne	.+66     	; 0x5fc <ac_enable+0x66>
     5ba:	f6 2e       	mov	r15, r22
     5bc:	8c 01       	movw	r16, r24
     5be:	80 91 ba 20 	lds	r24, 0x20BA	; 0x8020ba <__data_end>
     5c2:	81 11       	cpse	r24, r1
     5c4:	04 c0       	rjmp	.+8      	; 0x5ce <ac_enable+0x38>
     5c6:	61 e0       	ldi	r22, 0x01	; 1
     5c8:	81 e0       	ldi	r24, 0x01	; 1
     5ca:	0e 94 29 0f 	call	0x1e52	; 0x1e52 <sysclk_enable_module>
     5ce:	80 91 ba 20 	lds	r24, 0x20BA	; 0x8020ba <__data_end>
     5d2:	8f 5f       	subi	r24, 0xFF	; 255
     5d4:	80 93 ba 20 	sts	0x20BA, r24	; 0x8020ba <__data_end>
     5d8:	80 91 53 21 	lds	r24, 0x2153	; 0x802153 <sleepmgr_locks+0x1>
     5dc:	8f 3f       	cpi	r24, 0xFF	; 255
     5de:	09 f4       	brne	.+2      	; 0x5e2 <ac_enable+0x4c>
     5e0:	ff cf       	rjmp	.-2      	; 0x5e0 <ac_enable+0x4a>
     5e2:	8f b7       	in	r24, 0x3f	; 63
     5e4:	89 83       	std	Y+1, r24	; 0x01
     5e6:	f8 94       	cli
     5e8:	99 81       	ldd	r25, Y+1	; 0x01
     5ea:	e2 e5       	ldi	r30, 0x52	; 82
     5ec:	f1 e2       	ldi	r31, 0x21	; 33
     5ee:	81 81       	ldd	r24, Z+1	; 0x01
     5f0:	8f 5f       	subi	r24, 0xFF	; 255
     5f2:	81 83       	std	Z+1, r24	; 0x01
     5f4:	9f bf       	out	0x3f, r25	; 63
     5f6:	ff 20       	and	r15, r15
     5f8:	19 f0       	breq	.+6      	; 0x600 <ac_enable+0x6a>
     5fa:	07 c0       	rjmp	.+14     	; 0x60a <ac_enable+0x74>
     5fc:	ef be       	out	0x3f, r14	; 63
     5fe:	0a c0       	rjmp	.+20     	; 0x614 <ac_enable+0x7e>
     600:	f8 01       	movw	r30, r16
     602:	80 81       	ld	r24, Z
     604:	81 60       	ori	r24, 0x01	; 1
     606:	80 83       	st	Z, r24
     608:	04 c0       	rjmp	.+8      	; 0x612 <ac_enable+0x7c>
     60a:	f8 01       	movw	r30, r16
     60c:	81 81       	ldd	r24, Z+1	; 0x01
     60e:	81 60       	ori	r24, 0x01	; 1
     610:	81 83       	std	Z+1, r24	; 0x01
     612:	ef be       	out	0x3f, r14	; 63
     614:	0f 90       	pop	r0
     616:	0f 90       	pop	r0
     618:	df 91       	pop	r29
     61a:	cf 91       	pop	r28
     61c:	1f 91       	pop	r17
     61e:	0f 91       	pop	r16
     620:	ff 90       	pop	r15
     622:	ef 90       	pop	r14
     624:	08 95       	ret

00000626 <ac_set_interrupt_callback>:
 * \param callback Reference to a callback function
 */
void ac_set_interrupt_callback(AC_t *ac, ac_callback_t callback)
{
#ifdef ACA
	if (ac == &ACA) {
     626:	80 38       	cpi	r24, 0x80	; 128
     628:	93 40       	sbci	r25, 0x03	; 3
     62a:	21 f4       	brne	.+8      	; 0x634 <ac_set_interrupt_callback+0xe>
		ac_aca_callback = callback;
     62c:	60 93 bb 20 	sts	0x20BB, r22	; 0x8020bb <ac_aca_callback>
     630:	70 93 bc 20 	sts	0x20BC, r23	; 0x8020bc <ac_aca_callback+0x1>
     634:	08 95       	ret

00000636 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     636:	1f 92       	push	r1
     638:	0f 92       	push	r0
     63a:	0f b6       	in	r0, 0x3f	; 63
     63c:	0f 92       	push	r0
     63e:	11 24       	eor	r1, r1
     640:	08 b6       	in	r0, 0x38	; 56
     642:	0f 92       	push	r0
     644:	18 be       	out	0x38, r1	; 56
     646:	09 b6       	in	r0, 0x39	; 57
     648:	0f 92       	push	r0
     64a:	19 be       	out	0x39, r1	; 57
     64c:	0b b6       	in	r0, 0x3b	; 59
     64e:	0f 92       	push	r0
     650:	1b be       	out	0x3b, r1	; 59
     652:	2f 93       	push	r18
     654:	3f 93       	push	r19
     656:	4f 93       	push	r20
     658:	5f 93       	push	r21
     65a:	6f 93       	push	r22
     65c:	7f 93       	push	r23
     65e:	8f 93       	push	r24
     660:	9f 93       	push	r25
     662:	af 93       	push	r26
     664:	bf 93       	push	r27
     666:	ef 93       	push	r30
     668:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     66a:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
     66e:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
     672:	e0 91 5e 21 	lds	r30, 0x215E	; 0x80215e <adca_callback>
     676:	f0 91 5f 21 	lds	r31, 0x215F	; 0x80215f <adca_callback+0x1>
     67a:	61 e0       	ldi	r22, 0x01	; 1
     67c:	80 e0       	ldi	r24, 0x00	; 0
     67e:	92 e0       	ldi	r25, 0x02	; 2
     680:	19 95       	eicall
}
     682:	ff 91       	pop	r31
     684:	ef 91       	pop	r30
     686:	bf 91       	pop	r27
     688:	af 91       	pop	r26
     68a:	9f 91       	pop	r25
     68c:	8f 91       	pop	r24
     68e:	7f 91       	pop	r23
     690:	6f 91       	pop	r22
     692:	5f 91       	pop	r21
     694:	4f 91       	pop	r20
     696:	3f 91       	pop	r19
     698:	2f 91       	pop	r18
     69a:	0f 90       	pop	r0
     69c:	0b be       	out	0x3b, r0	; 59
     69e:	0f 90       	pop	r0
     6a0:	09 be       	out	0x39, r0	; 57
     6a2:	0f 90       	pop	r0
     6a4:	08 be       	out	0x38, r0	; 56
     6a6:	0f 90       	pop	r0
     6a8:	0f be       	out	0x3f, r0	; 63
     6aa:	0f 90       	pop	r0
     6ac:	1f 90       	pop	r1
     6ae:	18 95       	reti

000006b0 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     6b0:	1f 92       	push	r1
     6b2:	0f 92       	push	r0
     6b4:	0f b6       	in	r0, 0x3f	; 63
     6b6:	0f 92       	push	r0
     6b8:	11 24       	eor	r1, r1
     6ba:	08 b6       	in	r0, 0x38	; 56
     6bc:	0f 92       	push	r0
     6be:	18 be       	out	0x38, r1	; 56
     6c0:	09 b6       	in	r0, 0x39	; 57
     6c2:	0f 92       	push	r0
     6c4:	19 be       	out	0x39, r1	; 57
     6c6:	0b b6       	in	r0, 0x3b	; 59
     6c8:	0f 92       	push	r0
     6ca:	1b be       	out	0x3b, r1	; 59
     6cc:	2f 93       	push	r18
     6ce:	3f 93       	push	r19
     6d0:	4f 93       	push	r20
     6d2:	5f 93       	push	r21
     6d4:	6f 93       	push	r22
     6d6:	7f 93       	push	r23
     6d8:	8f 93       	push	r24
     6da:	9f 93       	push	r25
     6dc:	af 93       	push	r26
     6de:	bf 93       	push	r27
     6e0:	ef 93       	push	r30
     6e2:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     6e4:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
     6e8:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
     6ec:	e0 91 5e 21 	lds	r30, 0x215E	; 0x80215e <adca_callback>
     6f0:	f0 91 5f 21 	lds	r31, 0x215F	; 0x80215f <adca_callback+0x1>
     6f4:	62 e0       	ldi	r22, 0x02	; 2
     6f6:	80 e0       	ldi	r24, 0x00	; 0
     6f8:	92 e0       	ldi	r25, 0x02	; 2
     6fa:	19 95       	eicall
}
     6fc:	ff 91       	pop	r31
     6fe:	ef 91       	pop	r30
     700:	bf 91       	pop	r27
     702:	af 91       	pop	r26
     704:	9f 91       	pop	r25
     706:	8f 91       	pop	r24
     708:	7f 91       	pop	r23
     70a:	6f 91       	pop	r22
     70c:	5f 91       	pop	r21
     70e:	4f 91       	pop	r20
     710:	3f 91       	pop	r19
     712:	2f 91       	pop	r18
     714:	0f 90       	pop	r0
     716:	0b be       	out	0x3b, r0	; 59
     718:	0f 90       	pop	r0
     71a:	09 be       	out	0x39, r0	; 57
     71c:	0f 90       	pop	r0
     71e:	08 be       	out	0x38, r0	; 56
     720:	0f 90       	pop	r0
     722:	0f be       	out	0x3f, r0	; 63
     724:	0f 90       	pop	r0
     726:	1f 90       	pop	r1
     728:	18 95       	reti

0000072a <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     72a:	1f 92       	push	r1
     72c:	0f 92       	push	r0
     72e:	0f b6       	in	r0, 0x3f	; 63
     730:	0f 92       	push	r0
     732:	11 24       	eor	r1, r1
     734:	08 b6       	in	r0, 0x38	; 56
     736:	0f 92       	push	r0
     738:	18 be       	out	0x38, r1	; 56
     73a:	09 b6       	in	r0, 0x39	; 57
     73c:	0f 92       	push	r0
     73e:	19 be       	out	0x39, r1	; 57
     740:	0b b6       	in	r0, 0x3b	; 59
     742:	0f 92       	push	r0
     744:	1b be       	out	0x3b, r1	; 59
     746:	2f 93       	push	r18
     748:	3f 93       	push	r19
     74a:	4f 93       	push	r20
     74c:	5f 93       	push	r21
     74e:	6f 93       	push	r22
     750:	7f 93       	push	r23
     752:	8f 93       	push	r24
     754:	9f 93       	push	r25
     756:	af 93       	push	r26
     758:	bf 93       	push	r27
     75a:	ef 93       	push	r30
     75c:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     75e:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
     762:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
     766:	e0 91 5e 21 	lds	r30, 0x215E	; 0x80215e <adca_callback>
     76a:	f0 91 5f 21 	lds	r31, 0x215F	; 0x80215f <adca_callback+0x1>
     76e:	64 e0       	ldi	r22, 0x04	; 4
     770:	80 e0       	ldi	r24, 0x00	; 0
     772:	92 e0       	ldi	r25, 0x02	; 2
     774:	19 95       	eicall
}
     776:	ff 91       	pop	r31
     778:	ef 91       	pop	r30
     77a:	bf 91       	pop	r27
     77c:	af 91       	pop	r26
     77e:	9f 91       	pop	r25
     780:	8f 91       	pop	r24
     782:	7f 91       	pop	r23
     784:	6f 91       	pop	r22
     786:	5f 91       	pop	r21
     788:	4f 91       	pop	r20
     78a:	3f 91       	pop	r19
     78c:	2f 91       	pop	r18
     78e:	0f 90       	pop	r0
     790:	0b be       	out	0x3b, r0	; 59
     792:	0f 90       	pop	r0
     794:	09 be       	out	0x39, r0	; 57
     796:	0f 90       	pop	r0
     798:	08 be       	out	0x38, r0	; 56
     79a:	0f 90       	pop	r0
     79c:	0f be       	out	0x3f, r0	; 63
     79e:	0f 90       	pop	r0
     7a0:	1f 90       	pop	r1
     7a2:	18 95       	reti

000007a4 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     7a4:	1f 92       	push	r1
     7a6:	0f 92       	push	r0
     7a8:	0f b6       	in	r0, 0x3f	; 63
     7aa:	0f 92       	push	r0
     7ac:	11 24       	eor	r1, r1
     7ae:	08 b6       	in	r0, 0x38	; 56
     7b0:	0f 92       	push	r0
     7b2:	18 be       	out	0x38, r1	; 56
     7b4:	09 b6       	in	r0, 0x39	; 57
     7b6:	0f 92       	push	r0
     7b8:	19 be       	out	0x39, r1	; 57
     7ba:	0b b6       	in	r0, 0x3b	; 59
     7bc:	0f 92       	push	r0
     7be:	1b be       	out	0x3b, r1	; 59
     7c0:	2f 93       	push	r18
     7c2:	3f 93       	push	r19
     7c4:	4f 93       	push	r20
     7c6:	5f 93       	push	r21
     7c8:	6f 93       	push	r22
     7ca:	7f 93       	push	r23
     7cc:	8f 93       	push	r24
     7ce:	9f 93       	push	r25
     7d0:	af 93       	push	r26
     7d2:	bf 93       	push	r27
     7d4:	ef 93       	push	r30
     7d6:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     7d8:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
     7dc:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
     7e0:	e0 91 5e 21 	lds	r30, 0x215E	; 0x80215e <adca_callback>
     7e4:	f0 91 5f 21 	lds	r31, 0x215F	; 0x80215f <adca_callback+0x1>
     7e8:	68 e0       	ldi	r22, 0x08	; 8
     7ea:	80 e0       	ldi	r24, 0x00	; 0
     7ec:	92 e0       	ldi	r25, 0x02	; 2
     7ee:	19 95       	eicall
}
     7f0:	ff 91       	pop	r31
     7f2:	ef 91       	pop	r30
     7f4:	bf 91       	pop	r27
     7f6:	af 91       	pop	r26
     7f8:	9f 91       	pop	r25
     7fa:	8f 91       	pop	r24
     7fc:	7f 91       	pop	r23
     7fe:	6f 91       	pop	r22
     800:	5f 91       	pop	r21
     802:	4f 91       	pop	r20
     804:	3f 91       	pop	r19
     806:	2f 91       	pop	r18
     808:	0f 90       	pop	r0
     80a:	0b be       	out	0x3b, r0	; 59
     80c:	0f 90       	pop	r0
     80e:	09 be       	out	0x39, r0	; 57
     810:	0f 90       	pop	r0
     812:	08 be       	out	0x38, r0	; 56
     814:	0f 90       	pop	r0
     816:	0f be       	out	0x3f, r0	; 63
     818:	0f 90       	pop	r0
     81a:	1f 90       	pop	r1
     81c:	18 95       	reti

0000081e <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
     81e:	1f 92       	push	r1
     820:	0f 92       	push	r0
     822:	0f b6       	in	r0, 0x3f	; 63
     824:	0f 92       	push	r0
     826:	11 24       	eor	r1, r1
     828:	08 b6       	in	r0, 0x38	; 56
     82a:	0f 92       	push	r0
     82c:	18 be       	out	0x38, r1	; 56
     82e:	09 b6       	in	r0, 0x39	; 57
     830:	0f 92       	push	r0
     832:	19 be       	out	0x39, r1	; 57
     834:	0b b6       	in	r0, 0x3b	; 59
     836:	0f 92       	push	r0
     838:	1b be       	out	0x3b, r1	; 59
     83a:	2f 93       	push	r18
     83c:	3f 93       	push	r19
     83e:	4f 93       	push	r20
     840:	5f 93       	push	r21
     842:	6f 93       	push	r22
     844:	7f 93       	push	r23
     846:	8f 93       	push	r24
     848:	9f 93       	push	r25
     84a:	af 93       	push	r26
     84c:	bf 93       	push	r27
     84e:	ef 93       	push	r30
     850:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
     852:	e0 91 ed 20 	lds	r30, 0x20ED	; 0x8020ed <tc_tcc0_ovf_callback>
     856:	f0 91 ee 20 	lds	r31, 0x20EE	; 0x8020ee <tc_tcc0_ovf_callback+0x1>
     85a:	30 97       	sbiw	r30, 0x00	; 0
     85c:	09 f0       	breq	.+2      	; 0x860 <__vector_14+0x42>
		tc_tcc0_ovf_callback();
     85e:	19 95       	eicall
	}
}
     860:	ff 91       	pop	r31
     862:	ef 91       	pop	r30
     864:	bf 91       	pop	r27
     866:	af 91       	pop	r26
     868:	9f 91       	pop	r25
     86a:	8f 91       	pop	r24
     86c:	7f 91       	pop	r23
     86e:	6f 91       	pop	r22
     870:	5f 91       	pop	r21
     872:	4f 91       	pop	r20
     874:	3f 91       	pop	r19
     876:	2f 91       	pop	r18
     878:	0f 90       	pop	r0
     87a:	0b be       	out	0x3b, r0	; 59
     87c:	0f 90       	pop	r0
     87e:	09 be       	out	0x39, r0	; 57
     880:	0f 90       	pop	r0
     882:	08 be       	out	0x38, r0	; 56
     884:	0f 90       	pop	r0
     886:	0f be       	out	0x3f, r0	; 63
     888:	0f 90       	pop	r0
     88a:	1f 90       	pop	r1
     88c:	18 95       	reti

0000088e <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
     88e:	1f 92       	push	r1
     890:	0f 92       	push	r0
     892:	0f b6       	in	r0, 0x3f	; 63
     894:	0f 92       	push	r0
     896:	11 24       	eor	r1, r1
     898:	08 b6       	in	r0, 0x38	; 56
     89a:	0f 92       	push	r0
     89c:	18 be       	out	0x38, r1	; 56
     89e:	09 b6       	in	r0, 0x39	; 57
     8a0:	0f 92       	push	r0
     8a2:	19 be       	out	0x39, r1	; 57
     8a4:	0b b6       	in	r0, 0x3b	; 59
     8a6:	0f 92       	push	r0
     8a8:	1b be       	out	0x3b, r1	; 59
     8aa:	2f 93       	push	r18
     8ac:	3f 93       	push	r19
     8ae:	4f 93       	push	r20
     8b0:	5f 93       	push	r21
     8b2:	6f 93       	push	r22
     8b4:	7f 93       	push	r23
     8b6:	8f 93       	push	r24
     8b8:	9f 93       	push	r25
     8ba:	af 93       	push	r26
     8bc:	bf 93       	push	r27
     8be:	ef 93       	push	r30
     8c0:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
     8c2:	e0 91 eb 20 	lds	r30, 0x20EB	; 0x8020eb <tc_tcc0_err_callback>
     8c6:	f0 91 ec 20 	lds	r31, 0x20EC	; 0x8020ec <tc_tcc0_err_callback+0x1>
     8ca:	30 97       	sbiw	r30, 0x00	; 0
     8cc:	09 f0       	breq	.+2      	; 0x8d0 <__vector_15+0x42>
		tc_tcc0_err_callback();
     8ce:	19 95       	eicall
	}
}
     8d0:	ff 91       	pop	r31
     8d2:	ef 91       	pop	r30
     8d4:	bf 91       	pop	r27
     8d6:	af 91       	pop	r26
     8d8:	9f 91       	pop	r25
     8da:	8f 91       	pop	r24
     8dc:	7f 91       	pop	r23
     8de:	6f 91       	pop	r22
     8e0:	5f 91       	pop	r21
     8e2:	4f 91       	pop	r20
     8e4:	3f 91       	pop	r19
     8e6:	2f 91       	pop	r18
     8e8:	0f 90       	pop	r0
     8ea:	0b be       	out	0x3b, r0	; 59
     8ec:	0f 90       	pop	r0
     8ee:	09 be       	out	0x39, r0	; 57
     8f0:	0f 90       	pop	r0
     8f2:	08 be       	out	0x38, r0	; 56
     8f4:	0f 90       	pop	r0
     8f6:	0f be       	out	0x3f, r0	; 63
     8f8:	0f 90       	pop	r0
     8fa:	1f 90       	pop	r1
     8fc:	18 95       	reti

000008fe <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
     8fe:	1f 92       	push	r1
     900:	0f 92       	push	r0
     902:	0f b6       	in	r0, 0x3f	; 63
     904:	0f 92       	push	r0
     906:	11 24       	eor	r1, r1
     908:	08 b6       	in	r0, 0x38	; 56
     90a:	0f 92       	push	r0
     90c:	18 be       	out	0x38, r1	; 56
     90e:	09 b6       	in	r0, 0x39	; 57
     910:	0f 92       	push	r0
     912:	19 be       	out	0x39, r1	; 57
     914:	0b b6       	in	r0, 0x3b	; 59
     916:	0f 92       	push	r0
     918:	1b be       	out	0x3b, r1	; 59
     91a:	2f 93       	push	r18
     91c:	3f 93       	push	r19
     91e:	4f 93       	push	r20
     920:	5f 93       	push	r21
     922:	6f 93       	push	r22
     924:	7f 93       	push	r23
     926:	8f 93       	push	r24
     928:	9f 93       	push	r25
     92a:	af 93       	push	r26
     92c:	bf 93       	push	r27
     92e:	ef 93       	push	r30
     930:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
     932:	e0 91 e9 20 	lds	r30, 0x20E9	; 0x8020e9 <tc_tcc0_cca_callback>
     936:	f0 91 ea 20 	lds	r31, 0x20EA	; 0x8020ea <tc_tcc0_cca_callback+0x1>
     93a:	30 97       	sbiw	r30, 0x00	; 0
     93c:	09 f0       	breq	.+2      	; 0x940 <__vector_16+0x42>
		tc_tcc0_cca_callback();
     93e:	19 95       	eicall
	}
}
     940:	ff 91       	pop	r31
     942:	ef 91       	pop	r30
     944:	bf 91       	pop	r27
     946:	af 91       	pop	r26
     948:	9f 91       	pop	r25
     94a:	8f 91       	pop	r24
     94c:	7f 91       	pop	r23
     94e:	6f 91       	pop	r22
     950:	5f 91       	pop	r21
     952:	4f 91       	pop	r20
     954:	3f 91       	pop	r19
     956:	2f 91       	pop	r18
     958:	0f 90       	pop	r0
     95a:	0b be       	out	0x3b, r0	; 59
     95c:	0f 90       	pop	r0
     95e:	09 be       	out	0x39, r0	; 57
     960:	0f 90       	pop	r0
     962:	08 be       	out	0x38, r0	; 56
     964:	0f 90       	pop	r0
     966:	0f be       	out	0x3f, r0	; 63
     968:	0f 90       	pop	r0
     96a:	1f 90       	pop	r1
     96c:	18 95       	reti

0000096e <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
     96e:	1f 92       	push	r1
     970:	0f 92       	push	r0
     972:	0f b6       	in	r0, 0x3f	; 63
     974:	0f 92       	push	r0
     976:	11 24       	eor	r1, r1
     978:	08 b6       	in	r0, 0x38	; 56
     97a:	0f 92       	push	r0
     97c:	18 be       	out	0x38, r1	; 56
     97e:	09 b6       	in	r0, 0x39	; 57
     980:	0f 92       	push	r0
     982:	19 be       	out	0x39, r1	; 57
     984:	0b b6       	in	r0, 0x3b	; 59
     986:	0f 92       	push	r0
     988:	1b be       	out	0x3b, r1	; 59
     98a:	2f 93       	push	r18
     98c:	3f 93       	push	r19
     98e:	4f 93       	push	r20
     990:	5f 93       	push	r21
     992:	6f 93       	push	r22
     994:	7f 93       	push	r23
     996:	8f 93       	push	r24
     998:	9f 93       	push	r25
     99a:	af 93       	push	r26
     99c:	bf 93       	push	r27
     99e:	ef 93       	push	r30
     9a0:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
     9a2:	e0 91 e7 20 	lds	r30, 0x20E7	; 0x8020e7 <tc_tcc0_ccb_callback>
     9a6:	f0 91 e8 20 	lds	r31, 0x20E8	; 0x8020e8 <tc_tcc0_ccb_callback+0x1>
     9aa:	30 97       	sbiw	r30, 0x00	; 0
     9ac:	09 f0       	breq	.+2      	; 0x9b0 <__vector_17+0x42>
		tc_tcc0_ccb_callback();
     9ae:	19 95       	eicall
	}
}
     9b0:	ff 91       	pop	r31
     9b2:	ef 91       	pop	r30
     9b4:	bf 91       	pop	r27
     9b6:	af 91       	pop	r26
     9b8:	9f 91       	pop	r25
     9ba:	8f 91       	pop	r24
     9bc:	7f 91       	pop	r23
     9be:	6f 91       	pop	r22
     9c0:	5f 91       	pop	r21
     9c2:	4f 91       	pop	r20
     9c4:	3f 91       	pop	r19
     9c6:	2f 91       	pop	r18
     9c8:	0f 90       	pop	r0
     9ca:	0b be       	out	0x3b, r0	; 59
     9cc:	0f 90       	pop	r0
     9ce:	09 be       	out	0x39, r0	; 57
     9d0:	0f 90       	pop	r0
     9d2:	08 be       	out	0x38, r0	; 56
     9d4:	0f 90       	pop	r0
     9d6:	0f be       	out	0x3f, r0	; 63
     9d8:	0f 90       	pop	r0
     9da:	1f 90       	pop	r1
     9dc:	18 95       	reti

000009de <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
     9de:	1f 92       	push	r1
     9e0:	0f 92       	push	r0
     9e2:	0f b6       	in	r0, 0x3f	; 63
     9e4:	0f 92       	push	r0
     9e6:	11 24       	eor	r1, r1
     9e8:	08 b6       	in	r0, 0x38	; 56
     9ea:	0f 92       	push	r0
     9ec:	18 be       	out	0x38, r1	; 56
     9ee:	09 b6       	in	r0, 0x39	; 57
     9f0:	0f 92       	push	r0
     9f2:	19 be       	out	0x39, r1	; 57
     9f4:	0b b6       	in	r0, 0x3b	; 59
     9f6:	0f 92       	push	r0
     9f8:	1b be       	out	0x3b, r1	; 59
     9fa:	2f 93       	push	r18
     9fc:	3f 93       	push	r19
     9fe:	4f 93       	push	r20
     a00:	5f 93       	push	r21
     a02:	6f 93       	push	r22
     a04:	7f 93       	push	r23
     a06:	8f 93       	push	r24
     a08:	9f 93       	push	r25
     a0a:	af 93       	push	r26
     a0c:	bf 93       	push	r27
     a0e:	ef 93       	push	r30
     a10:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
     a12:	e0 91 e5 20 	lds	r30, 0x20E5	; 0x8020e5 <tc_tcc0_ccc_callback>
     a16:	f0 91 e6 20 	lds	r31, 0x20E6	; 0x8020e6 <tc_tcc0_ccc_callback+0x1>
     a1a:	30 97       	sbiw	r30, 0x00	; 0
     a1c:	09 f0       	breq	.+2      	; 0xa20 <__vector_18+0x42>
		tc_tcc0_ccc_callback();
     a1e:	19 95       	eicall
	}
}
     a20:	ff 91       	pop	r31
     a22:	ef 91       	pop	r30
     a24:	bf 91       	pop	r27
     a26:	af 91       	pop	r26
     a28:	9f 91       	pop	r25
     a2a:	8f 91       	pop	r24
     a2c:	7f 91       	pop	r23
     a2e:	6f 91       	pop	r22
     a30:	5f 91       	pop	r21
     a32:	4f 91       	pop	r20
     a34:	3f 91       	pop	r19
     a36:	2f 91       	pop	r18
     a38:	0f 90       	pop	r0
     a3a:	0b be       	out	0x3b, r0	; 59
     a3c:	0f 90       	pop	r0
     a3e:	09 be       	out	0x39, r0	; 57
     a40:	0f 90       	pop	r0
     a42:	08 be       	out	0x38, r0	; 56
     a44:	0f 90       	pop	r0
     a46:	0f be       	out	0x3f, r0	; 63
     a48:	0f 90       	pop	r0
     a4a:	1f 90       	pop	r1
     a4c:	18 95       	reti

00000a4e <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
     a4e:	1f 92       	push	r1
     a50:	0f 92       	push	r0
     a52:	0f b6       	in	r0, 0x3f	; 63
     a54:	0f 92       	push	r0
     a56:	11 24       	eor	r1, r1
     a58:	08 b6       	in	r0, 0x38	; 56
     a5a:	0f 92       	push	r0
     a5c:	18 be       	out	0x38, r1	; 56
     a5e:	09 b6       	in	r0, 0x39	; 57
     a60:	0f 92       	push	r0
     a62:	19 be       	out	0x39, r1	; 57
     a64:	0b b6       	in	r0, 0x3b	; 59
     a66:	0f 92       	push	r0
     a68:	1b be       	out	0x3b, r1	; 59
     a6a:	2f 93       	push	r18
     a6c:	3f 93       	push	r19
     a6e:	4f 93       	push	r20
     a70:	5f 93       	push	r21
     a72:	6f 93       	push	r22
     a74:	7f 93       	push	r23
     a76:	8f 93       	push	r24
     a78:	9f 93       	push	r25
     a7a:	af 93       	push	r26
     a7c:	bf 93       	push	r27
     a7e:	ef 93       	push	r30
     a80:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
     a82:	e0 91 e3 20 	lds	r30, 0x20E3	; 0x8020e3 <tc_tcc0_ccd_callback>
     a86:	f0 91 e4 20 	lds	r31, 0x20E4	; 0x8020e4 <tc_tcc0_ccd_callback+0x1>
     a8a:	30 97       	sbiw	r30, 0x00	; 0
     a8c:	09 f0       	breq	.+2      	; 0xa90 <__vector_19+0x42>
		tc_tcc0_ccd_callback();
     a8e:	19 95       	eicall
	}
}
     a90:	ff 91       	pop	r31
     a92:	ef 91       	pop	r30
     a94:	bf 91       	pop	r27
     a96:	af 91       	pop	r26
     a98:	9f 91       	pop	r25
     a9a:	8f 91       	pop	r24
     a9c:	7f 91       	pop	r23
     a9e:	6f 91       	pop	r22
     aa0:	5f 91       	pop	r21
     aa2:	4f 91       	pop	r20
     aa4:	3f 91       	pop	r19
     aa6:	2f 91       	pop	r18
     aa8:	0f 90       	pop	r0
     aaa:	0b be       	out	0x3b, r0	; 59
     aac:	0f 90       	pop	r0
     aae:	09 be       	out	0x39, r0	; 57
     ab0:	0f 90       	pop	r0
     ab2:	08 be       	out	0x38, r0	; 56
     ab4:	0f 90       	pop	r0
     ab6:	0f be       	out	0x3f, r0	; 63
     ab8:	0f 90       	pop	r0
     aba:	1f 90       	pop	r1
     abc:	18 95       	reti

00000abe <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
     abe:	1f 92       	push	r1
     ac0:	0f 92       	push	r0
     ac2:	0f b6       	in	r0, 0x3f	; 63
     ac4:	0f 92       	push	r0
     ac6:	11 24       	eor	r1, r1
     ac8:	08 b6       	in	r0, 0x38	; 56
     aca:	0f 92       	push	r0
     acc:	18 be       	out	0x38, r1	; 56
     ace:	09 b6       	in	r0, 0x39	; 57
     ad0:	0f 92       	push	r0
     ad2:	19 be       	out	0x39, r1	; 57
     ad4:	0b b6       	in	r0, 0x3b	; 59
     ad6:	0f 92       	push	r0
     ad8:	1b be       	out	0x3b, r1	; 59
     ada:	2f 93       	push	r18
     adc:	3f 93       	push	r19
     ade:	4f 93       	push	r20
     ae0:	5f 93       	push	r21
     ae2:	6f 93       	push	r22
     ae4:	7f 93       	push	r23
     ae6:	8f 93       	push	r24
     ae8:	9f 93       	push	r25
     aea:	af 93       	push	r26
     aec:	bf 93       	push	r27
     aee:	ef 93       	push	r30
     af0:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
     af2:	e0 91 e1 20 	lds	r30, 0x20E1	; 0x8020e1 <tc_tcc1_ovf_callback>
     af6:	f0 91 e2 20 	lds	r31, 0x20E2	; 0x8020e2 <tc_tcc1_ovf_callback+0x1>
     afa:	30 97       	sbiw	r30, 0x00	; 0
     afc:	09 f0       	breq	.+2      	; 0xb00 <__vector_20+0x42>
		tc_tcc1_ovf_callback();
     afe:	19 95       	eicall
	}
}
     b00:	ff 91       	pop	r31
     b02:	ef 91       	pop	r30
     b04:	bf 91       	pop	r27
     b06:	af 91       	pop	r26
     b08:	9f 91       	pop	r25
     b0a:	8f 91       	pop	r24
     b0c:	7f 91       	pop	r23
     b0e:	6f 91       	pop	r22
     b10:	5f 91       	pop	r21
     b12:	4f 91       	pop	r20
     b14:	3f 91       	pop	r19
     b16:	2f 91       	pop	r18
     b18:	0f 90       	pop	r0
     b1a:	0b be       	out	0x3b, r0	; 59
     b1c:	0f 90       	pop	r0
     b1e:	09 be       	out	0x39, r0	; 57
     b20:	0f 90       	pop	r0
     b22:	08 be       	out	0x38, r0	; 56
     b24:	0f 90       	pop	r0
     b26:	0f be       	out	0x3f, r0	; 63
     b28:	0f 90       	pop	r0
     b2a:	1f 90       	pop	r1
     b2c:	18 95       	reti

00000b2e <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
     b2e:	1f 92       	push	r1
     b30:	0f 92       	push	r0
     b32:	0f b6       	in	r0, 0x3f	; 63
     b34:	0f 92       	push	r0
     b36:	11 24       	eor	r1, r1
     b38:	08 b6       	in	r0, 0x38	; 56
     b3a:	0f 92       	push	r0
     b3c:	18 be       	out	0x38, r1	; 56
     b3e:	09 b6       	in	r0, 0x39	; 57
     b40:	0f 92       	push	r0
     b42:	19 be       	out	0x39, r1	; 57
     b44:	0b b6       	in	r0, 0x3b	; 59
     b46:	0f 92       	push	r0
     b48:	1b be       	out	0x3b, r1	; 59
     b4a:	2f 93       	push	r18
     b4c:	3f 93       	push	r19
     b4e:	4f 93       	push	r20
     b50:	5f 93       	push	r21
     b52:	6f 93       	push	r22
     b54:	7f 93       	push	r23
     b56:	8f 93       	push	r24
     b58:	9f 93       	push	r25
     b5a:	af 93       	push	r26
     b5c:	bf 93       	push	r27
     b5e:	ef 93       	push	r30
     b60:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
     b62:	e0 91 df 20 	lds	r30, 0x20DF	; 0x8020df <tc_tcc1_err_callback>
     b66:	f0 91 e0 20 	lds	r31, 0x20E0	; 0x8020e0 <tc_tcc1_err_callback+0x1>
     b6a:	30 97       	sbiw	r30, 0x00	; 0
     b6c:	09 f0       	breq	.+2      	; 0xb70 <__vector_21+0x42>
		tc_tcc1_err_callback();
     b6e:	19 95       	eicall
	}
}
     b70:	ff 91       	pop	r31
     b72:	ef 91       	pop	r30
     b74:	bf 91       	pop	r27
     b76:	af 91       	pop	r26
     b78:	9f 91       	pop	r25
     b7a:	8f 91       	pop	r24
     b7c:	7f 91       	pop	r23
     b7e:	6f 91       	pop	r22
     b80:	5f 91       	pop	r21
     b82:	4f 91       	pop	r20
     b84:	3f 91       	pop	r19
     b86:	2f 91       	pop	r18
     b88:	0f 90       	pop	r0
     b8a:	0b be       	out	0x3b, r0	; 59
     b8c:	0f 90       	pop	r0
     b8e:	09 be       	out	0x39, r0	; 57
     b90:	0f 90       	pop	r0
     b92:	08 be       	out	0x38, r0	; 56
     b94:	0f 90       	pop	r0
     b96:	0f be       	out	0x3f, r0	; 63
     b98:	0f 90       	pop	r0
     b9a:	1f 90       	pop	r1
     b9c:	18 95       	reti

00000b9e <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
     b9e:	1f 92       	push	r1
     ba0:	0f 92       	push	r0
     ba2:	0f b6       	in	r0, 0x3f	; 63
     ba4:	0f 92       	push	r0
     ba6:	11 24       	eor	r1, r1
     ba8:	08 b6       	in	r0, 0x38	; 56
     baa:	0f 92       	push	r0
     bac:	18 be       	out	0x38, r1	; 56
     bae:	09 b6       	in	r0, 0x39	; 57
     bb0:	0f 92       	push	r0
     bb2:	19 be       	out	0x39, r1	; 57
     bb4:	0b b6       	in	r0, 0x3b	; 59
     bb6:	0f 92       	push	r0
     bb8:	1b be       	out	0x3b, r1	; 59
     bba:	2f 93       	push	r18
     bbc:	3f 93       	push	r19
     bbe:	4f 93       	push	r20
     bc0:	5f 93       	push	r21
     bc2:	6f 93       	push	r22
     bc4:	7f 93       	push	r23
     bc6:	8f 93       	push	r24
     bc8:	9f 93       	push	r25
     bca:	af 93       	push	r26
     bcc:	bf 93       	push	r27
     bce:	ef 93       	push	r30
     bd0:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
     bd2:	e0 91 dd 20 	lds	r30, 0x20DD	; 0x8020dd <tc_tcc1_cca_callback>
     bd6:	f0 91 de 20 	lds	r31, 0x20DE	; 0x8020de <tc_tcc1_cca_callback+0x1>
     bda:	30 97       	sbiw	r30, 0x00	; 0
     bdc:	09 f0       	breq	.+2      	; 0xbe0 <__vector_22+0x42>
		tc_tcc1_cca_callback();
     bde:	19 95       	eicall
	}
}
     be0:	ff 91       	pop	r31
     be2:	ef 91       	pop	r30
     be4:	bf 91       	pop	r27
     be6:	af 91       	pop	r26
     be8:	9f 91       	pop	r25
     bea:	8f 91       	pop	r24
     bec:	7f 91       	pop	r23
     bee:	6f 91       	pop	r22
     bf0:	5f 91       	pop	r21
     bf2:	4f 91       	pop	r20
     bf4:	3f 91       	pop	r19
     bf6:	2f 91       	pop	r18
     bf8:	0f 90       	pop	r0
     bfa:	0b be       	out	0x3b, r0	; 59
     bfc:	0f 90       	pop	r0
     bfe:	09 be       	out	0x39, r0	; 57
     c00:	0f 90       	pop	r0
     c02:	08 be       	out	0x38, r0	; 56
     c04:	0f 90       	pop	r0
     c06:	0f be       	out	0x3f, r0	; 63
     c08:	0f 90       	pop	r0
     c0a:	1f 90       	pop	r1
     c0c:	18 95       	reti

00000c0e <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
     c0e:	1f 92       	push	r1
     c10:	0f 92       	push	r0
     c12:	0f b6       	in	r0, 0x3f	; 63
     c14:	0f 92       	push	r0
     c16:	11 24       	eor	r1, r1
     c18:	08 b6       	in	r0, 0x38	; 56
     c1a:	0f 92       	push	r0
     c1c:	18 be       	out	0x38, r1	; 56
     c1e:	09 b6       	in	r0, 0x39	; 57
     c20:	0f 92       	push	r0
     c22:	19 be       	out	0x39, r1	; 57
     c24:	0b b6       	in	r0, 0x3b	; 59
     c26:	0f 92       	push	r0
     c28:	1b be       	out	0x3b, r1	; 59
     c2a:	2f 93       	push	r18
     c2c:	3f 93       	push	r19
     c2e:	4f 93       	push	r20
     c30:	5f 93       	push	r21
     c32:	6f 93       	push	r22
     c34:	7f 93       	push	r23
     c36:	8f 93       	push	r24
     c38:	9f 93       	push	r25
     c3a:	af 93       	push	r26
     c3c:	bf 93       	push	r27
     c3e:	ef 93       	push	r30
     c40:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
     c42:	e0 91 db 20 	lds	r30, 0x20DB	; 0x8020db <tc_tcc1_ccb_callback>
     c46:	f0 91 dc 20 	lds	r31, 0x20DC	; 0x8020dc <tc_tcc1_ccb_callback+0x1>
     c4a:	30 97       	sbiw	r30, 0x00	; 0
     c4c:	09 f0       	breq	.+2      	; 0xc50 <__vector_23+0x42>
		tc_tcc1_ccb_callback();
     c4e:	19 95       	eicall
	}
}
     c50:	ff 91       	pop	r31
     c52:	ef 91       	pop	r30
     c54:	bf 91       	pop	r27
     c56:	af 91       	pop	r26
     c58:	9f 91       	pop	r25
     c5a:	8f 91       	pop	r24
     c5c:	7f 91       	pop	r23
     c5e:	6f 91       	pop	r22
     c60:	5f 91       	pop	r21
     c62:	4f 91       	pop	r20
     c64:	3f 91       	pop	r19
     c66:	2f 91       	pop	r18
     c68:	0f 90       	pop	r0
     c6a:	0b be       	out	0x3b, r0	; 59
     c6c:	0f 90       	pop	r0
     c6e:	09 be       	out	0x39, r0	; 57
     c70:	0f 90       	pop	r0
     c72:	08 be       	out	0x38, r0	; 56
     c74:	0f 90       	pop	r0
     c76:	0f be       	out	0x3f, r0	; 63
     c78:	0f 90       	pop	r0
     c7a:	1f 90       	pop	r1
     c7c:	18 95       	reti

00000c7e <__vector_77>:
 *
 * This function will handle interrupt on Timer Counter D0 overflow and
 * call the callback function.
 */
ISR(TCD0_OVF_vect)
{
     c7e:	1f 92       	push	r1
     c80:	0f 92       	push	r0
     c82:	0f b6       	in	r0, 0x3f	; 63
     c84:	0f 92       	push	r0
     c86:	11 24       	eor	r1, r1
     c88:	08 b6       	in	r0, 0x38	; 56
     c8a:	0f 92       	push	r0
     c8c:	18 be       	out	0x38, r1	; 56
     c8e:	09 b6       	in	r0, 0x39	; 57
     c90:	0f 92       	push	r0
     c92:	19 be       	out	0x39, r1	; 57
     c94:	0b b6       	in	r0, 0x3b	; 59
     c96:	0f 92       	push	r0
     c98:	1b be       	out	0x3b, r1	; 59
     c9a:	2f 93       	push	r18
     c9c:	3f 93       	push	r19
     c9e:	4f 93       	push	r20
     ca0:	5f 93       	push	r21
     ca2:	6f 93       	push	r22
     ca4:	7f 93       	push	r23
     ca6:	8f 93       	push	r24
     ca8:	9f 93       	push	r25
     caa:	af 93       	push	r26
     cac:	bf 93       	push	r27
     cae:	ef 93       	push	r30
     cb0:	ff 93       	push	r31
	if (tc_tcd0_ovf_callback) {
     cb2:	e0 91 d9 20 	lds	r30, 0x20D9	; 0x8020d9 <tc_tcd0_ovf_callback>
     cb6:	f0 91 da 20 	lds	r31, 0x20DA	; 0x8020da <tc_tcd0_ovf_callback+0x1>
     cba:	30 97       	sbiw	r30, 0x00	; 0
     cbc:	09 f0       	breq	.+2      	; 0xcc0 <__vector_77+0x42>
		tc_tcd0_ovf_callback();
     cbe:	19 95       	eicall
	}
}
     cc0:	ff 91       	pop	r31
     cc2:	ef 91       	pop	r30
     cc4:	bf 91       	pop	r27
     cc6:	af 91       	pop	r26
     cc8:	9f 91       	pop	r25
     cca:	8f 91       	pop	r24
     ccc:	7f 91       	pop	r23
     cce:	6f 91       	pop	r22
     cd0:	5f 91       	pop	r21
     cd2:	4f 91       	pop	r20
     cd4:	3f 91       	pop	r19
     cd6:	2f 91       	pop	r18
     cd8:	0f 90       	pop	r0
     cda:	0b be       	out	0x3b, r0	; 59
     cdc:	0f 90       	pop	r0
     cde:	09 be       	out	0x39, r0	; 57
     ce0:	0f 90       	pop	r0
     ce2:	08 be       	out	0x38, r0	; 56
     ce4:	0f 90       	pop	r0
     ce6:	0f be       	out	0x3f, r0	; 63
     ce8:	0f 90       	pop	r0
     cea:	1f 90       	pop	r1
     cec:	18 95       	reti

00000cee <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
     cee:	1f 92       	push	r1
     cf0:	0f 92       	push	r0
     cf2:	0f b6       	in	r0, 0x3f	; 63
     cf4:	0f 92       	push	r0
     cf6:	11 24       	eor	r1, r1
     cf8:	08 b6       	in	r0, 0x38	; 56
     cfa:	0f 92       	push	r0
     cfc:	18 be       	out	0x38, r1	; 56
     cfe:	09 b6       	in	r0, 0x39	; 57
     d00:	0f 92       	push	r0
     d02:	19 be       	out	0x39, r1	; 57
     d04:	0b b6       	in	r0, 0x3b	; 59
     d06:	0f 92       	push	r0
     d08:	1b be       	out	0x3b, r1	; 59
     d0a:	2f 93       	push	r18
     d0c:	3f 93       	push	r19
     d0e:	4f 93       	push	r20
     d10:	5f 93       	push	r21
     d12:	6f 93       	push	r22
     d14:	7f 93       	push	r23
     d16:	8f 93       	push	r24
     d18:	9f 93       	push	r25
     d1a:	af 93       	push	r26
     d1c:	bf 93       	push	r27
     d1e:	ef 93       	push	r30
     d20:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
     d22:	e0 91 d7 20 	lds	r30, 0x20D7	; 0x8020d7 <tc_tcd0_err_callback>
     d26:	f0 91 d8 20 	lds	r31, 0x20D8	; 0x8020d8 <tc_tcd0_err_callback+0x1>
     d2a:	30 97       	sbiw	r30, 0x00	; 0
     d2c:	09 f0       	breq	.+2      	; 0xd30 <__vector_78+0x42>
		tc_tcd0_err_callback();
     d2e:	19 95       	eicall
	}
}
     d30:	ff 91       	pop	r31
     d32:	ef 91       	pop	r30
     d34:	bf 91       	pop	r27
     d36:	af 91       	pop	r26
     d38:	9f 91       	pop	r25
     d3a:	8f 91       	pop	r24
     d3c:	7f 91       	pop	r23
     d3e:	6f 91       	pop	r22
     d40:	5f 91       	pop	r21
     d42:	4f 91       	pop	r20
     d44:	3f 91       	pop	r19
     d46:	2f 91       	pop	r18
     d48:	0f 90       	pop	r0
     d4a:	0b be       	out	0x3b, r0	; 59
     d4c:	0f 90       	pop	r0
     d4e:	09 be       	out	0x39, r0	; 57
     d50:	0f 90       	pop	r0
     d52:	08 be       	out	0x38, r0	; 56
     d54:	0f 90       	pop	r0
     d56:	0f be       	out	0x3f, r0	; 63
     d58:	0f 90       	pop	r0
     d5a:	1f 90       	pop	r1
     d5c:	18 95       	reti

00000d5e <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
     d5e:	1f 92       	push	r1
     d60:	0f 92       	push	r0
     d62:	0f b6       	in	r0, 0x3f	; 63
     d64:	0f 92       	push	r0
     d66:	11 24       	eor	r1, r1
     d68:	08 b6       	in	r0, 0x38	; 56
     d6a:	0f 92       	push	r0
     d6c:	18 be       	out	0x38, r1	; 56
     d6e:	09 b6       	in	r0, 0x39	; 57
     d70:	0f 92       	push	r0
     d72:	19 be       	out	0x39, r1	; 57
     d74:	0b b6       	in	r0, 0x3b	; 59
     d76:	0f 92       	push	r0
     d78:	1b be       	out	0x3b, r1	; 59
     d7a:	2f 93       	push	r18
     d7c:	3f 93       	push	r19
     d7e:	4f 93       	push	r20
     d80:	5f 93       	push	r21
     d82:	6f 93       	push	r22
     d84:	7f 93       	push	r23
     d86:	8f 93       	push	r24
     d88:	9f 93       	push	r25
     d8a:	af 93       	push	r26
     d8c:	bf 93       	push	r27
     d8e:	ef 93       	push	r30
     d90:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
     d92:	e0 91 d5 20 	lds	r30, 0x20D5	; 0x8020d5 <tc_tcd0_cca_callback>
     d96:	f0 91 d6 20 	lds	r31, 0x20D6	; 0x8020d6 <tc_tcd0_cca_callback+0x1>
     d9a:	30 97       	sbiw	r30, 0x00	; 0
     d9c:	09 f0       	breq	.+2      	; 0xda0 <__vector_79+0x42>
		tc_tcd0_cca_callback();
     d9e:	19 95       	eicall
	}
}
     da0:	ff 91       	pop	r31
     da2:	ef 91       	pop	r30
     da4:	bf 91       	pop	r27
     da6:	af 91       	pop	r26
     da8:	9f 91       	pop	r25
     daa:	8f 91       	pop	r24
     dac:	7f 91       	pop	r23
     dae:	6f 91       	pop	r22
     db0:	5f 91       	pop	r21
     db2:	4f 91       	pop	r20
     db4:	3f 91       	pop	r19
     db6:	2f 91       	pop	r18
     db8:	0f 90       	pop	r0
     dba:	0b be       	out	0x3b, r0	; 59
     dbc:	0f 90       	pop	r0
     dbe:	09 be       	out	0x39, r0	; 57
     dc0:	0f 90       	pop	r0
     dc2:	08 be       	out	0x38, r0	; 56
     dc4:	0f 90       	pop	r0
     dc6:	0f be       	out	0x3f, r0	; 63
     dc8:	0f 90       	pop	r0
     dca:	1f 90       	pop	r1
     dcc:	18 95       	reti

00000dce <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
     dce:	1f 92       	push	r1
     dd0:	0f 92       	push	r0
     dd2:	0f b6       	in	r0, 0x3f	; 63
     dd4:	0f 92       	push	r0
     dd6:	11 24       	eor	r1, r1
     dd8:	08 b6       	in	r0, 0x38	; 56
     dda:	0f 92       	push	r0
     ddc:	18 be       	out	0x38, r1	; 56
     dde:	09 b6       	in	r0, 0x39	; 57
     de0:	0f 92       	push	r0
     de2:	19 be       	out	0x39, r1	; 57
     de4:	0b b6       	in	r0, 0x3b	; 59
     de6:	0f 92       	push	r0
     de8:	1b be       	out	0x3b, r1	; 59
     dea:	2f 93       	push	r18
     dec:	3f 93       	push	r19
     dee:	4f 93       	push	r20
     df0:	5f 93       	push	r21
     df2:	6f 93       	push	r22
     df4:	7f 93       	push	r23
     df6:	8f 93       	push	r24
     df8:	9f 93       	push	r25
     dfa:	af 93       	push	r26
     dfc:	bf 93       	push	r27
     dfe:	ef 93       	push	r30
     e00:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
     e02:	e0 91 d3 20 	lds	r30, 0x20D3	; 0x8020d3 <tc_tcd0_ccb_callback>
     e06:	f0 91 d4 20 	lds	r31, 0x20D4	; 0x8020d4 <tc_tcd0_ccb_callback+0x1>
     e0a:	30 97       	sbiw	r30, 0x00	; 0
     e0c:	09 f0       	breq	.+2      	; 0xe10 <__vector_80+0x42>
		tc_tcd0_ccb_callback();
     e0e:	19 95       	eicall
	}
}
     e10:	ff 91       	pop	r31
     e12:	ef 91       	pop	r30
     e14:	bf 91       	pop	r27
     e16:	af 91       	pop	r26
     e18:	9f 91       	pop	r25
     e1a:	8f 91       	pop	r24
     e1c:	7f 91       	pop	r23
     e1e:	6f 91       	pop	r22
     e20:	5f 91       	pop	r21
     e22:	4f 91       	pop	r20
     e24:	3f 91       	pop	r19
     e26:	2f 91       	pop	r18
     e28:	0f 90       	pop	r0
     e2a:	0b be       	out	0x3b, r0	; 59
     e2c:	0f 90       	pop	r0
     e2e:	09 be       	out	0x39, r0	; 57
     e30:	0f 90       	pop	r0
     e32:	08 be       	out	0x38, r0	; 56
     e34:	0f 90       	pop	r0
     e36:	0f be       	out	0x3f, r0	; 63
     e38:	0f 90       	pop	r0
     e3a:	1f 90       	pop	r1
     e3c:	18 95       	reti

00000e3e <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
     e3e:	1f 92       	push	r1
     e40:	0f 92       	push	r0
     e42:	0f b6       	in	r0, 0x3f	; 63
     e44:	0f 92       	push	r0
     e46:	11 24       	eor	r1, r1
     e48:	08 b6       	in	r0, 0x38	; 56
     e4a:	0f 92       	push	r0
     e4c:	18 be       	out	0x38, r1	; 56
     e4e:	09 b6       	in	r0, 0x39	; 57
     e50:	0f 92       	push	r0
     e52:	19 be       	out	0x39, r1	; 57
     e54:	0b b6       	in	r0, 0x3b	; 59
     e56:	0f 92       	push	r0
     e58:	1b be       	out	0x3b, r1	; 59
     e5a:	2f 93       	push	r18
     e5c:	3f 93       	push	r19
     e5e:	4f 93       	push	r20
     e60:	5f 93       	push	r21
     e62:	6f 93       	push	r22
     e64:	7f 93       	push	r23
     e66:	8f 93       	push	r24
     e68:	9f 93       	push	r25
     e6a:	af 93       	push	r26
     e6c:	bf 93       	push	r27
     e6e:	ef 93       	push	r30
     e70:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
     e72:	e0 91 d1 20 	lds	r30, 0x20D1	; 0x8020d1 <tc_tcd0_ccc_callback>
     e76:	f0 91 d2 20 	lds	r31, 0x20D2	; 0x8020d2 <tc_tcd0_ccc_callback+0x1>
     e7a:	30 97       	sbiw	r30, 0x00	; 0
     e7c:	09 f0       	breq	.+2      	; 0xe80 <__vector_81+0x42>
		tc_tcd0_ccc_callback();
     e7e:	19 95       	eicall
	}
}
     e80:	ff 91       	pop	r31
     e82:	ef 91       	pop	r30
     e84:	bf 91       	pop	r27
     e86:	af 91       	pop	r26
     e88:	9f 91       	pop	r25
     e8a:	8f 91       	pop	r24
     e8c:	7f 91       	pop	r23
     e8e:	6f 91       	pop	r22
     e90:	5f 91       	pop	r21
     e92:	4f 91       	pop	r20
     e94:	3f 91       	pop	r19
     e96:	2f 91       	pop	r18
     e98:	0f 90       	pop	r0
     e9a:	0b be       	out	0x3b, r0	; 59
     e9c:	0f 90       	pop	r0
     e9e:	09 be       	out	0x39, r0	; 57
     ea0:	0f 90       	pop	r0
     ea2:	08 be       	out	0x38, r0	; 56
     ea4:	0f 90       	pop	r0
     ea6:	0f be       	out	0x3f, r0	; 63
     ea8:	0f 90       	pop	r0
     eaa:	1f 90       	pop	r1
     eac:	18 95       	reti

00000eae <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
     eae:	1f 92       	push	r1
     eb0:	0f 92       	push	r0
     eb2:	0f b6       	in	r0, 0x3f	; 63
     eb4:	0f 92       	push	r0
     eb6:	11 24       	eor	r1, r1
     eb8:	08 b6       	in	r0, 0x38	; 56
     eba:	0f 92       	push	r0
     ebc:	18 be       	out	0x38, r1	; 56
     ebe:	09 b6       	in	r0, 0x39	; 57
     ec0:	0f 92       	push	r0
     ec2:	19 be       	out	0x39, r1	; 57
     ec4:	0b b6       	in	r0, 0x3b	; 59
     ec6:	0f 92       	push	r0
     ec8:	1b be       	out	0x3b, r1	; 59
     eca:	2f 93       	push	r18
     ecc:	3f 93       	push	r19
     ece:	4f 93       	push	r20
     ed0:	5f 93       	push	r21
     ed2:	6f 93       	push	r22
     ed4:	7f 93       	push	r23
     ed6:	8f 93       	push	r24
     ed8:	9f 93       	push	r25
     eda:	af 93       	push	r26
     edc:	bf 93       	push	r27
     ede:	ef 93       	push	r30
     ee0:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
     ee2:	e0 91 cf 20 	lds	r30, 0x20CF	; 0x8020cf <tc_tcd0_ccd_callback>
     ee6:	f0 91 d0 20 	lds	r31, 0x20D0	; 0x8020d0 <tc_tcd0_ccd_callback+0x1>
     eea:	30 97       	sbiw	r30, 0x00	; 0
     eec:	09 f0       	breq	.+2      	; 0xef0 <__vector_82+0x42>
		tc_tcd0_ccd_callback();
     eee:	19 95       	eicall
	}
}
     ef0:	ff 91       	pop	r31
     ef2:	ef 91       	pop	r30
     ef4:	bf 91       	pop	r27
     ef6:	af 91       	pop	r26
     ef8:	9f 91       	pop	r25
     efa:	8f 91       	pop	r24
     efc:	7f 91       	pop	r23
     efe:	6f 91       	pop	r22
     f00:	5f 91       	pop	r21
     f02:	4f 91       	pop	r20
     f04:	3f 91       	pop	r19
     f06:	2f 91       	pop	r18
     f08:	0f 90       	pop	r0
     f0a:	0b be       	out	0x3b, r0	; 59
     f0c:	0f 90       	pop	r0
     f0e:	09 be       	out	0x39, r0	; 57
     f10:	0f 90       	pop	r0
     f12:	08 be       	out	0x38, r0	; 56
     f14:	0f 90       	pop	r0
     f16:	0f be       	out	0x3f, r0	; 63
     f18:	0f 90       	pop	r0
     f1a:	1f 90       	pop	r1
     f1c:	18 95       	reti

00000f1e <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
     f1e:	1f 92       	push	r1
     f20:	0f 92       	push	r0
     f22:	0f b6       	in	r0, 0x3f	; 63
     f24:	0f 92       	push	r0
     f26:	11 24       	eor	r1, r1
     f28:	08 b6       	in	r0, 0x38	; 56
     f2a:	0f 92       	push	r0
     f2c:	18 be       	out	0x38, r1	; 56
     f2e:	09 b6       	in	r0, 0x39	; 57
     f30:	0f 92       	push	r0
     f32:	19 be       	out	0x39, r1	; 57
     f34:	0b b6       	in	r0, 0x3b	; 59
     f36:	0f 92       	push	r0
     f38:	1b be       	out	0x3b, r1	; 59
     f3a:	2f 93       	push	r18
     f3c:	3f 93       	push	r19
     f3e:	4f 93       	push	r20
     f40:	5f 93       	push	r21
     f42:	6f 93       	push	r22
     f44:	7f 93       	push	r23
     f46:	8f 93       	push	r24
     f48:	9f 93       	push	r25
     f4a:	af 93       	push	r26
     f4c:	bf 93       	push	r27
     f4e:	ef 93       	push	r30
     f50:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
     f52:	e0 91 cd 20 	lds	r30, 0x20CD	; 0x8020cd <tc_tcd1_ovf_callback>
     f56:	f0 91 ce 20 	lds	r31, 0x20CE	; 0x8020ce <tc_tcd1_ovf_callback+0x1>
     f5a:	30 97       	sbiw	r30, 0x00	; 0
     f5c:	09 f0       	breq	.+2      	; 0xf60 <__vector_83+0x42>
		tc_tcd1_ovf_callback();
     f5e:	19 95       	eicall
	}
}
     f60:	ff 91       	pop	r31
     f62:	ef 91       	pop	r30
     f64:	bf 91       	pop	r27
     f66:	af 91       	pop	r26
     f68:	9f 91       	pop	r25
     f6a:	8f 91       	pop	r24
     f6c:	7f 91       	pop	r23
     f6e:	6f 91       	pop	r22
     f70:	5f 91       	pop	r21
     f72:	4f 91       	pop	r20
     f74:	3f 91       	pop	r19
     f76:	2f 91       	pop	r18
     f78:	0f 90       	pop	r0
     f7a:	0b be       	out	0x3b, r0	; 59
     f7c:	0f 90       	pop	r0
     f7e:	09 be       	out	0x39, r0	; 57
     f80:	0f 90       	pop	r0
     f82:	08 be       	out	0x38, r0	; 56
     f84:	0f 90       	pop	r0
     f86:	0f be       	out	0x3f, r0	; 63
     f88:	0f 90       	pop	r0
     f8a:	1f 90       	pop	r1
     f8c:	18 95       	reti

00000f8e <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
     f8e:	1f 92       	push	r1
     f90:	0f 92       	push	r0
     f92:	0f b6       	in	r0, 0x3f	; 63
     f94:	0f 92       	push	r0
     f96:	11 24       	eor	r1, r1
     f98:	08 b6       	in	r0, 0x38	; 56
     f9a:	0f 92       	push	r0
     f9c:	18 be       	out	0x38, r1	; 56
     f9e:	09 b6       	in	r0, 0x39	; 57
     fa0:	0f 92       	push	r0
     fa2:	19 be       	out	0x39, r1	; 57
     fa4:	0b b6       	in	r0, 0x3b	; 59
     fa6:	0f 92       	push	r0
     fa8:	1b be       	out	0x3b, r1	; 59
     faa:	2f 93       	push	r18
     fac:	3f 93       	push	r19
     fae:	4f 93       	push	r20
     fb0:	5f 93       	push	r21
     fb2:	6f 93       	push	r22
     fb4:	7f 93       	push	r23
     fb6:	8f 93       	push	r24
     fb8:	9f 93       	push	r25
     fba:	af 93       	push	r26
     fbc:	bf 93       	push	r27
     fbe:	ef 93       	push	r30
     fc0:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
     fc2:	e0 91 cb 20 	lds	r30, 0x20CB	; 0x8020cb <tc_tcd1_err_callback>
     fc6:	f0 91 cc 20 	lds	r31, 0x20CC	; 0x8020cc <tc_tcd1_err_callback+0x1>
     fca:	30 97       	sbiw	r30, 0x00	; 0
     fcc:	09 f0       	breq	.+2      	; 0xfd0 <__vector_84+0x42>
		tc_tcd1_err_callback();
     fce:	19 95       	eicall
	}
}
     fd0:	ff 91       	pop	r31
     fd2:	ef 91       	pop	r30
     fd4:	bf 91       	pop	r27
     fd6:	af 91       	pop	r26
     fd8:	9f 91       	pop	r25
     fda:	8f 91       	pop	r24
     fdc:	7f 91       	pop	r23
     fde:	6f 91       	pop	r22
     fe0:	5f 91       	pop	r21
     fe2:	4f 91       	pop	r20
     fe4:	3f 91       	pop	r19
     fe6:	2f 91       	pop	r18
     fe8:	0f 90       	pop	r0
     fea:	0b be       	out	0x3b, r0	; 59
     fec:	0f 90       	pop	r0
     fee:	09 be       	out	0x39, r0	; 57
     ff0:	0f 90       	pop	r0
     ff2:	08 be       	out	0x38, r0	; 56
     ff4:	0f 90       	pop	r0
     ff6:	0f be       	out	0x3f, r0	; 63
     ff8:	0f 90       	pop	r0
     ffa:	1f 90       	pop	r1
     ffc:	18 95       	reti

00000ffe <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
     ffe:	1f 92       	push	r1
    1000:	0f 92       	push	r0
    1002:	0f b6       	in	r0, 0x3f	; 63
    1004:	0f 92       	push	r0
    1006:	11 24       	eor	r1, r1
    1008:	08 b6       	in	r0, 0x38	; 56
    100a:	0f 92       	push	r0
    100c:	18 be       	out	0x38, r1	; 56
    100e:	09 b6       	in	r0, 0x39	; 57
    1010:	0f 92       	push	r0
    1012:	19 be       	out	0x39, r1	; 57
    1014:	0b b6       	in	r0, 0x3b	; 59
    1016:	0f 92       	push	r0
    1018:	1b be       	out	0x3b, r1	; 59
    101a:	2f 93       	push	r18
    101c:	3f 93       	push	r19
    101e:	4f 93       	push	r20
    1020:	5f 93       	push	r21
    1022:	6f 93       	push	r22
    1024:	7f 93       	push	r23
    1026:	8f 93       	push	r24
    1028:	9f 93       	push	r25
    102a:	af 93       	push	r26
    102c:	bf 93       	push	r27
    102e:	ef 93       	push	r30
    1030:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
    1032:	e0 91 c9 20 	lds	r30, 0x20C9	; 0x8020c9 <tc_tcd1_cca_callback>
    1036:	f0 91 ca 20 	lds	r31, 0x20CA	; 0x8020ca <tc_tcd1_cca_callback+0x1>
    103a:	30 97       	sbiw	r30, 0x00	; 0
    103c:	09 f0       	breq	.+2      	; 0x1040 <__vector_85+0x42>
		tc_tcd1_cca_callback();
    103e:	19 95       	eicall
	}
}
    1040:	ff 91       	pop	r31
    1042:	ef 91       	pop	r30
    1044:	bf 91       	pop	r27
    1046:	af 91       	pop	r26
    1048:	9f 91       	pop	r25
    104a:	8f 91       	pop	r24
    104c:	7f 91       	pop	r23
    104e:	6f 91       	pop	r22
    1050:	5f 91       	pop	r21
    1052:	4f 91       	pop	r20
    1054:	3f 91       	pop	r19
    1056:	2f 91       	pop	r18
    1058:	0f 90       	pop	r0
    105a:	0b be       	out	0x3b, r0	; 59
    105c:	0f 90       	pop	r0
    105e:	09 be       	out	0x39, r0	; 57
    1060:	0f 90       	pop	r0
    1062:	08 be       	out	0x38, r0	; 56
    1064:	0f 90       	pop	r0
    1066:	0f be       	out	0x3f, r0	; 63
    1068:	0f 90       	pop	r0
    106a:	1f 90       	pop	r1
    106c:	18 95       	reti

0000106e <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
    106e:	1f 92       	push	r1
    1070:	0f 92       	push	r0
    1072:	0f b6       	in	r0, 0x3f	; 63
    1074:	0f 92       	push	r0
    1076:	11 24       	eor	r1, r1
    1078:	08 b6       	in	r0, 0x38	; 56
    107a:	0f 92       	push	r0
    107c:	18 be       	out	0x38, r1	; 56
    107e:	09 b6       	in	r0, 0x39	; 57
    1080:	0f 92       	push	r0
    1082:	19 be       	out	0x39, r1	; 57
    1084:	0b b6       	in	r0, 0x3b	; 59
    1086:	0f 92       	push	r0
    1088:	1b be       	out	0x3b, r1	; 59
    108a:	2f 93       	push	r18
    108c:	3f 93       	push	r19
    108e:	4f 93       	push	r20
    1090:	5f 93       	push	r21
    1092:	6f 93       	push	r22
    1094:	7f 93       	push	r23
    1096:	8f 93       	push	r24
    1098:	9f 93       	push	r25
    109a:	af 93       	push	r26
    109c:	bf 93       	push	r27
    109e:	ef 93       	push	r30
    10a0:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
    10a2:	e0 91 c7 20 	lds	r30, 0x20C7	; 0x8020c7 <tc_tcd1_ccb_callback>
    10a6:	f0 91 c8 20 	lds	r31, 0x20C8	; 0x8020c8 <tc_tcd1_ccb_callback+0x1>
    10aa:	30 97       	sbiw	r30, 0x00	; 0
    10ac:	09 f0       	breq	.+2      	; 0x10b0 <__vector_86+0x42>
		tc_tcd1_ccb_callback();
    10ae:	19 95       	eicall
	}
}
    10b0:	ff 91       	pop	r31
    10b2:	ef 91       	pop	r30
    10b4:	bf 91       	pop	r27
    10b6:	af 91       	pop	r26
    10b8:	9f 91       	pop	r25
    10ba:	8f 91       	pop	r24
    10bc:	7f 91       	pop	r23
    10be:	6f 91       	pop	r22
    10c0:	5f 91       	pop	r21
    10c2:	4f 91       	pop	r20
    10c4:	3f 91       	pop	r19
    10c6:	2f 91       	pop	r18
    10c8:	0f 90       	pop	r0
    10ca:	0b be       	out	0x3b, r0	; 59
    10cc:	0f 90       	pop	r0
    10ce:	09 be       	out	0x39, r0	; 57
    10d0:	0f 90       	pop	r0
    10d2:	08 be       	out	0x38, r0	; 56
    10d4:	0f 90       	pop	r0
    10d6:	0f be       	out	0x3f, r0	; 63
    10d8:	0f 90       	pop	r0
    10da:	1f 90       	pop	r1
    10dc:	18 95       	reti

000010de <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
    10de:	1f 92       	push	r1
    10e0:	0f 92       	push	r0
    10e2:	0f b6       	in	r0, 0x3f	; 63
    10e4:	0f 92       	push	r0
    10e6:	11 24       	eor	r1, r1
    10e8:	08 b6       	in	r0, 0x38	; 56
    10ea:	0f 92       	push	r0
    10ec:	18 be       	out	0x38, r1	; 56
    10ee:	09 b6       	in	r0, 0x39	; 57
    10f0:	0f 92       	push	r0
    10f2:	19 be       	out	0x39, r1	; 57
    10f4:	0b b6       	in	r0, 0x3b	; 59
    10f6:	0f 92       	push	r0
    10f8:	1b be       	out	0x3b, r1	; 59
    10fa:	2f 93       	push	r18
    10fc:	3f 93       	push	r19
    10fe:	4f 93       	push	r20
    1100:	5f 93       	push	r21
    1102:	6f 93       	push	r22
    1104:	7f 93       	push	r23
    1106:	8f 93       	push	r24
    1108:	9f 93       	push	r25
    110a:	af 93       	push	r26
    110c:	bf 93       	push	r27
    110e:	ef 93       	push	r30
    1110:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
    1112:	e0 91 c5 20 	lds	r30, 0x20C5	; 0x8020c5 <tc_tce0_err_callback>
    1116:	f0 91 c6 20 	lds	r31, 0x20C6	; 0x8020c6 <tc_tce0_err_callback+0x1>
    111a:	30 97       	sbiw	r30, 0x00	; 0
    111c:	09 f0       	breq	.+2      	; 0x1120 <__vector_48+0x42>
		tc_tce0_err_callback();
    111e:	19 95       	eicall
	}
}
    1120:	ff 91       	pop	r31
    1122:	ef 91       	pop	r30
    1124:	bf 91       	pop	r27
    1126:	af 91       	pop	r26
    1128:	9f 91       	pop	r25
    112a:	8f 91       	pop	r24
    112c:	7f 91       	pop	r23
    112e:	6f 91       	pop	r22
    1130:	5f 91       	pop	r21
    1132:	4f 91       	pop	r20
    1134:	3f 91       	pop	r19
    1136:	2f 91       	pop	r18
    1138:	0f 90       	pop	r0
    113a:	0b be       	out	0x3b, r0	; 59
    113c:	0f 90       	pop	r0
    113e:	09 be       	out	0x39, r0	; 57
    1140:	0f 90       	pop	r0
    1142:	08 be       	out	0x38, r0	; 56
    1144:	0f 90       	pop	r0
    1146:	0f be       	out	0x3f, r0	; 63
    1148:	0f 90       	pop	r0
    114a:	1f 90       	pop	r1
    114c:	18 95       	reti

0000114e <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    114e:	1f 92       	push	r1
    1150:	0f 92       	push	r0
    1152:	0f b6       	in	r0, 0x3f	; 63
    1154:	0f 92       	push	r0
    1156:	11 24       	eor	r1, r1
    1158:	08 b6       	in	r0, 0x38	; 56
    115a:	0f 92       	push	r0
    115c:	18 be       	out	0x38, r1	; 56
    115e:	09 b6       	in	r0, 0x39	; 57
    1160:	0f 92       	push	r0
    1162:	19 be       	out	0x39, r1	; 57
    1164:	0b b6       	in	r0, 0x3b	; 59
    1166:	0f 92       	push	r0
    1168:	1b be       	out	0x3b, r1	; 59
    116a:	2f 93       	push	r18
    116c:	3f 93       	push	r19
    116e:	4f 93       	push	r20
    1170:	5f 93       	push	r21
    1172:	6f 93       	push	r22
    1174:	7f 93       	push	r23
    1176:	8f 93       	push	r24
    1178:	9f 93       	push	r25
    117a:	af 93       	push	r26
    117c:	bf 93       	push	r27
    117e:	ef 93       	push	r30
    1180:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    1182:	e0 91 c3 20 	lds	r30, 0x20C3	; 0x8020c3 <tc_tce0_cca_callback>
    1186:	f0 91 c4 20 	lds	r31, 0x20C4	; 0x8020c4 <tc_tce0_cca_callback+0x1>
    118a:	30 97       	sbiw	r30, 0x00	; 0
    118c:	09 f0       	breq	.+2      	; 0x1190 <__vector_49+0x42>
		tc_tce0_cca_callback();
    118e:	19 95       	eicall
	}
}
    1190:	ff 91       	pop	r31
    1192:	ef 91       	pop	r30
    1194:	bf 91       	pop	r27
    1196:	af 91       	pop	r26
    1198:	9f 91       	pop	r25
    119a:	8f 91       	pop	r24
    119c:	7f 91       	pop	r23
    119e:	6f 91       	pop	r22
    11a0:	5f 91       	pop	r21
    11a2:	4f 91       	pop	r20
    11a4:	3f 91       	pop	r19
    11a6:	2f 91       	pop	r18
    11a8:	0f 90       	pop	r0
    11aa:	0b be       	out	0x3b, r0	; 59
    11ac:	0f 90       	pop	r0
    11ae:	09 be       	out	0x39, r0	; 57
    11b0:	0f 90       	pop	r0
    11b2:	08 be       	out	0x38, r0	; 56
    11b4:	0f 90       	pop	r0
    11b6:	0f be       	out	0x3f, r0	; 63
    11b8:	0f 90       	pop	r0
    11ba:	1f 90       	pop	r1
    11bc:	18 95       	reti

000011be <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    11be:	1f 92       	push	r1
    11c0:	0f 92       	push	r0
    11c2:	0f b6       	in	r0, 0x3f	; 63
    11c4:	0f 92       	push	r0
    11c6:	11 24       	eor	r1, r1
    11c8:	08 b6       	in	r0, 0x38	; 56
    11ca:	0f 92       	push	r0
    11cc:	18 be       	out	0x38, r1	; 56
    11ce:	09 b6       	in	r0, 0x39	; 57
    11d0:	0f 92       	push	r0
    11d2:	19 be       	out	0x39, r1	; 57
    11d4:	0b b6       	in	r0, 0x3b	; 59
    11d6:	0f 92       	push	r0
    11d8:	1b be       	out	0x3b, r1	; 59
    11da:	2f 93       	push	r18
    11dc:	3f 93       	push	r19
    11de:	4f 93       	push	r20
    11e0:	5f 93       	push	r21
    11e2:	6f 93       	push	r22
    11e4:	7f 93       	push	r23
    11e6:	8f 93       	push	r24
    11e8:	9f 93       	push	r25
    11ea:	af 93       	push	r26
    11ec:	bf 93       	push	r27
    11ee:	ef 93       	push	r30
    11f0:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    11f2:	e0 91 c1 20 	lds	r30, 0x20C1	; 0x8020c1 <tc_tce0_ccb_callback>
    11f6:	f0 91 c2 20 	lds	r31, 0x20C2	; 0x8020c2 <tc_tce0_ccb_callback+0x1>
    11fa:	30 97       	sbiw	r30, 0x00	; 0
    11fc:	09 f0       	breq	.+2      	; 0x1200 <__vector_50+0x42>
		tc_tce0_ccb_callback();
    11fe:	19 95       	eicall
	}
}
    1200:	ff 91       	pop	r31
    1202:	ef 91       	pop	r30
    1204:	bf 91       	pop	r27
    1206:	af 91       	pop	r26
    1208:	9f 91       	pop	r25
    120a:	8f 91       	pop	r24
    120c:	7f 91       	pop	r23
    120e:	6f 91       	pop	r22
    1210:	5f 91       	pop	r21
    1212:	4f 91       	pop	r20
    1214:	3f 91       	pop	r19
    1216:	2f 91       	pop	r18
    1218:	0f 90       	pop	r0
    121a:	0b be       	out	0x3b, r0	; 59
    121c:	0f 90       	pop	r0
    121e:	09 be       	out	0x39, r0	; 57
    1220:	0f 90       	pop	r0
    1222:	08 be       	out	0x38, r0	; 56
    1224:	0f 90       	pop	r0
    1226:	0f be       	out	0x3f, r0	; 63
    1228:	0f 90       	pop	r0
    122a:	1f 90       	pop	r1
    122c:	18 95       	reti

0000122e <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    122e:	1f 92       	push	r1
    1230:	0f 92       	push	r0
    1232:	0f b6       	in	r0, 0x3f	; 63
    1234:	0f 92       	push	r0
    1236:	11 24       	eor	r1, r1
    1238:	08 b6       	in	r0, 0x38	; 56
    123a:	0f 92       	push	r0
    123c:	18 be       	out	0x38, r1	; 56
    123e:	09 b6       	in	r0, 0x39	; 57
    1240:	0f 92       	push	r0
    1242:	19 be       	out	0x39, r1	; 57
    1244:	0b b6       	in	r0, 0x3b	; 59
    1246:	0f 92       	push	r0
    1248:	1b be       	out	0x3b, r1	; 59
    124a:	2f 93       	push	r18
    124c:	3f 93       	push	r19
    124e:	4f 93       	push	r20
    1250:	5f 93       	push	r21
    1252:	6f 93       	push	r22
    1254:	7f 93       	push	r23
    1256:	8f 93       	push	r24
    1258:	9f 93       	push	r25
    125a:	af 93       	push	r26
    125c:	bf 93       	push	r27
    125e:	ef 93       	push	r30
    1260:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    1262:	e0 91 bf 20 	lds	r30, 0x20BF	; 0x8020bf <tc_tce0_ccc_callback>
    1266:	f0 91 c0 20 	lds	r31, 0x20C0	; 0x8020c0 <tc_tce0_ccc_callback+0x1>
    126a:	30 97       	sbiw	r30, 0x00	; 0
    126c:	09 f0       	breq	.+2      	; 0x1270 <__vector_51+0x42>
		tc_tce0_ccc_callback();
    126e:	19 95       	eicall
	}
}
    1270:	ff 91       	pop	r31
    1272:	ef 91       	pop	r30
    1274:	bf 91       	pop	r27
    1276:	af 91       	pop	r26
    1278:	9f 91       	pop	r25
    127a:	8f 91       	pop	r24
    127c:	7f 91       	pop	r23
    127e:	6f 91       	pop	r22
    1280:	5f 91       	pop	r21
    1282:	4f 91       	pop	r20
    1284:	3f 91       	pop	r19
    1286:	2f 91       	pop	r18
    1288:	0f 90       	pop	r0
    128a:	0b be       	out	0x3b, r0	; 59
    128c:	0f 90       	pop	r0
    128e:	09 be       	out	0x39, r0	; 57
    1290:	0f 90       	pop	r0
    1292:	08 be       	out	0x38, r0	; 56
    1294:	0f 90       	pop	r0
    1296:	0f be       	out	0x3f, r0	; 63
    1298:	0f 90       	pop	r0
    129a:	1f 90       	pop	r1
    129c:	18 95       	reti

0000129e <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    129e:	1f 92       	push	r1
    12a0:	0f 92       	push	r0
    12a2:	0f b6       	in	r0, 0x3f	; 63
    12a4:	0f 92       	push	r0
    12a6:	11 24       	eor	r1, r1
    12a8:	08 b6       	in	r0, 0x38	; 56
    12aa:	0f 92       	push	r0
    12ac:	18 be       	out	0x38, r1	; 56
    12ae:	09 b6       	in	r0, 0x39	; 57
    12b0:	0f 92       	push	r0
    12b2:	19 be       	out	0x39, r1	; 57
    12b4:	0b b6       	in	r0, 0x3b	; 59
    12b6:	0f 92       	push	r0
    12b8:	1b be       	out	0x3b, r1	; 59
    12ba:	2f 93       	push	r18
    12bc:	3f 93       	push	r19
    12be:	4f 93       	push	r20
    12c0:	5f 93       	push	r21
    12c2:	6f 93       	push	r22
    12c4:	7f 93       	push	r23
    12c6:	8f 93       	push	r24
    12c8:	9f 93       	push	r25
    12ca:	af 93       	push	r26
    12cc:	bf 93       	push	r27
    12ce:	ef 93       	push	r30
    12d0:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    12d2:	e0 91 bd 20 	lds	r30, 0x20BD	; 0x8020bd <tc_tce0_ccd_callback>
    12d6:	f0 91 be 20 	lds	r31, 0x20BE	; 0x8020be <tc_tce0_ccd_callback+0x1>
    12da:	30 97       	sbiw	r30, 0x00	; 0
    12dc:	09 f0       	breq	.+2      	; 0x12e0 <__vector_52+0x42>
		tc_tce0_ccd_callback();
    12de:	19 95       	eicall
	}
}
    12e0:	ff 91       	pop	r31
    12e2:	ef 91       	pop	r30
    12e4:	bf 91       	pop	r27
    12e6:	af 91       	pop	r26
    12e8:	9f 91       	pop	r25
    12ea:	8f 91       	pop	r24
    12ec:	7f 91       	pop	r23
    12ee:	6f 91       	pop	r22
    12f0:	5f 91       	pop	r21
    12f2:	4f 91       	pop	r20
    12f4:	3f 91       	pop	r19
    12f6:	2f 91       	pop	r18
    12f8:	0f 90       	pop	r0
    12fa:	0b be       	out	0x3b, r0	; 59
    12fc:	0f 90       	pop	r0
    12fe:	09 be       	out	0x39, r0	; 57
    1300:	0f 90       	pop	r0
    1302:	08 be       	out	0x38, r0	; 56
    1304:	0f 90       	pop	r0
    1306:	0f be       	out	0x3f, r0	; 63
    1308:	0f 90       	pop	r0
    130a:	1f 90       	pop	r1
    130c:	18 95       	reti

0000130e <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
    130e:	cf 93       	push	r28
    1310:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    1312:	e0 91 ef 20 	lds	r30, 0x20EF	; 0x8020ef <transfer>
    1316:	f0 91 f0 20 	lds	r31, 0x20F0	; 0x8020f0 <transfer+0x1>
    131a:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    131c:	83 ff       	sbrs	r24, 3
    131e:	08 c0       	rjmp	.+16     	; 0x1330 <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    1320:	88 60       	ori	r24, 0x08	; 8
    1322:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    1324:	83 e0       	ldi	r24, 0x03	; 3
    1326:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    1328:	86 ef       	ldi	r24, 0xF6	; 246
    132a:	80 93 f9 20 	sts	0x20F9, r24	; 0x8020f9 <transfer+0xa>
    132e:	83 c0       	rjmp	.+262    	; 0x1436 <twim_interrupt_handler+0x128>

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    1330:	98 2f       	mov	r25, r24
    1332:	94 71       	andi	r25, 0x14	; 20
    1334:	31 f0       	breq	.+12     	; 0x1342 <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1336:	83 e0       	ldi	r24, 0x03	; 3
    1338:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    133a:	8f ef       	ldi	r24, 0xFF	; 255
    133c:	80 93 f9 20 	sts	0x20F9, r24	; 0x8020f9 <transfer+0xa>
    1340:	7a c0       	rjmp	.+244    	; 0x1436 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    1342:	86 ff       	sbrs	r24, 6
    1344:	43 c0       	rjmp	.+134    	; 0x13cc <twim_interrupt_handler+0xbe>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    1346:	cf ee       	ldi	r28, 0xEF	; 239
    1348:	d0 e2       	ldi	r29, 0x20	; 32
    134a:	aa 81       	ldd	r26, Y+2	; 0x02
    134c:	bb 81       	ldd	r27, Y+3	; 0x03

	if (transfer.addr_count < pkg->addr_length) {
    134e:	8c 81       	ldd	r24, Y+4	; 0x04
    1350:	9d 81       	ldd	r25, Y+5	; 0x05
    1352:	14 96       	adiw	r26, 0x04	; 4
    1354:	2d 91       	ld	r18, X+
    1356:	3c 91       	ld	r19, X
    1358:	15 97       	sbiw	r26, 0x05	; 5
    135a:	82 17       	cp	r24, r18
    135c:	93 07       	cpc	r25, r19
    135e:	6c f4       	brge	.+26     	; 0x137a <twim_interrupt_handler+0x6c>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    1360:	9c 01       	movw	r18, r24
    1362:	2f 5f       	subi	r18, 0xFF	; 255
    1364:	3f 4f       	sbci	r19, 0xFF	; 255
    1366:	20 93 f3 20 	sts	0x20F3, r18	; 0x8020f3 <transfer+0x4>
    136a:	30 93 f4 20 	sts	0x20F4, r19	; 0x8020f4 <transfer+0x5>
    136e:	a8 0f       	add	r26, r24
    1370:	b9 1f       	adc	r27, r25
    1372:	11 96       	adiw	r26, 0x01	; 1
    1374:	8c 91       	ld	r24, X
    1376:	87 83       	std	Z+7, r24	; 0x07
    1378:	5e c0       	rjmp	.+188    	; 0x1436 <twim_interrupt_handler+0x128>

	} else if (transfer.data_count < pkg->length) {
    137a:	80 91 f5 20 	lds	r24, 0x20F5	; 0x8020f5 <transfer+0x6>
    137e:	90 91 f6 20 	lds	r25, 0x20F6	; 0x8020f6 <transfer+0x7>
    1382:	18 96       	adiw	r26, 0x08	; 8
    1384:	2d 91       	ld	r18, X+
    1386:	3c 91       	ld	r19, X
    1388:	19 97       	sbiw	r26, 0x09	; 9
    138a:	82 17       	cp	r24, r18
    138c:	93 07       	cpc	r25, r19
    138e:	c8 f4       	brcc	.+50     	; 0x13c2 <twim_interrupt_handler+0xb4>

		if (transfer.read) {
    1390:	20 91 f7 20 	lds	r18, 0x20F7	; 0x8020f7 <transfer+0x8>
    1394:	22 23       	and	r18, r18
    1396:	21 f0       	breq	.+8      	; 0x13a0 <twim_interrupt_handler+0x92>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    1398:	86 81       	ldd	r24, Z+6	; 0x06
    139a:	81 60       	ori	r24, 0x01	; 1
    139c:	86 83       	std	Z+6, r24	; 0x06
    139e:	4b c0       	rjmp	.+150    	; 0x1436 <twim_interrupt_handler+0x128>

		} else {
			const uint8_t * const data = pkg->buffer;
    13a0:	16 96       	adiw	r26, 0x06	; 6
    13a2:	2d 91       	ld	r18, X+
    13a4:	3c 91       	ld	r19, X
    13a6:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
    13a8:	ac 01       	movw	r20, r24
    13aa:	4f 5f       	subi	r20, 0xFF	; 255
    13ac:	5f 4f       	sbci	r21, 0xFF	; 255
    13ae:	40 93 f5 20 	sts	0x20F5, r20	; 0x8020f5 <transfer+0x6>
    13b2:	50 93 f6 20 	sts	0x20F6, r21	; 0x8020f6 <transfer+0x7>
    13b6:	d9 01       	movw	r26, r18
    13b8:	a8 0f       	add	r26, r24
    13ba:	b9 1f       	adc	r27, r25
    13bc:	8c 91       	ld	r24, X
    13be:	87 83       	std	Z+7, r24	; 0x07
    13c0:	3a c0       	rjmp	.+116    	; 0x1436 <twim_interrupt_handler+0x128>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    13c2:	83 e0       	ldi	r24, 0x03	; 3
    13c4:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    13c6:	10 92 f9 20 	sts	0x20F9, r1	; 0x8020f9 <transfer+0xa>
    13ca:	35 c0       	rjmp	.+106    	; 0x1436 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    13cc:	88 23       	and	r24, r24
    13ce:	84 f5       	brge	.+96     	; 0x1430 <twim_interrupt_handler+0x122>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    13d0:	af ee       	ldi	r26, 0xEF	; 239
    13d2:	b0 e2       	ldi	r27, 0x20	; 32
    13d4:	12 96       	adiw	r26, 0x02	; 2
    13d6:	cd 91       	ld	r28, X+
    13d8:	dc 91       	ld	r29, X
    13da:	13 97       	sbiw	r26, 0x03	; 3

	if (transfer.data_count < pkg->length) {
    13dc:	16 96       	adiw	r26, 0x06	; 6
    13de:	8d 91       	ld	r24, X+
    13e0:	9c 91       	ld	r25, X
    13e2:	17 97       	sbiw	r26, 0x07	; 7
    13e4:	28 85       	ldd	r18, Y+8	; 0x08
    13e6:	39 85       	ldd	r19, Y+9	; 0x09
    13e8:	82 17       	cp	r24, r18
    13ea:	93 07       	cpc	r25, r19
    13ec:	d8 f4       	brcc	.+54     	; 0x1424 <twim_interrupt_handler+0x116>

		uint8_t * const data = pkg->buffer;
    13ee:	6e 81       	ldd	r22, Y+6	; 0x06
    13f0:	7f 81       	ldd	r23, Y+7	; 0x07
		data[transfer.data_count++] = bus->MASTER.DATA;
    13f2:	9c 01       	movw	r18, r24
    13f4:	2f 5f       	subi	r18, 0xFF	; 255
    13f6:	3f 4f       	sbci	r19, 0xFF	; 255
    13f8:	20 93 f5 20 	sts	0x20F5, r18	; 0x8020f5 <transfer+0x6>
    13fc:	30 93 f6 20 	sts	0x20F6, r19	; 0x8020f6 <transfer+0x7>
    1400:	47 81       	ldd	r20, Z+7	; 0x07
    1402:	db 01       	movw	r26, r22
    1404:	a8 0f       	add	r26, r24
    1406:	b9 1f       	adc	r27, r25
    1408:	4c 93       	st	X, r20

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    140a:	88 85       	ldd	r24, Y+8	; 0x08
    140c:	99 85       	ldd	r25, Y+9	; 0x09
    140e:	28 17       	cp	r18, r24
    1410:	39 07       	cpc	r19, r25
    1412:	18 f4       	brcc	.+6      	; 0x141a <twim_interrupt_handler+0x10c>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    1414:	82 e0       	ldi	r24, 0x02	; 2
    1416:	83 83       	std	Z+3, r24	; 0x03
    1418:	0e c0       	rjmp	.+28     	; 0x1436 <twim_interrupt_handler+0x128>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    141a:	87 e0       	ldi	r24, 0x07	; 7
    141c:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    141e:	10 92 f9 20 	sts	0x20F9, r1	; 0x8020f9 <transfer+0xa>
    1422:	09 c0       	rjmp	.+18     	; 0x1436 <twim_interrupt_handler+0x128>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1424:	83 e0       	ldi	r24, 0x03	; 3
    1426:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    1428:	89 ef       	ldi	r24, 0xF9	; 249
    142a:	80 93 f9 20 	sts	0x20F9, r24	; 0x8020f9 <transfer+0xa>
    142e:	03 c0       	rjmp	.+6      	; 0x1436 <twim_interrupt_handler+0x128>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    1430:	8b ef       	ldi	r24, 0xFB	; 251
    1432:	80 93 f9 20 	sts	0x20F9, r24	; 0x8020f9 <transfer+0xa>
	}
}
    1436:	df 91       	pop	r29
    1438:	cf 91       	pop	r28
    143a:	08 95       	ret

0000143c <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    143c:	1f 92       	push	r1
    143e:	0f 92       	push	r0
    1440:	0f b6       	in	r0, 0x3f	; 63
    1442:	0f 92       	push	r0
    1444:	11 24       	eor	r1, r1
    1446:	08 b6       	in	r0, 0x38	; 56
    1448:	0f 92       	push	r0
    144a:	18 be       	out	0x38, r1	; 56
    144c:	09 b6       	in	r0, 0x39	; 57
    144e:	0f 92       	push	r0
    1450:	19 be       	out	0x39, r1	; 57
    1452:	0b b6       	in	r0, 0x3b	; 59
    1454:	0f 92       	push	r0
    1456:	1b be       	out	0x3b, r1	; 59
    1458:	2f 93       	push	r18
    145a:	3f 93       	push	r19
    145c:	4f 93       	push	r20
    145e:	5f 93       	push	r21
    1460:	6f 93       	push	r22
    1462:	7f 93       	push	r23
    1464:	8f 93       	push	r24
    1466:	9f 93       	push	r25
    1468:	af 93       	push	r26
    146a:	bf 93       	push	r27
    146c:	ef 93       	push	r30
    146e:	ff 93       	push	r31
    1470:	4e df       	rcall	.-356    	; 0x130e <twim_interrupt_handler>
    1472:	ff 91       	pop	r31
    1474:	ef 91       	pop	r30
    1476:	bf 91       	pop	r27
    1478:	af 91       	pop	r26
    147a:	9f 91       	pop	r25
    147c:	8f 91       	pop	r24
    147e:	7f 91       	pop	r23
    1480:	6f 91       	pop	r22
    1482:	5f 91       	pop	r21
    1484:	4f 91       	pop	r20
    1486:	3f 91       	pop	r19
    1488:	2f 91       	pop	r18
    148a:	0f 90       	pop	r0
    148c:	0b be       	out	0x3b, r0	; 59
    148e:	0f 90       	pop	r0
    1490:	09 be       	out	0x39, r0	; 57
    1492:	0f 90       	pop	r0
    1494:	08 be       	out	0x38, r0	; 56
    1496:	0f 90       	pop	r0
    1498:	0f be       	out	0x3f, r0	; 63
    149a:	0f 90       	pop	r0
    149c:	1f 90       	pop	r1
    149e:	18 95       	reti

000014a0 <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
    14a0:	1f 92       	push	r1
    14a2:	0f 92       	push	r0
    14a4:	0f b6       	in	r0, 0x3f	; 63
    14a6:	0f 92       	push	r0
    14a8:	11 24       	eor	r1, r1
    14aa:	08 b6       	in	r0, 0x38	; 56
    14ac:	0f 92       	push	r0
    14ae:	18 be       	out	0x38, r1	; 56
    14b0:	09 b6       	in	r0, 0x39	; 57
    14b2:	0f 92       	push	r0
    14b4:	19 be       	out	0x39, r1	; 57
    14b6:	0b b6       	in	r0, 0x3b	; 59
    14b8:	0f 92       	push	r0
    14ba:	1b be       	out	0x3b, r1	; 59
    14bc:	2f 93       	push	r18
    14be:	3f 93       	push	r19
    14c0:	4f 93       	push	r20
    14c2:	5f 93       	push	r21
    14c4:	6f 93       	push	r22
    14c6:	7f 93       	push	r23
    14c8:	8f 93       	push	r24
    14ca:	9f 93       	push	r25
    14cc:	af 93       	push	r26
    14ce:	bf 93       	push	r27
    14d0:	ef 93       	push	r30
    14d2:	ff 93       	push	r31
    14d4:	1c df       	rcall	.-456    	; 0x130e <twim_interrupt_handler>
    14d6:	ff 91       	pop	r31
    14d8:	ef 91       	pop	r30
    14da:	bf 91       	pop	r27
    14dc:	af 91       	pop	r26
    14de:	9f 91       	pop	r25
    14e0:	8f 91       	pop	r24
    14e2:	7f 91       	pop	r23
    14e4:	6f 91       	pop	r22
    14e6:	5f 91       	pop	r21
    14e8:	4f 91       	pop	r20
    14ea:	3f 91       	pop	r19
    14ec:	2f 91       	pop	r18
    14ee:	0f 90       	pop	r0
    14f0:	0b be       	out	0x3b, r0	; 59
    14f2:	0f 90       	pop	r0
    14f4:	09 be       	out	0x39, r0	; 57
    14f6:	0f 90       	pop	r0
    14f8:	08 be       	out	0x38, r0	; 56
    14fa:	0f 90       	pop	r0
    14fc:	0f be       	out	0x3f, r0	; 63
    14fe:	0f 90       	pop	r0
    1500:	1f 90       	pop	r1
    1502:	18 95       	reti

00001504 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    1504:	fc 01       	movw	r30, r24
    1506:	91 81       	ldd	r25, Z+1	; 0x01
    1508:	95 ff       	sbrs	r25, 5
    150a:	fd cf       	rjmp	.-6      	; 0x1506 <usart_putchar+0x2>
    150c:	60 83       	st	Z, r22
    150e:	80 e0       	ldi	r24, 0x00	; 0
    1510:	90 e0       	ldi	r25, 0x00	; 0
    1512:	08 95       	ret

00001514 <usart_getchar>:
    1514:	fc 01       	movw	r30, r24
    1516:	91 81       	ldd	r25, Z+1	; 0x01
    1518:	99 23       	and	r25, r25
    151a:	ec f7       	brge	.-6      	; 0x1516 <usart_getchar+0x2>
    151c:	80 81       	ld	r24, Z
    151e:	08 95       	ret

00001520 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1520:	4f 92       	push	r4
    1522:	5f 92       	push	r5
    1524:	6f 92       	push	r6
    1526:	7f 92       	push	r7
    1528:	8f 92       	push	r8
    152a:	9f 92       	push	r9
    152c:	af 92       	push	r10
    152e:	bf 92       	push	r11
    1530:	ef 92       	push	r14
    1532:	ff 92       	push	r15
    1534:	0f 93       	push	r16
    1536:	1f 93       	push	r17
    1538:	cf 93       	push	r28
    153a:	7c 01       	movw	r14, r24
    153c:	4a 01       	movw	r8, r20
    153e:	5b 01       	movw	r10, r22
    1540:	28 01       	movw	r4, r16
    1542:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1544:	fc 01       	movw	r30, r24
    1546:	84 81       	ldd	r24, Z+4	; 0x04
    1548:	82 ff       	sbrs	r24, 2
    154a:	16 c0       	rjmp	.+44     	; 0x1578 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    154c:	d9 01       	movw	r26, r18
    154e:	c8 01       	movw	r24, r16
    1550:	68 94       	set
    1552:	12 f8       	bld	r1, 2
    1554:	b6 95       	lsr	r27
    1556:	a7 95       	ror	r26
    1558:	97 95       	ror	r25
    155a:	87 95       	ror	r24
    155c:	16 94       	lsr	r1
    155e:	d1 f7       	brne	.-12     	; 0x1554 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    1560:	b9 01       	movw	r22, r18
    1562:	a8 01       	movw	r20, r16
    1564:	03 2e       	mov	r0, r19
    1566:	36 e1       	ldi	r19, 0x16	; 22
    1568:	76 95       	lsr	r23
    156a:	67 95       	ror	r22
    156c:	57 95       	ror	r21
    156e:	47 95       	ror	r20
    1570:	3a 95       	dec	r19
    1572:	d1 f7       	brne	.-12     	; 0x1568 <usart_set_baudrate+0x48>
    1574:	30 2d       	mov	r19, r0
    1576:	15 c0       	rjmp	.+42     	; 0x15a2 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
    1578:	d9 01       	movw	r26, r18
    157a:	c8 01       	movw	r24, r16
    157c:	68 94       	set
    157e:	13 f8       	bld	r1, 3
    1580:	b6 95       	lsr	r27
    1582:	a7 95       	ror	r26
    1584:	97 95       	ror	r25
    1586:	87 95       	ror	r24
    1588:	16 94       	lsr	r1
    158a:	d1 f7       	brne	.-12     	; 0x1580 <usart_set_baudrate+0x60>
		min_rate /= 2;
    158c:	b9 01       	movw	r22, r18
    158e:	a8 01       	movw	r20, r16
    1590:	03 2e       	mov	r0, r19
    1592:	37 e1       	ldi	r19, 0x17	; 23
    1594:	76 95       	lsr	r23
    1596:	67 95       	ror	r22
    1598:	57 95       	ror	r21
    159a:	47 95       	ror	r20
    159c:	3a 95       	dec	r19
    159e:	d1 f7       	brne	.-12     	; 0x1594 <usart_set_baudrate+0x74>
    15a0:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    15a2:	88 15       	cp	r24, r8
    15a4:	99 05       	cpc	r25, r9
    15a6:	aa 05       	cpc	r26, r10
    15a8:	bb 05       	cpc	r27, r11
    15aa:	08 f4       	brcc	.+2      	; 0x15ae <usart_set_baudrate+0x8e>
    15ac:	a6 c0       	rjmp	.+332    	; 0x16fa <usart_set_baudrate+0x1da>
    15ae:	84 16       	cp	r8, r20
    15b0:	95 06       	cpc	r9, r21
    15b2:	a6 06       	cpc	r10, r22
    15b4:	b7 06       	cpc	r11, r23
    15b6:	08 f4       	brcc	.+2      	; 0x15ba <usart_set_baudrate+0x9a>
    15b8:	a2 c0       	rjmp	.+324    	; 0x16fe <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    15ba:	f7 01       	movw	r30, r14
    15bc:	84 81       	ldd	r24, Z+4	; 0x04
    15be:	82 fd       	sbrc	r24, 2
    15c0:	04 c0       	rjmp	.+8      	; 0x15ca <usart_set_baudrate+0xaa>
		baud *= 2;
    15c2:	88 0c       	add	r8, r8
    15c4:	99 1c       	adc	r9, r9
    15c6:	aa 1c       	adc	r10, r10
    15c8:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    15ca:	c3 01       	movw	r24, r6
    15cc:	b2 01       	movw	r22, r4
    15ce:	a5 01       	movw	r20, r10
    15d0:	94 01       	movw	r18, r8
    15d2:	0e 94 5f 25 	call	0x4abe	; 0x4abe <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    15d6:	2f 3f       	cpi	r18, 0xFF	; 255
    15d8:	31 05       	cpc	r19, r1
    15da:	41 05       	cpc	r20, r1
    15dc:	51 05       	cpc	r21, r1
    15de:	08 f4       	brcc	.+2      	; 0x15e2 <usart_set_baudrate+0xc2>
    15e0:	90 c0       	rjmp	.+288    	; 0x1702 <usart_set_baudrate+0x1e2>
    15e2:	8f ef       	ldi	r24, 0xFF	; 255
    15e4:	90 e0       	ldi	r25, 0x00	; 0
    15e6:	a0 e0       	ldi	r26, 0x00	; 0
    15e8:	b0 e0       	ldi	r27, 0x00	; 0
    15ea:	c9 ef       	ldi	r28, 0xF9	; 249
    15ec:	05 c0       	rjmp	.+10     	; 0x15f8 <usart_set_baudrate+0xd8>
    15ee:	28 17       	cp	r18, r24
    15f0:	39 07       	cpc	r19, r25
    15f2:	4a 07       	cpc	r20, r26
    15f4:	5b 07       	cpc	r21, r27
    15f6:	58 f0       	brcs	.+22     	; 0x160e <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
    15f8:	88 0f       	add	r24, r24
    15fa:	99 1f       	adc	r25, r25
    15fc:	aa 1f       	adc	r26, r26
    15fe:	bb 1f       	adc	r27, r27

		if (exp < -3) {
    1600:	cd 3f       	cpi	r28, 0xFD	; 253
    1602:	0c f4       	brge	.+2      	; 0x1606 <usart_set_baudrate+0xe6>
			limit |= 1;
    1604:	81 60       	ori	r24, 0x01	; 1
    1606:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1608:	c7 30       	cpi	r28, 0x07	; 7
    160a:	89 f7       	brne	.-30     	; 0x15ee <usart_set_baudrate+0xce>
    160c:	4f c0       	rjmp	.+158    	; 0x16ac <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    160e:	cc 23       	and	r28, r28
    1610:	0c f0       	brlt	.+2      	; 0x1614 <usart_set_baudrate+0xf4>
    1612:	4c c0       	rjmp	.+152    	; 0x16ac <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1614:	d5 01       	movw	r26, r10
    1616:	c4 01       	movw	r24, r8
    1618:	88 0f       	add	r24, r24
    161a:	99 1f       	adc	r25, r25
    161c:	aa 1f       	adc	r26, r26
    161e:	bb 1f       	adc	r27, r27
    1620:	88 0f       	add	r24, r24
    1622:	99 1f       	adc	r25, r25
    1624:	aa 1f       	adc	r26, r26
    1626:	bb 1f       	adc	r27, r27
    1628:	88 0f       	add	r24, r24
    162a:	99 1f       	adc	r25, r25
    162c:	aa 1f       	adc	r26, r26
    162e:	bb 1f       	adc	r27, r27
    1630:	48 1a       	sub	r4, r24
    1632:	59 0a       	sbc	r5, r25
    1634:	6a 0a       	sbc	r6, r26
    1636:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1638:	ce 3f       	cpi	r28, 0xFE	; 254
    163a:	f4 f4       	brge	.+60     	; 0x1678 <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    163c:	8d ef       	ldi	r24, 0xFD	; 253
    163e:	9f ef       	ldi	r25, 0xFF	; 255
    1640:	8c 1b       	sub	r24, r28
    1642:	91 09       	sbc	r25, r1
    1644:	c7 fd       	sbrc	r28, 7
    1646:	93 95       	inc	r25
    1648:	04 c0       	rjmp	.+8      	; 0x1652 <usart_set_baudrate+0x132>
    164a:	44 0c       	add	r4, r4
    164c:	55 1c       	adc	r5, r5
    164e:	66 1c       	adc	r6, r6
    1650:	77 1c       	adc	r7, r7
    1652:	8a 95       	dec	r24
    1654:	d2 f7       	brpl	.-12     	; 0x164a <usart_set_baudrate+0x12a>
    1656:	d5 01       	movw	r26, r10
    1658:	c4 01       	movw	r24, r8
    165a:	b6 95       	lsr	r27
    165c:	a7 95       	ror	r26
    165e:	97 95       	ror	r25
    1660:	87 95       	ror	r24
    1662:	bc 01       	movw	r22, r24
    1664:	cd 01       	movw	r24, r26
    1666:	64 0d       	add	r22, r4
    1668:	75 1d       	adc	r23, r5
    166a:	86 1d       	adc	r24, r6
    166c:	97 1d       	adc	r25, r7
    166e:	a5 01       	movw	r20, r10
    1670:	94 01       	movw	r18, r8
    1672:	0e 94 5f 25 	call	0x4abe	; 0x4abe <__udivmodsi4>
    1676:	37 c0       	rjmp	.+110    	; 0x16e6 <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
    1678:	83 e0       	ldi	r24, 0x03	; 3
    167a:	8c 0f       	add	r24, r28
    167c:	a5 01       	movw	r20, r10
    167e:	94 01       	movw	r18, r8
    1680:	04 c0       	rjmp	.+8      	; 0x168a <usart_set_baudrate+0x16a>
    1682:	22 0f       	add	r18, r18
    1684:	33 1f       	adc	r19, r19
    1686:	44 1f       	adc	r20, r20
    1688:	55 1f       	adc	r21, r21
    168a:	8a 95       	dec	r24
    168c:	d2 f7       	brpl	.-12     	; 0x1682 <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
    168e:	da 01       	movw	r26, r20
    1690:	c9 01       	movw	r24, r18
    1692:	b6 95       	lsr	r27
    1694:	a7 95       	ror	r26
    1696:	97 95       	ror	r25
    1698:	87 95       	ror	r24
    169a:	bc 01       	movw	r22, r24
    169c:	cd 01       	movw	r24, r26
    169e:	64 0d       	add	r22, r4
    16a0:	75 1d       	adc	r23, r5
    16a2:	86 1d       	adc	r24, r6
    16a4:	97 1d       	adc	r25, r7
    16a6:	0e 94 5f 25 	call	0x4abe	; 0x4abe <__udivmodsi4>
    16aa:	1d c0       	rjmp	.+58     	; 0x16e6 <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    16ac:	83 e0       	ldi	r24, 0x03	; 3
    16ae:	8c 0f       	add	r24, r28
    16b0:	a5 01       	movw	r20, r10
    16b2:	94 01       	movw	r18, r8
    16b4:	04 c0       	rjmp	.+8      	; 0x16be <usart_set_baudrate+0x19e>
    16b6:	22 0f       	add	r18, r18
    16b8:	33 1f       	adc	r19, r19
    16ba:	44 1f       	adc	r20, r20
    16bc:	55 1f       	adc	r21, r21
    16be:	8a 95       	dec	r24
    16c0:	d2 f7       	brpl	.-12     	; 0x16b6 <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
    16c2:	da 01       	movw	r26, r20
    16c4:	c9 01       	movw	r24, r18
    16c6:	b6 95       	lsr	r27
    16c8:	a7 95       	ror	r26
    16ca:	97 95       	ror	r25
    16cc:	87 95       	ror	r24
    16ce:	bc 01       	movw	r22, r24
    16d0:	cd 01       	movw	r24, r26
    16d2:	64 0d       	add	r22, r4
    16d4:	75 1d       	adc	r23, r5
    16d6:	86 1d       	adc	r24, r6
    16d8:	97 1d       	adc	r25, r7
    16da:	0e 94 5f 25 	call	0x4abe	; 0x4abe <__udivmodsi4>
    16de:	21 50       	subi	r18, 0x01	; 1
    16e0:	31 09       	sbc	r19, r1
    16e2:	41 09       	sbc	r20, r1
    16e4:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    16e6:	83 2f       	mov	r24, r19
    16e8:	8f 70       	andi	r24, 0x0F	; 15
    16ea:	c2 95       	swap	r28
    16ec:	c0 7f       	andi	r28, 0xF0	; 240
    16ee:	c8 2b       	or	r28, r24
    16f0:	f7 01       	movw	r30, r14
    16f2:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    16f4:	26 83       	std	Z+6, r18	; 0x06

	return true;
    16f6:	81 e0       	ldi	r24, 0x01	; 1
    16f8:	18 c0       	rjmp	.+48     	; 0x172a <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    16fa:	80 e0       	ldi	r24, 0x00	; 0
    16fc:	16 c0       	rjmp	.+44     	; 0x172a <usart_set_baudrate+0x20a>
    16fe:	80 e0       	ldi	r24, 0x00	; 0
    1700:	14 c0       	rjmp	.+40     	; 0x172a <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1702:	d5 01       	movw	r26, r10
    1704:	c4 01       	movw	r24, r8
    1706:	88 0f       	add	r24, r24
    1708:	99 1f       	adc	r25, r25
    170a:	aa 1f       	adc	r26, r26
    170c:	bb 1f       	adc	r27, r27
    170e:	88 0f       	add	r24, r24
    1710:	99 1f       	adc	r25, r25
    1712:	aa 1f       	adc	r26, r26
    1714:	bb 1f       	adc	r27, r27
    1716:	88 0f       	add	r24, r24
    1718:	99 1f       	adc	r25, r25
    171a:	aa 1f       	adc	r26, r26
    171c:	bb 1f       	adc	r27, r27
    171e:	48 1a       	sub	r4, r24
    1720:	59 0a       	sbc	r5, r25
    1722:	6a 0a       	sbc	r6, r26
    1724:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1726:	c9 ef       	ldi	r28, 0xF9	; 249
    1728:	89 cf       	rjmp	.-238    	; 0x163c <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    172a:	cf 91       	pop	r28
    172c:	1f 91       	pop	r17
    172e:	0f 91       	pop	r16
    1730:	ff 90       	pop	r15
    1732:	ef 90       	pop	r14
    1734:	bf 90       	pop	r11
    1736:	af 90       	pop	r10
    1738:	9f 90       	pop	r9
    173a:	8f 90       	pop	r8
    173c:	7f 90       	pop	r7
    173e:	6f 90       	pop	r6
    1740:	5f 90       	pop	r5
    1742:	4f 90       	pop	r4
    1744:	08 95       	ret

00001746 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    1746:	0f 93       	push	r16
    1748:	1f 93       	push	r17
    174a:	cf 93       	push	r28
    174c:	df 93       	push	r29
    174e:	ec 01       	movw	r28, r24
    1750:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    1752:	00 97       	sbiw	r24, 0x00	; 0
    1754:	09 f4       	brne	.+2      	; 0x1758 <usart_init_rs232+0x12>
    1756:	be c0       	rjmp	.+380    	; 0x18d4 <usart_init_rs232+0x18e>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    1758:	80 3c       	cpi	r24, 0xC0	; 192
    175a:	91 05       	cpc	r25, r1
    175c:	21 f4       	brne	.+8      	; 0x1766 <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    175e:	60 e1       	ldi	r22, 0x10	; 16
    1760:	80 e0       	ldi	r24, 0x00	; 0
    1762:	77 d3       	rcall	.+1774   	; 0x1e52 <sysclk_enable_module>
    1764:	b7 c0       	rjmp	.+366    	; 0x18d4 <usart_init_rs232+0x18e>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    1766:	c1 15       	cp	r28, r1
    1768:	84 e0       	ldi	r24, 0x04	; 4
    176a:	d8 07       	cpc	r29, r24
    176c:	21 f4       	brne	.+8      	; 0x1776 <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    176e:	64 e0       	ldi	r22, 0x04	; 4
    1770:	80 e0       	ldi	r24, 0x00	; 0
    1772:	6f d3       	rcall	.+1758   	; 0x1e52 <sysclk_enable_module>
    1774:	af c0       	rjmp	.+350    	; 0x18d4 <usart_init_rs232+0x18e>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    1776:	c0 38       	cpi	r28, 0x80	; 128
    1778:	e1 e0       	ldi	r30, 0x01	; 1
    177a:	de 07       	cpc	r29, r30
    177c:	21 f4       	brne	.+8      	; 0x1786 <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    177e:	62 e0       	ldi	r22, 0x02	; 2
    1780:	80 e0       	ldi	r24, 0x00	; 0
    1782:	67 d3       	rcall	.+1742   	; 0x1e52 <sysclk_enable_module>
    1784:	a7 c0       	rjmp	.+334    	; 0x18d4 <usart_init_rs232+0x18e>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    1786:	c1 15       	cp	r28, r1
    1788:	f1 e0       	ldi	r31, 0x01	; 1
    178a:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    178c:	21 f4       	brne	.+8      	; 0x1796 <usart_init_rs232+0x50>
    178e:	61 e0       	ldi	r22, 0x01	; 1
    1790:	80 e0       	ldi	r24, 0x00	; 0
    1792:	5f d3       	rcall	.+1726   	; 0x1e52 <sysclk_enable_module>
    1794:	9f c0       	rjmp	.+318    	; 0x18d4 <usart_init_rs232+0x18e>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    1796:	c0 38       	cpi	r28, 0x80	; 128
    1798:	83 e0       	ldi	r24, 0x03	; 3
    179a:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    179c:	21 f4       	brne	.+8      	; 0x17a6 <usart_init_rs232+0x60>
    179e:	61 e0       	ldi	r22, 0x01	; 1
    17a0:	81 e0       	ldi	r24, 0x01	; 1
    17a2:	57 d3       	rcall	.+1710   	; 0x1e52 <sysclk_enable_module>
    17a4:	97 c0       	rjmp	.+302    	; 0x18d4 <usart_init_rs232+0x18e>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    17a6:	c1 15       	cp	r28, r1
    17a8:	e2 e0       	ldi	r30, 0x02	; 2
    17aa:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    17ac:	21 f4       	brne	.+8      	; 0x17b6 <usart_init_rs232+0x70>
    17ae:	62 e0       	ldi	r22, 0x02	; 2
    17b0:	81 e0       	ldi	r24, 0x01	; 1
    17b2:	4f d3       	rcall	.+1694   	; 0x1e52 <sysclk_enable_module>
    17b4:	8f c0       	rjmp	.+286    	; 0x18d4 <usart_init_rs232+0x18e>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    17b6:	c0 32       	cpi	r28, 0x20	; 32
    17b8:	f3 e0       	ldi	r31, 0x03	; 3
    17ba:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    17bc:	21 f4       	brne	.+8      	; 0x17c6 <usart_init_rs232+0x80>
    17be:	64 e0       	ldi	r22, 0x04	; 4
    17c0:	82 e0       	ldi	r24, 0x02	; 2
    17c2:	47 d3       	rcall	.+1678   	; 0x1e52 <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    17c4:	87 c0       	rjmp	.+270    	; 0x18d4 <usart_init_rs232+0x18e>
    17c6:	c1 15       	cp	r28, r1
    17c8:	88 e0       	ldi	r24, 0x08	; 8
    17ca:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    17cc:	21 f4       	brne	.+8      	; 0x17d6 <usart_init_rs232+0x90>
    17ce:	61 e0       	ldi	r22, 0x01	; 1
    17d0:	83 e0       	ldi	r24, 0x03	; 3
    17d2:	3f d3       	rcall	.+1662   	; 0x1e52 <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    17d4:	7f c0       	rjmp	.+254    	; 0x18d4 <usart_init_rs232+0x18e>
    17d6:	c1 15       	cp	r28, r1
    17d8:	e9 e0       	ldi	r30, 0x09	; 9
    17da:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    17dc:	21 f4       	brne	.+8      	; 0x17e6 <usart_init_rs232+0xa0>
    17de:	61 e0       	ldi	r22, 0x01	; 1
    17e0:	84 e0       	ldi	r24, 0x04	; 4
    17e2:	37 d3       	rcall	.+1646   	; 0x1e52 <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    17e4:	77 c0       	rjmp	.+238    	; 0x18d4 <usart_init_rs232+0x18e>
    17e6:	c1 15       	cp	r28, r1
    17e8:	fa e0       	ldi	r31, 0x0A	; 10
    17ea:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    17ec:	21 f4       	brne	.+8      	; 0x17f6 <usart_init_rs232+0xb0>
    17ee:	61 e0       	ldi	r22, 0x01	; 1
    17f0:	85 e0       	ldi	r24, 0x05	; 5
    17f2:	2f d3       	rcall	.+1630   	; 0x1e52 <sysclk_enable_module>
	else if (module == &TCF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    17f4:	6f c0       	rjmp	.+222    	; 0x18d4 <usart_init_rs232+0x18e>
    17f6:	c0 34       	cpi	r28, 0x40	; 64
    17f8:	88 e0       	ldi	r24, 0x08	; 8
    17fa:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    17fc:	21 f4       	brne	.+8      	; 0x1806 <usart_init_rs232+0xc0>
    17fe:	62 e0       	ldi	r22, 0x02	; 2
    1800:	83 e0       	ldi	r24, 0x03	; 3
    1802:	27 d3       	rcall	.+1614   	; 0x1e52 <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    1804:	67 c0       	rjmp	.+206    	; 0x18d4 <usart_init_rs232+0x18e>
    1806:	c0 34       	cpi	r28, 0x40	; 64
    1808:	e9 e0       	ldi	r30, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    180a:	de 07       	cpc	r29, r30
    180c:	21 f4       	brne	.+8      	; 0x1816 <usart_init_rs232+0xd0>
    180e:	62 e0       	ldi	r22, 0x02	; 2
    1810:	84 e0       	ldi	r24, 0x04	; 4
    1812:	1f d3       	rcall	.+1598   	; 0x1e52 <sysclk_enable_module>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    1814:	5f c0       	rjmp	.+190    	; 0x18d4 <usart_init_rs232+0x18e>
    1816:	c0 39       	cpi	r28, 0x90	; 144
    1818:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    181a:	df 07       	cpc	r29, r31
    181c:	21 f4       	brne	.+8      	; 0x1826 <usart_init_rs232+0xe0>
    181e:	64 e0       	ldi	r22, 0x04	; 4
    1820:	83 e0       	ldi	r24, 0x03	; 3
    1822:	17 d3       	rcall	.+1582   	; 0x1e52 <sysclk_enable_module>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    1824:	57 c0       	rjmp	.+174    	; 0x18d4 <usart_init_rs232+0x18e>
    1826:	c0 39       	cpi	r28, 0x90	; 144
    1828:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    182a:	d8 07       	cpc	r29, r24
    182c:	21 f4       	brne	.+8      	; 0x1836 <usart_init_rs232+0xf0>
    182e:	64 e0       	ldi	r22, 0x04	; 4
    1830:	84 e0       	ldi	r24, 0x04	; 4
    1832:	0f d3       	rcall	.+1566   	; 0x1e52 <sysclk_enable_module>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    1834:	4f c0       	rjmp	.+158    	; 0x18d4 <usart_init_rs232+0x18e>
    1836:	c0 39       	cpi	r28, 0x90	; 144
    1838:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    183a:	de 07       	cpc	r29, r30
    183c:	21 f4       	brne	.+8      	; 0x1846 <usart_init_rs232+0x100>
    183e:	64 e0       	ldi	r22, 0x04	; 4
    1840:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    1842:	07 d3       	rcall	.+1550   	; 0x1e52 <sysclk_enable_module>
    1844:	47 c0       	rjmp	.+142    	; 0x18d4 <usart_init_rs232+0x18e>
    1846:	c0 3c       	cpi	r28, 0xC0	; 192
    1848:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    184a:	df 07       	cpc	r29, r31
    184c:	21 f4       	brne	.+8      	; 0x1856 <usart_init_rs232+0x110>
    184e:	68 e0       	ldi	r22, 0x08	; 8
    1850:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    1852:	ff d2       	rcall	.+1534   	; 0x1e52 <sysclk_enable_module>
    1854:	3f c0       	rjmp	.+126    	; 0x18d4 <usart_init_rs232+0x18e>
    1856:	c0 3c       	cpi	r28, 0xC0	; 192
    1858:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    185a:	d8 07       	cpc	r29, r24
    185c:	21 f4       	brne	.+8      	; 0x1866 <usart_init_rs232+0x120>
    185e:	68 e0       	ldi	r22, 0x08	; 8
    1860:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    1862:	f7 d2       	rcall	.+1518   	; 0x1e52 <sysclk_enable_module>
    1864:	37 c0       	rjmp	.+110    	; 0x18d4 <usart_init_rs232+0x18e>
    1866:	c0 3a       	cpi	r28, 0xA0	; 160
    1868:	e8 e0       	ldi	r30, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    186a:	de 07       	cpc	r29, r30
    186c:	21 f4       	brne	.+8      	; 0x1876 <usart_init_rs232+0x130>
    186e:	60 e1       	ldi	r22, 0x10	; 16
    1870:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1872:	ef d2       	rcall	.+1502   	; 0x1e52 <sysclk_enable_module>
    1874:	2f c0       	rjmp	.+94     	; 0x18d4 <usart_init_rs232+0x18e>
    1876:	c0 3a       	cpi	r28, 0xA0	; 160
    1878:	f9 e0       	ldi	r31, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    187a:	df 07       	cpc	r29, r31
    187c:	21 f4       	brne	.+8      	; 0x1886 <usart_init_rs232+0x140>
    187e:	60 e1       	ldi	r22, 0x10	; 16
    1880:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1882:	e7 d2       	rcall	.+1486   	; 0x1e52 <sysclk_enable_module>
    1884:	27 c0       	rjmp	.+78     	; 0x18d4 <usart_init_rs232+0x18e>
    1886:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    1888:	8a e0       	ldi	r24, 0x0A	; 10
    188a:	d8 07       	cpc	r29, r24
    188c:	21 f4       	brne	.+8      	; 0x1896 <usart_init_rs232+0x150>
    188e:	60 e1       	ldi	r22, 0x10	; 16
    1890:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &USARTF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    1892:	df d2       	rcall	.+1470   	; 0x1e52 <sysclk_enable_module>
    1894:	1f c0       	rjmp	.+62     	; 0x18d4 <usart_init_rs232+0x18e>
    1896:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    1898:	e8 e0       	ldi	r30, 0x08	; 8
    189a:	de 07       	cpc	r29, r30
    189c:	21 f4       	brne	.+8      	; 0x18a6 <usart_init_rs232+0x160>
    189e:	60 e2       	ldi	r22, 0x20	; 32
    18a0:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    18a2:	d7 d2       	rcall	.+1454   	; 0x1e52 <sysclk_enable_module>
    18a4:	17 c0       	rjmp	.+46     	; 0x18d4 <usart_init_rs232+0x18e>
    18a6:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    18a8:	f9 e0       	ldi	r31, 0x09	; 9
    18aa:	df 07       	cpc	r29, r31
    18ac:	21 f4       	brne	.+8      	; 0x18b6 <usart_init_rs232+0x170>
    18ae:	60 e2       	ldi	r22, 0x20	; 32
    18b0:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    18b2:	cf d2       	rcall	.+1438   	; 0x1e52 <sysclk_enable_module>
    18b4:	0f c0       	rjmp	.+30     	; 0x18d4 <usart_init_rs232+0x18e>
    18b6:	c0 38       	cpi	r28, 0x80	; 128
    18b8:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    18ba:	d8 07       	cpc	r29, r24
    18bc:	21 f4       	brne	.+8      	; 0x18c6 <usart_init_rs232+0x180>
    18be:	60 e4       	ldi	r22, 0x40	; 64
    18c0:	83 e0       	ldi	r24, 0x03	; 3
    18c2:	c7 d2       	rcall	.+1422   	; 0x1e52 <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    18c4:	07 c0       	rjmp	.+14     	; 0x18d4 <usart_init_rs232+0x18e>
    18c6:	c0 3a       	cpi	r28, 0xA0	; 160
    18c8:	e4 e0       	ldi	r30, 0x04	; 4
    18ca:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    18cc:	19 f4       	brne	.+6      	; 0x18d4 <usart_init_rs232+0x18e>
    18ce:	60 e4       	ldi	r22, 0x40	; 64
    18d0:	85 e0       	ldi	r24, 0x05	; 5
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    18d2:	bf d2       	rcall	.+1406   	; 0x1e52 <sysclk_enable_module>
    18d4:	8d 81       	ldd	r24, Y+5	; 0x05
    18d6:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    18d8:	8d 83       	std	Y+5, r24	; 0x05
    18da:	f8 01       	movw	r30, r16
    18dc:	95 81       	ldd	r25, Z+5	; 0x05
    18de:	84 81       	ldd	r24, Z+4	; 0x04
    18e0:	89 2b       	or	r24, r25
    18e2:	96 81       	ldd	r25, Z+6	; 0x06
    18e4:	91 11       	cpse	r25, r1
    18e6:	98 e0       	ldi	r25, 0x08	; 8
    18e8:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    18ea:	8d 83       	std	Y+5, r24	; 0x05
    18ec:	f8 01       	movw	r30, r16
    18ee:	40 81       	ld	r20, Z
    18f0:	51 81       	ldd	r21, Z+1	; 0x01
    18f2:	62 81       	ldd	r22, Z+2	; 0x02
    18f4:	73 81       	ldd	r23, Z+3	; 0x03
    18f6:	00 e0       	ldi	r16, 0x00	; 0
    18f8:	18 e4       	ldi	r17, 0x48	; 72
    18fa:	28 ee       	ldi	r18, 0xE8	; 232
    18fc:	31 e0       	ldi	r19, 0x01	; 1
    18fe:	ce 01       	movw	r24, r28
    1900:	0f de       	rcall	.-994    	; 0x1520 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    1902:	9c 81       	ldd	r25, Y+4	; 0x04
    1904:	98 60       	ori	r25, 0x08	; 8
    1906:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    1908:	9c 81       	ldd	r25, Y+4	; 0x04
    190a:	90 61       	ori	r25, 0x10	; 16
    190c:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    190e:	df 91       	pop	r29
    1910:	cf 91       	pop	r28
    1912:	1f 91       	pop	r17
    1914:	0f 91       	pop	r16
    1916:	08 95       	ret

00001918 <imu_heading>:
	return bno055_euler.p;
}

double imu_heading()
{
	return bno055_euler.h;
    1918:	60 91 7b 21 	lds	r22, 0x217B	; 0x80217b <bno055_euler>
    191c:	70 91 7c 21 	lds	r23, 0x217C	; 0x80217c <bno055_euler+0x1>
    1920:	80 91 7d 21 	lds	r24, 0x217D	; 0x80217d <bno055_euler+0x2>
    1924:	90 91 7e 21 	lds	r25, 0x217E	; 0x80217e <bno055_euler+0x3>
}
    1928:	08 95       	ret

0000192a <cam_switch>:
	PORTA.DIR |= PIN3_bm; // Sets A3 to output
	cam_switch();
}

void cam_switch(void){
	PORTA.OUT ^= PIN3_bm; // Changes A3 from high to low or vice-versa
    192a:	e0 e0       	ldi	r30, 0x00	; 0
    192c:	f6 e0       	ldi	r31, 0x06	; 6
    192e:	94 81       	ldd	r25, Z+4	; 0x04
    1930:	88 e0       	ldi	r24, 0x08	; 8
    1932:	89 27       	eor	r24, r25
    1934:	84 83       	std	Z+4, r24	; 0x04
    1936:	08 95       	ret

00001938 <cam_init>:

#include "spy_cam.h"
#include <asf.h>

void cam_init(void){
	PORTA.DIR |= PIN3_bm; // Sets A3 to output
    1938:	e0 e0       	ldi	r30, 0x00	; 0
    193a:	f6 e0       	ldi	r31, 0x06	; 6
    193c:	80 81       	ld	r24, Z
    193e:	88 60       	ori	r24, 0x08	; 8
    1940:	80 83       	st	Z, r24
	cam_switch();
    1942:	f3 cf       	rjmp	.-26     	; 0x192a <cam_switch>
    1944:	08 95       	ret

00001946 <thermistor_init>:

#include <asf.h>
#include "thermistor.h"

void thermistor_init(void)
{
    1946:	ff 92       	push	r15
    1948:	0f 93       	push	r16
    194a:	1f 93       	push	r17
    194c:	cf 93       	push	r28
    194e:	df 93       	push	r29
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    1950:	62 e0       	ldi	r22, 0x02	; 2
    1952:	81 e0       	ldi	r24, 0x01	; 1
    1954:	7e d2       	rcall	.+1276   	; 0x1e52 <sysclk_enable_module>
	sysclk_enable_peripheral_clock(&THERMISTOR_SERIAL);
	THERMISTOR_SERIAL.CTRLA = 0x01; // enable the ADC
    1956:	c0 e0       	ldi	r28, 0x00	; 0
    1958:	d2 e0       	ldi	r29, 0x02	; 2
    195a:	ff 24       	eor	r15, r15
    195c:	f3 94       	inc	r15
    195e:	f8 82       	st	Y, r15
	THERMISTOR_SERIAL.CTRLB = 0x00; // unsigned 12 bit mode
    1960:	19 82       	std	Y+1, r1	; 0x01
	THERMISTOR_SERIAL.REFCTRL = 0x10; // voltage Reference of Vcc/1.6V
    1962:	80 e1       	ldi	r24, 0x10	; 16
    1964:	8a 83       	std	Y+2, r24	; 0x02
	THERMISTOR_SERIAL.PRESCALER = 0x05; // prescaler of DIV128 on the clock
    1966:	85 e0       	ldi	r24, 0x05	; 5
    1968:	8c 83       	std	Y+4, r24	; 0x04
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    196a:	61 e2       	ldi	r22, 0x21	; 33
    196c:	70 e0       	ldi	r23, 0x00	; 0
    196e:	82 e0       	ldi	r24, 0x02	; 2
    1970:	9b d2       	rcall	.+1334   	; 0x1ea8 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    1972:	08 2f       	mov	r16, r24
    1974:	10 e0       	ldi	r17, 0x00	; 0
		data <<= 8;
    1976:	10 2f       	mov	r17, r16
    1978:	00 27       	eor	r16, r16
    197a:	60 e2       	ldi	r22, 0x20	; 32
    197c:	70 e0       	ldi	r23, 0x00	; 0
    197e:	82 e0       	ldi	r24, 0x02	; 2
    1980:	93 d2       	rcall	.+1318   	; 0x1ea8 <nvm_read_byte>
		data |= nvm_read_production_signature_row(ADCACAL0);
    1982:	08 2b       	or	r16, r24
	THERMISTOR_SERIAL.CAL = adc_get_calibration_data(ADC_CAL_ADCA); // retrieve stored calibration data about the ADC
    1984:	0c 87       	std	Y+12, r16	; 0x0c
    1986:	1d 87       	std	Y+13, r17	; 0x0d
	
	THERMISTOR_SERIAL.THERMISTOR_CHANNEL.CTRL = 0x01; // single ended input
    1988:	f8 a2       	std	Y+32, r15	; 0x20
	THERMISTOR_SERIAL.THERMISTOR_CHANNEL.MUXCTRL = THERMISTOR_PIN; // reading ADCA pin 6	
    198a:	80 e3       	ldi	r24, 0x30	; 48
    198c:	89 a3       	std	Y+33, r24	; 0x21
}
    198e:	df 91       	pop	r29
    1990:	cf 91       	pop	r28
    1992:	1f 91       	pop	r17
    1994:	0f 91       	pop	r16
    1996:	ff 90       	pop	r15
    1998:	08 95       	ret

0000199a <thermistor_read>:

uint16_t thermistor_read(void)
{
	THERMISTOR_SERIAL.THERMISTOR_CHANNEL.CTRL |= 0x80; // start the conversion
    199a:	e0 e0       	ldi	r30, 0x00	; 0
    199c:	f2 e0       	ldi	r31, 0x02	; 2
    199e:	80 a1       	ldd	r24, Z+32	; 0x20
    19a0:	80 68       	ori	r24, 0x80	; 128
    19a2:	80 a3       	std	Z+32, r24	; 0x20
	while(!(THERMISTOR_SERIAL.THERMISTOR_CHANNEL.INTFLAGS)); // wait until the conversion is done
    19a4:	83 a1       	ldd	r24, Z+35	; 0x23
    19a6:	88 23       	and	r24, r24
    19a8:	e9 f3       	breq	.-6      	; 0x19a4 <thermistor_read+0xa>
	return THERMISTOR_SERIAL.THERMISTOR_CHANNEL.RES; // return the 12-bit result as a uint16_t
    19aa:	80 91 24 02 	lds	r24, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
    19ae:	90 91 25 02 	lds	r25, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
    19b2:	08 95       	ret

000019b4 <gps_uart_init>:

#include <asf.h>
#include <string.h>
#include "mt3339.h"

void gps_uart_init(void){
    19b4:	cf 93       	push	r28
    19b6:	df 93       	push	r29
    19b8:	cd b7       	in	r28, 0x3d	; 61
    19ba:	de b7       	in	r29, 0x3e	; 62
    19bc:	27 97       	sbiw	r28, 0x07	; 7
    19be:	cd bf       	out	0x3d, r28	; 61
    19c0:	de bf       	out	0x3e, r29	; 62
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    19c2:	60 e2       	ldi	r22, 0x20	; 32
    19c4:	84 e0       	ldi	r24, 0x04	; 4
    19c6:	45 d2       	rcall	.+1162   	; 0x1e52 <sysclk_enable_module>
		.charlength =	GPS_TERMINAL_SERIAL_CHAR_LEN,
		.paritytype =	GPS_TERMINAL_SERIAL_PARITY,
		.stopbits	=	GPS_TERMINAL_SERIAL_STOP_BIT
	};
	
	GPS_TERMINAL_PORT.DIR |= GPS_TERMINAL_TX_PIN; // Puts pin to output
    19c8:	e0 e6       	ldi	r30, 0x60	; 96
    19ca:	f6 e0       	ldi	r31, 0x06	; 6
    19cc:	80 81       	ld	r24, Z
    19ce:	80 68       	ori	r24, 0x80	; 128
    19d0:	80 83       	st	Z, r24
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    19d2:	e6 e0       	ldi	r30, 0x06	; 6
    19d4:	f0 e2       	ldi	r31, 0x20	; 32
    19d6:	84 81       	ldd	r24, Z+4	; 0x04
    19d8:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    19da:	85 81       	ldd	r24, Z+5	; 0x05
    19dc:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    19de:	86 81       	ldd	r24, Z+6	; 0x06
    19e0:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    19e2:	80 81       	ld	r24, Z
    19e4:	91 81       	ldd	r25, Z+1	; 0x01
    19e6:	a2 81       	ldd	r26, Z+2	; 0x02
    19e8:	b3 81       	ldd	r27, Z+3	; 0x03
    19ea:	89 83       	std	Y+1, r24	; 0x01
    19ec:	9a 83       	std	Y+2, r25	; 0x02
    19ee:	ab 83       	std	Y+3, r26	; 0x03
    19f0:	bc 83       	std	Y+4, r27	; 0x04
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART0_bm);
	}
#endif
#ifdef USARTD1
	if((uint16_t)usart == (uint16_t)&USARTD1) {
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
    19f2:	60 e2       	ldi	r22, 0x20	; 32
    19f4:	84 e0       	ldi	r24, 0x04	; 4
    19f6:	2d d2       	rcall	.+1114   	; 0x1e52 <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
    19f8:	be 01       	movw	r22, r28
    19fa:	6f 5f       	subi	r22, 0xFF	; 255
    19fc:	7f 4f       	sbci	r23, 0xFF	; 255
    19fe:	80 eb       	ldi	r24, 0xB0	; 176
    1a00:	99 e0       	ldi	r25, 0x09	; 9
    1a02:	a1 de       	rcall	.-702    	; 0x1746 <usart_init_rs232>
	
	usart_serial_init(GPS_TERMINAL_SERIAL,&gps_config);
}
    1a04:	27 96       	adiw	r28, 0x07	; 7
    1a06:	cd bf       	out	0x3d, r28	; 61
    1a08:	de bf       	out	0x3e, r29	; 62
    1a0a:	df 91       	pop	r29
    1a0c:	cf 91       	pop	r28
    1a0e:	08 95       	ret

00001a10 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    1a10:	04 c0       	rjmp	.+8      	; 0x1a1a <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    1a12:	61 50       	subi	r22, 0x01	; 1
    1a14:	71 09       	sbc	r23, r1
    1a16:	81 09       	sbc	r24, r1
    1a18:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    1a1a:	61 15       	cp	r22, r1
    1a1c:	71 05       	cpc	r23, r1
    1a1e:	81 05       	cpc	r24, r1
    1a20:	91 05       	cpc	r25, r1
    1a22:	b9 f7       	brne	.-18     	; 0x1a12 <__portable_avr_delay_cycles+0x2>
    1a24:	08 95       	ret

00001a26 <flip_ms5607>:
	
	return rx_data;
}

void flip_ms5607(void){
	MS5607_PORT.OUT ^= MS5607_PIN;
    1a26:	e0 e4       	ldi	r30, 0x40	; 64
    1a28:	f6 e0       	ldi	r31, 0x06	; 6
    1a2a:	94 81       	ldd	r25, Z+4	; 0x04
    1a2c:	80 e1       	ldi	r24, 0x10	; 16
    1a2e:	89 27       	eor	r24, r25
    1a30:	84 83       	std	Z+4, r24	; 0x04
    1a32:	08 95       	ret

00001a34 <ms5607_init>:
#include <asf.h>
#include "ms5607.h"
#include "spi_controller.h"

void ms5607_init(void){
	PORTC.OUT |= 0x10; // makes the 4th pin on Port C be set on high (0b00010000)
    1a34:	e0 e4       	ldi	r30, 0x40	; 64
    1a36:	f6 e0       	ldi	r31, 0x06	; 6
    1a38:	84 81       	ldd	r24, Z+4	; 0x04
    1a3a:	80 61       	ori	r24, 0x10	; 16
    1a3c:	84 83       	std	Z+4, r24	; 0x04
	
	// Resets the ms5607
	flip_ms5607();
    1a3e:	f3 df       	rcall	.-26     	; 0x1a26 <flip_ms5607>
	spi_write(CMD_MS5607_RESET);
    1a40:	8e e1       	ldi	r24, 0x1E	; 30
    1a42:	39 d0       	rcall	.+114    	; 0x1ab6 <spi_write>
	delay_ms(3);
    1a44:	60 e8       	ldi	r22, 0x80	; 128
    1a46:	7e e3       	ldi	r23, 0x3E	; 62
    1a48:	80 e0       	ldi	r24, 0x00	; 0
    1a4a:	90 e0       	ldi	r25, 0x00	; 0
	flip_ms5607();
    1a4c:	e1 df       	rcall	.-62     	; 0x1a10 <__portable_avr_delay_cycles>
    1a4e:	eb df       	rcall	.-42     	; 0x1a26 <flip_ms5607>
	delay_ms(2);
    1a50:	6b ea       	ldi	r22, 0xAB	; 171
    1a52:	79 e2       	ldi	r23, 0x29	; 41
    1a54:	80 e0       	ldi	r24, 0x00	; 0
    1a56:	90 e0       	ldi	r25, 0x00	; 0
    1a58:	db cf       	rjmp	.-74     	; 0x1a10 <__portable_avr_delay_cycles>
    1a5a:	08 95       	ret

00001a5c <ms5607_read>:
}

uint16_t ms5607_read(uint16_t comm)
{
    1a5c:	cf 93       	push	r28
    1a5e:	df 93       	push	r29
    1a60:	c8 2f       	mov	r28, r24
	uint16_t rx_data = 0; // temporary 16-bit value
	flip_ms5607(); // select our spi device
    1a62:	e1 df       	rcall	.-62     	; 0x1a26 <flip_ms5607>
	spi_write(comm); // write a specified command to ask for data
    1a64:	8c 2f       	mov	r24, r28
	
	/*typecast this expression from an 8-bit to a 16-bit and shift it 8 bits to the left
	  meaning the returned value is now in the upper 8 bits rx_data*/
	rx_data = (uint16_t)spi_read()<<8; 
    1a66:	27 d0       	rcall	.+78     	; 0x1ab6 <spi_write>
    1a68:	17 d0       	rcall	.+46     	; 0x1a98 <spi_read>
    1a6a:	c8 2f       	mov	r28, r24
    1a6c:	d0 e0       	ldi	r29, 0x00	; 0
    1a6e:	dc 2f       	mov	r29, r28
	
	// OR the second byte with the 16-bit variable, the returned value is now in the lower 8 bits of 'rx_data'
	rx_data |= spi_read(); 
    1a70:	cc 27       	eor	r28, r28
    1a72:	12 d0       	rcall	.+36     	; 0x1a98 <spi_read>
    1a74:	c8 2b       	or	r28, r24
	
	flip_ms5607(); // end spi exchange
    1a76:	d7 df       	rcall	.-82     	; 0x1a26 <flip_ms5607>
    1a78:	ce 01       	movw	r24, r28
	
	return rx_data; // return the 16-bit value
}
    1a7a:	df 91       	pop	r29
    1a7c:	cf 91       	pop	r28
    1a7e:	08 95       	ret

00001a80 <spi_init>:
    1a80:	e0 e4       	ldi	r30, 0x40	; 64
	SPIC.CTRL = 0x5C; //enables SPI and puts a prescaler of 16 idling high and transmitting MSB first on rising signal
}

void spi_select(uint8_t port)
{
	PORTC.OUT ^= port; //switches SS
    1a82:	f6 e0       	ldi	r31, 0x06	; 6
    1a84:	80 81       	ld	r24, Z
    1a86:	80 6b       	ori	r24, 0xB0	; 176
    1a88:	80 83       	st	Z, r24
    1a8a:	68 e0       	ldi	r22, 0x08	; 8
    1a8c:	83 e0       	ldi	r24, 0x03	; 3
    1a8e:	e1 d1       	rcall	.+962    	; 0x1e52 <sysclk_enable_module>
    1a90:	8c e5       	ldi	r24, 0x5C	; 92
    1a92:	80 93 c0 08 	sts	0x08C0, r24	; 0x8008c0 <__TEXT_REGION_LENGTH__+0x7008c0>
    1a96:	08 95       	ret

00001a98 <spi_read>:
}

volatile uint8_t spi_read(void)
{
	uint8_t oldInterruptState = SREG;
    1a98:	9f b7       	in	r25, 0x3f	; 63
	cli();
    1a9a:	f8 94       	cli
	SPIC.DATA = 0xFF; // make the DATA register something we know
    1a9c:	8f ef       	ldi	r24, 0xFF	; 255
    1a9e:	80 93 c3 08 	sts	0x08C3, r24	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
	while(!(SPIC.STATUS>>7));
    1aa2:	e0 ec       	ldi	r30, 0xC0	; 192
    1aa4:	f8 e0       	ldi	r31, 0x08	; 8
    1aa6:	82 81       	ldd	r24, Z+2	; 0x02
    1aa8:	88 23       	and	r24, r24
    1aaa:	ec f7       	brge	.-6      	; 0x1aa6 <spi_read+0xe>
	sei();
    1aac:	78 94       	sei
	SREG=oldInterruptState;
    1aae:	9f bf       	out	0x3f, r25	; 63
	return SPIC.DATA; // return the data from this function
    1ab0:	80 91 c3 08 	lds	r24, 0x08C3	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
}
    1ab4:	08 95       	ret

00001ab6 <spi_write>:

void spi_write(uint8_t data)
{
	uint8_t oldInterruptState = SREG;
    1ab6:	9f b7       	in	r25, 0x3f	; 63
	cli();
    1ab8:	f8 94       	cli
	SPIC.DATA = data; // write the data we want to send to the data register
    1aba:	80 93 c3 08 	sts	0x08C3, r24	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
	while(!(SPIC.STATUS>>7)); // wait to ensure the data is sent before we do anything else
    1abe:	e0 ec       	ldi	r30, 0xC0	; 192
    1ac0:	f8 e0       	ldi	r31, 0x08	; 8
    1ac2:	82 81       	ldd	r24, Z+2	; 0x02
    1ac4:	88 23       	and	r24, r24
    1ac6:	ec f7       	brge	.-6      	; 0x1ac2 <spi_write+0xc>
	sei();
    1ac8:	78 94       	sei
	SREG=oldInterruptState;
    1aca:	9f bf       	out	0x3f, r25	; 63
    1acc:	08 95       	ret

00001ace <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    1ace:	cf 93       	push	r28
    1ad0:	df 93       	push	r29
    1ad2:	eb 01       	movw	r28, r22
	*data = usart_getchar(usart);
    1ad4:	1f dd       	rcall	.-1474   	; 0x1514 <usart_getchar>
    1ad6:	88 83       	st	Y, r24
}
    1ad8:	df 91       	pop	r29
    1ada:	cf 91       	pop	r28
    1adc:	08 95       	ret

00001ade <usart_serial_putchar>:
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
    1ade:	12 cd       	rjmp	.-1500   	; 0x1504 <usart_putchar>
}
    1ae0:	08 95       	ret

00001ae2 <data_terminal_init>:
#include <asf.h>
#include <string.h>
#include "data_logger.h"

void data_terminal_init()
{
    1ae2:	cf 93       	push	r28
    1ae4:	df 93       	push	r29
    1ae6:	cd b7       	in	r28, 0x3d	; 61
    1ae8:	de b7       	in	r29, 0x3e	; 62
    1aea:	27 97       	sbiw	r28, 0x07	; 7
    1aec:	cd bf       	out	0x3d, r28	; 61
    1aee:	de bf       	out	0x3e, r29	; 62
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    1af0:	60 e1       	ldi	r22, 0x10	; 16
    1af2:	85 e0       	ldi	r24, 0x05	; 5
    1af4:	ae d1       	rcall	.+860    	; 0x1e52 <sysclk_enable_module>
		.charlength =	UART_TERMINAL_SERIAL_CHAR_LEN,
		.paritytype =	UART_TERMINAL_SERIAL_PARITY,
		.stopbits	=	UART_TERMINAL_SERIAL_STOP_BIT
	};
	
	UART_TERMINAL_PORT.DIR |= UART_TERMINAL_TX_PIN;	// set the USART transmit pin to output
    1af6:	e0 e8       	ldi	r30, 0x80	; 128
    1af8:	f6 e0       	ldi	r31, 0x06	; 6
    1afa:	80 81       	ld	r24, Z
    1afc:	88 60       	ori	r24, 0x08	; 8
    1afe:	80 83       	st	Z, r24
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
    1b00:	80 ea       	ldi	r24, 0xA0	; 160
    1b02:	9a e0       	ldi	r25, 0x0A	; 10
    1b04:	80 93 5c 21 	sts	0x215C, r24	; 0x80215c <stdio_base>
    1b08:	90 93 5d 21 	sts	0x215D, r25	; 0x80215d <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    1b0c:	8f e6       	ldi	r24, 0x6F	; 111
    1b0e:	9d e0       	ldi	r25, 0x0D	; 13
    1b10:	80 93 5a 21 	sts	0x215A, r24	; 0x80215a <ptr_put>
    1b14:	90 93 5b 21 	sts	0x215B, r25	; 0x80215b <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1b18:	87 e6       	ldi	r24, 0x67	; 103
    1b1a:	9d e0       	ldi	r25, 0x0D	; 13
    1b1c:	80 93 58 21 	sts	0x2158, r24	; 0x802158 <ptr_get>
    1b20:	90 93 59 21 	sts	0x2159, r25	; 0x802159 <ptr_get+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    1b24:	ed e0       	ldi	r30, 0x0D	; 13
    1b26:	f0 e2       	ldi	r31, 0x20	; 32
    1b28:	84 81       	ldd	r24, Z+4	; 0x04
    1b2a:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    1b2c:	85 81       	ldd	r24, Z+5	; 0x05
    1b2e:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    1b30:	86 81       	ldd	r24, Z+6	; 0x06
    1b32:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    1b34:	80 81       	ld	r24, Z
    1b36:	91 81       	ldd	r25, Z+1	; 0x01
    1b38:	a2 81       	ldd	r26, Z+2	; 0x02
    1b3a:	b3 81       	ldd	r27, Z+3	; 0x03
    1b3c:	89 83       	std	Y+1, r24	; 0x01
    1b3e:	9a 83       	std	Y+2, r25	; 0x02
    1b40:	ab 83       	std	Y+3, r26	; 0x03
    1b42:	bc 83       	std	Y+4, r27	; 0x04
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
	}
#endif
#ifdef USARTE0
	if((uint16_t)usart == (uint16_t)&USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
    1b44:	60 e1       	ldi	r22, 0x10	; 16
    1b46:	85 e0       	ldi	r24, 0x05	; 5
    1b48:	84 d1       	rcall	.+776    	; 0x1e52 <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
    1b4a:	be 01       	movw	r22, r28
    1b4c:	6f 5f       	subi	r22, 0xFF	; 255
    1b4e:	7f 4f       	sbci	r23, 0xFF	; 255
    1b50:	80 ea       	ldi	r24, 0xA0	; 160
    1b52:	9a e0       	ldi	r25, 0x0A	; 10
    1b54:	f8 dd       	rcall	.-1040   	; 0x1746 <usart_init_rs232>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    1b56:	6f e7       	ldi	r22, 0x7F	; 127
    1b58:	71 e0       	ldi	r23, 0x01	; 1
    1b5a:	88 e9       	ldi	r24, 0x98	; 152
    1b5c:	91 e0       	ldi	r25, 0x01	; 1
    1b5e:	0e 94 f6 25 	call	0x4bec	; 0x4bec <fdevopen>
	
	//usart_serial_init(UART_TERMINAL_SERIAL, &usart_config);
	stdio_serial_init(UART_TERMINAL_SERIAL, &usart_config); // function maps the serial output to printf, not necessary to know how it works
}
    1b62:	27 96       	adiw	r28, 0x07	; 7
    1b64:	cd bf       	out	0x3d, r28	; 61
    1b66:	de bf       	out	0x3e, r29	; 62
    1b68:	df 91       	pop	r29
    1b6a:	cf 91       	pop	r28
    1b6c:	08 95       	ret

00001b6e <voltage_init>:
#include "voltage.h"
#include <asf.h>


void voltage_init(void)
{
    1b6e:	ff 92       	push	r15
    1b70:	0f 93       	push	r16
    1b72:	1f 93       	push	r17
    1b74:	cf 93       	push	r28
    1b76:	df 93       	push	r29
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    1b78:	62 e0       	ldi	r22, 0x02	; 2
    1b7a:	81 e0       	ldi	r24, 0x01	; 1
    1b7c:	6a d1       	rcall	.+724    	; 0x1e52 <sysclk_enable_module>
	sysclk_enable_peripheral_clock(&VOLTAGE_SERIAL);
	VOLTAGE_SERIAL.CTRLA = 0x01; // enable the ADC
    1b7e:	c0 e0       	ldi	r28, 0x00	; 0
    1b80:	d2 e0       	ldi	r29, 0x02	; 2
    1b82:	ff 24       	eor	r15, r15
    1b84:	f3 94       	inc	r15
    1b86:	f8 82       	st	Y, r15
	VOLTAGE_SERIAL.CTRLB = 0x00; // unsigned 12 bit mode
    1b88:	19 82       	std	Y+1, r1	; 0x01
	VOLTAGE_SERIAL.REFCTRL = 0x10; // voltage Reference of Vcc/1.6V
    1b8a:	80 e1       	ldi	r24, 0x10	; 16
    1b8c:	8a 83       	std	Y+2, r24	; 0x02
	VOLTAGE_SERIAL.PRESCALER = 0x05; // prescaler of DIV128 on the clock
    1b8e:	85 e0       	ldi	r24, 0x05	; 5
    1b90:	8c 83       	std	Y+4, r24	; 0x04
    1b92:	61 e2       	ldi	r22, 0x21	; 33
    1b94:	70 e0       	ldi	r23, 0x00	; 0
    1b96:	82 e0       	ldi	r24, 0x02	; 2
    1b98:	87 d1       	rcall	.+782    	; 0x1ea8 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    1b9a:	08 2f       	mov	r16, r24
    1b9c:	10 e0       	ldi	r17, 0x00	; 0
		data <<= 8;
    1b9e:	10 2f       	mov	r17, r16
    1ba0:	00 27       	eor	r16, r16
    1ba2:	60 e2       	ldi	r22, 0x20	; 32
    1ba4:	70 e0       	ldi	r23, 0x00	; 0
    1ba6:	82 e0       	ldi	r24, 0x02	; 2
    1ba8:	7f d1       	rcall	.+766    	; 0x1ea8 <nvm_read_byte>
		data |= nvm_read_production_signature_row(ADCACAL0);
    1baa:	08 2b       	or	r16, r24
	VOLTAGE_SERIAL.CAL = adc_get_calibration_data(ADC_CAL_ADCA); // retrieve stored calibration data about the ADC
    1bac:	0c 87       	std	Y+12, r16	; 0x0c
    1bae:	1d 87       	std	Y+13, r17	; 0x0d
	
	VOLTAGE_CHANNEL.CTRL = 0x01; // single ended input
    1bb0:	f8 a6       	std	Y+40, r15	; 0x28
	VOLTAGE_CHANNEL.MUXCTRL = VOLTAGE_PIN; // reading ADCA pin 0
    1bb2:	88 e3       	ldi	r24, 0x38	; 56
    1bb4:	89 a7       	std	Y+41, r24	; 0x29
}
    1bb6:	df 91       	pop	r29
    1bb8:	cf 91       	pop	r28
    1bba:	1f 91       	pop	r17
    1bbc:	0f 91       	pop	r16
    1bbe:	ff 90       	pop	r15
    1bc0:	08 95       	ret

00001bc2 <voltage_read>:

uint16_t voltage_read(void)
{
	VOLTAGE_CHANNEL.CTRL |= 0x80; // start the conversion
    1bc2:	e0 e0       	ldi	r30, 0x00	; 0
    1bc4:	f2 e0       	ldi	r31, 0x02	; 2
    1bc6:	80 a5       	ldd	r24, Z+40	; 0x28
    1bc8:	80 68       	ori	r24, 0x80	; 128
    1bca:	80 a7       	std	Z+40, r24	; 0x28
	while(!(VOLTAGE_CHANNEL.INTFLAGS)); // wait until the conversion is done
    1bcc:	83 a5       	ldd	r24, Z+43	; 0x2b
    1bce:	88 23       	and	r24, r24
    1bd0:	e9 f3       	breq	.-6      	; 0x1bcc <voltage_read+0xa>
	return VOLTAGE_CHANNEL.RES; // return the 12-bit result as a uint16_t
    1bd2:	80 91 2c 02 	lds	r24, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
    1bd6:	90 91 2d 02 	lds	r25, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
    1bda:	08 95       	ret

00001bdc <rb16_write>:
	}
	else
	{
		buffer->tail = (buffer->tail + move_distance) % buffer->array_length; //Modulus is so that we don't point to above the buffer's location
	}
}
    1bdc:	cf 93       	push	r28
    1bde:	df 93       	push	r29
    1be0:	fc 01       	movw	r30, r24
    1be2:	41 15       	cp	r20, r1
    1be4:	51 05       	cpc	r21, r1
    1be6:	b1 f1       	breq	.+108    	; 0x1c54 <rb16_write+0x78>
    1be8:	80 e0       	ldi	r24, 0x00	; 0
    1bea:	90 e0       	ldi	r25, 0x00	; 0
    1bec:	20 e0       	ldi	r18, 0x00	; 0
    1bee:	88 0f       	add	r24, r24
    1bf0:	99 1f       	adc	r25, r25
    1bf2:	db 01       	movw	r26, r22
    1bf4:	a8 0f       	add	r26, r24
    1bf6:	b9 1f       	adc	r27, r25
    1bf8:	8d 91       	ld	r24, X+
    1bfa:	9c 91       	ld	r25, X
    1bfc:	a2 81       	ldd	r26, Z+2	; 0x02
    1bfe:	b3 81       	ldd	r27, Z+3	; 0x03
    1c00:	aa 0f       	add	r26, r26
    1c02:	bb 1f       	adc	r27, r27
    1c04:	c6 81       	ldd	r28, Z+6	; 0x06
    1c06:	d7 81       	ldd	r29, Z+7	; 0x07
    1c08:	ac 0f       	add	r26, r28
    1c0a:	bd 1f       	adc	r27, r29
    1c0c:	8d 93       	st	X+, r24
    1c0e:	9c 93       	st	X, r25
    1c10:	82 81       	ldd	r24, Z+2	; 0x02
    1c12:	93 81       	ldd	r25, Z+3	; 0x03
    1c14:	01 96       	adiw	r24, 0x01	; 1
    1c16:	82 83       	std	Z+2, r24	; 0x02
    1c18:	93 83       	std	Z+3, r25	; 0x03
    1c1a:	a0 81       	ld	r26, Z
    1c1c:	b1 81       	ldd	r27, Z+1	; 0x01
    1c1e:	8a 17       	cp	r24, r26
    1c20:	9b 07       	cpc	r25, r27
    1c22:	11 f4       	brne	.+4      	; 0x1c28 <rb16_write+0x4c>
    1c24:	12 82       	std	Z+2, r1	; 0x02
    1c26:	13 82       	std	Z+3, r1	; 0x03
    1c28:	82 81       	ldd	r24, Z+2	; 0x02
    1c2a:	93 81       	ldd	r25, Z+3	; 0x03
    1c2c:	c4 81       	ldd	r28, Z+4	; 0x04
    1c2e:	d5 81       	ldd	r29, Z+5	; 0x05
    1c30:	8c 17       	cp	r24, r28
    1c32:	9d 07       	cpc	r25, r29
    1c34:	49 f4       	brne	.+18     	; 0x1c48 <rb16_write+0x6c>
    1c36:	01 96       	adiw	r24, 0x01	; 1
    1c38:	a8 17       	cp	r26, r24
    1c3a:	b9 07       	cpc	r27, r25
    1c3c:	19 f0       	breq	.+6      	; 0x1c44 <rb16_write+0x68>
    1c3e:	84 83       	std	Z+4, r24	; 0x04
    1c40:	95 83       	std	Z+5, r25	; 0x05
    1c42:	02 c0       	rjmp	.+4      	; 0x1c48 <rb16_write+0x6c>
    1c44:	14 82       	std	Z+4, r1	; 0x04
    1c46:	15 82       	std	Z+5, r1	; 0x05
    1c48:	2f 5f       	subi	r18, 0xFF	; 255
    1c4a:	82 2f       	mov	r24, r18
    1c4c:	90 e0       	ldi	r25, 0x00	; 0
    1c4e:	84 17       	cp	r24, r20
    1c50:	95 07       	cpc	r25, r21
    1c52:	68 f2       	brcs	.-102    	; 0x1bee <rb16_write+0x12>
    1c54:	df 91       	pop	r29
    1c56:	cf 91       	pop	r28
    1c58:	08 95       	ret

00001c5a <rb16_init>:
    1c5a:	fc 01       	movw	r30, r24
    1c5c:	12 82       	std	Z+2, r1	; 0x02
    1c5e:	13 82       	std	Z+3, r1	; 0x03
    1c60:	14 82       	std	Z+4, r1	; 0x04
    1c62:	15 82       	std	Z+5, r1	; 0x05
    1c64:	66 83       	std	Z+6, r22	; 0x06
    1c66:	77 83       	std	Z+7, r23	; 0x07
    1c68:	40 83       	st	Z, r20
    1c6a:	51 83       	std	Z+1, r21	; 0x01
    1c6c:	08 95       	ret

00001c6e <rb16_get_nth>:
    1c6e:	dc 01       	movw	r26, r24
    1c70:	12 96       	adiw	r26, 0x02	; 2
    1c72:	ed 91       	ld	r30, X+
    1c74:	fc 91       	ld	r31, X
    1c76:	13 97       	sbiw	r26, 0x03	; 3
    1c78:	cb 01       	movw	r24, r22
    1c7a:	01 96       	adiw	r24, 0x01	; 1
    1c7c:	e8 17       	cp	r30, r24
    1c7e:	f9 07       	cpc	r31, r25
    1c80:	78 f0       	brcs	.+30     	; 0x1ca0 <rb16_get_nth+0x32>
    1c82:	e1 50       	subi	r30, 0x01	; 1
    1c84:	f0 48       	sbci	r31, 0x80	; 128
    1c86:	e6 1b       	sub	r30, r22
    1c88:	f7 0b       	sbc	r31, r23
    1c8a:	ee 0f       	add	r30, r30
    1c8c:	ff 1f       	adc	r31, r31
    1c8e:	16 96       	adiw	r26, 0x06	; 6
    1c90:	8d 91       	ld	r24, X+
    1c92:	9c 91       	ld	r25, X
    1c94:	17 97       	sbiw	r26, 0x07	; 7
    1c96:	e8 0f       	add	r30, r24
    1c98:	f9 1f       	adc	r31, r25
    1c9a:	80 81       	ld	r24, Z
    1c9c:	91 81       	ldd	r25, Z+1	; 0x01
    1c9e:	08 95       	ret
    1ca0:	2d 91       	ld	r18, X+
    1ca2:	3c 91       	ld	r19, X
    1ca4:	11 97       	sbiw	r26, 0x01	; 1
    1ca6:	e2 0f       	add	r30, r18
    1ca8:	f3 1f       	adc	r31, r19
    1caa:	e1 50       	subi	r30, 0x01	; 1
    1cac:	f0 48       	sbci	r31, 0x80	; 128
    1cae:	e6 1b       	sub	r30, r22
    1cb0:	f7 0b       	sbc	r31, r23
    1cb2:	ee 0f       	add	r30, r30
    1cb4:	ff 1f       	adc	r31, r31
    1cb6:	16 96       	adiw	r26, 0x06	; 6
    1cb8:	8d 91       	ld	r24, X+
    1cba:	9c 91       	ld	r25, X
    1cbc:	17 97       	sbiw	r26, 0x07	; 7
    1cbe:	e8 0f       	add	r30, r24
    1cc0:	f9 1f       	adc	r31, r25
    1cc2:	80 81       	ld	r24, Z
    1cc4:	91 81       	ldd	r25, Z+1	; 0x01
    1cc6:	08 95       	ret

00001cc8 <rb32_write>:
    1cc8:	cf 92       	push	r12
    1cca:	df 92       	push	r13
    1ccc:	ef 92       	push	r14
    1cce:	ff 92       	push	r15
    1cd0:	cf 93       	push	r28
    1cd2:	df 93       	push	r29
    1cd4:	fc 01       	movw	r30, r24
    1cd6:	41 15       	cp	r20, r1
    1cd8:	51 05       	cpc	r21, r1
    1cda:	09 f4       	brne	.+2      	; 0x1cde <rb32_write+0x16>
    1cdc:	3f c0       	rjmp	.+126    	; 0x1d5c <rb32_write+0x94>
    1cde:	80 e0       	ldi	r24, 0x00	; 0
    1ce0:	90 e0       	ldi	r25, 0x00	; 0
    1ce2:	20 e0       	ldi	r18, 0x00	; 0
    1ce4:	88 0f       	add	r24, r24
    1ce6:	99 1f       	adc	r25, r25
    1ce8:	88 0f       	add	r24, r24
    1cea:	99 1f       	adc	r25, r25
    1cec:	db 01       	movw	r26, r22
    1cee:	a8 0f       	add	r26, r24
    1cf0:	b9 1f       	adc	r27, r25
    1cf2:	cd 90       	ld	r12, X+
    1cf4:	dd 90       	ld	r13, X+
    1cf6:	ed 90       	ld	r14, X+
    1cf8:	fc 90       	ld	r15, X
    1cfa:	a2 81       	ldd	r26, Z+2	; 0x02
    1cfc:	b3 81       	ldd	r27, Z+3	; 0x03
    1cfe:	aa 0f       	add	r26, r26
    1d00:	bb 1f       	adc	r27, r27
    1d02:	aa 0f       	add	r26, r26
    1d04:	bb 1f       	adc	r27, r27
    1d06:	86 81       	ldd	r24, Z+6	; 0x06
    1d08:	97 81       	ldd	r25, Z+7	; 0x07
    1d0a:	a8 0f       	add	r26, r24
    1d0c:	b9 1f       	adc	r27, r25
    1d0e:	cd 92       	st	X+, r12
    1d10:	dd 92       	st	X+, r13
    1d12:	ed 92       	st	X+, r14
    1d14:	fc 92       	st	X, r15
    1d16:	13 97       	sbiw	r26, 0x03	; 3
    1d18:	82 81       	ldd	r24, Z+2	; 0x02
    1d1a:	93 81       	ldd	r25, Z+3	; 0x03
    1d1c:	01 96       	adiw	r24, 0x01	; 1
    1d1e:	82 83       	std	Z+2, r24	; 0x02
    1d20:	93 83       	std	Z+3, r25	; 0x03
    1d22:	a0 81       	ld	r26, Z
    1d24:	b1 81       	ldd	r27, Z+1	; 0x01
    1d26:	8a 17       	cp	r24, r26
    1d28:	9b 07       	cpc	r25, r27
    1d2a:	11 f4       	brne	.+4      	; 0x1d30 <rb32_write+0x68>
    1d2c:	12 82       	std	Z+2, r1	; 0x02
    1d2e:	13 82       	std	Z+3, r1	; 0x03
    1d30:	82 81       	ldd	r24, Z+2	; 0x02
    1d32:	93 81       	ldd	r25, Z+3	; 0x03
    1d34:	c4 81       	ldd	r28, Z+4	; 0x04
    1d36:	d5 81       	ldd	r29, Z+5	; 0x05
    1d38:	8c 17       	cp	r24, r28
    1d3a:	9d 07       	cpc	r25, r29
    1d3c:	49 f4       	brne	.+18     	; 0x1d50 <rb32_write+0x88>
    1d3e:	01 96       	adiw	r24, 0x01	; 1
    1d40:	a8 17       	cp	r26, r24
    1d42:	b9 07       	cpc	r27, r25
    1d44:	19 f0       	breq	.+6      	; 0x1d4c <rb32_write+0x84>
    1d46:	84 83       	std	Z+4, r24	; 0x04
    1d48:	95 83       	std	Z+5, r25	; 0x05
    1d4a:	02 c0       	rjmp	.+4      	; 0x1d50 <rb32_write+0x88>
    1d4c:	14 82       	std	Z+4, r1	; 0x04
    1d4e:	15 82       	std	Z+5, r1	; 0x05
    1d50:	2f 5f       	subi	r18, 0xFF	; 255
    1d52:	82 2f       	mov	r24, r18
    1d54:	90 e0       	ldi	r25, 0x00	; 0
    1d56:	84 17       	cp	r24, r20
    1d58:	95 07       	cpc	r25, r21
    1d5a:	20 f2       	brcs	.-120    	; 0x1ce4 <rb32_write+0x1c>
    1d5c:	df 91       	pop	r29
    1d5e:	cf 91       	pop	r28
    1d60:	ff 90       	pop	r15
    1d62:	ef 90       	pop	r14
    1d64:	df 90       	pop	r13
    1d66:	cf 90       	pop	r12
    1d68:	08 95       	ret

00001d6a <rb32_init>:
    1d6a:	fc 01       	movw	r30, r24
    1d6c:	12 82       	std	Z+2, r1	; 0x02
    1d6e:	13 82       	std	Z+3, r1	; 0x03
    1d70:	14 82       	std	Z+4, r1	; 0x04
    1d72:	15 82       	std	Z+5, r1	; 0x05
    1d74:	66 83       	std	Z+6, r22	; 0x06
    1d76:	77 83       	std	Z+7, r23	; 0x07
    1d78:	40 83       	st	Z, r20
    1d7a:	51 83       	std	Z+1, r21	; 0x01
    1d7c:	08 95       	ret

00001d7e <rb32_get_nth>:
	}
}

int32_t rb32_get_nth(RingBuffer32_t* buffer, uint16_t index)
//Returns the nth newest value in the RingBuffer
{
    1d7e:	dc 01       	movw	r26, r24
	//Does not do bounds checking, so be careful in usage
	//	Verify index < rb16_length() to guard against requesting a value beyond what the buffer currently stores
	//	Verify index < buffer->array_length to guard against requesting a value from some random memory location
	
	//Most recent value is in head - 1
	if (index + 1 <= buffer->head) //Value is between zero and buffer->head
    1d80:	12 96       	adiw	r26, 0x02	; 2
    1d82:	ed 91       	ld	r30, X+
    1d84:	fc 91       	ld	r31, X
    1d86:	13 97       	sbiw	r26, 0x03	; 3
    1d88:	cb 01       	movw	r24, r22
    1d8a:	01 96       	adiw	r24, 0x01	; 1
    1d8c:	e8 17       	cp	r30, r24
    1d8e:	f9 07       	cpc	r31, r25
    1d90:	98 f0       	brcs	.+38     	; 0x1db8 <rb32_get_nth+0x3a>
		return buffer->buffer[buffer->head - index - 1];
    1d92:	e1 50       	subi	r30, 0x01	; 1
    1d94:	f0 4c       	sbci	r31, 0xC0	; 192
    1d96:	e6 1b       	sub	r30, r22
    1d98:	f7 0b       	sbc	r31, r23
    1d9a:	ee 0f       	add	r30, r30
    1d9c:	ff 1f       	adc	r31, r31
    1d9e:	ee 0f       	add	r30, r30
    1da0:	ff 1f       	adc	r31, r31
    1da2:	16 96       	adiw	r26, 0x06	; 6
    1da4:	8d 91       	ld	r24, X+
    1da6:	9c 91       	ld	r25, X
    1da8:	17 97       	sbiw	r26, 0x07	; 7
    1daa:	e8 0f       	add	r30, r24
    1dac:	f9 1f       	adc	r31, r25
    1dae:	60 81       	ld	r22, Z
    1db0:	71 81       	ldd	r23, Z+1	; 0x01
    1db2:	82 81       	ldd	r24, Z+2	; 0x02
    1db4:	93 81       	ldd	r25, Z+3	; 0x03
    1db6:	08 95       	ret
	else
		return buffer->buffer[buffer->array_length - 1 - index + buffer->head];
    1db8:	2d 91       	ld	r18, X+
    1dba:	3c 91       	ld	r19, X
    1dbc:	11 97       	sbiw	r26, 0x01	; 1
    1dbe:	e2 0f       	add	r30, r18
    1dc0:	f3 1f       	adc	r31, r19
    1dc2:	e1 50       	subi	r30, 0x01	; 1
    1dc4:	f0 4c       	sbci	r31, 0xC0	; 192
    1dc6:	e6 1b       	sub	r30, r22
    1dc8:	f7 0b       	sbc	r31, r23
    1dca:	ee 0f       	add	r30, r30
    1dcc:	ff 1f       	adc	r31, r31
    1dce:	ee 0f       	add	r30, r30
    1dd0:	ff 1f       	adc	r31, r31
    1dd2:	16 96       	adiw	r26, 0x06	; 6
    1dd4:	8d 91       	ld	r24, X+
    1dd6:	9c 91       	ld	r25, X
    1dd8:	17 97       	sbiw	r26, 0x07	; 7
    1dda:	e8 0f       	add	r30, r24
    1ddc:	f9 1f       	adc	r31, r25
    1dde:	60 81       	ld	r22, Z
    1de0:	71 81       	ldd	r23, Z+1	; 0x01
    1de2:	82 81       	ldd	r24, Z+2	; 0x02
    1de4:	93 81       	ldd	r25, Z+3	; 0x03
}
    1de6:	08 95       	ret

00001de8 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    1de8:	cf 93       	push	r28
    1dea:	df 93       	push	r29
    1dec:	1f 92       	push	r1
    1dee:	1f 92       	push	r1
    1df0:	cd b7       	in	r28, 0x3d	; 61
    1df2:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    1df4:	8f ef       	ldi	r24, 0xFF	; 255
    1df6:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    1dfa:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    1dfe:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    1e02:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    1e06:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    1e0a:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    1e0e:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1e12:	8f b7       	in	r24, 0x3f	; 63
    1e14:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    1e16:	f8 94       	cli
	return flags;
    1e18:	9a 81       	ldd	r25, Y+2	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    1e1a:	e0 e5       	ldi	r30, 0x50	; 80
    1e1c:	f0 e0       	ldi	r31, 0x00	; 0
    1e1e:	80 81       	ld	r24, Z
    1e20:	82 60       	ori	r24, 0x02	; 2
    1e22:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1e24:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1e26:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    1e28:	81 ff       	sbrs	r24, 1
    1e2a:	fd cf       	rjmp	.-6      	; 0x1e26 <sysclk_init+0x3e>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    1e2c:	61 e0       	ldi	r22, 0x01	; 1
    1e2e:	80 e4       	ldi	r24, 0x40	; 64
    1e30:	90 e0       	ldi	r25, 0x00	; 0
    1e32:	44 d0       	rcall	.+136    	; 0x1ebc <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1e34:	8f b7       	in	r24, 0x3f	; 63
    1e36:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1e38:	f8 94       	cli
	return flags;
    1e3a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    1e3c:	e0 e5       	ldi	r30, 0x50	; 80
    1e3e:	f0 e0       	ldi	r31, 0x00	; 0
    1e40:	80 81       	ld	r24, Z
    1e42:	8e 7f       	andi	r24, 0xFE	; 254
    1e44:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1e46:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    1e48:	0f 90       	pop	r0
    1e4a:	0f 90       	pop	r0
    1e4c:	df 91       	pop	r29
    1e4e:	cf 91       	pop	r28
    1e50:	08 95       	ret

00001e52 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    1e52:	cf 93       	push	r28
    1e54:	df 93       	push	r29
    1e56:	1f 92       	push	r1
    1e58:	cd b7       	in	r28, 0x3d	; 61
    1e5a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1e5c:	9f b7       	in	r25, 0x3f	; 63
    1e5e:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1e60:	f8 94       	cli
	return flags;
    1e62:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    1e64:	e8 2f       	mov	r30, r24
    1e66:	f0 e0       	ldi	r31, 0x00	; 0
    1e68:	e0 59       	subi	r30, 0x90	; 144
    1e6a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e6c:	60 95       	com	r22
    1e6e:	80 81       	ld	r24, Z
    1e70:	68 23       	and	r22, r24
    1e72:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1e74:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1e76:	0f 90       	pop	r0
    1e78:	df 91       	pop	r29
    1e7a:	cf 91       	pop	r28
    1e7c:	08 95       	ret

00001e7e <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    1e7e:	cf 93       	push	r28
    1e80:	df 93       	push	r29
    1e82:	1f 92       	push	r1
    1e84:	cd b7       	in	r28, 0x3d	; 61
    1e86:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1e88:	9f b7       	in	r25, 0x3f	; 63
    1e8a:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1e8c:	f8 94       	cli
	return flags;
    1e8e:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    1e90:	e8 2f       	mov	r30, r24
    1e92:	f0 e0       	ldi	r31, 0x00	; 0
    1e94:	e0 59       	subi	r30, 0x90	; 144
    1e96:	ff 4f       	sbci	r31, 0xFF	; 255
    1e98:	80 81       	ld	r24, Z
    1e9a:	68 2b       	or	r22, r24
    1e9c:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1e9e:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1ea0:	0f 90       	pop	r0
    1ea2:	df 91       	pop	r29
    1ea4:	cf 91       	pop	r28
    1ea6:	08 95       	ret

00001ea8 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1ea8:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1eac:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1eae:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1eb0:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1eb4:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1eb6:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1eba:	08 95       	ret

00001ebc <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1ebc:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1ebe:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1ec0:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1ec2:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1ec4:	60 83       	st	Z, r22
	ret                             // Return to caller
    1ec6:	08 95       	ret

00001ec8 <__portable_avr_delay_cycles>:
	NVM.ADDR0 = EEPROM_PAGE & 0xFF;
	NVM.ADDR1 = EEPROM_PAGE >> 8;
	CCP = CCP_IOREG_MODE;
	NVM.CTRLA = CTRLA_CMDEX_BYTE;
	while(NVM.STATUS>>7);
}
    1ec8:	04 c0       	rjmp	.+8      	; 0x1ed2 <__portable_avr_delay_cycles+0xa>
    1eca:	61 50       	subi	r22, 0x01	; 1
    1ecc:	71 09       	sbc	r23, r1
    1ece:	81 09       	sbc	r24, r1
    1ed0:	91 09       	sbc	r25, r1
    1ed2:	61 15       	cp	r22, r1
    1ed4:	71 05       	cpc	r23, r1
    1ed6:	81 05       	cpc	r24, r1
    1ed8:	91 05       	cpc	r25, r1
    1eda:	b9 f7       	brne	.-18     	; 0x1eca <__portable_avr_delay_cycles+0x2>
    1edc:	08 95       	ret

00001ede <hall_sensor_measure>:
    1ede:	80 91 3b 21 	lds	r24, 0x213B	; 0x80213b <ticks_per_sec>
    1ee2:	90 91 3c 21 	lds	r25, 0x213C	; 0x80213c <ticks_per_sec+0x1>
    1ee6:	01 96       	adiw	r24, 0x01	; 1
    1ee8:	80 93 3b 21 	sts	0x213B, r24	; 0x80213b <ticks_per_sec>
    1eec:	90 93 3c 21 	sts	0x213C, r25	; 0x80213c <ticks_per_sec+0x1>
    1ef0:	08 95       	ret

00001ef2 <pressure_init>:
    1ef2:	cf 93       	push	r28
    1ef4:	df 93       	push	r29
    1ef6:	9e dd       	rcall	.-1220   	; 0x1a34 <ms5607_init>
    1ef8:	82 ea       	ldi	r24, 0xA2	; 162
    1efa:	90 e0       	ldi	r25, 0x00	; 0
    1efc:	af dd       	rcall	.-1186   	; 0x1a5c <ms5607_read>
    1efe:	c2 e4       	ldi	r28, 0x42	; 66
    1f00:	d1 e2       	ldi	r29, 0x21	; 33
    1f02:	88 83       	st	Y, r24
    1f04:	99 83       	std	Y+1, r25	; 0x01
    1f06:	84 ea       	ldi	r24, 0xA4	; 164
    1f08:	90 e0       	ldi	r25, 0x00	; 0
    1f0a:	a8 dd       	rcall	.-1200   	; 0x1a5c <ms5607_read>
    1f0c:	8a 83       	std	Y+2, r24	; 0x02
    1f0e:	9b 83       	std	Y+3, r25	; 0x03
    1f10:	86 ea       	ldi	r24, 0xA6	; 166
    1f12:	90 e0       	ldi	r25, 0x00	; 0
    1f14:	a3 dd       	rcall	.-1210   	; 0x1a5c <ms5607_read>
    1f16:	8c 83       	std	Y+4, r24	; 0x04
    1f18:	9d 83       	std	Y+5, r25	; 0x05
    1f1a:	88 ea       	ldi	r24, 0xA8	; 168
    1f1c:	90 e0       	ldi	r25, 0x00	; 0
    1f1e:	9e dd       	rcall	.-1220   	; 0x1a5c <ms5607_read>
    1f20:	8e 83       	std	Y+6, r24	; 0x06
    1f22:	9f 83       	std	Y+7, r25	; 0x07
    1f24:	8a ea       	ldi	r24, 0xAA	; 170
    1f26:	90 e0       	ldi	r25, 0x00	; 0
    1f28:	99 dd       	rcall	.-1230   	; 0x1a5c <ms5607_read>
    1f2a:	88 87       	std	Y+8, r24	; 0x08
    1f2c:	99 87       	std	Y+9, r25	; 0x09
    1f2e:	8c ea       	ldi	r24, 0xAC	; 172
    1f30:	90 e0       	ldi	r25, 0x00	; 0
    1f32:	94 dd       	rcall	.-1240   	; 0x1a5c <ms5607_read>
    1f34:	8a 87       	std	Y+10, r24	; 0x0a
    1f36:	9b 87       	std	Y+11, r25	; 0x0b
    1f38:	9f 93       	push	r25
    1f3a:	8f 93       	push	r24
    1f3c:	89 85       	ldd	r24, Y+9	; 0x09
    1f3e:	8f 93       	push	r24
    1f40:	88 85       	ldd	r24, Y+8	; 0x08
    1f42:	8f 93       	push	r24
    1f44:	8f 81       	ldd	r24, Y+7	; 0x07
    1f46:	8f 93       	push	r24
    1f48:	8e 81       	ldd	r24, Y+6	; 0x06
    1f4a:	8f 93       	push	r24
    1f4c:	8d 81       	ldd	r24, Y+5	; 0x05
    1f4e:	8f 93       	push	r24
    1f50:	8c 81       	ldd	r24, Y+4	; 0x04
    1f52:	8f 93       	push	r24
    1f54:	8b 81       	ldd	r24, Y+3	; 0x03
    1f56:	8f 93       	push	r24
    1f58:	8a 81       	ldd	r24, Y+2	; 0x02
    1f5a:	8f 93       	push	r24
    1f5c:	89 81       	ldd	r24, Y+1	; 0x01
    1f5e:	8f 93       	push	r24
    1f60:	88 81       	ld	r24, Y
    1f62:	8f 93       	push	r24
    1f64:	8a e4       	ldi	r24, 0x4A	; 74
    1f66:	90 e2       	ldi	r25, 0x20	; 32
    1f68:	9f 93       	push	r25
    1f6a:	8f 93       	push	r24
    1f6c:	0e 94 40 26 	call	0x4c80	; 0x4c80 <printf>
    1f70:	8d b7       	in	r24, 0x3d	; 61
    1f72:	9e b7       	in	r25, 0x3e	; 62
    1f74:	0e 96       	adiw	r24, 0x0e	; 14
    1f76:	8d bf       	out	0x3d, r24	; 61
    1f78:	9e bf       	out	0x3e, r25	; 62
    1f7a:	df 91       	pop	r29
    1f7c:	cf 91       	pop	r28
    1f7e:	08 95       	ret

00001f80 <gps_init>:
    1f80:	19 dd       	rcall	.-1486   	; 0x19b4 <gps_uart_init>
    1f82:	6b ea       	ldi	r22, 0xAB	; 171
    1f84:	79 e2       	ldi	r23, 0x29	; 41
    1f86:	80 e0       	ldi	r24, 0x00	; 0
    1f88:	90 e0       	ldi	r25, 0x00	; 0
    1f8a:	9e df       	rcall	.-196    	; 0x1ec8 <__portable_avr_delay_cycles>
    1f8c:	80 e3       	ldi	r24, 0x30	; 48
    1f8e:	80 93 b3 09 	sts	0x09B3, r24	; 0x8009b3 <__TEXT_REGION_LENGTH__+0x7009b3>
    1f92:	08 95       	ret

00001f94 <hall_sensor_init>:
    1f94:	cf 93       	push	r28
    1f96:	df 93       	push	r29
    1f98:	00 d0       	rcall	.+0      	; 0x1f9a <hall_sensor_init+0x6>
    1f9a:	1f 92       	push	r1
    1f9c:	cd b7       	in	r28, 0x3d	; 61
    1f9e:	de b7       	in	r29, 0x3e	; 62
    1fa0:	84 e0       	ldi	r24, 0x04	; 4
    1fa2:	fe 01       	movw	r30, r28
    1fa4:	31 96       	adiw	r30, 0x01	; 1
    1fa6:	df 01       	movw	r26, r30
    1fa8:	98 2f       	mov	r25, r24
    1faa:	1d 92       	st	X+, r1
    1fac:	9a 95       	dec	r25
    1fae:	e9 f7       	brne	.-6      	; 0x1faa <hall_sensor_init+0x16>
    1fb0:	89 83       	std	Y+1, r24	; 0x01
    1fb2:	8e e3       	ldi	r24, 0x3E	; 62
    1fb4:	8b 83       	std	Y+3, r24	; 0x03
    1fb6:	8f e2       	ldi	r24, 0x2F	; 47
    1fb8:	8a 83       	std	Y+2, r24	; 0x02
    1fba:	e0 e8       	ldi	r30, 0x80	; 128
    1fbc:	f3 e0       	ldi	r31, 0x03	; 3
    1fbe:	80 81       	ld	r24, Z
    1fc0:	88 60       	ori	r24, 0x08	; 8
    1fc2:	80 83       	st	Z, r24
    1fc4:	6f e6       	ldi	r22, 0x6F	; 111
    1fc6:	7f e0       	ldi	r23, 0x0F	; 15
    1fc8:	80 e8       	ldi	r24, 0x80	; 128
    1fca:	93 e0       	ldi	r25, 0x03	; 3
    1fcc:	0e 94 13 03 	call	0x626	; 0x626 <ac_set_interrupt_callback>
    1fd0:	89 81       	ldd	r24, Y+1	; 0x01
    1fd2:	98 2f       	mov	r25, r24
    1fd4:	90 6c       	ori	r25, 0xC0	; 192
    1fd6:	99 83       	std	Y+1, r25	; 0x01
    1fd8:	9c 81       	ldd	r25, Y+4	; 0x04
    1fda:	29 2f       	mov	r18, r25
    1fdc:	20 73       	andi	r18, 0x30	; 48
    1fde:	21 f0       	breq	.+8      	; 0x1fe8 <hall_sensor_init+0x54>
    1fe0:	9c 7f       	andi	r25, 0xFC	; 252
    1fe2:	92 60       	ori	r25, 0x02	; 2
    1fe4:	9c 83       	std	Y+4, r25	; 0x04
    1fe6:	03 c0       	rjmp	.+6      	; 0x1fee <hall_sensor_init+0x5a>
    1fe8:	8f 70       	andi	r24, 0x0F	; 15
    1fea:	80 6e       	ori	r24, 0xE0	; 224
    1fec:	89 83       	std	Y+1, r24	; 0x01
    1fee:	ae 01       	movw	r20, r28
    1ff0:	4f 5f       	subi	r20, 0xFF	; 255
    1ff2:	5f 4f       	sbci	r21, 0xFF	; 255
    1ff4:	60 e0       	ldi	r22, 0x00	; 0
    1ff6:	80 e8       	ldi	r24, 0x80	; 128
    1ff8:	93 e0       	ldi	r25, 0x03	; 3
    1ffa:	0e 94 74 02 	call	0x4e8	; 0x4e8 <ac_write_config>
    1ffe:	60 e0       	ldi	r22, 0x00	; 0
    2000:	80 e8       	ldi	r24, 0x80	; 128
    2002:	93 e0       	ldi	r25, 0x03	; 3
    2004:	0e 94 cb 02 	call	0x596	; 0x596 <ac_enable>
    2008:	24 96       	adiw	r28, 0x04	; 4
    200a:	cd bf       	out	0x3d, r28	; 61
    200c:	de bf       	out	0x3e, r29	; 62
    200e:	df 91       	pop	r29
    2010:	cf 91       	pop	r28
    2012:	08 95       	ret

00002014 <get_temperature>:
    2014:	cf 93       	push	r28
    2016:	df 93       	push	r29
    2018:	1f 92       	push	r1
    201a:	1f 92       	push	r1
    201c:	cd b7       	in	r28, 0x3d	; 61
    201e:	de b7       	in	r29, 0x3e	; 62
    2020:	bc dc       	rcall	.-1672   	; 0x199a <thermistor_read>
    2022:	89 83       	std	Y+1, r24	; 0x01
    2024:	9a 83       	std	Y+2, r25	; 0x02
    2026:	89 81       	ldd	r24, Y+1	; 0x01
    2028:	9a 81       	ldd	r25, Y+2	; 0x02
    202a:	9f 93       	push	r25
    202c:	8f 93       	push	r24
    202e:	8a e5       	ldi	r24, 0x5A	; 90
    2030:	90 e2       	ldi	r25, 0x20	; 32
    2032:	9f 93       	push	r25
    2034:	8f 93       	push	r24
    2036:	0e 94 40 26 	call	0x4c80	; 0x4c80 <printf>
    203a:	63 e3       	ldi	r22, 0x33	; 51
    203c:	73 e1       	ldi	r23, 0x13	; 19
    203e:	85 e9       	ldi	r24, 0x95	; 149
    2040:	93 e4       	ldi	r25, 0x43	; 67
    2042:	0f 90       	pop	r0
    2044:	0f 90       	pop	r0
    2046:	0f 90       	pop	r0
    2048:	0f 90       	pop	r0
    204a:	0f 90       	pop	r0
    204c:	0f 90       	pop	r0
    204e:	df 91       	pop	r29
    2050:	cf 91       	pop	r28
    2052:	08 95       	ret

00002054 <get_altitude>:
    2054:	4f 92       	push	r4
    2056:	5f 92       	push	r5
    2058:	6f 92       	push	r6
    205a:	7f 92       	push	r7
    205c:	8f 92       	push	r8
    205e:	9f 92       	push	r9
    2060:	af 92       	push	r10
    2062:	bf 92       	push	r11
    2064:	cf 92       	push	r12
    2066:	df 92       	push	r13
    2068:	ef 92       	push	r14
    206a:	ff 92       	push	r15
    206c:	2b 01       	movw	r4, r22
    206e:	3c 01       	movw	r6, r24
    2070:	c0 90 1f 20 	lds	r12, 0x201F	; 0x80201f <L>
    2074:	d0 90 20 20 	lds	r13, 0x2020	; 0x802020 <L+0x1>
    2078:	e0 90 21 20 	lds	r14, 0x2021	; 0x802021 <L+0x2>
    207c:	f0 90 22 20 	lds	r15, 0x2022	; 0x802022 <L+0x3>
    2080:	20 91 23 20 	lds	r18, 0x2023	; 0x802023 <R>
    2084:	30 91 24 20 	lds	r19, 0x2024	; 0x802024 <R+0x1>
    2088:	40 91 25 20 	lds	r20, 0x2025	; 0x802025 <R+0x2>
    208c:	50 91 26 20 	lds	r21, 0x2026	; 0x802026 <R+0x3>
    2090:	c7 01       	movw	r24, r14
    2092:	b6 01       	movw	r22, r12
    2094:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    2098:	20 91 1b 20 	lds	r18, 0x201B	; 0x80201b <g_0>
    209c:	30 91 1c 20 	lds	r19, 0x201C	; 0x80201c <g_0+0x1>
    20a0:	40 91 1d 20 	lds	r20, 0x201D	; 0x80201d <g_0+0x2>
    20a4:	50 91 1e 20 	lds	r21, 0x201E	; 0x80201e <g_0+0x3>
    20a8:	0e 94 12 22 	call	0x4424	; 0x4424 <__divsf3>
    20ac:	4b 01       	movw	r8, r22
    20ae:	5c 01       	movw	r10, r24
    20b0:	a3 01       	movw	r20, r6
    20b2:	92 01       	movw	r18, r4
    20b4:	60 91 2b 20 	lds	r22, 0x202B	; 0x80202b <ground_p>
    20b8:	70 91 2c 20 	lds	r23, 0x202C	; 0x80202c <ground_p+0x1>
    20bc:	80 91 2d 20 	lds	r24, 0x202D	; 0x80202d <ground_p+0x2>
    20c0:	90 91 2e 20 	lds	r25, 0x202E	; 0x80202e <ground_p+0x3>
    20c4:	0e 94 12 22 	call	0x4424	; 0x4424 <__divsf3>
    20c8:	a5 01       	movw	r20, r10
    20ca:	94 01       	movw	r18, r8
    20cc:	0e 94 c4 23 	call	0x4788	; 0x4788 <pow>
    20d0:	20 e0       	ldi	r18, 0x00	; 0
    20d2:	30 e0       	ldi	r19, 0x00	; 0
    20d4:	40 e8       	ldi	r20, 0x80	; 128
    20d6:	5f e3       	ldi	r21, 0x3F	; 63
    20d8:	0e 94 a9 21 	call	0x4352	; 0x4352 <__subsf3>
    20dc:	20 91 27 20 	lds	r18, 0x2027	; 0x802027 <ground_t>
    20e0:	30 91 28 20 	lds	r19, 0x2028	; 0x802028 <ground_t+0x1>
    20e4:	40 91 29 20 	lds	r20, 0x2029	; 0x802029 <ground_t+0x2>
    20e8:	50 91 2a 20 	lds	r21, 0x202A	; 0x80202a <ground_t+0x3>
    20ec:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    20f0:	a7 01       	movw	r20, r14
    20f2:	96 01       	movw	r18, r12
    20f4:	0e 94 12 22 	call	0x4424	; 0x4424 <__divsf3>
    20f8:	ff 90       	pop	r15
    20fa:	ef 90       	pop	r14
    20fc:	df 90       	pop	r13
    20fe:	cf 90       	pop	r12
    2100:	bf 90       	pop	r11
    2102:	af 90       	pop	r10
    2104:	9f 90       	pop	r9
    2106:	8f 90       	pop	r8
    2108:	7f 90       	pop	r7
    210a:	6f 90       	pop	r6
    210c:	5f 90       	pop	r5
    210e:	4f 90       	pop	r4
    2110:	08 95       	ret

00002112 <get_voltage>:
    2112:	cf 92       	push	r12
    2114:	df 92       	push	r13
    2116:	ef 92       	push	r14
    2118:	ff 92       	push	r15
    211a:	cf 93       	push	r28
    211c:	df 93       	push	r29
    211e:	51 dd       	rcall	.-1374   	; 0x1bc2 <voltage_read>
    2120:	ec 01       	movw	r28, r24
    2122:	df 93       	push	r29
    2124:	cf 93       	push	r28
    2126:	8a e5       	ldi	r24, 0x5A	; 90
    2128:	90 e2       	ldi	r25, 0x20	; 32
    212a:	9f 93       	push	r25
    212c:	8f 93       	push	r24
    212e:	0e 94 40 26 	call	0x4c80	; 0x4c80 <printf>
    2132:	be 01       	movw	r22, r28
    2134:	80 e0       	ldi	r24, 0x00	; 0
    2136:	90 e0       	ldi	r25, 0x00	; 0
    2138:	0e 94 ab 22 	call	0x4556	; 0x4556 <__floatunsisf>
    213c:	23 e4       	ldi	r18, 0x43	; 67
    213e:	3e e2       	ldi	r19, 0x2E	; 46
    2140:	42 e0       	ldi	r20, 0x02	; 2
    2142:	5a e3       	ldi	r21, 0x3A	; 58
    2144:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    2148:	24 ee       	ldi	r18, 0xE4	; 228
    214a:	3a e5       	ldi	r19, 0x5A	; 90
    214c:	45 ec       	ldi	r20, 0xC5	; 197
    214e:	5d e3       	ldi	r21, 0x3D	; 61
    2150:	0e 94 a9 21 	call	0x4352	; 0x4352 <__subsf3>
    2154:	6b 01       	movw	r12, r22
    2156:	7c 01       	movw	r14, r24
    2158:	2b e2       	ldi	r18, 0x2B	; 43
    215a:	35 eb       	ldi	r19, 0xB5	; 181
    215c:	42 e1       	ldi	r20, 0x12	; 18
    215e:	50 e4       	ldi	r21, 0x40	; 64
    2160:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    2164:	9b 01       	movw	r18, r22
    2166:	ac 01       	movw	r20, r24
    2168:	c7 01       	movw	r24, r14
    216a:	b6 01       	movw	r22, r12
    216c:	0e 94 aa 21 	call	0x4354	; 0x4354 <__addsf3>
    2170:	0f 90       	pop	r0
    2172:	0f 90       	pop	r0
    2174:	0f 90       	pop	r0
    2176:	0f 90       	pop	r0
    2178:	df 91       	pop	r29
    217a:	cf 91       	pop	r28
    217c:	ff 90       	pop	r15
    217e:	ef 90       	pop	r14
    2180:	df 90       	pop	r13
    2182:	cf 90       	pop	r12
    2184:	08 95       	ret

00002186 <diff>:
    2186:	2f 92       	push	r2
    2188:	3f 92       	push	r3
    218a:	4f 92       	push	r4
    218c:	5f 92       	push	r5
    218e:	6f 92       	push	r6
    2190:	7f 92       	push	r7
    2192:	8f 92       	push	r8
    2194:	9f 92       	push	r9
    2196:	af 92       	push	r10
    2198:	bf 92       	push	r11
    219a:	cf 92       	push	r12
    219c:	df 92       	push	r13
    219e:	ef 92       	push	r14
    21a0:	ff 92       	push	r15
    21a2:	0f 93       	push	r16
    21a4:	1f 93       	push	r17
    21a6:	cf 93       	push	r28
    21a8:	df 93       	push	r29
    21aa:	00 d0       	rcall	.+0      	; 0x21ac <diff+0x26>
    21ac:	00 d0       	rcall	.+0      	; 0x21ae <diff+0x28>
    21ae:	cd b7       	in	r28, 0x3d	; 61
    21b0:	de b7       	in	r29, 0x3e	; 62
    21b2:	6c 01       	movw	r12, r24
    21b4:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <data_samples>
    21b8:	88 23       	and	r24, r24
    21ba:	09 f4       	brne	.+2      	; 0x21be <diff+0x38>
    21bc:	6c c0       	rjmp	.+216    	; 0x2296 <diff+0x110>
    21be:	00 e0       	ldi	r16, 0x00	; 0
    21c0:	10 e0       	ldi	r17, 0x00	; 0
    21c2:	41 2c       	mov	r4, r1
    21c4:	51 2c       	mov	r5, r1
    21c6:	32 01       	movw	r6, r4
    21c8:	86 2e       	mov	r8, r22
    21ca:	91 2c       	mov	r9, r1
    21cc:	a1 2c       	mov	r10, r1
    21ce:	b1 2c       	mov	r11, r1
    21d0:	89 82       	std	Y+1, r8	; 0x01
    21d2:	9a 82       	std	Y+2, r9	; 0x02
    21d4:	ab 82       	std	Y+3, r10	; 0x03
    21d6:	bc 82       	std	Y+4, r11	; 0x04
    21d8:	b8 01       	movw	r22, r16
    21da:	c6 01       	movw	r24, r12
    21dc:	48 dd       	rcall	.-1392   	; 0x1c6e <rb16_get_nth>
    21de:	5c 01       	movw	r10, r24
    21e0:	18 01       	movw	r2, r16
    21e2:	2f ef       	ldi	r18, 0xFF	; 255
    21e4:	22 1a       	sub	r2, r18
    21e6:	32 0a       	sbc	r3, r18
    21e8:	b1 01       	movw	r22, r2
    21ea:	c6 01       	movw	r24, r12
    21ec:	40 dd       	rcall	.-1408   	; 0x1c6e <rb16_get_nth>
    21ee:	7c 01       	movw	r14, r24
    21f0:	b8 01       	movw	r22, r16
    21f2:	6e 5f       	subi	r22, 0xFE	; 254
    21f4:	7f 4f       	sbci	r23, 0xFF	; 255
    21f6:	c6 01       	movw	r24, r12
    21f8:	3a dd       	rcall	.-1420   	; 0x1c6e <rb16_get_nth>
    21fa:	a5 01       	movw	r20, r10
    21fc:	bb 0c       	add	r11, r11
    21fe:	66 0b       	sbc	r22, r22
    2200:	77 0b       	sbc	r23, r23
    2202:	8a 01       	movw	r16, r20
    2204:	9b 01       	movw	r18, r22
    2206:	00 0f       	add	r16, r16
    2208:	11 1f       	adc	r17, r17
    220a:	22 1f       	adc	r18, r18
    220c:	33 1f       	adc	r19, r19
    220e:	40 0f       	add	r20, r16
    2210:	51 1f       	adc	r21, r17
    2212:	62 1f       	adc	r22, r18
    2214:	73 1f       	adc	r23, r19
    2216:	87 01       	movw	r16, r14
    2218:	ff 0c       	add	r15, r15
    221a:	22 0b       	sbc	r18, r18
    221c:	33 0b       	sbc	r19, r19
    221e:	78 01       	movw	r14, r16
    2220:	89 01       	movw	r16, r18
    2222:	ee 0c       	add	r14, r14
    2224:	ff 1c       	adc	r15, r15
    2226:	00 1f       	adc	r16, r16
    2228:	11 1f       	adc	r17, r17
    222a:	ee 0c       	add	r14, r14
    222c:	ff 1c       	adc	r15, r15
    222e:	00 1f       	adc	r16, r16
    2230:	11 1f       	adc	r17, r17
    2232:	4a 01       	movw	r8, r20
    2234:	5b 01       	movw	r10, r22
    2236:	8e 18       	sub	r8, r14
    2238:	9f 08       	sbc	r9, r15
    223a:	a0 0a       	sbc	r10, r16
    223c:	b1 0a       	sbc	r11, r17
    223e:	ac 01       	movw	r20, r24
    2240:	99 0f       	add	r25, r25
    2242:	66 0b       	sbc	r22, r22
    2244:	77 0b       	sbc	r23, r23
    2246:	d5 01       	movw	r26, r10
    2248:	c4 01       	movw	r24, r8
    224a:	84 0f       	add	r24, r20
    224c:	95 1f       	adc	r25, r21
    224e:	a6 1f       	adc	r26, r22
    2250:	b7 1f       	adc	r27, r23
    2252:	9c 01       	movw	r18, r24
    2254:	ad 01       	movw	r20, r26
    2256:	69 81       	ldd	r22, Y+1	; 0x01
    2258:	7a 81       	ldd	r23, Y+2	; 0x02
    225a:	8b 81       	ldd	r24, Y+3	; 0x03
    225c:	9c 81       	ldd	r25, Y+4	; 0x04
    225e:	0e 94 29 25 	call	0x4a52	; 0x4a52 <__mulsi3>
    2262:	0e 94 ad 22 	call	0x455a	; 0x455a <__floatsisf>
    2266:	20 e0       	ldi	r18, 0x00	; 0
    2268:	30 e0       	ldi	r19, 0x00	; 0
    226a:	40 e0       	ldi	r20, 0x00	; 0
    226c:	5f e3       	ldi	r21, 0x3F	; 63
    226e:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    2272:	9b 01       	movw	r18, r22
    2274:	ac 01       	movw	r20, r24
    2276:	c3 01       	movw	r24, r6
    2278:	b2 01       	movw	r22, r4
    227a:	0e 94 aa 21 	call	0x4354	; 0x4354 <__addsf3>
    227e:	2b 01       	movw	r4, r22
    2280:	3c 01       	movw	r6, r24
    2282:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <data_samples>
    2286:	81 01       	movw	r16, r2
    2288:	28 2f       	mov	r18, r24
    228a:	30 e0       	ldi	r19, 0x00	; 0
    228c:	22 16       	cp	r2, r18
    228e:	33 06       	cpc	r3, r19
    2290:	08 f4       	brcc	.+2      	; 0x2294 <diff+0x10e>
    2292:	a2 cf       	rjmp	.-188    	; 0x21d8 <diff+0x52>
    2294:	03 c0       	rjmp	.+6      	; 0x229c <diff+0x116>
    2296:	41 2c       	mov	r4, r1
    2298:	51 2c       	mov	r5, r1
    229a:	32 01       	movw	r6, r4
    229c:	68 2f       	mov	r22, r24
    229e:	70 e0       	ldi	r23, 0x00	; 0
    22a0:	80 e0       	ldi	r24, 0x00	; 0
    22a2:	90 e0       	ldi	r25, 0x00	; 0
    22a4:	0e 94 ad 22 	call	0x455a	; 0x455a <__floatsisf>
    22a8:	9b 01       	movw	r18, r22
    22aa:	ac 01       	movw	r20, r24
    22ac:	c3 01       	movw	r24, r6
    22ae:	b2 01       	movw	r22, r4
    22b0:	0e 94 12 22 	call	0x4424	; 0x4424 <__divsf3>
    22b4:	20 e0       	ldi	r18, 0x00	; 0
    22b6:	30 e0       	ldi	r19, 0x00	; 0
    22b8:	48 ec       	ldi	r20, 0xC8	; 200
    22ba:	52 e4       	ldi	r21, 0x42	; 66
    22bc:	0e 94 12 22 	call	0x4424	; 0x4424 <__divsf3>
    22c0:	26 96       	adiw	r28, 0x06	; 6
    22c2:	cd bf       	out	0x3d, r28	; 61
    22c4:	de bf       	out	0x3e, r29	; 62
    22c6:	df 91       	pop	r29
    22c8:	cf 91       	pop	r28
    22ca:	1f 91       	pop	r17
    22cc:	0f 91       	pop	r16
    22ce:	ff 90       	pop	r15
    22d0:	ef 90       	pop	r14
    22d2:	df 90       	pop	r13
    22d4:	cf 90       	pop	r12
    22d6:	bf 90       	pop	r11
    22d8:	af 90       	pop	r10
    22da:	9f 90       	pop	r9
    22dc:	8f 90       	pop	r8
    22de:	7f 90       	pop	r7
    22e0:	6f 90       	pop	r6
    22e2:	5f 90       	pop	r5
    22e4:	4f 90       	pop	r4
    22e6:	3f 90       	pop	r3
    22e8:	2f 90       	pop	r2
    22ea:	08 95       	ret

000022ec <data_check>:
    22ec:	3f 92       	push	r3
    22ee:	4f 92       	push	r4
    22f0:	5f 92       	push	r5
    22f2:	6f 92       	push	r6
    22f4:	7f 92       	push	r7
    22f6:	8f 92       	push	r8
    22f8:	9f 92       	push	r9
    22fa:	af 92       	push	r10
    22fc:	bf 92       	push	r11
    22fe:	cf 92       	push	r12
    2300:	df 92       	push	r13
    2302:	ef 92       	push	r14
    2304:	ff 92       	push	r15
    2306:	0f 93       	push	r16
    2308:	1f 93       	push	r17
    230a:	cf 93       	push	r28
    230c:	df 93       	push	r29
    230e:	00 d0       	rcall	.+0      	; 0x2310 <data_check+0x24>
    2310:	00 d0       	rcall	.+0      	; 0x2312 <data_check+0x26>
    2312:	cd b7       	in	r28, 0x3d	; 61
    2314:	de b7       	in	r29, 0x3e	; 62
    2316:	8c 01       	movw	r16, r24
    2318:	19 82       	std	Y+1, r1	; 0x01
    231a:	1a 82       	std	Y+2, r1	; 0x02
    231c:	c1 2c       	mov	r12, r1
    231e:	d1 2c       	mov	r13, r1
    2320:	76 01       	movw	r14, r12
    2322:	69 81       	ldd	r22, Y+1	; 0x01
    2324:	7a 81       	ldd	r23, Y+2	; 0x02
    2326:	c8 01       	movw	r24, r16
    2328:	2a dd       	rcall	.-1452   	; 0x1d7e <rb32_get_nth>
    232a:	4b 01       	movw	r8, r22
    232c:	5c 01       	movw	r10, r24
    232e:	21 e6       	ldi	r18, 0x61	; 97
    2330:	82 1a       	sub	r8, r18
    2332:	2e ea       	ldi	r18, 0xAE	; 174
    2334:	92 0a       	sbc	r9, r18
    2336:	2a e0       	ldi	r18, 0x0A	; 10
    2338:	a2 0a       	sbc	r10, r18
    233a:	b1 08       	sbc	r11, r1
    233c:	2f e7       	ldi	r18, 0x7F	; 127
    233e:	82 16       	cp	r8, r18
    2340:	2a e1       	ldi	r18, 0x1A	; 26
    2342:	92 06       	cpc	r9, r18
    2344:	26 e0       	ldi	r18, 0x06	; 6
    2346:	a2 06       	cpc	r10, r18
    2348:	b1 04       	cpc	r11, r1
    234a:	80 f4       	brcc	.+32     	; 0x236c <data_check+0x80>
    234c:	0e 94 ad 22 	call	0x455a	; 0x455a <__floatsisf>
    2350:	20 e0       	ldi	r18, 0x00	; 0
    2352:	30 e0       	ldi	r19, 0x00	; 0
    2354:	40 ea       	ldi	r20, 0xA0	; 160
    2356:	50 e4       	ldi	r21, 0x40	; 64
    2358:	0e 94 12 22 	call	0x4424	; 0x4424 <__divsf3>
    235c:	9b 01       	movw	r18, r22
    235e:	ac 01       	movw	r20, r24
    2360:	c7 01       	movw	r24, r14
    2362:	b6 01       	movw	r22, r12
    2364:	0e 94 aa 21 	call	0x4354	; 0x4354 <__addsf3>
    2368:	6b 01       	movw	r12, r22
    236a:	7c 01       	movw	r14, r24
    236c:	89 81       	ldd	r24, Y+1	; 0x01
    236e:	9a 81       	ldd	r25, Y+2	; 0x02
    2370:	01 96       	adiw	r24, 0x01	; 1
    2372:	89 83       	std	Y+1, r24	; 0x01
    2374:	9a 83       	std	Y+2, r25	; 0x02
    2376:	05 97       	sbiw	r24, 0x05	; 5
    2378:	a1 f6       	brne	.-88     	; 0x2322 <data_check+0x36>
    237a:	19 82       	std	Y+1, r1	; 0x01
    237c:	1a 82       	std	Y+2, r1	; 0x02
    237e:	81 2c       	mov	r8, r1
    2380:	91 2c       	mov	r9, r1
    2382:	54 01       	movw	r10, r8
    2384:	69 81       	ldd	r22, Y+1	; 0x01
    2386:	7a 81       	ldd	r23, Y+2	; 0x02
    2388:	c8 01       	movw	r24, r16
    238a:	f9 dc       	rcall	.-1550   	; 0x1d7e <rb32_get_nth>
    238c:	2b 01       	movw	r4, r22
    238e:	3c 01       	movw	r6, r24
    2390:	21 e6       	ldi	r18, 0x61	; 97
    2392:	42 1a       	sub	r4, r18
    2394:	2e ea       	ldi	r18, 0xAE	; 174
    2396:	52 0a       	sbc	r5, r18
    2398:	2a e0       	ldi	r18, 0x0A	; 10
    239a:	62 0a       	sbc	r6, r18
    239c:	71 08       	sbc	r7, r1
    239e:	2f e7       	ldi	r18, 0x7F	; 127
    23a0:	42 16       	cp	r4, r18
    23a2:	2a e1       	ldi	r18, 0x1A	; 26
    23a4:	52 06       	cpc	r5, r18
    23a6:	26 e0       	ldi	r18, 0x06	; 6
    23a8:	62 06       	cpc	r6, r18
    23aa:	71 04       	cpc	r7, r1
    23ac:	90 f4       	brcc	.+36     	; 0x23d2 <data_check+0xe6>
    23ae:	0e 94 ad 22 	call	0x455a	; 0x455a <__floatsisf>
    23b2:	a7 01       	movw	r20, r14
    23b4:	96 01       	movw	r18, r12
    23b6:	0e 94 a9 21 	call	0x4352	; 0x4352 <__subsf3>
    23ba:	9b 01       	movw	r18, r22
    23bc:	ac 01       	movw	r20, r24
    23be:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    23c2:	9b 01       	movw	r18, r22
    23c4:	ac 01       	movw	r20, r24
    23c6:	c5 01       	movw	r24, r10
    23c8:	b4 01       	movw	r22, r8
    23ca:	0e 94 aa 21 	call	0x4354	; 0x4354 <__addsf3>
    23ce:	4b 01       	movw	r8, r22
    23d0:	5c 01       	movw	r10, r24
    23d2:	89 81       	ldd	r24, Y+1	; 0x01
    23d4:	9a 81       	ldd	r25, Y+2	; 0x02
    23d6:	01 96       	adiw	r24, 0x01	; 1
    23d8:	89 83       	std	Y+1, r24	; 0x01
    23da:	9a 83       	std	Y+2, r25	; 0x02
    23dc:	05 97       	sbiw	r24, 0x05	; 5
    23de:	91 f6       	brne	.-92     	; 0x2384 <data_check+0x98>
    23e0:	20 e0       	ldi	r18, 0x00	; 0
    23e2:	30 e0       	ldi	r19, 0x00	; 0
    23e4:	40 e8       	ldi	r20, 0x80	; 128
    23e6:	5e e3       	ldi	r21, 0x3E	; 62
    23e8:	c5 01       	movw	r24, r10
    23ea:	b4 01       	movw	r22, r8
    23ec:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    23f0:	69 83       	std	Y+1, r22	; 0x01
    23f2:	7a 83       	std	Y+2, r23	; 0x02
    23f4:	8b 83       	std	Y+3, r24	; 0x03
    23f6:	9c 83       	std	Y+4, r25	; 0x04
    23f8:	1d 82       	std	Y+5, r1	; 0x05
    23fa:	1e 82       	std	Y+6, r1	; 0x06
    23fc:	31 2c       	mov	r3, r1
    23fe:	41 2c       	mov	r4, r1
    2400:	51 2c       	mov	r5, r1
    2402:	32 01       	movw	r6, r4
    2404:	6d 81       	ldd	r22, Y+5	; 0x05
    2406:	7e 81       	ldd	r23, Y+6	; 0x06
    2408:	c8 01       	movw	r24, r16
    240a:	b9 dc       	rcall	.-1678   	; 0x1d7e <rb32_get_nth>
    240c:	4b 01       	movw	r8, r22
    240e:	5c 01       	movw	r10, r24
    2410:	21 e6       	ldi	r18, 0x61	; 97
    2412:	82 1a       	sub	r8, r18
    2414:	2e ea       	ldi	r18, 0xAE	; 174
    2416:	92 0a       	sbc	r9, r18
    2418:	2a e0       	ldi	r18, 0x0A	; 10
    241a:	a2 0a       	sbc	r10, r18
    241c:	b1 08       	sbc	r11, r1
    241e:	2f e7       	ldi	r18, 0x7F	; 127
    2420:	82 16       	cp	r8, r18
    2422:	2a e1       	ldi	r18, 0x1A	; 26
    2424:	92 06       	cpc	r9, r18
    2426:	26 e0       	ldi	r18, 0x06	; 6
    2428:	a2 06       	cpc	r10, r18
    242a:	b1 04       	cpc	r11, r1
    242c:	50 f5       	brcc	.+84     	; 0x2482 <data_check+0x196>
    242e:	0e 94 ad 22 	call	0x455a	; 0x455a <__floatsisf>
    2432:	4b 01       	movw	r8, r22
    2434:	5c 01       	movw	r10, r24
    2436:	a7 01       	movw	r20, r14
    2438:	96 01       	movw	r18, r12
    243a:	0e 94 a9 21 	call	0x4352	; 0x4352 <__subsf3>
    243e:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2442:	9b 01       	movw	r18, r22
    2444:	77 23       	and	r23, r23
    2446:	24 f4       	brge	.+8      	; 0x2450 <data_check+0x164>
    2448:	22 27       	eor	r18, r18
    244a:	33 27       	eor	r19, r19
    244c:	26 1b       	sub	r18, r22
    244e:	37 0b       	sbc	r19, r23
    2450:	b9 01       	movw	r22, r18
    2452:	33 0f       	add	r19, r19
    2454:	88 0b       	sbc	r24, r24
    2456:	99 0b       	sbc	r25, r25
    2458:	0e 94 ad 22 	call	0x455a	; 0x455a <__floatsisf>
    245c:	9b 01       	movw	r18, r22
    245e:	ac 01       	movw	r20, r24
    2460:	69 81       	ldd	r22, Y+1	; 0x01
    2462:	7a 81       	ldd	r23, Y+2	; 0x02
    2464:	8b 81       	ldd	r24, Y+3	; 0x03
    2466:	9c 81       	ldd	r25, Y+4	; 0x04
    2468:	0e 94 5d 23 	call	0x46ba	; 0x46ba <__gesf2>
    246c:	88 23       	and	r24, r24
    246e:	4c f0       	brlt	.+18     	; 0x2482 <data_check+0x196>
    2470:	a5 01       	movw	r20, r10
    2472:	94 01       	movw	r18, r8
    2474:	c3 01       	movw	r24, r6
    2476:	b2 01       	movw	r22, r4
    2478:	0e 94 aa 21 	call	0x4354	; 0x4354 <__addsf3>
    247c:	2b 01       	movw	r4, r22
    247e:	3c 01       	movw	r6, r24
    2480:	33 94       	inc	r3
    2482:	8d 81       	ldd	r24, Y+5	; 0x05
    2484:	9e 81       	ldd	r25, Y+6	; 0x06
    2486:	01 96       	adiw	r24, 0x01	; 1
    2488:	8d 83       	std	Y+5, r24	; 0x05
    248a:	9e 83       	std	Y+6, r25	; 0x06
    248c:	05 97       	sbiw	r24, 0x05	; 5
    248e:	09 f0       	breq	.+2      	; 0x2492 <data_check+0x1a6>
    2490:	b9 cf       	rjmp	.-142    	; 0x2404 <data_check+0x118>
    2492:	33 20       	and	r3, r3
    2494:	69 f0       	breq	.+26     	; 0x24b0 <data_check+0x1c4>
    2496:	63 2d       	mov	r22, r3
    2498:	70 e0       	ldi	r23, 0x00	; 0
    249a:	80 e0       	ldi	r24, 0x00	; 0
    249c:	90 e0       	ldi	r25, 0x00	; 0
    249e:	0e 94 ab 22 	call	0x4556	; 0x4556 <__floatunsisf>
    24a2:	9b 01       	movw	r18, r22
    24a4:	ac 01       	movw	r20, r24
    24a6:	c3 01       	movw	r24, r6
    24a8:	b2 01       	movw	r22, r4
    24aa:	0e 94 12 22 	call	0x4424	; 0x4424 <__divsf3>
    24ae:	04 c0       	rjmp	.+8      	; 0x24b8 <data_check+0x1cc>
    24b0:	60 e0       	ldi	r22, 0x00	; 0
    24b2:	70 e0       	ldi	r23, 0x00	; 0
    24b4:	80 e8       	ldi	r24, 0x80	; 128
    24b6:	9f eb       	ldi	r25, 0xBF	; 191
    24b8:	26 96       	adiw	r28, 0x06	; 6
    24ba:	cd bf       	out	0x3d, r28	; 61
    24bc:	de bf       	out	0x3e, r29	; 62
    24be:	df 91       	pop	r29
    24c0:	cf 91       	pop	r28
    24c2:	1f 91       	pop	r17
    24c4:	0f 91       	pop	r16
    24c6:	ff 90       	pop	r15
    24c8:	ef 90       	pop	r14
    24ca:	df 90       	pop	r13
    24cc:	cf 90       	pop	r12
    24ce:	bf 90       	pop	r11
    24d0:	af 90       	pop	r10
    24d2:	9f 90       	pop	r9
    24d4:	8f 90       	pop	r8
    24d6:	7f 90       	pop	r7
    24d8:	6f 90       	pop	r6
    24da:	5f 90       	pop	r5
    24dc:	4f 90       	pop	r4
    24de:	3f 90       	pop	r3
    24e0:	08 95       	ret

000024e2 <data_collect>:
    24e2:	af 92       	push	r10
    24e4:	bf 92       	push	r11
    24e6:	cf 92       	push	r12
    24e8:	df 92       	push	r13
    24ea:	ef 92       	push	r14
    24ec:	ff 92       	push	r15
    24ee:	0f 93       	push	r16
    24f0:	1f 93       	push	r17
    24f2:	cf 93       	push	r28
    24f4:	df 93       	push	r29
    24f6:	00 d0       	rcall	.+0      	; 0x24f8 <data_collect+0x16>
    24f8:	00 d0       	rcall	.+0      	; 0x24fa <data_collect+0x18>
    24fa:	cd b7       	in	r28, 0x3d	; 61
    24fc:	de b7       	in	r29, 0x3e	; 62
    24fe:	5c 01       	movw	r10, r24
    2500:	8b 01       	movw	r16, r22
    2502:	82 e0       	ldi	r24, 0x02	; 2
    2504:	96 e7       	ldi	r25, 0x76	; 118
    2506:	af e0       	ldi	r26, 0x0F	; 15
    2508:	b0 e0       	ldi	r27, 0x00	; 0
    250a:	89 83       	std	Y+1, r24	; 0x01
    250c:	9a 83       	std	Y+2, r25	; 0x02
    250e:	ab 83       	std	Y+3, r26	; 0x03
    2510:	bc 83       	std	Y+4, r27	; 0x04
    2512:	41 e0       	ldi	r20, 0x01	; 1
    2514:	50 e0       	ldi	r21, 0x00	; 0
    2516:	be 01       	movw	r22, r28
    2518:	6f 5f       	subi	r22, 0xFF	; 255
    251a:	7f 4f       	sbci	r23, 0xFF	; 255
    251c:	c8 01       	movw	r24, r16
    251e:	d4 db       	rcall	.-2136   	; 0x1cc8 <rb32_write>
    2520:	c8 01       	movw	r24, r16
    2522:	e4 de       	rcall	.-568    	; 0x22ec <data_check>
    2524:	20 e0       	ldi	r18, 0x00	; 0
    2526:	30 e0       	ldi	r19, 0x00	; 0
    2528:	40 e2       	ldi	r20, 0x20	; 32
    252a:	51 e4       	ldi	r21, 0x41	; 65
    252c:	0e 94 12 22 	call	0x4424	; 0x4424 <__divsf3>
    2530:	6b 01       	movw	r12, r22
    2532:	7c 01       	movw	r14, r24
    2534:	20 e0       	ldi	r18, 0x00	; 0
    2536:	30 e0       	ldi	r19, 0x00	; 0
    2538:	40 e8       	ldi	r20, 0x80	; 128
    253a:	5f eb       	ldi	r21, 0xBF	; 191
    253c:	0e 94 0e 22 	call	0x441c	; 0x441c <__cmpsf2>
    2540:	88 23       	and	r24, r24
    2542:	d1 f1       	breq	.+116    	; 0x25b8 <data_collect+0xd6>
    2544:	c0 92 2c 21 	sts	0x212C, r12	; 0x80212c <press>
    2548:	d0 92 2d 21 	sts	0x212D, r13	; 0x80212d <press+0x1>
    254c:	e0 92 2e 21 	sts	0x212E, r14	; 0x80212e <press+0x2>
    2550:	f0 92 2f 21 	sts	0x212F, r15	; 0x80212f <press+0x3>
    2554:	c7 01       	movw	r24, r14
    2556:	b6 01       	movw	r22, r12
    2558:	7d dd       	rcall	.-1286   	; 0x2054 <get_altitude>
    255a:	60 93 24 21 	sts	0x2124, r22	; 0x802124 <alt>
    255e:	70 93 25 21 	sts	0x2125, r23	; 0x802125 <alt+0x1>
    2562:	80 93 26 21 	sts	0x2126, r24	; 0x802126 <alt+0x2>
    2566:	90 93 27 21 	sts	0x2127, r25	; 0x802127 <alt+0x3>
    256a:	60 91 24 21 	lds	r22, 0x2124	; 0x802124 <alt>
    256e:	70 91 25 21 	lds	r23, 0x2125	; 0x802125 <alt+0x1>
    2572:	80 91 26 21 	lds	r24, 0x2126	; 0x802126 <alt+0x2>
    2576:	90 91 27 21 	lds	r25, 0x2127	; 0x802127 <alt+0x3>
    257a:	20 e0       	ldi	r18, 0x00	; 0
    257c:	30 e0       	ldi	r19, 0x00	; 0
    257e:	48 ec       	ldi	r20, 0xC8	; 200
    2580:	52 e4       	ldi	r21, 0x42	; 66
    2582:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    2586:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    258a:	6d 83       	std	Y+5, r22	; 0x05
    258c:	7e 83       	std	Y+6, r23	; 0x06
    258e:	41 e0       	ldi	r20, 0x01	; 1
    2590:	50 e0       	ldi	r21, 0x00	; 0
    2592:	be 01       	movw	r22, r28
    2594:	6b 5f       	subi	r22, 0xFB	; 251
    2596:	7f 4f       	sbci	r23, 0xFF	; 255
    2598:	c5 01       	movw	r24, r10
    259a:	20 db       	rcall	.-2496   	; 0x1bdc <rb16_write>
    259c:	60 91 17 20 	lds	r22, 0x2017	; 0x802017 <rate>
    25a0:	70 91 18 20 	lds	r23, 0x2018	; 0x802018 <rate+0x1>
    25a4:	c5 01       	movw	r24, r10
    25a6:	ef dd       	rcall	.-1058   	; 0x2186 <diff>
    25a8:	60 93 1c 21 	sts	0x211C, r22	; 0x80211c <velocity>
    25ac:	70 93 1d 21 	sts	0x211D, r23	; 0x80211d <velocity+0x1>
    25b0:	80 93 1e 21 	sts	0x211E, r24	; 0x80211e <velocity+0x2>
    25b4:	90 93 1f 21 	sts	0x211F, r25	; 0x80211f <velocity+0x3>
    25b8:	2d dd       	rcall	.-1446   	; 0x2014 <get_temperature>
    25ba:	60 93 28 21 	sts	0x2128, r22	; 0x802128 <temp>
    25be:	70 93 29 21 	sts	0x2129, r23	; 0x802129 <temp+0x1>
    25c2:	80 93 2a 21 	sts	0x212A, r24	; 0x80212a <temp+0x2>
    25c6:	90 93 2b 21 	sts	0x212B, r25	; 0x80212b <temp+0x3>
    25ca:	a3 dd       	rcall	.-1210   	; 0x2112 <get_voltage>
    25cc:	60 93 20 21 	sts	0x2120, r22	; 0x802120 <volt>
    25d0:	70 93 21 21 	sts	0x2121, r23	; 0x802121 <volt+0x1>
    25d4:	80 93 22 21 	sts	0x2122, r24	; 0x802122 <volt+0x2>
    25d8:	90 93 23 21 	sts	0x2123, r25	; 0x802123 <volt+0x3>
    25dc:	26 96       	adiw	r28, 0x06	; 6
    25de:	cd bf       	out	0x3d, r28	; 61
    25e0:	de bf       	out	0x3e, r29	; 62
    25e2:	df 91       	pop	r29
    25e4:	cf 91       	pop	r28
    25e6:	1f 91       	pop	r17
    25e8:	0f 91       	pop	r16
    25ea:	ff 90       	pop	r15
    25ec:	ef 90       	pop	r14
    25ee:	df 90       	pop	r13
    25f0:	cf 90       	pop	r12
    25f2:	bf 90       	pop	r11
    25f4:	af 90       	pop	r10
    25f6:	08 95       	ret

000025f8 <state_check>:
    25f8:	80 91 51 21 	lds	r24, 0x2151	; 0x802151 <state>
    25fc:	81 30       	cpi	r24, 0x01	; 1
    25fe:	81 f1       	breq	.+96     	; 0x2660 <state_check+0x68>
    2600:	38 f0       	brcs	.+14     	; 0x2610 <state_check+0x18>
    2602:	82 30       	cpi	r24, 0x02	; 2
    2604:	09 f4       	brne	.+2      	; 0x2608 <state_check+0x10>
    2606:	55 c0       	rjmp	.+170    	; 0x26b2 <state_check+0xba>
    2608:	83 30       	cpi	r24, 0x03	; 3
    260a:	09 f4       	brne	.+2      	; 0x260e <state_check+0x16>
    260c:	fc c0       	rjmp	.+504    	; 0x2806 <state_check+0x20e>
    260e:	7c c0       	rjmp	.+248    	; 0x2708 <state_check+0x110>
    2610:	60 91 1c 21 	lds	r22, 0x211C	; 0x80211c <velocity>
    2614:	70 91 1d 21 	lds	r23, 0x211D	; 0x80211d <velocity+0x1>
    2618:	80 91 1e 21 	lds	r24, 0x211E	; 0x80211e <velocity+0x2>
    261c:	90 91 1f 21 	lds	r25, 0x211F	; 0x80211f <velocity+0x3>
    2620:	20 e0       	ldi	r18, 0x00	; 0
    2622:	30 e0       	ldi	r19, 0x00	; 0
    2624:	40 e4       	ldi	r20, 0x40	; 64
    2626:	50 e4       	ldi	r21, 0x40	; 64
    2628:	0e 94 0e 22 	call	0x441c	; 0x441c <__cmpsf2>
    262c:	88 23       	and	r24, r24
    262e:	0c f0       	brlt	.+2      	; 0x2632 <state_check+0x3a>
    2630:	ea c0       	rjmp	.+468    	; 0x2806 <state_check+0x20e>
    2632:	60 91 24 21 	lds	r22, 0x2124	; 0x802124 <alt>
    2636:	70 91 25 21 	lds	r23, 0x2125	; 0x802125 <alt+0x1>
    263a:	80 91 26 21 	lds	r24, 0x2126	; 0x802126 <alt+0x2>
    263e:	90 91 27 21 	lds	r25, 0x2127	; 0x802127 <alt+0x3>
    2642:	20 e0       	ldi	r18, 0x00	; 0
    2644:	30 e0       	ldi	r19, 0x00	; 0
    2646:	41 ee       	ldi	r20, 0xE1	; 225
    2648:	53 e4       	ldi	r21, 0x43	; 67
    264a:	0e 94 5d 23 	call	0x46ba	; 0x46ba <__gesf2>
    264e:	18 16       	cp	r1, r24
    2650:	0c f0       	brlt	.+2      	; 0x2654 <state_check+0x5c>
    2652:	d9 c0       	rjmp	.+434    	; 0x2806 <state_check+0x20e>
    2654:	80 91 51 21 	lds	r24, 0x2151	; 0x802151 <state>
    2658:	8f 5f       	subi	r24, 0xFF	; 255
    265a:	80 93 51 21 	sts	0x2151, r24	; 0x802151 <state>
    265e:	08 95       	ret
    2660:	60 91 1c 21 	lds	r22, 0x211C	; 0x80211c <velocity>
    2664:	70 91 1d 21 	lds	r23, 0x211D	; 0x80211d <velocity+0x1>
    2668:	80 91 1e 21 	lds	r24, 0x211E	; 0x80211e <velocity+0x2>
    266c:	90 91 1f 21 	lds	r25, 0x211F	; 0x80211f <velocity+0x3>
    2670:	20 e0       	ldi	r18, 0x00	; 0
    2672:	30 e0       	ldi	r19, 0x00	; 0
    2674:	40 e4       	ldi	r20, 0x40	; 64
    2676:	50 e4       	ldi	r21, 0x40	; 64
    2678:	0e 94 0e 22 	call	0x441c	; 0x441c <__cmpsf2>
    267c:	88 23       	and	r24, r24
    267e:	84 f4       	brge	.+32     	; 0x26a0 <state_check+0xa8>
    2680:	60 91 24 21 	lds	r22, 0x2124	; 0x802124 <alt>
    2684:	70 91 25 21 	lds	r23, 0x2125	; 0x802125 <alt+0x1>
    2688:	80 91 26 21 	lds	r24, 0x2126	; 0x802126 <alt+0x2>
    268c:	90 91 27 21 	lds	r25, 0x2127	; 0x802127 <alt+0x3>
    2690:	20 e0       	ldi	r18, 0x00	; 0
    2692:	30 e0       	ldi	r19, 0x00	; 0
    2694:	41 ee       	ldi	r20, 0xE1	; 225
    2696:	53 e4       	ldi	r21, 0x43	; 67
    2698:	0e 94 0e 22 	call	0x441c	; 0x441c <__cmpsf2>
    269c:	88 23       	and	r24, r24
    269e:	1c f0       	brlt	.+6      	; 0x26a6 <state_check+0xae>
    26a0:	81 e0       	ldi	r24, 0x01	; 1
    26a2:	80 93 50 21 	sts	0x2150, r24	; 0x802150 <released>
    26a6:	80 91 51 21 	lds	r24, 0x2151	; 0x802151 <state>
    26aa:	8f 5f       	subi	r24, 0xFF	; 255
    26ac:	80 93 51 21 	sts	0x2151, r24	; 0x802151 <state>
    26b0:	08 95       	ret
    26b2:	60 91 1c 21 	lds	r22, 0x211C	; 0x80211c <velocity>
    26b6:	70 91 1d 21 	lds	r23, 0x211D	; 0x80211d <velocity+0x1>
    26ba:	80 91 1e 21 	lds	r24, 0x211E	; 0x80211e <velocity+0x2>
    26be:	90 91 1f 21 	lds	r25, 0x211F	; 0x80211f <velocity+0x3>
    26c2:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    26c6:	9b 01       	movw	r18, r22
    26c8:	77 23       	and	r23, r23
    26ca:	24 f4       	brge	.+8      	; 0x26d4 <state_check+0xdc>
    26cc:	22 27       	eor	r18, r18
    26ce:	33 27       	eor	r19, r19
    26d0:	26 1b       	sub	r18, r22
    26d2:	37 0b       	sbc	r19, r23
    26d4:	23 30       	cpi	r18, 0x03	; 3
    26d6:	31 05       	cpc	r19, r1
    26d8:	8c f0       	brlt	.+34     	; 0x26fc <state_check+0x104>
    26da:	60 91 24 21 	lds	r22, 0x2124	; 0x802124 <alt>
    26de:	70 91 25 21 	lds	r23, 0x2125	; 0x802125 <alt+0x1>
    26e2:	80 91 26 21 	lds	r24, 0x2126	; 0x802126 <alt+0x2>
    26e6:	90 91 27 21 	lds	r25, 0x2127	; 0x802127 <alt+0x3>
    26ea:	20 e0       	ldi	r18, 0x00	; 0
    26ec:	30 e0       	ldi	r19, 0x00	; 0
    26ee:	40 e2       	ldi	r20, 0x20	; 32
    26f0:	51 e4       	ldi	r21, 0x41	; 65
    26f2:	0e 94 0e 22 	call	0x441c	; 0x441c <__cmpsf2>
    26f6:	88 23       	and	r24, r24
    26f8:	0c f0       	brlt	.+2      	; 0x26fc <state_check+0x104>
    26fa:	85 c0       	rjmp	.+266    	; 0x2806 <state_check+0x20e>
    26fc:	80 91 51 21 	lds	r24, 0x2151	; 0x802151 <state>
    2700:	8f 5f       	subi	r24, 0xFF	; 255
    2702:	80 93 51 21 	sts	0x2151, r24	; 0x802151 <state>
    2706:	08 95       	ret
    2708:	60 91 1c 21 	lds	r22, 0x211C	; 0x80211c <velocity>
    270c:	70 91 1d 21 	lds	r23, 0x211D	; 0x80211d <velocity+0x1>
    2710:	80 91 1e 21 	lds	r24, 0x211E	; 0x80211e <velocity+0x2>
    2714:	90 91 1f 21 	lds	r25, 0x211F	; 0x80211f <velocity+0x3>
    2718:	20 e0       	ldi	r18, 0x00	; 0
    271a:	30 e0       	ldi	r19, 0x00	; 0
    271c:	40 e4       	ldi	r20, 0x40	; 64
    271e:	50 e4       	ldi	r21, 0x40	; 64
    2720:	0e 94 5d 23 	call	0x46ba	; 0x46ba <__gesf2>
    2724:	18 16       	cp	r1, r24
    2726:	14 f4       	brge	.+4      	; 0x272c <state_check+0x134>
    2728:	10 92 51 21 	sts	0x2151, r1	; 0x802151 <state>
    272c:	60 91 24 21 	lds	r22, 0x2124	; 0x802124 <alt>
    2730:	70 91 25 21 	lds	r23, 0x2125	; 0x802125 <alt+0x1>
    2734:	80 91 26 21 	lds	r24, 0x2126	; 0x802126 <alt+0x2>
    2738:	90 91 27 21 	lds	r25, 0x2127	; 0x802127 <alt+0x3>
    273c:	20 e0       	ldi	r18, 0x00	; 0
    273e:	30 e0       	ldi	r19, 0x00	; 0
    2740:	41 ee       	ldi	r20, 0xE1	; 225
    2742:	53 e4       	ldi	r21, 0x43	; 67
    2744:	0e 94 5d 23 	call	0x46ba	; 0x46ba <__gesf2>
    2748:	18 16       	cp	r1, r24
    274a:	9c f4       	brge	.+38     	; 0x2772 <state_check+0x17a>
    274c:	60 91 1c 21 	lds	r22, 0x211C	; 0x80211c <velocity>
    2750:	70 91 1d 21 	lds	r23, 0x211D	; 0x80211d <velocity+0x1>
    2754:	80 91 1e 21 	lds	r24, 0x211E	; 0x80211e <velocity+0x2>
    2758:	90 91 1f 21 	lds	r25, 0x211F	; 0x80211f <velocity+0x3>
    275c:	20 e0       	ldi	r18, 0x00	; 0
    275e:	30 e0       	ldi	r19, 0x00	; 0
    2760:	40 e4       	ldi	r20, 0x40	; 64
    2762:	50 e4       	ldi	r21, 0x40	; 64
    2764:	0e 94 0e 22 	call	0x441c	; 0x441c <__cmpsf2>
    2768:	88 23       	and	r24, r24
    276a:	1c f4       	brge	.+6      	; 0x2772 <state_check+0x17a>
    276c:	81 e0       	ldi	r24, 0x01	; 1
    276e:	80 93 51 21 	sts	0x2151, r24	; 0x802151 <state>
    2772:	60 91 24 21 	lds	r22, 0x2124	; 0x802124 <alt>
    2776:	70 91 25 21 	lds	r23, 0x2125	; 0x802125 <alt+0x1>
    277a:	80 91 26 21 	lds	r24, 0x2126	; 0x802126 <alt+0x2>
    277e:	90 91 27 21 	lds	r25, 0x2127	; 0x802127 <alt+0x3>
    2782:	20 e0       	ldi	r18, 0x00	; 0
    2784:	30 e0       	ldi	r19, 0x00	; 0
    2786:	41 ee       	ldi	r20, 0xE1	; 225
    2788:	53 e4       	ldi	r21, 0x43	; 67
    278a:	0e 94 0e 22 	call	0x441c	; 0x441c <__cmpsf2>
    278e:	88 23       	and	r24, r24
    2790:	9c f4       	brge	.+38     	; 0x27b8 <state_check+0x1c0>
    2792:	60 91 1c 21 	lds	r22, 0x211C	; 0x80211c <velocity>
    2796:	70 91 1d 21 	lds	r23, 0x211D	; 0x80211d <velocity+0x1>
    279a:	80 91 1e 21 	lds	r24, 0x211E	; 0x80211e <velocity+0x2>
    279e:	90 91 1f 21 	lds	r25, 0x211F	; 0x80211f <velocity+0x3>
    27a2:	20 e0       	ldi	r18, 0x00	; 0
    27a4:	30 e0       	ldi	r19, 0x00	; 0
    27a6:	40 e4       	ldi	r20, 0x40	; 64
    27a8:	50 e4       	ldi	r21, 0x40	; 64
    27aa:	0e 94 0e 22 	call	0x441c	; 0x441c <__cmpsf2>
    27ae:	88 23       	and	r24, r24
    27b0:	1c f4       	brge	.+6      	; 0x27b8 <state_check+0x1c0>
    27b2:	82 e0       	ldi	r24, 0x02	; 2
    27b4:	80 93 51 21 	sts	0x2151, r24	; 0x802151 <state>
    27b8:	60 91 1c 21 	lds	r22, 0x211C	; 0x80211c <velocity>
    27bc:	70 91 1d 21 	lds	r23, 0x211D	; 0x80211d <velocity+0x1>
    27c0:	80 91 1e 21 	lds	r24, 0x211E	; 0x80211e <velocity+0x2>
    27c4:	90 91 1f 21 	lds	r25, 0x211F	; 0x80211f <velocity+0x3>
    27c8:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    27cc:	9b 01       	movw	r18, r22
    27ce:	77 23       	and	r23, r23
    27d0:	24 f4       	brge	.+8      	; 0x27da <state_check+0x1e2>
    27d2:	22 27       	eor	r18, r18
    27d4:	33 27       	eor	r19, r19
    27d6:	26 1b       	sub	r18, r22
    27d8:	37 0b       	sbc	r19, r23
    27da:	23 30       	cpi	r18, 0x03	; 3
    27dc:	31 05       	cpc	r19, r1
    27de:	9c f4       	brge	.+38     	; 0x2806 <state_check+0x20e>
    27e0:	60 91 24 21 	lds	r22, 0x2124	; 0x802124 <alt>
    27e4:	70 91 25 21 	lds	r23, 0x2125	; 0x802125 <alt+0x1>
    27e8:	80 91 26 21 	lds	r24, 0x2126	; 0x802126 <alt+0x2>
    27ec:	90 91 27 21 	lds	r25, 0x2127	; 0x802127 <alt+0x3>
    27f0:	20 e0       	ldi	r18, 0x00	; 0
    27f2:	30 e0       	ldi	r19, 0x00	; 0
    27f4:	40 e2       	ldi	r20, 0x20	; 32
    27f6:	51 e4       	ldi	r21, 0x41	; 65
    27f8:	0e 94 0e 22 	call	0x441c	; 0x441c <__cmpsf2>
    27fc:	88 23       	and	r24, r24
    27fe:	1c f4       	brge	.+6      	; 0x2806 <state_check+0x20e>
    2800:	83 e0       	ldi	r24, 0x03	; 3
    2802:	80 93 51 21 	sts	0x2151, r24	; 0x802151 <state>
    2806:	08 95       	ret

00002808 <release_servo_init>:
    2808:	61 e0       	ldi	r22, 0x01	; 1
    280a:	84 e0       	ldi	r24, 0x04	; 4
    280c:	22 db       	rcall	.-2492   	; 0x1e52 <sysclk_enable_module>
    280e:	64 e0       	ldi	r22, 0x04	; 4
    2810:	84 e0       	ldi	r24, 0x04	; 4
    2812:	1f db       	rcall	.-2498   	; 0x1e52 <sysclk_enable_module>
    2814:	e0 e6       	ldi	r30, 0x60	; 96
    2816:	f6 e0       	ldi	r31, 0x06	; 6
    2818:	80 81       	ld	r24, Z
    281a:	87 60       	ori	r24, 0x07	; 7
    281c:	80 83       	st	Z, r24
    281e:	e0 e0       	ldi	r30, 0x00	; 0
    2820:	f9 e0       	ldi	r31, 0x09	; 9
    2822:	85 e0       	ldi	r24, 0x05	; 5
    2824:	80 83       	st	Z, r24
    2826:	83 e1       	ldi	r24, 0x13	; 19
    2828:	81 83       	std	Z+1, r24	; 0x01
    282a:	80 e1       	ldi	r24, 0x10	; 16
    282c:	97 e2       	ldi	r25, 0x27	; 39
    282e:	86 a3       	std	Z+38, r24	; 0x26
    2830:	97 a3       	std	Z+39, r25	; 0x27
    2832:	86 a1       	ldd	r24, Z+38	; 0x26
    2834:	97 a1       	ldd	r25, Z+39	; 0x27
    2836:	88 55       	subi	r24, 0x58	; 88
    2838:	92 40       	sbci	r25, 0x02	; 2
    283a:	80 a7       	std	Z+40, r24	; 0x28
    283c:	91 a7       	std	Z+41, r25	; 0x29
    283e:	86 a1       	ldd	r24, Z+38	; 0x26
    2840:	97 a1       	ldd	r25, Z+39	; 0x27
    2842:	8e 5e       	subi	r24, 0xEE	; 238
    2844:	92 40       	sbci	r25, 0x02	; 2
    2846:	82 a7       	std	Z+42, r24	; 0x2a
    2848:	93 a7       	std	Z+43, r25	; 0x2b
    284a:	86 a1       	ldd	r24, Z+38	; 0x26
    284c:	97 a1       	ldd	r25, Z+39	; 0x27
    284e:	8e 5e       	subi	r24, 0xEE	; 238
    2850:	92 40       	sbci	r25, 0x02	; 2
    2852:	84 a7       	std	Z+44, r24	; 0x2c
    2854:	95 a7       	std	Z+45, r25	; 0x2d
    2856:	08 95       	ret

00002858 <servo_timer_init>:
    2858:	e0 e0       	ldi	r30, 0x00	; 0
    285a:	f6 e0       	ldi	r31, 0x06	; 6
    285c:	80 81       	ld	r24, Z
    285e:	84 60       	ori	r24, 0x04	; 4
    2860:	80 83       	st	Z, r24
    2862:	84 81       	ldd	r24, Z+4	; 0x04
    2864:	84 60       	ori	r24, 0x04	; 4
    2866:	84 83       	std	Z+4, r24	; 0x04
    2868:	08 95       	ret

0000286a <servo_pid>:
    286a:	8f 92       	push	r8
    286c:	9f 92       	push	r9
    286e:	af 92       	push	r10
    2870:	bf 92       	push	r11
    2872:	cf 92       	push	r12
    2874:	df 92       	push	r13
    2876:	ef 92       	push	r14
    2878:	ff 92       	push	r15
    287a:	0f 93       	push	r16
    287c:	1f 93       	push	r17
    287e:	cf 93       	push	r28
    2880:	df 93       	push	r29
    2882:	7c 01       	movw	r14, r24
    2884:	c0 e0       	ldi	r28, 0x00	; 0
    2886:	d0 e0       	ldi	r29, 0x00	; 0
    2888:	00 e0       	ldi	r16, 0x00	; 0
    288a:	10 e0       	ldi	r17, 0x00	; 0
    288c:	be 01       	movw	r22, r28
    288e:	c7 01       	movw	r24, r14
    2890:	ee d9       	rcall	.-3108   	; 0x1c6e <rb16_get_nth>
    2892:	08 0f       	add	r16, r24
    2894:	19 1f       	adc	r17, r25
    2896:	21 96       	adiw	r28, 0x01	; 1
    2898:	ca 30       	cpi	r28, 0x0A	; 10
    289a:	d1 05       	cpc	r29, r1
    289c:	b9 f7       	brne	.-18     	; 0x288c <servo_pid+0x22>
    289e:	60 e0       	ldi	r22, 0x00	; 0
    28a0:	70 e0       	ldi	r23, 0x00	; 0
    28a2:	c7 01       	movw	r24, r14
    28a4:	e4 d9       	rcall	.-3128   	; 0x1c6e <rb16_get_nth>
    28a6:	ec 01       	movw	r28, r24
    28a8:	60 91 17 20 	lds	r22, 0x2017	; 0x802017 <rate>
    28ac:	70 91 18 20 	lds	r23, 0x2018	; 0x802018 <rate+0x1>
    28b0:	c7 01       	movw	r24, r14
    28b2:	69 dc       	rcall	.-1838   	; 0x2186 <diff>
    28b4:	6b 01       	movw	r12, r22
    28b6:	7c 01       	movw	r14, r24
    28b8:	be 01       	movw	r22, r28
    28ba:	dd 0f       	add	r29, r29
    28bc:	88 0b       	sbc	r24, r24
    28be:	99 0b       	sbc	r25, r25
    28c0:	0e 94 ad 22 	call	0x455a	; 0x455a <__floatsisf>
    28c4:	20 e0       	ldi	r18, 0x00	; 0
    28c6:	30 e0       	ldi	r19, 0x00	; 0
    28c8:	a9 01       	movw	r20, r18
    28ca:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    28ce:	20 e0       	ldi	r18, 0x00	; 0
    28d0:	30 e0       	ldi	r19, 0x00	; 0
    28d2:	48 ec       	ldi	r20, 0xC8	; 200
    28d4:	52 e4       	ldi	r21, 0x42	; 66
    28d6:	0e 94 12 22 	call	0x4424	; 0x4424 <__divsf3>
    28da:	4b 01       	movw	r8, r22
    28dc:	5c 01       	movw	r10, r24
    28de:	b8 01       	movw	r22, r16
    28e0:	11 0f       	add	r17, r17
    28e2:	88 0b       	sbc	r24, r24
    28e4:	99 0b       	sbc	r25, r25
    28e6:	0e 94 ad 22 	call	0x455a	; 0x455a <__floatsisf>
    28ea:	20 e0       	ldi	r18, 0x00	; 0
    28ec:	30 e0       	ldi	r19, 0x00	; 0
    28ee:	a9 01       	movw	r20, r18
    28f0:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    28f4:	20 e0       	ldi	r18, 0x00	; 0
    28f6:	30 e0       	ldi	r19, 0x00	; 0
    28f8:	48 ec       	ldi	r20, 0xC8	; 200
    28fa:	52 e4       	ldi	r21, 0x42	; 66
    28fc:	0e 94 12 22 	call	0x4424	; 0x4424 <__divsf3>
    2900:	9b 01       	movw	r18, r22
    2902:	ac 01       	movw	r20, r24
    2904:	c5 01       	movw	r24, r10
    2906:	b4 01       	movw	r22, r8
    2908:	0e 94 aa 21 	call	0x4354	; 0x4354 <__addsf3>
    290c:	4b 01       	movw	r8, r22
    290e:	5c 01       	movw	r10, r24
    2910:	20 e0       	ldi	r18, 0x00	; 0
    2912:	30 e0       	ldi	r19, 0x00	; 0
    2914:	a9 01       	movw	r20, r18
    2916:	c7 01       	movw	r24, r14
    2918:	b6 01       	movw	r22, r12
    291a:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    291e:	9b 01       	movw	r18, r22
    2920:	ac 01       	movw	r20, r24
    2922:	c5 01       	movw	r24, r10
    2924:	b4 01       	movw	r22, r8
    2926:	0e 94 aa 21 	call	0x4354	; 0x4354 <__addsf3>
    292a:	20 e0       	ldi	r18, 0x00	; 0
    292c:	30 e8       	ldi	r19, 0x80	; 128
    292e:	4b eb       	ldi	r20, 0xBB	; 187
    2930:	54 e4       	ldi	r21, 0x44	; 68
    2932:	0e 94 aa 21 	call	0x4354	; 0x4354 <__addsf3>
    2936:	0e 94 7f 22 	call	0x44fe	; 0x44fe <__fixunssfsi>
    293a:	60 93 19 20 	sts	0x2019, r22	; 0x802019 <servo_pulse>
    293e:	70 93 1a 20 	sts	0x201A, r23	; 0x80201a <servo_pulse+0x1>
    2942:	60 91 19 20 	lds	r22, 0x2019	; 0x802019 <servo_pulse>
    2946:	70 91 1a 20 	lds	r23, 0x201A	; 0x80201a <servo_pulse+0x1>
    294a:	80 e0       	ldi	r24, 0x00	; 0
    294c:	90 e0       	ldi	r25, 0x00	; 0
    294e:	0e 94 ab 22 	call	0x4556	; 0x4556 <__floatunsisf>
    2952:	20 e0       	ldi	r18, 0x00	; 0
    2954:	30 e0       	ldi	r19, 0x00	; 0
    2956:	4a e7       	ldi	r20, 0x7A	; 122
    2958:	54 e4       	ldi	r21, 0x44	; 68
    295a:	0e 94 12 22 	call	0x4424	; 0x4424 <__divsf3>
    295e:	20 e0       	ldi	r18, 0x00	; 0
    2960:	30 e0       	ldi	r19, 0x00	; 0
    2962:	4a ef       	ldi	r20, 0xFA	; 250
    2964:	53 e4       	ldi	r21, 0x43	; 67
    2966:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    296a:	0e 94 7f 22 	call	0x44fe	; 0x44fe <__fixunssfsi>
    296e:	e0 e0       	ldi	r30, 0x00	; 0
    2970:	f9 e0       	ldi	r31, 0x09	; 9
    2972:	62 a7       	std	Z+42, r22	; 0x2a
    2974:	73 a7       	std	Z+43, r23	; 0x2b
    2976:	64 a7       	std	Z+44, r22	; 0x2c
    2978:	75 a7       	std	Z+45, r23	; 0x2d
    297a:	df 91       	pop	r29
    297c:	cf 91       	pop	r28
    297e:	1f 91       	pop	r17
    2980:	0f 91       	pop	r16
    2982:	ff 90       	pop	r15
    2984:	ef 90       	pop	r14
    2986:	df 90       	pop	r13
    2988:	cf 90       	pop	r12
    298a:	bf 90       	pop	r11
    298c:	af 90       	pop	r10
    298e:	9f 90       	pop	r9
    2990:	8f 90       	pop	r8
    2992:	08 95       	ret

00002994 <clock_init>:
    2994:	61 e0       	ldi	r22, 0x01	; 1
    2996:	85 e0       	ldi	r24, 0x05	; 5
    2998:	5c da       	rcall	.-2888   	; 0x1e52 <sysclk_enable_module>
    299a:	e0 e0       	ldi	r30, 0x00	; 0
    299c:	fa e0       	ldi	r31, 0x0A	; 10
    299e:	87 e0       	ldi	r24, 0x07	; 7
    29a0:	80 83       	st	Z, r24
    29a2:	81 e1       	ldi	r24, 0x11	; 17
    29a4:	9a e7       	ldi	r25, 0x7A	; 122
    29a6:	86 a3       	std	Z+38, r24	; 0x26
    29a8:	97 a3       	std	Z+39, r25	; 0x27
    29aa:	81 e0       	ldi	r24, 0x01	; 1
    29ac:	86 83       	std	Z+6, r24	; 0x06
    29ae:	08 95       	ret

000029b0 <time_update>:
    29b0:	2f 92       	push	r2
    29b2:	3f 92       	push	r3
    29b4:	4f 92       	push	r4
    29b6:	5f 92       	push	r5
    29b8:	6f 92       	push	r6
    29ba:	7f 92       	push	r7
    29bc:	8f 92       	push	r8
    29be:	9f 92       	push	r9
    29c0:	af 92       	push	r10
    29c2:	bf 92       	push	r11
    29c4:	cf 92       	push	r12
    29c6:	df 92       	push	r13
    29c8:	ef 92       	push	r14
    29ca:	ff 92       	push	r15
    29cc:	0f 93       	push	r16
    29ce:	1f 93       	push	r17
    29d0:	cf 93       	push	r28
    29d2:	df 93       	push	r29
    29d4:	cd b7       	in	r28, 0x3d	; 61
    29d6:	de b7       	in	r29, 0x3e	; 62
    29d8:	ef 97       	sbiw	r28, 0x3f	; 63
    29da:	cd bf       	out	0x3d, r28	; 61
    29dc:	de bf       	out	0x3e, r29	; 62
    29de:	80 91 30 21 	lds	r24, 0x2130	; 0x802130 <packets>
    29e2:	90 91 31 21 	lds	r25, 0x2131	; 0x802131 <packets+0x1>
    29e6:	01 96       	adiw	r24, 0x01	; 1
    29e8:	80 93 30 21 	sts	0x2130, r24	; 0x802130 <packets>
    29ec:	90 93 31 21 	sts	0x2131, r25	; 0x802131 <packets+0x1>
    29f0:	60 91 fa 20 	lds	r22, 0x20FA	; 0x8020fa <angle>
    29f4:	70 91 fb 20 	lds	r23, 0x20FB	; 0x8020fb <angle+0x1>
    29f8:	80 91 fc 20 	lds	r24, 0x20FC	; 0x8020fc <angle+0x2>
    29fc:	90 91 fd 20 	lds	r25, 0x20FD	; 0x8020fd <angle+0x3>
    2a00:	20 91 51 21 	lds	r18, 0x2151	; 0x802151 <state>
    2a04:	29 83       	std	Y+1, r18	; 0x01
    2a06:	40 90 fe 20 	lds	r4, 0x20FE	; 0x8020fe <rpm>
    2a0a:	50 90 ff 20 	lds	r5, 0x20FF	; 0x8020ff <rpm+0x1>
    2a0e:	60 90 00 21 	lds	r6, 0x2100	; 0x802100 <rpm+0x2>
    2a12:	70 90 01 21 	lds	r7, 0x2101	; 0x802101 <rpm+0x3>
    2a16:	80 90 02 21 	lds	r8, 0x2102	; 0x802102 <roll>
    2a1a:	90 90 03 21 	lds	r9, 0x2103	; 0x802103 <roll+0x1>
    2a1e:	a0 90 04 21 	lds	r10, 0x2104	; 0x802104 <roll+0x2>
    2a22:	b0 90 05 21 	lds	r11, 0x2105	; 0x802105 <roll+0x3>
    2a26:	c0 90 06 21 	lds	r12, 0x2106	; 0x802106 <pitch>
    2a2a:	d0 90 07 21 	lds	r13, 0x2107	; 0x802107 <pitch+0x1>
    2a2e:	e0 90 08 21 	lds	r14, 0x2108	; 0x802108 <pitch+0x2>
    2a32:	f0 90 09 21 	lds	r15, 0x2109	; 0x802109 <pitch+0x3>
    2a36:	40 91 0a 21 	lds	r20, 0x210A	; 0x80210a <gps_sats>
    2a3a:	50 91 0b 21 	lds	r21, 0x210B	; 0x80210b <gps_sats+0x1>
    2a3e:	4e af       	std	Y+62, r20	; 0x3e
    2a40:	5f af       	std	Y+63, r21	; 0x3f
    2a42:	20 91 0c 21 	lds	r18, 0x210C	; 0x80210c <gps_alt>
    2a46:	30 91 0d 21 	lds	r19, 0x210D	; 0x80210d <gps_alt+0x1>
    2a4a:	40 91 0e 21 	lds	r20, 0x210E	; 0x80210e <gps_alt+0x2>
    2a4e:	50 91 0f 21 	lds	r21, 0x210F	; 0x80210f <gps_alt+0x3>
    2a52:	2a 83       	std	Y+2, r18	; 0x02
    2a54:	3b 83       	std	Y+3, r19	; 0x03
    2a56:	4c 83       	std	Y+4, r20	; 0x04
    2a58:	5d 83       	std	Y+5, r21	; 0x05
    2a5a:	20 91 0c 21 	lds	r18, 0x210C	; 0x80210c <gps_alt>
    2a5e:	30 91 0d 21 	lds	r19, 0x210D	; 0x80210d <gps_alt+0x1>
    2a62:	40 91 0e 21 	lds	r20, 0x210E	; 0x80210e <gps_alt+0x2>
    2a66:	50 91 0f 21 	lds	r21, 0x210F	; 0x80210f <gps_alt+0x3>
    2a6a:	2e 83       	std	Y+6, r18	; 0x06
    2a6c:	3f 83       	std	Y+7, r19	; 0x07
    2a6e:	48 87       	std	Y+8, r20	; 0x08
    2a70:	59 87       	std	Y+9, r21	; 0x09
    2a72:	20 91 10 21 	lds	r18, 0x2110	; 0x802110 <gps_long>
    2a76:	30 91 11 21 	lds	r19, 0x2111	; 0x802111 <gps_long+0x1>
    2a7a:	40 91 12 21 	lds	r20, 0x2112	; 0x802112 <gps_long+0x2>
    2a7e:	50 91 13 21 	lds	r21, 0x2113	; 0x802113 <gps_long+0x3>
    2a82:	2a 87       	std	Y+10, r18	; 0x0a
    2a84:	3b 87       	std	Y+11, r19	; 0x0b
    2a86:	4c 87       	std	Y+12, r20	; 0x0c
    2a88:	5d 87       	std	Y+13, r21	; 0x0d
    2a8a:	20 91 10 21 	lds	r18, 0x2110	; 0x802110 <gps_long>
    2a8e:	30 91 11 21 	lds	r19, 0x2111	; 0x802111 <gps_long+0x1>
    2a92:	40 91 12 21 	lds	r20, 0x2112	; 0x802112 <gps_long+0x2>
    2a96:	50 91 13 21 	lds	r21, 0x2113	; 0x802113 <gps_long+0x3>
    2a9a:	2e 87       	std	Y+14, r18	; 0x0e
    2a9c:	3f 87       	std	Y+15, r19	; 0x0f
    2a9e:	48 8b       	std	Y+16, r20	; 0x10
    2aa0:	59 8b       	std	Y+17, r21	; 0x11
    2aa2:	20 91 14 21 	lds	r18, 0x2114	; 0x802114 <gps_lat>
    2aa6:	30 91 15 21 	lds	r19, 0x2115	; 0x802115 <gps_lat+0x1>
    2aaa:	40 91 16 21 	lds	r20, 0x2116	; 0x802116 <gps_lat+0x2>
    2aae:	50 91 17 21 	lds	r21, 0x2117	; 0x802117 <gps_lat+0x3>
    2ab2:	2a 8b       	std	Y+18, r18	; 0x12
    2ab4:	3b 8b       	std	Y+19, r19	; 0x13
    2ab6:	4c 8b       	std	Y+20, r20	; 0x14
    2ab8:	5d 8b       	std	Y+21, r21	; 0x15
    2aba:	20 91 14 21 	lds	r18, 0x2114	; 0x802114 <gps_lat>
    2abe:	30 91 15 21 	lds	r19, 0x2115	; 0x802115 <gps_lat+0x1>
    2ac2:	40 91 16 21 	lds	r20, 0x2116	; 0x802116 <gps_lat+0x2>
    2ac6:	50 91 17 21 	lds	r21, 0x2117	; 0x802117 <gps_lat+0x3>
    2aca:	2e 8b       	std	Y+22, r18	; 0x16
    2acc:	3f 8b       	std	Y+23, r19	; 0x17
    2ace:	48 8f       	std	Y+24, r20	; 0x18
    2ad0:	59 8f       	std	Y+25, r21	; 0x19
    2ad2:	20 91 18 21 	lds	r18, 0x2118	; 0x802118 <gps_t>
    2ad6:	30 91 19 21 	lds	r19, 0x2119	; 0x802119 <gps_t+0x1>
    2ada:	40 91 1a 21 	lds	r20, 0x211A	; 0x80211a <gps_t+0x2>
    2ade:	50 91 1b 21 	lds	r21, 0x211B	; 0x80211b <gps_t+0x3>
    2ae2:	2a 8f       	std	Y+26, r18	; 0x1a
    2ae4:	3b 8f       	std	Y+27, r19	; 0x1b
    2ae6:	4c 8f       	std	Y+28, r20	; 0x1c
    2ae8:	5d 8f       	std	Y+29, r21	; 0x1d
    2aea:	20 91 18 21 	lds	r18, 0x2118	; 0x802118 <gps_t>
    2aee:	30 91 19 21 	lds	r19, 0x2119	; 0x802119 <gps_t+0x1>
    2af2:	40 91 1a 21 	lds	r20, 0x211A	; 0x80211a <gps_t+0x2>
    2af6:	50 91 1b 21 	lds	r21, 0x211B	; 0x80211b <gps_t+0x3>
    2afa:	2e 8f       	std	Y+30, r18	; 0x1e
    2afc:	3f 8f       	std	Y+31, r19	; 0x1f
    2afe:	48 a3       	std	Y+32, r20	; 0x20
    2b00:	59 a3       	std	Y+33, r21	; 0x21
    2b02:	20 91 18 21 	lds	r18, 0x2118	; 0x802118 <gps_t>
    2b06:	30 91 19 21 	lds	r19, 0x2119	; 0x802119 <gps_t+0x1>
    2b0a:	40 91 1a 21 	lds	r20, 0x211A	; 0x80211a <gps_t+0x2>
    2b0e:	50 91 1b 21 	lds	r21, 0x211B	; 0x80211b <gps_t+0x3>
    2b12:	2a a3       	std	Y+34, r18	; 0x22
    2b14:	3b a3       	std	Y+35, r19	; 0x23
    2b16:	4c a3       	std	Y+36, r20	; 0x24
    2b18:	5d a3       	std	Y+37, r21	; 0x25
    2b1a:	20 91 20 21 	lds	r18, 0x2120	; 0x802120 <volt>
    2b1e:	30 91 21 21 	lds	r19, 0x2121	; 0x802121 <volt+0x1>
    2b22:	40 91 22 21 	lds	r20, 0x2122	; 0x802122 <volt+0x2>
    2b26:	50 91 23 21 	lds	r21, 0x2123	; 0x802123 <volt+0x3>
    2b2a:	2e a3       	std	Y+38, r18	; 0x26
    2b2c:	3f a3       	std	Y+39, r19	; 0x27
    2b2e:	48 a7       	std	Y+40, r20	; 0x28
    2b30:	59 a7       	std	Y+41, r21	; 0x29
    2b32:	20 91 20 21 	lds	r18, 0x2120	; 0x802120 <volt>
    2b36:	30 91 21 21 	lds	r19, 0x2121	; 0x802121 <volt+0x1>
    2b3a:	40 91 22 21 	lds	r20, 0x2122	; 0x802122 <volt+0x2>
    2b3e:	50 91 23 21 	lds	r21, 0x2123	; 0x802123 <volt+0x3>
    2b42:	2a a7       	std	Y+42, r18	; 0x2a
    2b44:	3b a7       	std	Y+43, r19	; 0x2b
    2b46:	4c a7       	std	Y+44, r20	; 0x2c
    2b48:	5d a7       	std	Y+45, r21	; 0x2d
    2b4a:	20 91 28 21 	lds	r18, 0x2128	; 0x802128 <temp>
    2b4e:	30 91 29 21 	lds	r19, 0x2129	; 0x802129 <temp+0x1>
    2b52:	40 91 2a 21 	lds	r20, 0x212A	; 0x80212a <temp+0x2>
    2b56:	50 91 2b 21 	lds	r21, 0x212B	; 0x80212b <temp+0x3>
    2b5a:	2e a7       	std	Y+46, r18	; 0x2e
    2b5c:	3f a7       	std	Y+47, r19	; 0x2f
    2b5e:	48 ab       	std	Y+48, r20	; 0x30
    2b60:	59 ab       	std	Y+49, r21	; 0x31
    2b62:	20 91 28 21 	lds	r18, 0x2128	; 0x802128 <temp>
    2b66:	30 91 29 21 	lds	r19, 0x2129	; 0x802129 <temp+0x1>
    2b6a:	40 91 2a 21 	lds	r20, 0x212A	; 0x80212a <temp+0x2>
    2b6e:	50 91 2b 21 	lds	r21, 0x212B	; 0x80212b <temp+0x3>
    2b72:	2a ab       	std	Y+50, r18	; 0x32
    2b74:	3b ab       	std	Y+51, r19	; 0x33
    2b76:	4c ab       	std	Y+52, r20	; 0x34
    2b78:	5d ab       	std	Y+53, r21	; 0x35
    2b7a:	20 91 2c 21 	lds	r18, 0x212C	; 0x80212c <press>
    2b7e:	30 91 2d 21 	lds	r19, 0x212D	; 0x80212d <press+0x1>
    2b82:	40 91 2e 21 	lds	r20, 0x212E	; 0x80212e <press+0x2>
    2b86:	50 91 2f 21 	lds	r21, 0x212F	; 0x80212f <press+0x3>
    2b8a:	2e ab       	std	Y+54, r18	; 0x36
    2b8c:	3f ab       	std	Y+55, r19	; 0x37
    2b8e:	48 af       	std	Y+56, r20	; 0x38
    2b90:	59 af       	std	Y+57, r21	; 0x39
    2b92:	20 91 24 21 	lds	r18, 0x2124	; 0x802124 <alt>
    2b96:	30 91 25 21 	lds	r19, 0x2125	; 0x802125 <alt+0x1>
    2b9a:	40 91 26 21 	lds	r20, 0x2126	; 0x802126 <alt+0x2>
    2b9e:	50 91 27 21 	lds	r21, 0x2127	; 0x802127 <alt+0x3>
    2ba2:	2a af       	std	Y+58, r18	; 0x3a
    2ba4:	3b af       	std	Y+59, r19	; 0x3b
    2ba6:	4c af       	std	Y+60, r20	; 0x3c
    2ba8:	5d af       	std	Y+61, r21	; 0x3d
    2baa:	20 90 30 21 	lds	r2, 0x2130	; 0x802130 <packets>
    2bae:	30 90 31 21 	lds	r3, 0x2131	; 0x802131 <packets+0x1>
    2bb2:	00 91 34 21 	lds	r16, 0x2134	; 0x802134 <timer>
    2bb6:	10 91 35 21 	lds	r17, 0x2135	; 0x802135 <timer+0x1>
    2bba:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2bbe:	7f 93       	push	r23
    2bc0:	6f 93       	push	r22
    2bc2:	1f 92       	push	r1
    2bc4:	39 81       	ldd	r19, Y+1	; 0x01
    2bc6:	3f 93       	push	r19
    2bc8:	c3 01       	movw	r24, r6
    2bca:	b2 01       	movw	r22, r4
    2bcc:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2bd0:	7f 93       	push	r23
    2bd2:	6f 93       	push	r22
    2bd4:	c5 01       	movw	r24, r10
    2bd6:	b4 01       	movw	r22, r8
    2bd8:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2bdc:	7f 93       	push	r23
    2bde:	6f 93       	push	r22
    2be0:	c7 01       	movw	r24, r14
    2be2:	b6 01       	movw	r22, r12
    2be4:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2be8:	7f 93       	push	r23
    2bea:	6f 93       	push	r22
    2bec:	4f ad       	ldd	r20, Y+63	; 0x3f
    2bee:	4f 93       	push	r20
    2bf0:	5e ad       	ldd	r21, Y+62	; 0x3e
    2bf2:	5f 93       	push	r21
    2bf4:	6a 81       	ldd	r22, Y+2	; 0x02
    2bf6:	7b 81       	ldd	r23, Y+3	; 0x03
    2bf8:	8c 81       	ldd	r24, Y+4	; 0x04
    2bfa:	9d 81       	ldd	r25, Y+5	; 0x05
    2bfc:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2c00:	9b 01       	movw	r18, r22
    2c02:	22 0f       	add	r18, r18
    2c04:	33 1f       	adc	r19, r19
    2c06:	66 0f       	add	r22, r22
    2c08:	77 1f       	adc	r23, r23
    2c0a:	66 0f       	add	r22, r22
    2c0c:	77 1f       	adc	r23, r23
    2c0e:	66 0f       	add	r22, r22
    2c10:	77 1f       	adc	r23, r23
    2c12:	c9 01       	movw	r24, r18
    2c14:	86 0f       	add	r24, r22
    2c16:	97 1f       	adc	r25, r23
    2c18:	6a e0       	ldi	r22, 0x0A	; 10
    2c1a:	70 e0       	ldi	r23, 0x00	; 0
    2c1c:	0e 94 4c 25 	call	0x4a98	; 0x4a98 <__divmodhi4>
    2c20:	9f 93       	push	r25
    2c22:	8f 93       	push	r24
    2c24:	6e 81       	ldd	r22, Y+6	; 0x06
    2c26:	7f 81       	ldd	r23, Y+7	; 0x07
    2c28:	88 85       	ldd	r24, Y+8	; 0x08
    2c2a:	99 85       	ldd	r25, Y+9	; 0x09
    2c2c:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2c30:	7f 93       	push	r23
    2c32:	6f 93       	push	r22
    2c34:	20 e0       	ldi	r18, 0x00	; 0
    2c36:	34 e2       	ldi	r19, 0x24	; 36
    2c38:	44 e7       	ldi	r20, 0x74	; 116
    2c3a:	59 e4       	ldi	r21, 0x49	; 73
    2c3c:	6a 85       	ldd	r22, Y+10	; 0x0a
    2c3e:	7b 85       	ldd	r23, Y+11	; 0x0b
    2c40:	8c 85       	ldd	r24, Y+12	; 0x0c
    2c42:	9d 85       	ldd	r25, Y+13	; 0x0d
    2c44:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    2c48:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2c4c:	20 e4       	ldi	r18, 0x40	; 64
    2c4e:	32 e4       	ldi	r19, 0x42	; 66
    2c50:	4f e0       	ldi	r20, 0x0F	; 15
    2c52:	50 e0       	ldi	r21, 0x00	; 0
    2c54:	0e 94 81 25 	call	0x4b02	; 0x4b02 <__divmodsi4>
    2c58:	9b 01       	movw	r18, r22
    2c5a:	77 23       	and	r23, r23
    2c5c:	24 f4       	brge	.+8      	; 0x2c66 <time_update+0x2b6>
    2c5e:	22 27       	eor	r18, r18
    2c60:	33 27       	eor	r19, r19
    2c62:	26 1b       	sub	r18, r22
    2c64:	37 0b       	sbc	r19, r23
    2c66:	c9 01       	movw	r24, r18
    2c68:	33 0f       	add	r19, r19
    2c6a:	aa 0b       	sbc	r26, r26
    2c6c:	bb 0b       	sbc	r27, r27
    2c6e:	bf 93       	push	r27
    2c70:	af 93       	push	r26
    2c72:	9f 93       	push	r25
    2c74:	8f 93       	push	r24
    2c76:	6e 85       	ldd	r22, Y+14	; 0x0e
    2c78:	7f 85       	ldd	r23, Y+15	; 0x0f
    2c7a:	88 89       	ldd	r24, Y+16	; 0x10
    2c7c:	99 89       	ldd	r25, Y+17	; 0x11
    2c7e:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2c82:	7f 93       	push	r23
    2c84:	6f 93       	push	r22
    2c86:	20 e0       	ldi	r18, 0x00	; 0
    2c88:	34 e2       	ldi	r19, 0x24	; 36
    2c8a:	44 e7       	ldi	r20, 0x74	; 116
    2c8c:	59 e4       	ldi	r21, 0x49	; 73
    2c8e:	6a 89       	ldd	r22, Y+18	; 0x12
    2c90:	7b 89       	ldd	r23, Y+19	; 0x13
    2c92:	8c 89       	ldd	r24, Y+20	; 0x14
    2c94:	9d 89       	ldd	r25, Y+21	; 0x15
    2c96:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    2c9a:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2c9e:	20 e4       	ldi	r18, 0x40	; 64
    2ca0:	32 e4       	ldi	r19, 0x42	; 66
    2ca2:	4f e0       	ldi	r20, 0x0F	; 15
    2ca4:	50 e0       	ldi	r21, 0x00	; 0
    2ca6:	0e 94 81 25 	call	0x4b02	; 0x4b02 <__divmodsi4>
    2caa:	9f 93       	push	r25
    2cac:	8f 93       	push	r24
    2cae:	7f 93       	push	r23
    2cb0:	6f 93       	push	r22
    2cb2:	6e 89       	ldd	r22, Y+22	; 0x16
    2cb4:	7f 89       	ldd	r23, Y+23	; 0x17
    2cb6:	88 8d       	ldd	r24, Y+24	; 0x18
    2cb8:	99 8d       	ldd	r25, Y+25	; 0x19
    2cba:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2cbe:	7f 93       	push	r23
    2cc0:	6f 93       	push	r22
    2cc2:	6a 8d       	ldd	r22, Y+26	; 0x1a
    2cc4:	7b 8d       	ldd	r23, Y+27	; 0x1b
    2cc6:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2cc8:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2cca:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2cce:	0f 2e       	mov	r0, r31
    2cd0:	f4 e6       	ldi	r31, 0x64	; 100
    2cd2:	cf 2e       	mov	r12, r31
    2cd4:	d1 2c       	mov	r13, r1
    2cd6:	e1 2c       	mov	r14, r1
    2cd8:	f1 2c       	mov	r15, r1
    2cda:	f0 2d       	mov	r31, r0
    2cdc:	a7 01       	movw	r20, r14
    2cde:	96 01       	movw	r18, r12
    2ce0:	0e 94 81 25 	call	0x4b02	; 0x4b02 <__divmodsi4>
    2ce4:	7f 93       	push	r23
    2ce6:	6f 93       	push	r22
    2ce8:	6e 8d       	ldd	r22, Y+30	; 0x1e
    2cea:	7f 8d       	ldd	r23, Y+31	; 0x1f
    2cec:	88 a1       	ldd	r24, Y+32	; 0x20
    2cee:	99 a1       	ldd	r25, Y+33	; 0x21
    2cf0:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2cf4:	0f 2e       	mov	r0, r31
    2cf6:	f0 e1       	ldi	r31, 0x10	; 16
    2cf8:	8f 2e       	mov	r8, r31
    2cfa:	f7 e2       	ldi	r31, 0x27	; 39
    2cfc:	9f 2e       	mov	r9, r31
    2cfe:	a1 2c       	mov	r10, r1
    2d00:	b1 2c       	mov	r11, r1
    2d02:	f0 2d       	mov	r31, r0
    2d04:	a5 01       	movw	r20, r10
    2d06:	94 01       	movw	r18, r8
    2d08:	0e 94 81 25 	call	0x4b02	; 0x4b02 <__divmodsi4>
    2d0c:	a7 01       	movw	r20, r14
    2d0e:	96 01       	movw	r18, r12
    2d10:	0e 94 81 25 	call	0x4b02	; 0x4b02 <__divmodsi4>
    2d14:	3f 93       	push	r19
    2d16:	2f 93       	push	r18
    2d18:	6a a1       	ldd	r22, Y+34	; 0x22
    2d1a:	7b a1       	ldd	r23, Y+35	; 0x23
    2d1c:	8c a1       	ldd	r24, Y+36	; 0x24
    2d1e:	9d a1       	ldd	r25, Y+37	; 0x25
    2d20:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2d24:	a5 01       	movw	r20, r10
    2d26:	94 01       	movw	r18, r8
    2d28:	0e 94 81 25 	call	0x4b02	; 0x4b02 <__divmodsi4>
    2d2c:	3f 93       	push	r19
    2d2e:	2f 93       	push	r18
    2d30:	20 e0       	ldi	r18, 0x00	; 0
    2d32:	30 e0       	ldi	r19, 0x00	; 0
    2d34:	40 e2       	ldi	r20, 0x20	; 32
    2d36:	51 e4       	ldi	r21, 0x41	; 65
    2d38:	6e a1       	ldd	r22, Y+38	; 0x26
    2d3a:	7f a1       	ldd	r23, Y+39	; 0x27
    2d3c:	88 a5       	ldd	r24, Y+40	; 0x28
    2d3e:	99 a5       	ldd	r25, Y+41	; 0x29
    2d40:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    2d44:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2d48:	cb 01       	movw	r24, r22
    2d4a:	6a e0       	ldi	r22, 0x0A	; 10
    2d4c:	70 e0       	ldi	r23, 0x00	; 0
    2d4e:	0e 94 4c 25 	call	0x4a98	; 0x4a98 <__divmodhi4>
    2d52:	9f 93       	push	r25
    2d54:	8f 93       	push	r24
    2d56:	6a a5       	ldd	r22, Y+42	; 0x2a
    2d58:	7b a5       	ldd	r23, Y+43	; 0x2b
    2d5a:	8c a5       	ldd	r24, Y+44	; 0x2c
    2d5c:	9d a5       	ldd	r25, Y+45	; 0x2d
    2d5e:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2d62:	7f 93       	push	r23
    2d64:	6f 93       	push	r22
    2d66:	20 e0       	ldi	r18, 0x00	; 0
    2d68:	30 e0       	ldi	r19, 0x00	; 0
    2d6a:	40 e2       	ldi	r20, 0x20	; 32
    2d6c:	51 e4       	ldi	r21, 0x41	; 65
    2d6e:	6e a5       	ldd	r22, Y+46	; 0x2e
    2d70:	7f a5       	ldd	r23, Y+47	; 0x2f
    2d72:	88 a9       	ldd	r24, Y+48	; 0x30
    2d74:	99 a9       	ldd	r25, Y+49	; 0x31
    2d76:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    2d7a:	20 e0       	ldi	r18, 0x00	; 0
    2d7c:	38 eb       	ldi	r19, 0xB8	; 184
    2d7e:	4a e2       	ldi	r20, 0x2A	; 42
    2d80:	55 e4       	ldi	r21, 0x45	; 69
    2d82:	0e 94 a9 21 	call	0x4352	; 0x4352 <__subsf3>
    2d86:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2d8a:	cb 01       	movw	r24, r22
    2d8c:	6a e0       	ldi	r22, 0x0A	; 10
    2d8e:	70 e0       	ldi	r23, 0x00	; 0
    2d90:	0e 94 4c 25 	call	0x4a98	; 0x4a98 <__divmodhi4>
    2d94:	9f 93       	push	r25
    2d96:	8f 93       	push	r24
    2d98:	23 e3       	ldi	r18, 0x33	; 51
    2d9a:	33 e9       	ldi	r19, 0x93	; 147
    2d9c:	48 e8       	ldi	r20, 0x88	; 136
    2d9e:	53 e4       	ldi	r21, 0x43	; 67
    2da0:	6a a9       	ldd	r22, Y+50	; 0x32
    2da2:	7b a9       	ldd	r23, Y+51	; 0x33
    2da4:	8c a9       	ldd	r24, Y+52	; 0x34
    2da6:	9d a9       	ldd	r25, Y+53	; 0x35
    2da8:	0e 94 a9 21 	call	0x4352	; 0x4352 <__subsf3>
    2dac:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2db0:	7f 93       	push	r23
    2db2:	6f 93       	push	r22
    2db4:	6e a9       	ldd	r22, Y+54	; 0x36
    2db6:	7f a9       	ldd	r23, Y+55	; 0x37
    2db8:	88 ad       	ldd	r24, Y+56	; 0x38
    2dba:	99 ad       	ldd	r25, Y+57	; 0x39
    2dbc:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2dc0:	9f 93       	push	r25
    2dc2:	8f 93       	push	r24
    2dc4:	7f 93       	push	r23
    2dc6:	6f 93       	push	r22
    2dc8:	6a ad       	ldd	r22, Y+58	; 0x3a
    2dca:	7b ad       	ldd	r23, Y+59	; 0x3b
    2dcc:	8c ad       	ldd	r24, Y+60	; 0x3c
    2dce:	9d ad       	ldd	r25, Y+61	; 0x3d
    2dd0:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    2dd4:	7f 93       	push	r23
    2dd6:	6f 93       	push	r22
    2dd8:	3f 92       	push	r3
    2dda:	2f 92       	push	r2
    2ddc:	1f 93       	push	r17
    2dde:	0f 93       	push	r16
    2de0:	80 91 16 20 	lds	r24, 0x2016	; 0x802016 <format+0x1>
    2de4:	8f 93       	push	r24
    2de6:	80 91 15 20 	lds	r24, 0x2015	; 0x802015 <format>
    2dea:	8f 93       	push	r24
    2dec:	8f e9       	ldi	r24, 0x9F	; 159
    2dee:	91 e2       	ldi	r25, 0x21	; 33
    2df0:	9f 93       	push	r25
    2df2:	8f 93       	push	r24
    2df4:	0e 94 53 26 	call	0x4ca6	; 0x4ca6 <sprintf>
    2df8:	10 92 4f 21 	sts	0x214F, r1	; 0x80214f <time_flag>
    2dfc:	cd bf       	out	0x3d, r28	; 61
    2dfe:	de bf       	out	0x3e, r29	; 62
    2e00:	ef 96       	adiw	r28, 0x3f	; 63
    2e02:	cd bf       	out	0x3d, r28	; 61
    2e04:	de bf       	out	0x3e, r29	; 62
    2e06:	df 91       	pop	r29
    2e08:	cf 91       	pop	r28
    2e0a:	1f 91       	pop	r17
    2e0c:	0f 91       	pop	r16
    2e0e:	ff 90       	pop	r15
    2e10:	ef 90       	pop	r14
    2e12:	df 90       	pop	r13
    2e14:	cf 90       	pop	r12
    2e16:	bf 90       	pop	r11
    2e18:	af 90       	pop	r10
    2e1a:	9f 90       	pop	r9
    2e1c:	8f 90       	pop	r8
    2e1e:	7f 90       	pop	r7
    2e20:	6f 90       	pop	r6
    2e22:	5f 90       	pop	r5
    2e24:	4f 90       	pop	r4
    2e26:	3f 90       	pop	r3
    2e28:	2f 90       	pop	r2
    2e2a:	08 95       	ret

00002e2c <calc_rpm>:
    2e2c:	cf 92       	push	r12
    2e2e:	df 92       	push	r13
    2e30:	ef 92       	push	r14
    2e32:	ff 92       	push	r15
    2e34:	80 91 3b 21 	lds	r24, 0x213B	; 0x80213b <ticks_per_sec>
    2e38:	90 91 3c 21 	lds	r25, 0x213C	; 0x80213c <ticks_per_sec+0x1>
    2e3c:	c0 90 fe 20 	lds	r12, 0x20FE	; 0x8020fe <rpm>
    2e40:	d0 90 ff 20 	lds	r13, 0x20FF	; 0x8020ff <rpm+0x1>
    2e44:	e0 90 00 21 	lds	r14, 0x2100	; 0x802100 <rpm+0x2>
    2e48:	f0 90 01 21 	lds	r15, 0x2101	; 0x802101 <rpm+0x3>
    2e4c:	2c e3       	ldi	r18, 0x3C	; 60
    2e4e:	28 9f       	mul	r18, r24
    2e50:	b0 01       	movw	r22, r0
    2e52:	29 9f       	mul	r18, r25
    2e54:	70 0d       	add	r23, r0
    2e56:	11 24       	eor	r1, r1
    2e58:	80 e0       	ldi	r24, 0x00	; 0
    2e5a:	90 e0       	ldi	r25, 0x00	; 0
    2e5c:	0e 94 ab 22 	call	0x4556	; 0x4556 <__floatunsisf>
    2e60:	a7 01       	movw	r20, r14
    2e62:	96 01       	movw	r18, r12
    2e64:	0e 94 aa 21 	call	0x4354	; 0x4354 <__addsf3>
    2e68:	20 e0       	ldi	r18, 0x00	; 0
    2e6a:	30 e0       	ldi	r19, 0x00	; 0
    2e6c:	40 e0       	ldi	r20, 0x00	; 0
    2e6e:	5f e3       	ldi	r21, 0x3F	; 63
    2e70:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    2e74:	60 93 fe 20 	sts	0x20FE, r22	; 0x8020fe <rpm>
    2e78:	70 93 ff 20 	sts	0x20FF, r23	; 0x8020ff <rpm+0x1>
    2e7c:	80 93 00 21 	sts	0x2100, r24	; 0x802100 <rpm+0x2>
    2e80:	90 93 01 21 	sts	0x2101, r25	; 0x802101 <rpm+0x3>
    2e84:	10 92 3b 21 	sts	0x213B, r1	; 0x80213b <ticks_per_sec>
    2e88:	10 92 3c 21 	sts	0x213C, r1	; 0x80213c <ticks_per_sec+0x1>
    2e8c:	ff 90       	pop	r15
    2e8e:	ef 90       	pop	r14
    2e90:	df 90       	pop	r13
    2e92:	cf 90       	pop	r12
    2e94:	08 95       	ret

00002e96 <cali_alt>:
    2e96:	80 91 2c 21 	lds	r24, 0x212C	; 0x80212c <press>
    2e9a:	90 91 2d 21 	lds	r25, 0x212D	; 0x80212d <press+0x1>
    2e9e:	a0 91 2e 21 	lds	r26, 0x212E	; 0x80212e <press+0x2>
    2ea2:	b0 91 2f 21 	lds	r27, 0x212F	; 0x80212f <press+0x3>
    2ea6:	80 93 2b 20 	sts	0x202B, r24	; 0x80202b <ground_p>
    2eaa:	90 93 2c 20 	sts	0x202C, r25	; 0x80202c <ground_p+0x1>
    2eae:	a0 93 2d 20 	sts	0x202D, r26	; 0x80202d <ground_p+0x2>
    2eb2:	b0 93 2e 20 	sts	0x202E, r27	; 0x80202e <ground_p+0x3>
    2eb6:	ae d8       	rcall	.-3748   	; 0x2014 <get_temperature>
    2eb8:	60 93 27 20 	sts	0x2027, r22	; 0x802027 <ground_t>
    2ebc:	70 93 28 20 	sts	0x2028, r23	; 0x802028 <ground_t+0x1>
    2ec0:	80 93 29 20 	sts	0x2029, r24	; 0x802029 <ground_t+0x2>
    2ec4:	90 93 2a 20 	sts	0x202A, r25	; 0x80202a <ground_t+0x3>
    2ec8:	08 95       	ret

00002eca <cali_ang>:
    2eca:	0e 94 8c 0c 	call	0x1918	; 0x1918 <imu_heading>
    2ece:	60 93 3d 21 	sts	0x213D, r22	; 0x80213d <ref_yaw>
    2ed2:	70 93 3e 21 	sts	0x213E, r23	; 0x80213e <ref_yaw+0x1>
    2ed6:	80 93 3f 21 	sts	0x213F, r24	; 0x80213f <ref_yaw+0x2>
    2eda:	90 93 40 21 	sts	0x2140, r25	; 0x802140 <ref_yaw+0x3>
    2ede:	08 95       	ret

00002ee0 <calibrate>:
    2ee0:	da df       	rcall	.-76     	; 0x2e96 <cali_alt>
    2ee2:	f3 cf       	rjmp	.-26     	; 0x2eca <cali_ang>
    2ee4:	08 95       	ret

00002ee6 <servo_release>:
    2ee6:	e0 e0       	ldi	r30, 0x00	; 0
    2ee8:	f9 e0       	ldi	r31, 0x09	; 9
    2eea:	86 a1       	ldd	r24, Z+38	; 0x26
    2eec:	97 a1       	ldd	r25, Z+39	; 0x27
    2eee:	88 5e       	subi	r24, 0xE8	; 232
    2ef0:	93 40       	sbci	r25, 0x03	; 3
    2ef2:	80 a7       	std	Z+40, r24	; 0x28
    2ef4:	91 a7       	std	Z+41, r25	; 0x29
    2ef6:	81 e0       	ldi	r24, 0x01	; 1
    2ef8:	80 93 50 21 	sts	0x2150, r24	; 0x802150 <released>
    2efc:	08 95       	ret

00002efe <servo_close>:
    2efe:	e0 e0       	ldi	r30, 0x00	; 0
    2f00:	f9 e0       	ldi	r31, 0x09	; 9
    2f02:	86 a1       	ldd	r24, Z+38	; 0x26
    2f04:	97 a1       	ldd	r25, Z+39	; 0x27
    2f06:	88 55       	subi	r24, 0x58	; 88
    2f08:	92 40       	sbci	r25, 0x02	; 2
    2f0a:	80 a7       	std	Z+40, r24	; 0x28
    2f0c:	91 a7       	std	Z+41, r25	; 0x29
    2f0e:	10 92 50 21 	sts	0x2150, r1	; 0x802150 <released>
    2f12:	08 95       	ret

00002f14 <packet>:
    2f14:	2f 92       	push	r2
    2f16:	3f 92       	push	r3
    2f18:	4f 92       	push	r4
    2f1a:	5f 92       	push	r5
    2f1c:	6f 92       	push	r6
    2f1e:	7f 92       	push	r7
    2f20:	8f 92       	push	r8
    2f22:	9f 92       	push	r9
    2f24:	af 92       	push	r10
    2f26:	bf 92       	push	r11
    2f28:	cf 92       	push	r12
    2f2a:	df 92       	push	r13
    2f2c:	ef 92       	push	r14
    2f2e:	ff 92       	push	r15
    2f30:	0f 93       	push	r16
    2f32:	1f 93       	push	r17
    2f34:	cf 93       	push	r28
    2f36:	df 93       	push	r29
    2f38:	cd b7       	in	r28, 0x3d	; 61
    2f3a:	de b7       	in	r29, 0x3e	; 62
    2f3c:	e9 97       	sbiw	r28, 0x39	; 57
    2f3e:	cd bf       	out	0x3d, r28	; 61
    2f40:	de bf       	out	0x3e, r29	; 62
    2f42:	80 91 30 21 	lds	r24, 0x2130	; 0x802130 <packets>
    2f46:	90 91 31 21 	lds	r25, 0x2131	; 0x802131 <packets+0x1>
    2f4a:	01 96       	adiw	r24, 0x01	; 1
    2f4c:	80 93 30 21 	sts	0x2130, r24	; 0x802130 <packets>
    2f50:	90 93 31 21 	sts	0x2131, r25	; 0x802131 <packets+0x1>
    2f54:	60 91 fa 20 	lds	r22, 0x20FA	; 0x8020fa <angle>
    2f58:	70 91 fb 20 	lds	r23, 0x20FB	; 0x8020fb <angle+0x1>
    2f5c:	80 91 fc 20 	lds	r24, 0x20FC	; 0x8020fc <angle+0x2>
    2f60:	90 91 fd 20 	lds	r25, 0x20FD	; 0x8020fd <angle+0x3>
    2f64:	20 91 51 21 	lds	r18, 0x2151	; 0x802151 <state>
    2f68:	29 83       	std	Y+1, r18	; 0x01
    2f6a:	40 90 fe 20 	lds	r4, 0x20FE	; 0x8020fe <rpm>
    2f6e:	50 90 ff 20 	lds	r5, 0x20FF	; 0x8020ff <rpm+0x1>
    2f72:	60 90 00 21 	lds	r6, 0x2100	; 0x802100 <rpm+0x2>
    2f76:	70 90 01 21 	lds	r7, 0x2101	; 0x802101 <rpm+0x3>
    2f7a:	80 90 02 21 	lds	r8, 0x2102	; 0x802102 <roll>
    2f7e:	90 90 03 21 	lds	r9, 0x2103	; 0x802103 <roll+0x1>
    2f82:	a0 90 04 21 	lds	r10, 0x2104	; 0x802104 <roll+0x2>
    2f86:	b0 90 05 21 	lds	r11, 0x2105	; 0x802105 <roll+0x3>
    2f8a:	c0 90 06 21 	lds	r12, 0x2106	; 0x802106 <pitch>
    2f8e:	d0 90 07 21 	lds	r13, 0x2107	; 0x802107 <pitch+0x1>
    2f92:	e0 90 08 21 	lds	r14, 0x2108	; 0x802108 <pitch+0x2>
    2f96:	f0 90 09 21 	lds	r15, 0x2109	; 0x802109 <pitch+0x3>
    2f9a:	40 91 0a 21 	lds	r20, 0x210A	; 0x80210a <gps_sats>
    2f9e:	50 91 0b 21 	lds	r21, 0x210B	; 0x80210b <gps_sats+0x1>
    2fa2:	48 af       	std	Y+56, r20	; 0x38
    2fa4:	59 af       	std	Y+57, r21	; 0x39
    2fa6:	20 91 0c 21 	lds	r18, 0x210C	; 0x80210c <gps_alt>
    2faa:	30 91 0d 21 	lds	r19, 0x210D	; 0x80210d <gps_alt+0x1>
    2fae:	40 91 0e 21 	lds	r20, 0x210E	; 0x80210e <gps_alt+0x2>
    2fb2:	50 91 0f 21 	lds	r21, 0x210F	; 0x80210f <gps_alt+0x3>
    2fb6:	2a 83       	std	Y+2, r18	; 0x02
    2fb8:	3b 83       	std	Y+3, r19	; 0x03
    2fba:	4c 83       	std	Y+4, r20	; 0x04
    2fbc:	5d 83       	std	Y+5, r21	; 0x05
    2fbe:	20 91 0c 21 	lds	r18, 0x210C	; 0x80210c <gps_alt>
    2fc2:	30 91 0d 21 	lds	r19, 0x210D	; 0x80210d <gps_alt+0x1>
    2fc6:	40 91 0e 21 	lds	r20, 0x210E	; 0x80210e <gps_alt+0x2>
    2fca:	50 91 0f 21 	lds	r21, 0x210F	; 0x80210f <gps_alt+0x3>
    2fce:	2e 83       	std	Y+6, r18	; 0x06
    2fd0:	3f 83       	std	Y+7, r19	; 0x07
    2fd2:	48 87       	std	Y+8, r20	; 0x08
    2fd4:	59 87       	std	Y+9, r21	; 0x09
    2fd6:	20 91 10 21 	lds	r18, 0x2110	; 0x802110 <gps_long>
    2fda:	30 91 11 21 	lds	r19, 0x2111	; 0x802111 <gps_long+0x1>
    2fde:	40 91 12 21 	lds	r20, 0x2112	; 0x802112 <gps_long+0x2>
    2fe2:	50 91 13 21 	lds	r21, 0x2113	; 0x802113 <gps_long+0x3>
    2fe6:	2a 87       	std	Y+10, r18	; 0x0a
    2fe8:	3b 87       	std	Y+11, r19	; 0x0b
    2fea:	4c 87       	std	Y+12, r20	; 0x0c
    2fec:	5d 87       	std	Y+13, r21	; 0x0d
    2fee:	20 91 10 21 	lds	r18, 0x2110	; 0x802110 <gps_long>
    2ff2:	30 91 11 21 	lds	r19, 0x2111	; 0x802111 <gps_long+0x1>
    2ff6:	40 91 12 21 	lds	r20, 0x2112	; 0x802112 <gps_long+0x2>
    2ffa:	50 91 13 21 	lds	r21, 0x2113	; 0x802113 <gps_long+0x3>
    2ffe:	2e 87       	std	Y+14, r18	; 0x0e
    3000:	3f 87       	std	Y+15, r19	; 0x0f
    3002:	48 8b       	std	Y+16, r20	; 0x10
    3004:	59 8b       	std	Y+17, r21	; 0x11
    3006:	20 91 14 21 	lds	r18, 0x2114	; 0x802114 <gps_lat>
    300a:	30 91 15 21 	lds	r19, 0x2115	; 0x802115 <gps_lat+0x1>
    300e:	40 91 16 21 	lds	r20, 0x2116	; 0x802116 <gps_lat+0x2>
    3012:	50 91 17 21 	lds	r21, 0x2117	; 0x802117 <gps_lat+0x3>
    3016:	2a 8b       	std	Y+18, r18	; 0x12
    3018:	3b 8b       	std	Y+19, r19	; 0x13
    301a:	4c 8b       	std	Y+20, r20	; 0x14
    301c:	5d 8b       	std	Y+21, r21	; 0x15
    301e:	20 91 14 21 	lds	r18, 0x2114	; 0x802114 <gps_lat>
    3022:	30 91 15 21 	lds	r19, 0x2115	; 0x802115 <gps_lat+0x1>
    3026:	40 91 16 21 	lds	r20, 0x2116	; 0x802116 <gps_lat+0x2>
    302a:	50 91 17 21 	lds	r21, 0x2117	; 0x802117 <gps_lat+0x3>
    302e:	2e 8b       	std	Y+22, r18	; 0x16
    3030:	3f 8b       	std	Y+23, r19	; 0x17
    3032:	48 8f       	std	Y+24, r20	; 0x18
    3034:	59 8f       	std	Y+25, r21	; 0x19
    3036:	20 91 18 21 	lds	r18, 0x2118	; 0x802118 <gps_t>
    303a:	30 91 19 21 	lds	r19, 0x2119	; 0x802119 <gps_t+0x1>
    303e:	40 91 1a 21 	lds	r20, 0x211A	; 0x80211a <gps_t+0x2>
    3042:	50 91 1b 21 	lds	r21, 0x211B	; 0x80211b <gps_t+0x3>
    3046:	2a 8f       	std	Y+26, r18	; 0x1a
    3048:	3b 8f       	std	Y+27, r19	; 0x1b
    304a:	4c 8f       	std	Y+28, r20	; 0x1c
    304c:	5d 8f       	std	Y+29, r21	; 0x1d
    304e:	20 91 18 21 	lds	r18, 0x2118	; 0x802118 <gps_t>
    3052:	30 91 19 21 	lds	r19, 0x2119	; 0x802119 <gps_t+0x1>
    3056:	40 91 1a 21 	lds	r20, 0x211A	; 0x80211a <gps_t+0x2>
    305a:	50 91 1b 21 	lds	r21, 0x211B	; 0x80211b <gps_t+0x3>
    305e:	2e 8f       	std	Y+30, r18	; 0x1e
    3060:	3f 8f       	std	Y+31, r19	; 0x1f
    3062:	48 a3       	std	Y+32, r20	; 0x20
    3064:	59 a3       	std	Y+33, r21	; 0x21
    3066:	20 91 18 21 	lds	r18, 0x2118	; 0x802118 <gps_t>
    306a:	30 91 19 21 	lds	r19, 0x2119	; 0x802119 <gps_t+0x1>
    306e:	40 91 1a 21 	lds	r20, 0x211A	; 0x80211a <gps_t+0x2>
    3072:	50 91 1b 21 	lds	r21, 0x211B	; 0x80211b <gps_t+0x3>
    3076:	2a a3       	std	Y+34, r18	; 0x22
    3078:	3b a3       	std	Y+35, r19	; 0x23
    307a:	4c a3       	std	Y+36, r20	; 0x24
    307c:	5d a3       	std	Y+37, r21	; 0x25
    307e:	20 91 20 21 	lds	r18, 0x2120	; 0x802120 <volt>
    3082:	30 91 21 21 	lds	r19, 0x2121	; 0x802121 <volt+0x1>
    3086:	40 91 22 21 	lds	r20, 0x2122	; 0x802122 <volt+0x2>
    308a:	50 91 23 21 	lds	r21, 0x2123	; 0x802123 <volt+0x3>
    308e:	2e a3       	std	Y+38, r18	; 0x26
    3090:	3f a3       	std	Y+39, r19	; 0x27
    3092:	48 a7       	std	Y+40, r20	; 0x28
    3094:	59 a7       	std	Y+41, r21	; 0x29
    3096:	20 91 28 21 	lds	r18, 0x2128	; 0x802128 <temp>
    309a:	30 91 29 21 	lds	r19, 0x2129	; 0x802129 <temp+0x1>
    309e:	40 91 2a 21 	lds	r20, 0x212A	; 0x80212a <temp+0x2>
    30a2:	50 91 2b 21 	lds	r21, 0x212B	; 0x80212b <temp+0x3>
    30a6:	2a a7       	std	Y+42, r18	; 0x2a
    30a8:	3b a7       	std	Y+43, r19	; 0x2b
    30aa:	4c a7       	std	Y+44, r20	; 0x2c
    30ac:	5d a7       	std	Y+45, r21	; 0x2d
    30ae:	20 91 2c 21 	lds	r18, 0x212C	; 0x80212c <press>
    30b2:	30 91 2d 21 	lds	r19, 0x212D	; 0x80212d <press+0x1>
    30b6:	40 91 2e 21 	lds	r20, 0x212E	; 0x80212e <press+0x2>
    30ba:	50 91 2f 21 	lds	r21, 0x212F	; 0x80212f <press+0x3>
    30be:	2e a7       	std	Y+46, r18	; 0x2e
    30c0:	3f a7       	std	Y+47, r19	; 0x2f
    30c2:	48 ab       	std	Y+48, r20	; 0x30
    30c4:	59 ab       	std	Y+49, r21	; 0x31
    30c6:	20 91 24 21 	lds	r18, 0x2124	; 0x802124 <alt>
    30ca:	30 91 25 21 	lds	r19, 0x2125	; 0x802125 <alt+0x1>
    30ce:	40 91 26 21 	lds	r20, 0x2126	; 0x802126 <alt+0x2>
    30d2:	50 91 27 21 	lds	r21, 0x2127	; 0x802127 <alt+0x3>
    30d6:	2a ab       	std	Y+50, r18	; 0x32
    30d8:	3b ab       	std	Y+51, r19	; 0x33
    30da:	4c ab       	std	Y+52, r20	; 0x34
    30dc:	5d ab       	std	Y+53, r21	; 0x35
    30de:	00 91 30 21 	lds	r16, 0x2130	; 0x802130 <packets>
    30e2:	10 91 31 21 	lds	r17, 0x2131	; 0x802131 <packets+0x1>
    30e6:	20 90 34 21 	lds	r2, 0x2134	; 0x802134 <timer>
    30ea:	30 90 35 21 	lds	r3, 0x2135	; 0x802135 <timer+0x1>
    30ee:	40 91 34 21 	lds	r20, 0x2134	; 0x802134 <timer>
    30f2:	50 91 35 21 	lds	r21, 0x2135	; 0x802135 <timer+0x1>
    30f6:	4e ab       	std	Y+54, r20	; 0x36
    30f8:	5f ab       	std	Y+55, r21	; 0x37
    30fa:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    30fe:	7f 93       	push	r23
    3100:	6f 93       	push	r22
    3102:	1f 92       	push	r1
    3104:	59 81       	ldd	r21, Y+1	; 0x01
    3106:	5f 93       	push	r21
    3108:	c3 01       	movw	r24, r6
    310a:	b2 01       	movw	r22, r4
    310c:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    3110:	7f 93       	push	r23
    3112:	6f 93       	push	r22
    3114:	c5 01       	movw	r24, r10
    3116:	b4 01       	movw	r22, r8
    3118:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    311c:	7f 93       	push	r23
    311e:	6f 93       	push	r22
    3120:	c7 01       	movw	r24, r14
    3122:	b6 01       	movw	r22, r12
    3124:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    3128:	7f 93       	push	r23
    312a:	6f 93       	push	r22
    312c:	89 ad       	ldd	r24, Y+57	; 0x39
    312e:	8f 93       	push	r24
    3130:	98 ad       	ldd	r25, Y+56	; 0x38
    3132:	9f 93       	push	r25
    3134:	6a 81       	ldd	r22, Y+2	; 0x02
    3136:	7b 81       	ldd	r23, Y+3	; 0x03
    3138:	8c 81       	ldd	r24, Y+4	; 0x04
    313a:	9d 81       	ldd	r25, Y+5	; 0x05
    313c:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    3140:	9b 01       	movw	r18, r22
    3142:	22 0f       	add	r18, r18
    3144:	33 1f       	adc	r19, r19
    3146:	66 0f       	add	r22, r22
    3148:	77 1f       	adc	r23, r23
    314a:	66 0f       	add	r22, r22
    314c:	77 1f       	adc	r23, r23
    314e:	66 0f       	add	r22, r22
    3150:	77 1f       	adc	r23, r23
    3152:	c9 01       	movw	r24, r18
    3154:	86 0f       	add	r24, r22
    3156:	97 1f       	adc	r25, r23
    3158:	6a e0       	ldi	r22, 0x0A	; 10
    315a:	70 e0       	ldi	r23, 0x00	; 0
    315c:	0e 94 4c 25 	call	0x4a98	; 0x4a98 <__divmodhi4>
    3160:	9f 93       	push	r25
    3162:	8f 93       	push	r24
    3164:	6e 81       	ldd	r22, Y+6	; 0x06
    3166:	7f 81       	ldd	r23, Y+7	; 0x07
    3168:	88 85       	ldd	r24, Y+8	; 0x08
    316a:	99 85       	ldd	r25, Y+9	; 0x09
    316c:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    3170:	7f 93       	push	r23
    3172:	6f 93       	push	r22
    3174:	20 e0       	ldi	r18, 0x00	; 0
    3176:	34 e2       	ldi	r19, 0x24	; 36
    3178:	44 e7       	ldi	r20, 0x74	; 116
    317a:	59 e4       	ldi	r21, 0x49	; 73
    317c:	6a 85       	ldd	r22, Y+10	; 0x0a
    317e:	7b 85       	ldd	r23, Y+11	; 0x0b
    3180:	8c 85       	ldd	r24, Y+12	; 0x0c
    3182:	9d 85       	ldd	r25, Y+13	; 0x0d
    3184:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    3188:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    318c:	20 e4       	ldi	r18, 0x40	; 64
    318e:	32 e4       	ldi	r19, 0x42	; 66
    3190:	4f e0       	ldi	r20, 0x0F	; 15
    3192:	50 e0       	ldi	r21, 0x00	; 0
    3194:	0e 94 81 25 	call	0x4b02	; 0x4b02 <__divmodsi4>
    3198:	9b 01       	movw	r18, r22
    319a:	77 23       	and	r23, r23
    319c:	24 f4       	brge	.+8      	; 0x31a6 <packet+0x292>
    319e:	22 27       	eor	r18, r18
    31a0:	33 27       	eor	r19, r19
    31a2:	26 1b       	sub	r18, r22
    31a4:	37 0b       	sbc	r19, r23
    31a6:	c9 01       	movw	r24, r18
    31a8:	33 0f       	add	r19, r19
    31aa:	aa 0b       	sbc	r26, r26
    31ac:	bb 0b       	sbc	r27, r27
    31ae:	bf 93       	push	r27
    31b0:	af 93       	push	r26
    31b2:	9f 93       	push	r25
    31b4:	8f 93       	push	r24
    31b6:	6e 85       	ldd	r22, Y+14	; 0x0e
    31b8:	7f 85       	ldd	r23, Y+15	; 0x0f
    31ba:	88 89       	ldd	r24, Y+16	; 0x10
    31bc:	99 89       	ldd	r25, Y+17	; 0x11
    31be:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    31c2:	7f 93       	push	r23
    31c4:	6f 93       	push	r22
    31c6:	20 e0       	ldi	r18, 0x00	; 0
    31c8:	34 e2       	ldi	r19, 0x24	; 36
    31ca:	44 e7       	ldi	r20, 0x74	; 116
    31cc:	59 e4       	ldi	r21, 0x49	; 73
    31ce:	6a 89       	ldd	r22, Y+18	; 0x12
    31d0:	7b 89       	ldd	r23, Y+19	; 0x13
    31d2:	8c 89       	ldd	r24, Y+20	; 0x14
    31d4:	9d 89       	ldd	r25, Y+21	; 0x15
    31d6:	0e 94 61 23 	call	0x46c2	; 0x46c2 <__mulsf3>
    31da:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    31de:	20 e4       	ldi	r18, 0x40	; 64
    31e0:	32 e4       	ldi	r19, 0x42	; 66
    31e2:	4f e0       	ldi	r20, 0x0F	; 15
    31e4:	50 e0       	ldi	r21, 0x00	; 0
    31e6:	0e 94 81 25 	call	0x4b02	; 0x4b02 <__divmodsi4>
    31ea:	9f 93       	push	r25
    31ec:	8f 93       	push	r24
    31ee:	7f 93       	push	r23
    31f0:	6f 93       	push	r22
    31f2:	6e 89       	ldd	r22, Y+22	; 0x16
    31f4:	7f 89       	ldd	r23, Y+23	; 0x17
    31f6:	88 8d       	ldd	r24, Y+24	; 0x18
    31f8:	99 8d       	ldd	r25, Y+25	; 0x19
    31fa:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    31fe:	7f 93       	push	r23
    3200:	6f 93       	push	r22
    3202:	6a 8d       	ldd	r22, Y+26	; 0x1a
    3204:	7b 8d       	ldd	r23, Y+27	; 0x1b
    3206:	8c 8d       	ldd	r24, Y+28	; 0x1c
    3208:	9d 8d       	ldd	r25, Y+29	; 0x1d
    320a:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    320e:	0f 2e       	mov	r0, r31
    3210:	f4 e6       	ldi	r31, 0x64	; 100
    3212:	cf 2e       	mov	r12, r31
    3214:	d1 2c       	mov	r13, r1
    3216:	e1 2c       	mov	r14, r1
    3218:	f1 2c       	mov	r15, r1
    321a:	f0 2d       	mov	r31, r0
    321c:	a7 01       	movw	r20, r14
    321e:	96 01       	movw	r18, r12
    3220:	0e 94 81 25 	call	0x4b02	; 0x4b02 <__divmodsi4>
    3224:	7f 93       	push	r23
    3226:	6f 93       	push	r22
    3228:	6e 8d       	ldd	r22, Y+30	; 0x1e
    322a:	7f 8d       	ldd	r23, Y+31	; 0x1f
    322c:	88 a1       	ldd	r24, Y+32	; 0x20
    322e:	99 a1       	ldd	r25, Y+33	; 0x21
    3230:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    3234:	0f 2e       	mov	r0, r31
    3236:	f0 e1       	ldi	r31, 0x10	; 16
    3238:	8f 2e       	mov	r8, r31
    323a:	f7 e2       	ldi	r31, 0x27	; 39
    323c:	9f 2e       	mov	r9, r31
    323e:	a1 2c       	mov	r10, r1
    3240:	b1 2c       	mov	r11, r1
    3242:	f0 2d       	mov	r31, r0
    3244:	a5 01       	movw	r20, r10
    3246:	94 01       	movw	r18, r8
    3248:	0e 94 81 25 	call	0x4b02	; 0x4b02 <__divmodsi4>
    324c:	a7 01       	movw	r20, r14
    324e:	96 01       	movw	r18, r12
    3250:	0e 94 81 25 	call	0x4b02	; 0x4b02 <__divmodsi4>
    3254:	3f 93       	push	r19
    3256:	2f 93       	push	r18
    3258:	6a a1       	ldd	r22, Y+34	; 0x22
    325a:	7b a1       	ldd	r23, Y+35	; 0x23
    325c:	8c a1       	ldd	r24, Y+36	; 0x24
    325e:	9d a1       	ldd	r25, Y+37	; 0x25
    3260:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    3264:	a5 01       	movw	r20, r10
    3266:	94 01       	movw	r18, r8
    3268:	0e 94 81 25 	call	0x4b02	; 0x4b02 <__divmodsi4>
    326c:	3f 93       	push	r19
    326e:	2f 93       	push	r18
    3270:	6e a1       	ldd	r22, Y+38	; 0x26
    3272:	7f a1       	ldd	r23, Y+39	; 0x27
    3274:	88 a5       	ldd	r24, Y+40	; 0x28
    3276:	99 a5       	ldd	r25, Y+41	; 0x29
    3278:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    327c:	7f 93       	push	r23
    327e:	6f 93       	push	r22
    3280:	23 e3       	ldi	r18, 0x33	; 51
    3282:	33 e9       	ldi	r19, 0x93	; 147
    3284:	48 e8       	ldi	r20, 0x88	; 136
    3286:	53 e4       	ldi	r21, 0x43	; 67
    3288:	6a a5       	ldd	r22, Y+42	; 0x2a
    328a:	7b a5       	ldd	r23, Y+43	; 0x2b
    328c:	8c a5       	ldd	r24, Y+44	; 0x2c
    328e:	9d a5       	ldd	r25, Y+45	; 0x2d
    3290:	0e 94 a9 21 	call	0x4352	; 0x4352 <__subsf3>
    3294:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    3298:	7f 93       	push	r23
    329a:	6f 93       	push	r22
    329c:	6e a5       	ldd	r22, Y+46	; 0x2e
    329e:	7f a5       	ldd	r23, Y+47	; 0x2f
    32a0:	88 a9       	ldd	r24, Y+48	; 0x30
    32a2:	99 a9       	ldd	r25, Y+49	; 0x31
    32a4:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    32a8:	9f 93       	push	r25
    32aa:	8f 93       	push	r24
    32ac:	7f 93       	push	r23
    32ae:	6f 93       	push	r22
    32b0:	6a a9       	ldd	r22, Y+50	; 0x32
    32b2:	7b a9       	ldd	r23, Y+51	; 0x33
    32b4:	8c a9       	ldd	r24, Y+52	; 0x34
    32b6:	9d a9       	ldd	r25, Y+53	; 0x35
    32b8:	0e 94 7a 22 	call	0x44f4	; 0x44f4 <__fixsfsi>
    32bc:	7f 93       	push	r23
    32be:	6f 93       	push	r22
    32c0:	1f 93       	push	r17
    32c2:	0f 93       	push	r16
    32c4:	91 01       	movw	r18, r2
    32c6:	ad ec       	ldi	r26, 0xCD	; 205
    32c8:	bc ec       	ldi	r27, 0xCC	; 204
    32ca:	0e 94 a6 25 	call	0x4b4c	; 0x4b4c <__umulhisi3>
    32ce:	96 95       	lsr	r25
    32d0:	87 95       	ror	r24
    32d2:	96 95       	lsr	r25
    32d4:	87 95       	ror	r24
    32d6:	96 95       	lsr	r25
    32d8:	87 95       	ror	r24
    32da:	9c 01       	movw	r18, r24
    32dc:	22 0f       	add	r18, r18
    32de:	33 1f       	adc	r19, r19
    32e0:	88 0f       	add	r24, r24
    32e2:	99 1f       	adc	r25, r25
    32e4:	88 0f       	add	r24, r24
    32e6:	99 1f       	adc	r25, r25
    32e8:	88 0f       	add	r24, r24
    32ea:	99 1f       	adc	r25, r25
    32ec:	82 0f       	add	r24, r18
    32ee:	93 1f       	adc	r25, r19
    32f0:	28 1a       	sub	r2, r24
    32f2:	39 0a       	sbc	r3, r25
    32f4:	3f 92       	push	r3
    32f6:	2f 92       	push	r2
    32f8:	2e a9       	ldd	r18, Y+54	; 0x36
    32fa:	3f a9       	ldd	r19, Y+55	; 0x37
    32fc:	0e 94 a6 25 	call	0x4b4c	; 0x4b4c <__umulhisi3>
    3300:	96 95       	lsr	r25
    3302:	87 95       	ror	r24
    3304:	96 95       	lsr	r25
    3306:	87 95       	ror	r24
    3308:	96 95       	lsr	r25
    330a:	87 95       	ror	r24
    330c:	9f 93       	push	r25
    330e:	8f 93       	push	r24
    3310:	80 91 16 20 	lds	r24, 0x2016	; 0x802016 <format+0x1>
    3314:	8f 93       	push	r24
    3316:	80 91 15 20 	lds	r24, 0x2015	; 0x802015 <format>
    331a:	8f 93       	push	r24
    331c:	2f e9       	ldi	r18, 0x9F	; 159
    331e:	31 e2       	ldi	r19, 0x21	; 33
    3320:	3f 93       	push	r19
    3322:	2f 93       	push	r18
    3324:	0e 94 53 26 	call	0x4ca6	; 0x4ca6 <sprintf>
    3328:	cd bf       	out	0x3d, r28	; 61
    332a:	de bf       	out	0x3e, r29	; 62
    332c:	2f e9       	ldi	r18, 0x9F	; 159
    332e:	31 e2       	ldi	r19, 0x21	; 33
    3330:	3f 93       	push	r19
    3332:	2f 93       	push	r18
    3334:	0e 94 40 26 	call	0x4c80	; 0x4c80 <printf>
    3338:	0f 90       	pop	r0
    333a:	0f 90       	pop	r0
    333c:	e9 96       	adiw	r28, 0x39	; 57
    333e:	cd bf       	out	0x3d, r28	; 61
    3340:	de bf       	out	0x3e, r29	; 62
    3342:	df 91       	pop	r29
    3344:	cf 91       	pop	r28
    3346:	1f 91       	pop	r17
    3348:	0f 91       	pop	r16
    334a:	ff 90       	pop	r15
    334c:	ef 90       	pop	r14
    334e:	df 90       	pop	r13
    3350:	cf 90       	pop	r12
    3352:	bf 90       	pop	r11
    3354:	af 90       	pop	r10
    3356:	9f 90       	pop	r9
    3358:	8f 90       	pop	r8
    335a:	7f 90       	pop	r7
    335c:	6f 90       	pop	r6
    335e:	5f 90       	pop	r5
    3360:	4f 90       	pop	r4
    3362:	3f 90       	pop	r3
    3364:	2f 90       	pop	r2
    3366:	08 95       	ret

00003368 <eeprom_write_const>:
    3368:	4f 92       	push	r4
    336a:	5f 92       	push	r5
    336c:	6f 92       	push	r6
    336e:	7f 92       	push	r7
    3370:	8f 92       	push	r8
    3372:	9f 92       	push	r9
    3374:	af 92       	push	r10
    3376:	bf 92       	push	r11
    3378:	cf 92       	push	r12
    337a:	df 92       	push	r13
    337c:	ef 92       	push	r14
    337e:	ff 92       	push	r15
    3380:	0f 93       	push	r16
    3382:	1f 93       	push	r17
    3384:	cf 93       	push	r28
    3386:	df 93       	push	r29
    3388:	cd b7       	in	r28, 0x3d	; 61
    338a:	de b7       	in	r29, 0x3e	; 62
    338c:	a0 97       	sbiw	r28, 0x20	; 32
    338e:	cd bf       	out	0x3d, r28	; 61
    3390:	de bf       	out	0x3e, r29	; 62
    3392:	ab e2       	ldi	r26, 0x2B	; 43
    3394:	b0 e2       	ldi	r27, 0x20	; 32
    3396:	fc 91       	ld	r31, X
    3398:	11 96       	adiw	r26, 0x01	; 1
    339a:	5c 90       	ld	r5, X
    339c:	11 97       	sbiw	r26, 0x01	; 1
    339e:	12 96       	adiw	r26, 0x02	; 2
    33a0:	6c 90       	ld	r6, X
    33a2:	12 97       	sbiw	r26, 0x02	; 2
    33a4:	13 96       	adiw	r26, 0x03	; 3
    33a6:	7c 90       	ld	r7, X
    33a8:	13 97       	sbiw	r26, 0x03	; 3
    33aa:	14 96       	adiw	r26, 0x04	; 4
    33ac:	8c 90       	ld	r8, X
    33ae:	14 97       	sbiw	r26, 0x04	; 4
    33b0:	15 96       	adiw	r26, 0x05	; 5
    33b2:	9c 90       	ld	r9, X
    33b4:	15 97       	sbiw	r26, 0x05	; 5
    33b6:	16 96       	adiw	r26, 0x06	; 6
    33b8:	ac 90       	ld	r10, X
    33ba:	16 97       	sbiw	r26, 0x06	; 6
    33bc:	17 96       	adiw	r26, 0x07	; 7
    33be:	4c 90       	ld	r4, X
    33c0:	a7 e2       	ldi	r26, 0x27	; 39
    33c2:	b0 e2       	ldi	r27, 0x20	; 32
    33c4:	ec 91       	ld	r30, X
    33c6:	11 96       	adiw	r26, 0x01	; 1
    33c8:	bc 90       	ld	r11, X
    33ca:	11 97       	sbiw	r26, 0x01	; 1
    33cc:	12 96       	adiw	r26, 0x02	; 2
    33ce:	cc 90       	ld	r12, X
    33d0:	12 97       	sbiw	r26, 0x02	; 2
    33d2:	13 96       	adiw	r26, 0x03	; 3
    33d4:	dc 90       	ld	r13, X
    33d6:	13 97       	sbiw	r26, 0x03	; 3
    33d8:	14 96       	adiw	r26, 0x04	; 4
    33da:	ec 90       	ld	r14, X
    33dc:	14 97       	sbiw	r26, 0x04	; 4
    33de:	15 96       	adiw	r26, 0x05	; 5
    33e0:	fc 90       	ld	r15, X
    33e2:	15 97       	sbiw	r26, 0x05	; 5
    33e4:	16 96       	adiw	r26, 0x06	; 6
    33e6:	1c 91       	ld	r17, X
    33e8:	16 97       	sbiw	r26, 0x06	; 6
    33ea:	17 96       	adiw	r26, 0x07	; 7
    33ec:	ac 91       	ld	r26, X
    33ee:	f9 83       	std	Y+1, r31	; 0x01
    33f0:	2f 2f       	mov	r18, r31
    33f2:	35 2d       	mov	r19, r5
    33f4:	46 2d       	mov	r20, r6
    33f6:	57 2d       	mov	r21, r7
    33f8:	68 2d       	mov	r22, r8
    33fa:	79 2d       	mov	r23, r9
    33fc:	8a 2d       	mov	r24, r10
    33fe:	94 2d       	mov	r25, r4
    3400:	08 e0       	ldi	r16, 0x08	; 8
    3402:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <__lshrdi3>
    3406:	2a 83       	std	Y+2, r18	; 0x02
    3408:	2f 2f       	mov	r18, r31
    340a:	35 2d       	mov	r19, r5
    340c:	46 2d       	mov	r20, r6
    340e:	57 2d       	mov	r21, r7
    3410:	68 2d       	mov	r22, r8
    3412:	79 2d       	mov	r23, r9
    3414:	8a 2d       	mov	r24, r10
    3416:	94 2d       	mov	r25, r4
    3418:	00 e1       	ldi	r16, 0x10	; 16
    341a:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <__lshrdi3>
    341e:	2b 83       	std	Y+3, r18	; 0x03
    3420:	2f 2f       	mov	r18, r31
    3422:	35 2d       	mov	r19, r5
    3424:	46 2d       	mov	r20, r6
    3426:	57 2d       	mov	r21, r7
    3428:	68 2d       	mov	r22, r8
    342a:	79 2d       	mov	r23, r9
    342c:	8a 2d       	mov	r24, r10
    342e:	94 2d       	mov	r25, r4
    3430:	08 e1       	ldi	r16, 0x18	; 24
    3432:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <__lshrdi3>
    3436:	2c 83       	std	Y+4, r18	; 0x04
    3438:	2f 2f       	mov	r18, r31
    343a:	35 2d       	mov	r19, r5
    343c:	46 2d       	mov	r20, r6
    343e:	57 2d       	mov	r21, r7
    3440:	68 2d       	mov	r22, r8
    3442:	79 2d       	mov	r23, r9
    3444:	8a 2d       	mov	r24, r10
    3446:	94 2d       	mov	r25, r4
    3448:	00 e2       	ldi	r16, 0x20	; 32
    344a:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <__lshrdi3>
    344e:	2d 83       	std	Y+5, r18	; 0x05
    3450:	2f 2f       	mov	r18, r31
    3452:	35 2d       	mov	r19, r5
    3454:	46 2d       	mov	r20, r6
    3456:	57 2d       	mov	r21, r7
    3458:	68 2d       	mov	r22, r8
    345a:	79 2d       	mov	r23, r9
    345c:	8a 2d       	mov	r24, r10
    345e:	94 2d       	mov	r25, r4
    3460:	08 e2       	ldi	r16, 0x28	; 40
    3462:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <__lshrdi3>
    3466:	2e 83       	std	Y+6, r18	; 0x06
    3468:	2f 2f       	mov	r18, r31
    346a:	35 2d       	mov	r19, r5
    346c:	46 2d       	mov	r20, r6
    346e:	57 2d       	mov	r21, r7
    3470:	68 2d       	mov	r22, r8
    3472:	79 2d       	mov	r23, r9
    3474:	8a 2d       	mov	r24, r10
    3476:	94 2d       	mov	r25, r4
    3478:	00 e3       	ldi	r16, 0x30	; 48
    347a:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <__lshrdi3>
    347e:	2f 83       	std	Y+7, r18	; 0x07
    3480:	2f 2f       	mov	r18, r31
    3482:	35 2d       	mov	r19, r5
    3484:	46 2d       	mov	r20, r6
    3486:	57 2d       	mov	r21, r7
    3488:	68 2d       	mov	r22, r8
    348a:	79 2d       	mov	r23, r9
    348c:	8a 2d       	mov	r24, r10
    348e:	94 2d       	mov	r25, r4
    3490:	08 e3       	ldi	r16, 0x38	; 56
    3492:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <__lshrdi3>
    3496:	28 87       	std	Y+8, r18	; 0x08
    3498:	e9 87       	std	Y+9, r30	; 0x09
    349a:	2e 2f       	mov	r18, r30
    349c:	3b 2d       	mov	r19, r11
    349e:	4c 2d       	mov	r20, r12
    34a0:	5d 2d       	mov	r21, r13
    34a2:	6e 2d       	mov	r22, r14
    34a4:	7f 2d       	mov	r23, r15
    34a6:	81 2f       	mov	r24, r17
    34a8:	9a 2f       	mov	r25, r26
    34aa:	08 e0       	ldi	r16, 0x08	; 8
    34ac:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <__lshrdi3>
    34b0:	2a 87       	std	Y+10, r18	; 0x0a
    34b2:	2e 2f       	mov	r18, r30
    34b4:	3b 2d       	mov	r19, r11
    34b6:	4c 2d       	mov	r20, r12
    34b8:	5d 2d       	mov	r21, r13
    34ba:	6e 2d       	mov	r22, r14
    34bc:	7f 2d       	mov	r23, r15
    34be:	81 2f       	mov	r24, r17
    34c0:	9a 2f       	mov	r25, r26
    34c2:	00 e1       	ldi	r16, 0x10	; 16
    34c4:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <__lshrdi3>
    34c8:	2b 87       	std	Y+11, r18	; 0x0b
    34ca:	2e 2f       	mov	r18, r30
    34cc:	3b 2d       	mov	r19, r11
    34ce:	4c 2d       	mov	r20, r12
    34d0:	5d 2d       	mov	r21, r13
    34d2:	6e 2d       	mov	r22, r14
    34d4:	7f 2d       	mov	r23, r15
    34d6:	81 2f       	mov	r24, r17
    34d8:	9a 2f       	mov	r25, r26
    34da:	08 e1       	ldi	r16, 0x18	; 24
    34dc:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <__lshrdi3>
    34e0:	2c 87       	std	Y+12, r18	; 0x0c
    34e2:	2e 2f       	mov	r18, r30
    34e4:	3b 2d       	mov	r19, r11
    34e6:	4c 2d       	mov	r20, r12
    34e8:	5d 2d       	mov	r21, r13
    34ea:	6e 2d       	mov	r22, r14
    34ec:	7f 2d       	mov	r23, r15
    34ee:	81 2f       	mov	r24, r17
    34f0:	9a 2f       	mov	r25, r26
    34f2:	00 e2       	ldi	r16, 0x20	; 32
    34f4:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <__lshrdi3>
    34f8:	2d 87       	std	Y+13, r18	; 0x0d
    34fa:	2e 2f       	mov	r18, r30
    34fc:	3b 2d       	mov	r19, r11
    34fe:	4c 2d       	mov	r20, r12
    3500:	5d 2d       	mov	r21, r13
    3502:	6e 2d       	mov	r22, r14
    3504:	7f 2d       	mov	r23, r15
    3506:	81 2f       	mov	r24, r17
    3508:	9a 2f       	mov	r25, r26
    350a:	08 e2       	ldi	r16, 0x28	; 40
    350c:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <__lshrdi3>
    3510:	2e 87       	std	Y+14, r18	; 0x0e
    3512:	2e 2f       	mov	r18, r30
    3514:	3b 2d       	mov	r19, r11
    3516:	4c 2d       	mov	r20, r12
    3518:	5d 2d       	mov	r21, r13
    351a:	6e 2d       	mov	r22, r14
    351c:	7f 2d       	mov	r23, r15
    351e:	81 2f       	mov	r24, r17
    3520:	9a 2f       	mov	r25, r26
    3522:	00 e3       	ldi	r16, 0x30	; 48
    3524:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <__lshrdi3>
    3528:	2f 87       	std	Y+15, r18	; 0x0f
    352a:	2e 2f       	mov	r18, r30
    352c:	3b 2d       	mov	r19, r11
    352e:	4c 2d       	mov	r20, r12
    3530:	5d 2d       	mov	r21, r13
    3532:	6e 2d       	mov	r22, r14
    3534:	7f 2d       	mov	r23, r15
    3536:	81 2f       	mov	r24, r17
    3538:	9a 2f       	mov	r25, r26
    353a:	08 e3       	ldi	r16, 0x38	; 56
    353c:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <__lshrdi3>
    3540:	28 8b       	std	Y+16, r18	; 0x10
    3542:	80 e1       	ldi	r24, 0x10	; 16
    3544:	ef e2       	ldi	r30, 0x2F	; 47
    3546:	f0 e2       	ldi	r31, 0x20	; 32
    3548:	de 01       	movw	r26, r28
    354a:	51 96       	adiw	r26, 0x11	; 17
    354c:	01 90       	ld	r0, Z+
    354e:	0d 92       	st	X+, r0
    3550:	8a 95       	dec	r24
    3552:	e1 f7       	brne	.-8      	; 0x354c <eeprom_write_const+0x1e4>
    3554:	83 e3       	ldi	r24, 0x33	; 51
    3556:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
    355a:	fe 01       	movw	r30, r28
    355c:	71 96       	adiw	r30, 0x11	; 17
    355e:	ce 01       	movw	r24, r28
    3560:	01 96       	adiw	r24, 0x01	; 1
    3562:	ae 01       	movw	r20, r28
    3564:	4f 5d       	subi	r20, 0xDF	; 223
    3566:	5f 4f       	sbci	r21, 0xFF	; 255
    3568:	60 ec       	ldi	r22, 0xC0	; 192
    356a:	71 e0       	ldi	r23, 0x01	; 1
    356c:	21 91       	ld	r18, Z+
    356e:	db 01       	movw	r26, r22
    3570:	2c 93       	st	X, r18
    3572:	dc 01       	movw	r26, r24
    3574:	2d 91       	ld	r18, X+
    3576:	cd 01       	movw	r24, r26
    3578:	db 01       	movw	r26, r22
    357a:	14 96       	adiw	r26, 0x04	; 4
    357c:	2c 93       	st	X, r18
    357e:	e4 17       	cp	r30, r20
    3580:	f5 07       	cpc	r31, r21
    3582:	a1 f7       	brne	.-24     	; 0x356c <eeprom_write_const+0x204>
    3584:	e0 ec       	ldi	r30, 0xC0	; 192
    3586:	f1 e0       	ldi	r31, 0x01	; 1
    3588:	85 e3       	ldi	r24, 0x35	; 53
    358a:	82 87       	std	Z+10, r24	; 0x0a
    358c:	10 82       	st	Z, r1
    358e:	80 e1       	ldi	r24, 0x10	; 16
    3590:	81 83       	std	Z+1, r24	; 0x01
    3592:	88 ed       	ldi	r24, 0xD8	; 216
    3594:	84 bf       	out	0x34, r24	; 52
    3596:	81 e0       	ldi	r24, 0x01	; 1
    3598:	83 87       	std	Z+11, r24	; 0x0b
    359a:	87 85       	ldd	r24, Z+15	; 0x0f
    359c:	88 23       	and	r24, r24
    359e:	ec f3       	brlt	.-6      	; 0x359a <eeprom_write_const+0x232>
    35a0:	a0 96       	adiw	r28, 0x20	; 32
    35a2:	cd bf       	out	0x3d, r28	; 61
    35a4:	de bf       	out	0x3e, r29	; 62
    35a6:	df 91       	pop	r29
    35a8:	cf 91       	pop	r28
    35aa:	1f 91       	pop	r17
    35ac:	0f 91       	pop	r16
    35ae:	ff 90       	pop	r15
    35b0:	ef 90       	pop	r14
    35b2:	df 90       	pop	r13
    35b4:	cf 90       	pop	r12
    35b6:	bf 90       	pop	r11
    35b8:	af 90       	pop	r10
    35ba:	9f 90       	pop	r9
    35bc:	8f 90       	pop	r8
    35be:	7f 90       	pop	r7
    35c0:	6f 90       	pop	r6
    35c2:	5f 90       	pop	r5
    35c4:	4f 90       	pop	r4
    35c6:	08 95       	ret

000035c8 <eeprom_read>:

uint8_t	eeprom_read(uint16_t address){
    35c8:	cf 93       	push	r28
    35ca:	df 93       	push	r29
	NVM.CMD = READ_EEPROM;
    35cc:	c0 ec       	ldi	r28, 0xC0	; 192
    35ce:	d1 e0       	ldi	r29, 0x01	; 1
    35d0:	26 e0       	ldi	r18, 0x06	; 6
    35d2:	2a 87       	std	Y+10, r18	; 0x0a
	NVM.ADDR0 = address & 0xFF;
    35d4:	88 83       	st	Y, r24
	NVM.ADDR1 = address >> 8;
    35d6:	99 83       	std	Y+1, r25	; 0x01
	CCP = CCP_IOREG_MODE;
    35d8:	88 ed       	ldi	r24, 0xD8	; 216
    35da:	84 bf       	out	0x34, r24	; 52
	NVM.CTRLA = CTRLA_CMDEX_BYTE;
    35dc:	81 e0       	ldi	r24, 0x01	; 1
    35de:	8b 87       	std	Y+11, r24	; 0x0b
	delay_ms(1);
    35e0:	66 ed       	ldi	r22, 0xD6	; 214
    35e2:	74 e1       	ldi	r23, 0x14	; 20
    35e4:	80 e0       	ldi	r24, 0x00	; 0
    35e6:	90 e0       	ldi	r25, 0x00	; 0
    35e8:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <__portable_avr_delay_cycles>
	uint8_t byte = NVM.DATA0;
    35ec:	8c 81       	ldd	r24, Y+4	; 0x04
	return byte;
}
    35ee:	df 91       	pop	r29
    35f0:	cf 91       	pop	r28
    35f2:	08 95       	ret

000035f4 <system_init>:
	}
}


// Sensor functions
void system_init(void){
    35f4:	2f 92       	push	r2
    35f6:	3f 92       	push	r3
    35f8:	4f 92       	push	r4
    35fa:	5f 92       	push	r5
    35fc:	6f 92       	push	r6
    35fe:	7f 92       	push	r7
    3600:	8f 92       	push	r8
    3602:	9f 92       	push	r9
    3604:	af 92       	push	r10
    3606:	bf 92       	push	r11
    3608:	cf 92       	push	r12
    360a:	df 92       	push	r13
    360c:	ef 92       	push	r14
    360e:	ff 92       	push	r15
    3610:	0f 93       	push	r16
    3612:	1f 93       	push	r17
    3614:	cf 93       	push	r28
    3616:	df 93       	push	r29
    3618:	cd b7       	in	r28, 0x3d	; 61
    361a:	de b7       	in	r29, 0x3e	; 62
    361c:	27 97       	sbiw	r28, 0x07	; 7
    361e:	cd bf       	out	0x3d, r28	; 61
    3620:	de bf       	out	0x3e, r29	; 62
	// Initialization of systems
	sysclk_init(); // initializes the system clock
    3622:	0e 94 f4 0e 	call	0x1de8	; 0x1de8 <sysclk_init>
	delay_ms(2); // delays the rest of the processes to ensure a started clock
    3626:	6b ea       	ldi	r22, 0xAB	; 171
    3628:	79 e2       	ldi	r23, 0x29	; 41
    362a:	80 e0       	ldi	r24, 0x00	; 0
    362c:	90 e0       	ldi	r25, 0x00	; 0
    362e:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <__portable_avr_delay_cycles>
	sei();	// Enables global interrupts
    3632:	78 94       	sei

	// Initialization of pins
	PORTC.DIR = 0xBC; // makes Port C have pins, 7, 5, 4, 3, and 2 be output (0b10111100)
    3634:	8c eb       	ldi	r24, 0xBC	; 188
    3636:	80 93 40 06 	sts	0x0640, r24	; 0x800640 <__TEXT_REGION_LENGTH__+0x700640>
	PMIC.CTRL = PMIC_LOLVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_HILVLEN_bm; // enables all level interrupts
    363a:	87 e0       	ldi	r24, 0x07	; 7
    363c:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>

	// Driver Initialization
	cam_init();				// Initializes the Camera
    3640:	0e 94 9c 0c 	call	0x1938	; 0x1938 <cam_init>
	data_terminal_init();	// Initializes the OpenLog
    3644:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <data_terminal_init>
	delay_ms(500);			// Delay to ensure clean writing
    3648:	6b ea       	ldi	r22, 0xAB	; 171
    364a:	70 eb       	ldi	r23, 0xB0	; 176
    364c:	88 e2       	ldi	r24, 0x28	; 40
    364e:	90 e0       	ldi	r25, 0x00	; 0
    3650:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <__portable_avr_delay_cycles>

	(*GPS_TERMINAL_SERIAL).CTRLA = USART_RXCINTLVL_HI_gc;
}

void xbee_init(void){
	USARTE0.CTRLA = USART_RXCINTLVL_MED_gc;
    3654:	80 e2       	ldi	r24, 0x20	; 32
    3656:	80 93 a3 0a 	sts	0x0AA3, r24	; 0x800aa3 <__TEXT_REGION_LENGTH__+0x700aa3>
	// Driver Initialization
	cam_init();				// Initializes the Camera
	data_terminal_init();	// Initializes the OpenLog
	delay_ms(500);			// Delay to ensure clean writing
	xbee_init();			// Sets up XBEE command interrupt
	gps_init();				// Starts the GPS interrupt
    365a:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <gps_init>
	//buzzer_init();		// Starts the buzzer (used here for debugging)
	//delay_ms(100);

	//hall_sensor_init();		// Initializes the hall effect sensor (used here for debugging)
	thermistor_init();		// Initializes the thermistor
    365e:	0e 94 a3 0c 	call	0x1946	; 0x1946 <thermistor_init>
	voltage_init();			// Initializes the voltage reader
    3662:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <voltage_init>
	spi_init();				// Initializes the SPI communication
    3666:	0e 94 40 0d 	call	0x1a80	; 0x1a80 <spi_init>
	pressure_init();		// Initializes the pressure sensor
    366a:	0e 94 79 0f 	call	0x1ef2	; 0x1ef2 <pressure_init>
	//bno_init();			// Initilizes the IMU
	cam_switch();			// Starts the camera (used for debugging)
    366e:	0e 94 95 0c 	call	0x192a	; 0x192a <cam_switch>
	clock_init();			// Starts the clock for data transmission
    3672:	90 d9       	rcall	.-3296   	; 0x2994 <clock_init>

	release_servo_init();	// Initializes the release servo
    3674:	c9 d8       	rcall	.-3694   	; 0x2808 <release_servo_init>
	servo_timer_init();		// Initializes the timer for the servo
    3676:	f0 d8       	rcall	.-3616   	; 0x2858 <servo_timer_init>

	// Check EEPROM

	volatile uint8_t b1 = eeprom_read(EEPROM_PAGE|CHECK_WRITE_BYTE0);
    3678:	82 e0       	ldi	r24, 0x02	; 2
    367a:	90 e1       	ldi	r25, 0x10	; 16
    367c:	a5 df       	rcall	.-182    	; 0x35c8 <eeprom_read>
    367e:	89 83       	std	Y+1, r24	; 0x01
	volatile uint8_t b2 = eeprom_read(EEPROM_PAGE|CHECK_WRITE_BYTE1);
    3680:	8f e1       	ldi	r24, 0x1F	; 31
    3682:	90 e1       	ldi	r25, 0x10	; 16
    3684:	a1 df       	rcall	.-190    	; 0x35c8 <eeprom_read>
    3686:	8a 83       	std	Y+2, r24	; 0x02
    3688:	99 81       	ldd	r25, Y+1	; 0x01

	if((b1 == b2) && (b1 != 0xFF)){
    368a:	8a 81       	ldd	r24, Y+2	; 0x02
    368c:	98 13       	cpse	r25, r24
    368e:	d3 c1       	rjmp	.+934    	; 0x3a36 <system_init+0x442>
    3690:	89 81       	ldd	r24, Y+1	; 0x01
    3692:	8f 3f       	cpi	r24, 0xFF	; 255
    3694:	09 f4       	brne	.+2      	; 0x3698 <system_init+0xa4>
    3696:	cf c1       	rjmp	.+926    	; 0x3a36 <system_init+0x442>
		//printf("Reading EEPROM\n");
		uint64_t p =  ((uint64_t) eeprom_read(EEPROM_PAGE|GROUND_PRESS_ADDR7)<<56 | (uint64_t) eeprom_read(EEPROM_PAGE|GROUND_PRESS_ADDR6)<<48 |
    3698:	80 e1       	ldi	r24, 0x10	; 16
    369a:	90 e1       	ldi	r25, 0x10	; 16
    369c:	95 df       	rcall	.-214    	; 0x35c8 <eeprom_read>
    369e:	18 2f       	mov	r17, r24
    36a0:	8f e0       	ldi	r24, 0x0F	; 15
    36a2:	90 e1       	ldi	r25, 0x10	; 16
    36a4:	91 df       	rcall	.-222    	; 0x35c8 <eeprom_read>
    36a6:	b8 2f       	mov	r27, r24
    36a8:	21 2f       	mov	r18, r17
    36aa:	30 e0       	ldi	r19, 0x00	; 0
    36ac:	40 e0       	ldi	r20, 0x00	; 0
    36ae:	50 e0       	ldi	r21, 0x00	; 0
    36b0:	60 e0       	ldi	r22, 0x00	; 0
    36b2:	70 e0       	ldi	r23, 0x00	; 0
    36b4:	80 e0       	ldi	r24, 0x00	; 0
    36b6:	90 e0       	ldi	r25, 0x00	; 0
    36b8:	08 e3       	ldi	r16, 0x38	; 56
    36ba:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <__ashldi3>
    36be:	12 2f       	mov	r17, r18
    36c0:	c3 2e       	mov	r12, r19
    36c2:	f4 2e       	mov	r15, r20
    36c4:	a5 2f       	mov	r26, r21
    36c6:	f6 2f       	mov	r31, r22
    36c8:	e7 2f       	mov	r30, r23
    36ca:	d8 2e       	mov	r13, r24
    36cc:	e9 2e       	mov	r14, r25
    36ce:	2b 2f       	mov	r18, r27
    36d0:	30 e0       	ldi	r19, 0x00	; 0
    36d2:	40 e0       	ldi	r20, 0x00	; 0
    36d4:	50 e0       	ldi	r21, 0x00	; 0
    36d6:	60 e0       	ldi	r22, 0x00	; 0
    36d8:	70 e0       	ldi	r23, 0x00	; 0
    36da:	80 e0       	ldi	r24, 0x00	; 0
    36dc:	90 e0       	ldi	r25, 0x00	; 0
    36de:	00 e3       	ldi	r16, 0x30	; 48
    36e0:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <__ashldi3>
    36e4:	12 2b       	or	r17, r18
    36e6:	c3 2a       	or	r12, r19
    36e8:	f4 2a       	or	r15, r20
    36ea:	9a 2e       	mov	r9, r26
    36ec:	95 2a       	or	r9, r21
    36ee:	af 2e       	mov	r10, r31
    36f0:	a6 2a       	or	r10, r22
    36f2:	be 2e       	mov	r11, r30
    36f4:	b7 2a       	or	r11, r23
    36f6:	d8 2a       	or	r13, r24
    36f8:	e9 2a       	or	r14, r25
					   (uint64_t) eeprom_read(EEPROM_PAGE|GROUND_PRESS_ADDR5)<<40 | (uint64_t) eeprom_read(EEPROM_PAGE|GROUND_PRESS_ADDR4)<<32 |
    36fa:	8e e0       	ldi	r24, 0x0E	; 14
    36fc:	90 e1       	ldi	r25, 0x10	; 16
    36fe:	64 df       	rcall	.-312    	; 0x35c8 <eeprom_read>
    3700:	08 2f       	mov	r16, r24
    3702:	8d e0       	ldi	r24, 0x0D	; 13
    3704:	90 e1       	ldi	r25, 0x10	; 16
    3706:	60 df       	rcall	.-320    	; 0x35c8 <eeprom_read>
    3708:	28 2e       	mov	r2, r24
					   (uint64_t) eeprom_read(EEPROM_PAGE|GROUND_PRESS_ADDR3)<<24 | (uint64_t) eeprom_read(EEPROM_PAGE|GROUND_PRESS_ADDR2)<<16 |
    370a:	8c e0       	ldi	r24, 0x0C	; 12
    370c:	90 e1       	ldi	r25, 0x10	; 16
    370e:	5c df       	rcall	.-328    	; 0x35c8 <eeprom_read>
    3710:	38 2e       	mov	r3, r24
    3712:	8b e0       	ldi	r24, 0x0B	; 11
    3714:	90 e1       	ldi	r25, 0x10	; 16
    3716:	58 df       	rcall	.-336    	; 0x35c8 <eeprom_read>
    3718:	48 2e       	mov	r4, r24
					   (uint64_t) eeprom_read(EEPROM_PAGE|GROUND_PRESS_ADDR1)<<8  | (uint64_t) eeprom_read(EEPROM_PAGE|GROUND_PRESS_ADDR0));
    371a:	8a e0       	ldi	r24, 0x0A	; 10
    371c:	90 e1       	ldi	r25, 0x10	; 16
    371e:	54 df       	rcall	.-344    	; 0x35c8 <eeprom_read>
    3720:	58 2e       	mov	r5, r24
    3722:	89 e0       	ldi	r24, 0x09	; 9
    3724:	90 e1       	ldi	r25, 0x10	; 16
    3726:	50 df       	rcall	.-352    	; 0x35c8 <eeprom_read>
    3728:	68 2e       	mov	r6, r24
    372a:	20 2f       	mov	r18, r16
    372c:	30 e0       	ldi	r19, 0x00	; 0
    372e:	40 e0       	ldi	r20, 0x00	; 0
    3730:	50 e0       	ldi	r21, 0x00	; 0
    3732:	60 e0       	ldi	r22, 0x00	; 0
    3734:	70 e0       	ldi	r23, 0x00	; 0
    3736:	80 e0       	ldi	r24, 0x00	; 0
    3738:	90 e0       	ldi	r25, 0x00	; 0
    373a:	08 e2       	ldi	r16, 0x28	; 40
    373c:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <__ashldi3>
    3740:	16 29       	or	r17, r6
    3742:	12 2b       	or	r17, r18
    3744:	c3 2a       	or	r12, r19
    3746:	f4 2a       	or	r15, r20
    3748:	a5 2f       	mov	r26, r21
    374a:	a9 29       	or	r26, r9
    374c:	f6 2f       	mov	r31, r22
    374e:	fa 29       	or	r31, r10
    3750:	e7 2f       	mov	r30, r23
    3752:	eb 29       	or	r30, r11
    3754:	d8 2a       	or	r13, r24
    3756:	e9 2a       	or	r14, r25
    3758:	22 2d       	mov	r18, r2
    375a:	30 e0       	ldi	r19, 0x00	; 0
    375c:	40 e0       	ldi	r20, 0x00	; 0
    375e:	50 e0       	ldi	r21, 0x00	; 0
    3760:	60 e0       	ldi	r22, 0x00	; 0
    3762:	70 e0       	ldi	r23, 0x00	; 0
    3764:	80 e0       	ldi	r24, 0x00	; 0
    3766:	90 e0       	ldi	r25, 0x00	; 0
    3768:	00 e2       	ldi	r16, 0x20	; 32
    376a:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <__ashldi3>
    376e:	12 2b       	or	r17, r18
    3770:	c3 2a       	or	r12, r19
    3772:	f4 2a       	or	r15, r20
    3774:	a5 2b       	or	r26, r21
    3776:	f6 2b       	or	r31, r22
    3778:	e7 2b       	or	r30, r23
    377a:	d8 2a       	or	r13, r24
    377c:	e9 2a       	or	r14, r25
    377e:	23 2d       	mov	r18, r3
    3780:	30 e0       	ldi	r19, 0x00	; 0
    3782:	40 e0       	ldi	r20, 0x00	; 0
    3784:	50 e0       	ldi	r21, 0x00	; 0
    3786:	60 e0       	ldi	r22, 0x00	; 0
    3788:	70 e0       	ldi	r23, 0x00	; 0
    378a:	80 e0       	ldi	r24, 0x00	; 0
    378c:	90 e0       	ldi	r25, 0x00	; 0
    378e:	08 e1       	ldi	r16, 0x18	; 24
    3790:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <__ashldi3>
    3794:	12 2b       	or	r17, r18
    3796:	c3 2a       	or	r12, r19
    3798:	f4 2a       	or	r15, r20
    379a:	a5 2b       	or	r26, r21
    379c:	f6 2b       	or	r31, r22
    379e:	e7 2b       	or	r30, r23
    37a0:	d8 2a       	or	r13, r24
    37a2:	e9 2a       	or	r14, r25
    37a4:	24 2d       	mov	r18, r4
    37a6:	30 e0       	ldi	r19, 0x00	; 0
    37a8:	40 e0       	ldi	r20, 0x00	; 0
    37aa:	50 e0       	ldi	r21, 0x00	; 0
    37ac:	60 e0       	ldi	r22, 0x00	; 0
    37ae:	70 e0       	ldi	r23, 0x00	; 0
    37b0:	80 e0       	ldi	r24, 0x00	; 0
    37b2:	90 e0       	ldi	r25, 0x00	; 0
    37b4:	00 e1       	ldi	r16, 0x10	; 16
    37b6:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <__ashldi3>
    37ba:	12 2b       	or	r17, r18
    37bc:	c3 2a       	or	r12, r19
    37be:	f4 2a       	or	r15, r20
    37c0:	a5 2b       	or	r26, r21
    37c2:	f6 2b       	or	r31, r22
    37c4:	e7 2b       	or	r30, r23
    37c6:	d8 2a       	or	r13, r24
    37c8:	e9 2a       	or	r14, r25
    37ca:	25 2d       	mov	r18, r5
    37cc:	30 e0       	ldi	r19, 0x00	; 0
    37ce:	40 e0       	ldi	r20, 0x00	; 0
    37d0:	50 e0       	ldi	r21, 0x00	; 0
    37d2:	60 e0       	ldi	r22, 0x00	; 0
    37d4:	70 e0       	ldi	r23, 0x00	; 0
    37d6:	80 e0       	ldi	r24, 0x00	; 0
    37d8:	90 e0       	ldi	r25, 0x00	; 0
    37da:	08 e0       	ldi	r16, 0x08	; 8
    37dc:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <__ashldi3>
    37e0:	61 2e       	mov	r6, r17
    37e2:	62 2a       	or	r6, r18
    37e4:	7c 2c       	mov	r7, r12
    37e6:	73 2a       	or	r7, r19
    37e8:	8f 2c       	mov	r8, r15
    37ea:	84 2a       	or	r8, r20
    37ec:	9a 2e       	mov	r9, r26
    37ee:	95 2a       	or	r9, r21
    37f0:	af 2e       	mov	r10, r31
    37f2:	a6 2a       	or	r10, r22
    37f4:	be 2e       	mov	r11, r30
    37f6:	b7 2a       	or	r11, r23
    37f8:	d8 2a       	or	r13, r24
    37fa:	e9 2a       	or	r14, r25
		uint64_t t =  ((uint64_t) eeprom_read(EEPROM_PAGE|GROUND_TEMP_ADDR7)<<56  | (uint64_t) eeprom_read(EEPROM_PAGE|GROUND_TEMP_ADDR6)<<48 |
    37fc:	89 e1       	ldi	r24, 0x19	; 25
    37fe:	90 e1       	ldi	r25, 0x10	; 16
    3800:	e3 de       	rcall	.-570    	; 0x35c8 <eeprom_read>
    3802:	18 2f       	mov	r17, r24
    3804:	88 e1       	ldi	r24, 0x18	; 24
    3806:	90 e1       	ldi	r25, 0x10	; 16
    3808:	df de       	rcall	.-578    	; 0x35c8 <eeprom_read>
    380a:	48 2e       	mov	r4, r24
    380c:	21 2f       	mov	r18, r17
    380e:	30 e0       	ldi	r19, 0x00	; 0
    3810:	40 e0       	ldi	r20, 0x00	; 0
    3812:	50 e0       	ldi	r21, 0x00	; 0
    3814:	60 e0       	ldi	r22, 0x00	; 0
    3816:	70 e0       	ldi	r23, 0x00	; 0
    3818:	80 e0       	ldi	r24, 0x00	; 0
    381a:	90 e0       	ldi	r25, 0x00	; 0
    381c:	08 e3       	ldi	r16, 0x38	; 56
    381e:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <__ashldi3>
    3822:	c2 2e       	mov	r12, r18
    3824:	53 2e       	mov	r5, r19
    3826:	b4 2f       	mov	r27, r20
    3828:	a5 2f       	mov	r26, r21
    382a:	f6 2f       	mov	r31, r22
    382c:	e7 2f       	mov	r30, r23
    382e:	f8 2e       	mov	r15, r24
    3830:	19 2f       	mov	r17, r25
    3832:	24 2d       	mov	r18, r4
    3834:	30 e0       	ldi	r19, 0x00	; 0
    3836:	40 e0       	ldi	r20, 0x00	; 0
    3838:	50 e0       	ldi	r21, 0x00	; 0
    383a:	60 e0       	ldi	r22, 0x00	; 0
    383c:	70 e0       	ldi	r23, 0x00	; 0
    383e:	80 e0       	ldi	r24, 0x00	; 0
    3840:	90 e0       	ldi	r25, 0x00	; 0
    3842:	00 e3       	ldi	r16, 0x30	; 48
    3844:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <__ashldi3>
    3848:	c2 2a       	or	r12, r18
    384a:	53 2a       	or	r5, r19
    384c:	5f 82       	std	Y+7, r5	; 0x07
    384e:	2b 2e       	mov	r2, r27
    3850:	24 2a       	or	r2, r20
    3852:	3a 2e       	mov	r3, r26
    3854:	35 2a       	or	r3, r21
    3856:	4f 2e       	mov	r4, r31
    3858:	46 2a       	or	r4, r22
    385a:	5e 2e       	mov	r5, r30
    385c:	57 2a       	or	r5, r23
    385e:	f8 2a       	or	r15, r24
					   (uint64_t) eeprom_read(EEPROM_PAGE|GROUND_TEMP_ADDR5)<<40  | (uint64_t) eeprom_read(EEPROM_PAGE|GROUND_TEMP_ADDR4)<<32 |
    3860:	19 2b       	or	r17, r25
    3862:	87 e1       	ldi	r24, 0x17	; 23
    3864:	90 e1       	ldi	r25, 0x10	; 16
    3866:	b0 de       	rcall	.-672    	; 0x35c8 <eeprom_read>
    3868:	08 2f       	mov	r16, r24
    386a:	86 e1       	ldi	r24, 0x16	; 22
    386c:	90 e1       	ldi	r25, 0x10	; 16
    386e:	ac de       	rcall	.-680    	; 0x35c8 <eeprom_read>
					   (uint64_t) eeprom_read(EEPROM_PAGE|GROUND_TEMP_ADDR3)<<24  | (uint64_t) eeprom_read(EEPROM_PAGE|GROUND_TEMP_ADDR2)<<16 |
    3870:	8b 83       	std	Y+3, r24	; 0x03
    3872:	85 e1       	ldi	r24, 0x15	; 21
    3874:	90 e1       	ldi	r25, 0x10	; 16
    3876:	a8 de       	rcall	.-688    	; 0x35c8 <eeprom_read>
    3878:	8c 83       	std	Y+4, r24	; 0x04
    387a:	84 e1       	ldi	r24, 0x14	; 20
    387c:	90 e1       	ldi	r25, 0x10	; 16
    387e:	a4 de       	rcall	.-696    	; 0x35c8 <eeprom_read>
    3880:	8d 83       	std	Y+5, r24	; 0x05
    3882:	83 e1       	ldi	r24, 0x13	; 19
					   (uint64_t) eeprom_read(EEPROM_PAGE|GROUND_TEMP_ADDR1)<<8   | (uint64_t) eeprom_read(EEPROM_PAGE|GROUND_TEMP_ADDR0));
    3884:	90 e1       	ldi	r25, 0x10	; 16
    3886:	a0 de       	rcall	.-704    	; 0x35c8 <eeprom_read>
    3888:	8e 83       	std	Y+6, r24	; 0x06
    388a:	82 e1       	ldi	r24, 0x12	; 18
    388c:	90 e1       	ldi	r25, 0x10	; 16
    388e:	9c de       	rcall	.-712    	; 0x35c8 <eeprom_read>
    3890:	e8 2f       	mov	r30, r24
    3892:	ab e2       	ldi	r26, 0x2B	; 43
    3894:	b0 e2       	ldi	r27, 0x20	; 32
    3896:	6c 92       	st	X, r6
		memcpy(&ground_p, &p, 8);
    3898:	11 96       	adiw	r26, 0x01	; 1
    389a:	7c 92       	st	X, r7
    389c:	11 97       	sbiw	r26, 0x01	; 1
    389e:	12 96       	adiw	r26, 0x02	; 2
    38a0:	8c 92       	st	X, r8
    38a2:	12 97       	sbiw	r26, 0x02	; 2
    38a4:	13 96       	adiw	r26, 0x03	; 3
    38a6:	9c 92       	st	X, r9
    38a8:	13 97       	sbiw	r26, 0x03	; 3
    38aa:	14 96       	adiw	r26, 0x04	; 4
    38ac:	ac 92       	st	X, r10
    38ae:	14 97       	sbiw	r26, 0x04	; 4
    38b0:	15 96       	adiw	r26, 0x05	; 5
    38b2:	bc 92       	st	X, r11
    38b4:	15 97       	sbiw	r26, 0x05	; 5
    38b6:	16 96       	adiw	r26, 0x06	; 6
    38b8:	dc 92       	st	X, r13
    38ba:	16 97       	sbiw	r26, 0x06	; 6
    38bc:	17 96       	adiw	r26, 0x07	; 7
    38be:	ec 92       	st	X, r14
    38c0:	a7 e2       	ldi	r26, 0x27	; 39
    38c2:	b0 e2       	ldi	r27, 0x20	; 32
    38c4:	20 2f       	mov	r18, r16
		memcpy(&ground_t, &t, 8);
    38c6:	30 e0       	ldi	r19, 0x00	; 0
    38c8:	40 e0       	ldi	r20, 0x00	; 0
    38ca:	50 e0       	ldi	r21, 0x00	; 0
    38cc:	60 e0       	ldi	r22, 0x00	; 0
    38ce:	70 e0       	ldi	r23, 0x00	; 0
    38d0:	80 e0       	ldi	r24, 0x00	; 0
    38d2:	90 e0       	ldi	r25, 0x00	; 0
    38d4:	08 e2       	ldi	r16, 0x28	; 40
    38d6:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <__ashldi3>
    38da:	ce 2a       	or	r12, r30
    38dc:	c2 2a       	or	r12, r18
    38de:	bf 80       	ldd	r11, Y+7	; 0x07
    38e0:	b3 2a       	or	r11, r19
    38e2:	d4 2e       	mov	r13, r20
    38e4:	d2 28       	or	r13, r2
    38e6:	e5 2e       	mov	r14, r21
    38e8:	e3 28       	or	r14, r3
    38ea:	f6 2f       	mov	r31, r22
    38ec:	f4 29       	or	r31, r4
    38ee:	e7 2f       	mov	r30, r23
    38f0:	e5 29       	or	r30, r5
    38f2:	f8 2a       	or	r15, r24
    38f4:	19 2b       	or	r17, r25
    38f6:	2b 81       	ldd	r18, Y+3	; 0x03
    38f8:	30 e0       	ldi	r19, 0x00	; 0
    38fa:	40 e0       	ldi	r20, 0x00	; 0
    38fc:	50 e0       	ldi	r21, 0x00	; 0
    38fe:	60 e0       	ldi	r22, 0x00	; 0
    3900:	70 e0       	ldi	r23, 0x00	; 0
    3902:	80 e0       	ldi	r24, 0x00	; 0
    3904:	90 e0       	ldi	r25, 0x00	; 0
    3906:	00 e2       	ldi	r16, 0x20	; 32
    3908:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <__ashldi3>
    390c:	c2 2a       	or	r12, r18
    390e:	b3 2a       	or	r11, r19
    3910:	d4 2a       	or	r13, r20
    3912:	e5 2a       	or	r14, r21
    3914:	f6 2b       	or	r31, r22
    3916:	e7 2b       	or	r30, r23
    3918:	f8 2a       	or	r15, r24
    391a:	19 2b       	or	r17, r25
    391c:	2c 81       	ldd	r18, Y+4	; 0x04
    391e:	30 e0       	ldi	r19, 0x00	; 0
    3920:	40 e0       	ldi	r20, 0x00	; 0
    3922:	50 e0       	ldi	r21, 0x00	; 0
    3924:	60 e0       	ldi	r22, 0x00	; 0
    3926:	70 e0       	ldi	r23, 0x00	; 0
    3928:	80 e0       	ldi	r24, 0x00	; 0
    392a:	90 e0       	ldi	r25, 0x00	; 0
    392c:	08 e1       	ldi	r16, 0x18	; 24
    392e:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <__ashldi3>
    3932:	c2 2a       	or	r12, r18
    3934:	b3 2a       	or	r11, r19
    3936:	d4 2a       	or	r13, r20
    3938:	e5 2a       	or	r14, r21
    393a:	f6 2b       	or	r31, r22
    393c:	e7 2b       	or	r30, r23
    393e:	f8 2a       	or	r15, r24
    3940:	19 2b       	or	r17, r25
    3942:	2d 81       	ldd	r18, Y+5	; 0x05
    3944:	30 e0       	ldi	r19, 0x00	; 0
    3946:	40 e0       	ldi	r20, 0x00	; 0
    3948:	50 e0       	ldi	r21, 0x00	; 0
    394a:	60 e0       	ldi	r22, 0x00	; 0
    394c:	70 e0       	ldi	r23, 0x00	; 0
    394e:	80 e0       	ldi	r24, 0x00	; 0
    3950:	90 e0       	ldi	r25, 0x00	; 0
    3952:	00 e1       	ldi	r16, 0x10	; 16
    3954:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <__ashldi3>
    3958:	c2 2a       	or	r12, r18
    395a:	b3 2a       	or	r11, r19
    395c:	d4 2a       	or	r13, r20
    395e:	e5 2a       	or	r14, r21
    3960:	f6 2b       	or	r31, r22
    3962:	e7 2b       	or	r30, r23
    3964:	f8 2a       	or	r15, r24
    3966:	19 2b       	or	r17, r25
    3968:	2e 81       	ldd	r18, Y+6	; 0x06
    396a:	30 e0       	ldi	r19, 0x00	; 0
    396c:	40 e0       	ldi	r20, 0x00	; 0
    396e:	50 e0       	ldi	r21, 0x00	; 0
    3970:	60 e0       	ldi	r22, 0x00	; 0
    3972:	70 e0       	ldi	r23, 0x00	; 0
    3974:	80 e0       	ldi	r24, 0x00	; 0
    3976:	90 e0       	ldi	r25, 0x00	; 0
    3978:	08 e0       	ldi	r16, 0x08	; 8
    397a:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <__ashldi3>
    397e:	2c 29       	or	r18, r12
    3980:	2c 93       	st	X, r18
    3982:	3b 29       	or	r19, r11
    3984:	11 96       	adiw	r26, 0x01	; 1
    3986:	3c 93       	st	X, r19
    3988:	11 97       	sbiw	r26, 0x01	; 1
    398a:	4d 29       	or	r20, r13
    398c:	12 96       	adiw	r26, 0x02	; 2
    398e:	4c 93       	st	X, r20
    3990:	12 97       	sbiw	r26, 0x02	; 2
    3992:	5e 29       	or	r21, r14
    3994:	13 96       	adiw	r26, 0x03	; 3
    3996:	5c 93       	st	X, r21
    3998:	13 97       	sbiw	r26, 0x03	; 3
    399a:	6f 2b       	or	r22, r31
    399c:	14 96       	adiw	r26, 0x04	; 4
    399e:	6c 93       	st	X, r22
    39a0:	14 97       	sbiw	r26, 0x04	; 4
    39a2:	7e 2b       	or	r23, r30
    39a4:	15 96       	adiw	r26, 0x05	; 5
    39a6:	7c 93       	st	X, r23
    39a8:	15 97       	sbiw	r26, 0x05	; 5
    39aa:	8f 29       	or	r24, r15
    39ac:	16 96       	adiw	r26, 0x06	; 6
    39ae:	8c 93       	st	X, r24
    39b0:	16 97       	sbiw	r26, 0x06	; 6
    39b2:	91 2b       	or	r25, r17
    39b4:	17 96       	adiw	r26, 0x07	; 7
    39b6:	9c 93       	st	X, r25

		alt = (double) ((int16_t) (eeprom_read(EEPROM_PAGE|ALT_ADDR_BYTE1)<<8 | eeprom_read(EEPROM_PAGE|ALT_ADDR_BYTE0)));
    39b8:	81 e0       	ldi	r24, 0x01	; 1
    39ba:	90 e1       	ldi	r25, 0x10	; 16
    39bc:	05 de       	rcall	.-1014   	; 0x35c8 <eeprom_read>
    39be:	18 2f       	mov	r17, r24
    39c0:	80 e0       	ldi	r24, 0x00	; 0
    39c2:	90 e1       	ldi	r25, 0x10	; 16
    39c4:	01 de       	rcall	.-1022   	; 0x35c8 <eeprom_read>
    39c6:	61 2f       	mov	r22, r17
    39c8:	70 e0       	ldi	r23, 0x00	; 0
    39ca:	76 2f       	mov	r23, r22
    39cc:	66 27       	eor	r22, r22
    39ce:	68 2b       	or	r22, r24
    39d0:	07 2e       	mov	r0, r23
    39d2:	00 0c       	add	r0, r0
    39d4:	88 0b       	sbc	r24, r24
    39d6:	99 0b       	sbc	r25, r25
    39d8:	c0 d5       	rcall	.+2944   	; 0x455a <__floatsisf>
    39da:	60 93 24 21 	sts	0x2124, r22	; 0x802124 <alt>
    39de:	70 93 25 21 	sts	0x2125, r23	; 0x802125 <alt+0x1>
    39e2:	80 93 26 21 	sts	0x2126, r24	; 0x802126 <alt+0x2>
    39e6:	90 93 27 21 	sts	0x2127, r25	; 0x802127 <alt+0x3>
		timer = (uint16_t) (eeprom_read(EEPROM_PAGE|TIME_ADDR_BYTE1)<<8 | eeprom_read(EEPROM_PAGE|TIME_ADDR_BYTE0));
    39ea:	87 e0       	ldi	r24, 0x07	; 7
    39ec:	90 e1       	ldi	r25, 0x10	; 16
    39ee:	ec dd       	rcall	.-1064   	; 0x35c8 <eeprom_read>
    39f0:	18 2f       	mov	r17, r24
    39f2:	86 e0       	ldi	r24, 0x06	; 6
    39f4:	90 e1       	ldi	r25, 0x10	; 16
    39f6:	e8 dd       	rcall	.-1072   	; 0x35c8 <eeprom_read>
    39f8:	21 2f       	mov	r18, r17
    39fa:	30 e0       	ldi	r19, 0x00	; 0
    39fc:	32 2f       	mov	r19, r18
    39fe:	22 27       	eor	r18, r18
    3a00:	28 2b       	or	r18, r24
    3a02:	20 93 34 21 	sts	0x2134, r18	; 0x802134 <timer>
    3a06:	30 93 35 21 	sts	0x2135, r19	; 0x802135 <timer+0x1>
    3a0a:	84 e0       	ldi	r24, 0x04	; 4
		packets = (uint16_t) (eeprom_read(EEPROM_PAGE|PACKET_ADDR_BYTE1)<<8 | eeprom_read(EEPROM_PAGE|PACKET_ADDR_BYTE0));
    3a0c:	90 e1       	ldi	r25, 0x10	; 16
    3a0e:	dc dd       	rcall	.-1096   	; 0x35c8 <eeprom_read>
    3a10:	18 2f       	mov	r17, r24
    3a12:	83 e0       	ldi	r24, 0x03	; 3
    3a14:	90 e1       	ldi	r25, 0x10	; 16
    3a16:	d8 dd       	rcall	.-1104   	; 0x35c8 <eeprom_read>
    3a18:	21 2f       	mov	r18, r17
    3a1a:	30 e0       	ldi	r19, 0x00	; 0
    3a1c:	32 2f       	mov	r19, r18
    3a1e:	22 27       	eor	r18, r18
    3a20:	28 2b       	or	r18, r24
    3a22:	20 93 30 21 	sts	0x2130, r18	; 0x802130 <packets>
    3a26:	30 93 31 21 	sts	0x2131, r19	; 0x802131 <packets+0x1>
    3a2a:	85 e0       	ldi	r24, 0x05	; 5
    3a2c:	90 e1       	ldi	r25, 0x10	; 16
    3a2e:	cc dd       	rcall	.-1128   	; 0x35c8 <eeprom_read>
		state = eeprom_read(EEPROM_PAGE|STATE_BYTE);
    3a30:	80 93 51 21 	sts	0x2151, r24	; 0x802151 <state>
    3a34:	19 c0       	rjmp	.+50     	; 0x3a68 <system_init+0x474>
    3a36:	80 e8       	ldi	r24, 0x80	; 128
    3a38:	96 ee       	ldi	r25, 0xE6	; 230
	// Check EEPROM

	volatile uint8_t b1 = eeprom_read(EEPROM_PAGE|CHECK_WRITE_BYTE0);
	volatile uint8_t b2 = eeprom_read(EEPROM_PAGE|CHECK_WRITE_BYTE1);

	if((b1 == b2) && (b1 != 0xFF)){
    3a3a:	a5 ec       	ldi	r26, 0xC5	; 197
		state = eeprom_read(EEPROM_PAGE|STATE_BYTE);
		//printf("Ground Pressure: %li\nGround Temperature: %i\n", (int32_t) ground_p, (int16_t) ground_t);
	}
	else{
		// Initialization of variables
		ground_p = get_pressure();
    3a3c:	b7 e4       	ldi	r27, 0x47	; 71
    3a3e:	80 93 2b 20 	sts	0x202B, r24	; 0x80202b <ground_p>
    3a42:	90 93 2c 20 	sts	0x202C, r25	; 0x80202c <ground_p+0x1>
    3a46:	a0 93 2d 20 	sts	0x202D, r26	; 0x80202d <ground_p+0x2>
    3a4a:	b0 93 2e 20 	sts	0x202E, r27	; 0x80202e <ground_p+0x3>
    3a4e:	0e 94 0a 10 	call	0x2014	; 0x2014 <get_temperature>
    3a52:	60 93 27 20 	sts	0x2027, r22	; 0x802027 <ground_t>
		ground_t = get_temperature();
    3a56:	70 93 28 20 	sts	0x2028, r23	; 0x802028 <ground_t+0x1>
    3a5a:	80 93 29 20 	sts	0x2029, r24	; 0x802029 <ground_t+0x2>
    3a5e:	90 93 2a 20 	sts	0x202A, r25	; 0x80202a <ground_t+0x3>
    3a62:	10 92 51 21 	sts	0x2151, r1	; 0x802151 <state>
    3a66:	80 dc       	rcall	.-1792   	; 0x3368 <eeprom_write_const>
		state = 0;
    3a68:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <state_check>
		eeprom_write_const();
    3a6c:	27 96       	adiw	r28, 0x07	; 7
    3a6e:	cd bf       	out	0x3d, r28	; 61
	}

	state_check();
    3a70:	de bf       	out	0x3e, r29	; 62
    3a72:	df 91       	pop	r29
}
    3a74:	cf 91       	pop	r28
    3a76:	1f 91       	pop	r17
    3a78:	0f 91       	pop	r16
    3a7a:	ff 90       	pop	r15
    3a7c:	ef 90       	pop	r14
    3a7e:	df 90       	pop	r13
    3a80:	cf 90       	pop	r12
    3a82:	bf 90       	pop	r11
    3a84:	af 90       	pop	r10
    3a86:	9f 90       	pop	r9
    3a88:	8f 90       	pop	r8
    3a8a:	7f 90       	pop	r7
    3a8c:	6f 90       	pop	r6
    3a8e:	5f 90       	pop	r5
    3a90:	4f 90       	pop	r4
    3a92:	3f 90       	pop	r3
    3a94:	2f 90       	pop	r2
    3a96:	08 95       	ret

00003a98 <eeprom_erase>:
    3a98:	83 e3       	ldi	r24, 0x33	; 51
    3a9a:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
    3a9e:	80 e0       	ldi	r24, 0x00	; 0
}

void eeprom_erase(void){
	NVM.CMD = LOAD_BUFFER_CMD;
	for(uint8_t i = 0; i < 32; i++){
		NVM.ADDR0 = i;
    3aa0:	e0 ec       	ldi	r30, 0xC0	; 192
    3aa2:	f1 e0       	ldi	r31, 0x01	; 1
		NVM.DATA0 = 0xFF;
    3aa4:	9f ef       	ldi	r25, 0xFF	; 255
}

void eeprom_erase(void){
	NVM.CMD = LOAD_BUFFER_CMD;
	for(uint8_t i = 0; i < 32; i++){
		NVM.ADDR0 = i;
    3aa6:	80 83       	st	Z, r24
		NVM.DATA0 = 0xFF;
    3aa8:	94 83       	std	Z+4, r25	; 0x04
	return byte;
}

void eeprom_erase(void){
	NVM.CMD = LOAD_BUFFER_CMD;
	for(uint8_t i = 0; i < 32; i++){
    3aaa:	8f 5f       	subi	r24, 0xFF	; 255
    3aac:	80 32       	cpi	r24, 0x20	; 32
    3aae:	d9 f7       	brne	.-10     	; 0x3aa6 <eeprom_erase+0xe>
		NVM.ADDR0 = i;
		NVM.DATA0 = 0xFF;
	}

	NVM.CMD = ERASE_EEPROM;
    3ab0:	e0 ec       	ldi	r30, 0xC0	; 192
    3ab2:	f1 e0       	ldi	r31, 0x01	; 1
    3ab4:	80 e3       	ldi	r24, 0x30	; 48
    3ab6:	82 87       	std	Z+10, r24	; 0x0a
	CCP = CCP_IOREG_MODE;
    3ab8:	88 ed       	ldi	r24, 0xD8	; 216
    3aba:	84 bf       	out	0x34, r24	; 52
	NVM.CTRLA = CTRLA_CMDEX_BYTE;
    3abc:	81 e0       	ldi	r24, 0x01	; 1
    3abe:	83 87       	std	Z+11, r24	; 0x0b
	while(NVM.STATUS>>7);
    3ac0:	87 85       	ldd	r24, Z+15	; 0x0f
    3ac2:	88 23       	and	r24, r24
    3ac4:	ec f3       	brlt	.-6      	; 0x3ac0 <eeprom_erase+0x28>
}
    3ac6:	08 95       	ret

00003ac8 <reset>:
			break;
	}
}

void reset(void){
	eeprom_erase();
    3ac8:	e7 df       	rcall	.-50     	; 0x3a98 <eeprom_erase>

	uint8_t oldInterruptState = SREG;	// no real need to store the interrupt context as the reset will pre-empt its restoration
    3aca:	8f b7       	in	r24, 0x3f	; 63
	cli();		                        // Disable interrupts
    3acc:	f8 94       	cli

	CCP = 0xD8;							// Configuration change protection: allow protected IO regiser write
    3ace:	98 ed       	ldi	r25, 0xD8	; 216
    3ad0:	94 bf       	out	0x34, r25	; 52
	RST.CTRL = RST_SWRST_bm;			// Request software reset by writing to protected IO register
    3ad2:	91 e0       	ldi	r25, 0x01	; 1
    3ad4:	90 93 79 00 	sts	0x0079, r25	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>

	SREG=oldInterruptState;
    3ad8:	8f bf       	out	0x3f, r24	; 63
    3ada:	08 95       	ret

00003adc <command>:
static void hall_sensor_measure(AC_t *ac, uint8_t channel, enum ac_status_t status){
	ticks_per_sec++;
}

void command(uint8_t c){
	switch(c){
    3adc:	90 e0       	ldi	r25, 0x00	; 0
    3ade:	fc 01       	movw	r30, r24
    3ae0:	e1 56       	subi	r30, 0x61	; 97
    3ae2:	f1 09       	sbc	r31, r1
    3ae4:	e3 31       	cpi	r30, 0x13	; 19
    3ae6:	f1 05       	cpc	r31, r1
    3ae8:	98 f4       	brcc	.+38     	; 0x3b10 <command+0x34>
    3aea:	88 27       	eor	r24, r24
    3aec:	e2 50       	subi	r30, 0x02	; 2
    3aee:	ff 4f       	sbci	r31, 0xFF	; 255
    3af0:	8f 4f       	sbci	r24, 0xFF	; 255
    3af2:	0c 94 9d 25 	jmp	0x4b3a	; 0x4b3a <__tablejump2__>
		case RESET:
			reset();
    3af6:	e8 cf       	rjmp	.-48     	; 0x3ac8 <reset>
			break;
		case CALIBRATE:
			calibrate();
    3af8:	08 95       	ret
			break;
    3afa:	f2 c9       	rjmp	.-3100   	; 0x2ee0 <calibrate>
		case CALIBRATE_ALTITUDE:
			cali_alt();
    3afc:	08 95       	ret
			break;
		case CALIBRATE_ANGLE:
			cali_ang();
    3afe:	cb c9       	rjmp	.-3178   	; 0x2e96 <cali_alt>
			break;
    3b00:	08 95       	ret
		case SERVO_RELEASE:
			servo_release();
    3b02:	e3 c9       	rjmp	.-3130   	; 0x2eca <cali_ang>
			break;
    3b04:	08 95       	ret
		case SERVO_CLOSE:
			servo_close();
    3b06:	ef c9       	rjmp	.-3106   	; 0x2ee6 <servo_release>
    3b08:	08 95       	ret
			break;
    3b0a:	f9 c9       	rjmp	.-3086   	; 0x2efe <servo_close>
		case PACKET:
			packet();
    3b0c:	08 95       	ret
    3b0e:	02 ca       	rjmp	.-3068   	; 0x2f14 <packet>
    3b10:	08 95       	ret

00003b12 <main>:

char* format = "5343,%i,%i,%i,%li,%i.%i,%i.%i,%02i:%02i:%02i,%i.%li,%i.%li,%i.%i,%i,%i,%i,%i,%i,%i\n"; // Format for output string


////////////////////////////// Functions ///////////////////////////////
int main(void){
    3b12:	cf 93       	push	r28
    3b14:	df 93       	push	r29
    3b16:	cd b7       	in	r28, 0x3d	; 61
    3b18:	de b7       	in	r29, 0x3e	; 62
    3b1a:	c8 56       	subi	r28, 0x68	; 104
    3b1c:	d1 09       	sbc	r29, r1
    3b1e:	cd bf       	out	0x3d, r28	; 61
    3b20:	de bf       	out	0x3e, r29	; 62
	system_init();
    3b22:	68 dd       	rcall	.-1328   	; 0x35f4 <system_init>
	//delay_ms(100);

	// Turns on status LED
	PORTD.DIR |= PIN3_bm;
    3b24:	e0 e6       	ldi	r30, 0x60	; 96
    3b26:	f6 e0       	ldi	r31, 0x06	; 6
    3b28:	80 81       	ld	r24, Z
    3b2a:	88 60       	ori	r24, 0x08	; 8
    3b2c:	80 83       	st	Z, r24
	PORTD.OUT |= PIN3_bm;
    3b2e:	84 81       	ldd	r24, Z+4	; 0x04
    3b30:	88 60       	ori	r24, 0x08	; 8
    3b32:	84 83       	std	Z+4, r24	; 0x04

	// Integer ring buffer for storing multiple older values
	int16_t alt_array[] = {0,0,0,0,0,0,0,0,0,0};
    3b34:	14 e1       	ldi	r17, 0x14	; 20
    3b36:	be 01       	movw	r22, r28
    3b38:	6f 5f       	subi	r22, 0xFF	; 255
    3b3a:	7f 4f       	sbci	r23, 0xFF	; 255
    3b3c:	fb 01       	movw	r30, r22
    3b3e:	81 2f       	mov	r24, r17
    3b40:	11 92       	st	Z+, r1
    3b42:	8a 95       	dec	r24
    3b44:	e9 f7       	brne	.-6      	; 0x3b40 <main+0x2e>
	RingBuffer16_t altitudes;	// in centimeters
	rb16_init(&altitudes, alt_array, (uint16_t) 10);
    3b46:	4a e0       	ldi	r20, 0x0A	; 10
    3b48:	50 e0       	ldi	r21, 0x00	; 0
    3b4a:	ce 01       	movw	r24, r28
    3b4c:	45 96       	adiw	r24, 0x15	; 21
    3b4e:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <rb16_init>

	int32_t press_array[] = {0,0,0,0,0,0,0,0,0,0};
    3b52:	be 01       	movw	r22, r28
    3b54:	63 5e       	subi	r22, 0xE3	; 227
    3b56:	7f 4f       	sbci	r23, 0xFF	; 255
    3b58:	88 e2       	ldi	r24, 0x28	; 40
    3b5a:	fb 01       	movw	r30, r22
    3b5c:	11 92       	st	Z+, r1
    3b5e:	8a 95       	dec	r24
    3b60:	e9 f7       	brne	.-6      	; 0x3b5c <main+0x4a>
	RingBuffer32_t pressures;	// in Pascals / 10
	rb32_init(&pressures, press_array, (uint16_t) 10);
    3b62:	4a e0       	ldi	r20, 0x0A	; 10
    3b64:	50 e0       	ldi	r21, 0x00	; 0
    3b66:	ce 01       	movw	r24, r28
    3b68:	8b 5b       	subi	r24, 0xBB	; 187
    3b6a:	9f 4f       	sbci	r25, 0xFF	; 255
    3b6c:	0e 94 b5 0e 	call	0x1d6a	; 0x1d6a <rb32_init>

	int16_t direct_array[] = {0,0,0,0,0,0,0,0,0,0};
    3b70:	be 01       	movw	r22, r28
    3b72:	63 5b       	subi	r22, 0xB3	; 179
    3b74:	7f 4f       	sbci	r23, 0xFF	; 255
    3b76:	fb 01       	movw	r30, r22
    3b78:	11 92       	st	Z+, r1
    3b7a:	1a 95       	dec	r17
    3b7c:	e9 f7       	brne	.-6      	; 0x3b78 <main+0x66>
	RingBuffer16_t directions;	// in hundredths degrees
	rb16_init(&directions, direct_array, (uint16_t) 10);
    3b7e:	4a e0       	ldi	r20, 0x0A	; 10
    3b80:	50 e0       	ldi	r21, 0x00	; 0
    3b82:	ce 01       	movw	r24, r28
    3b84:	8f 59       	subi	r24, 0x9F	; 159
    3b86:	9f 4f       	sbci	r25, 0xFF	; 255
    3b88:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <rb16_init>

	// Boolean values of the state of the camer and buzzer
	uint8_t cam_initialized = 0;
	uint8_t buzzer_initialized = 0;
    3b8c:	00 e0       	ldi	r16, 0x00	; 0
	int16_t direct_array[] = {0,0,0,0,0,0,0,0,0,0};
	RingBuffer16_t directions;	// in hundredths degrees
	rb16_init(&directions, direct_array, (uint16_t) 10);

	// Boolean values of the state of the camer and buzzer
	uint8_t cam_initialized = 0;
    3b8e:	10 e0       	ldi	r17, 0x00	; 0
	uint8_t buzzer_initialized = 0;


	while(1){
		// Check Sensors
		data_collect(&altitudes,&pressures);
    3b90:	be 01       	movw	r22, r28
    3b92:	6b 5b       	subi	r22, 0xBB	; 187
    3b94:	7f 4f       	sbci	r23, 0xFF	; 255
    3b96:	ce 01       	movw	r24, r28
    3b98:	45 96       	adiw	r24, 0x15	; 21
    3b9a:	0e 94 71 12 	call	0x24e2	; 0x24e2 <data_collect>

		// Checks the Flight State
		state_check();
    3b9e:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <state_check>

		// IMU Check
		//imu_read();

		//Gives each flight state their unique tasks
		switch(state){
    3ba2:	80 91 51 21 	lds	r24, 0x2151	; 0x802151 <state>
    3ba6:	81 30       	cpi	r24, 0x01	; 1
    3ba8:	39 f0       	breq	.+14     	; 0x3bb8 <main+0xa6>
    3baa:	08 f4       	brcc	.+2      	; 0x3bae <main+0x9c>
    3bac:	3c c0       	rjmp	.+120    	; 0x3c26 <main+0x114>
    3bae:	82 30       	cpi	r24, 0x02	; 2
    3bb0:	49 f0       	breq	.+18     	; 0x3bc4 <main+0xb2>
    3bb2:	83 30       	cpi	r24, 0x03	; 3
    3bb4:	91 f1       	breq	.+100    	; 0x3c1a <main+0x108>
    3bb6:	35 c0       	rjmp	.+106    	; 0x3c22 <main+0x110>
			case 0:
				break;
			case 1:
				if(!cam_initialized){
    3bb8:	11 11       	cpse	r17, r1
    3bba:	35 c0       	rjmp	.+106    	; 0x3c26 <main+0x114>
					cam_initialized = 1;
					cam_switch();	//	Turns on Camera
    3bbc:	0e 94 95 0c 	call	0x192a	; 0x192a <cam_switch>
		switch(state){
			case 0:
				break;
			case 1:
				if(!cam_initialized){
					cam_initialized = 1;
    3bc0:	11 e0       	ldi	r17, 0x01	; 1
    3bc2:	31 c0       	rjmp	.+98     	; 0x3c26 <main+0x114>
					cam_switch();	//	Turns on Camera
				}
				break;
			case 2:
				if(!cam_initialized){
    3bc4:	11 11       	cpse	r17, r1
    3bc6:	03 c0       	rjmp	.+6      	; 0x3bce <main+0xbc>
					cam_initialized = 1;
					cam_switch();
    3bc8:	0e 94 95 0c 	call	0x192a	; 0x192a <cam_switch>
					cam_switch();	//	Turns on Camera
				}
				break;
			case 2:
				if(!cam_initialized){
					cam_initialized = 1;
    3bcc:	11 e0       	ldi	r17, 0x01	; 1
					cam_switch();
				}
				if(abs(alt-450)<EPSILON_ALTITUDE){
    3bce:	60 91 24 21 	lds	r22, 0x2124	; 0x802124 <alt>
    3bd2:	70 91 25 21 	lds	r23, 0x2125	; 0x802125 <alt+0x1>
    3bd6:	80 91 26 21 	lds	r24, 0x2126	; 0x802126 <alt+0x2>
    3bda:	90 91 27 21 	lds	r25, 0x2127	; 0x802127 <alt+0x3>
    3bde:	20 e0       	ldi	r18, 0x00	; 0
    3be0:	30 e0       	ldi	r19, 0x00	; 0
    3be2:	41 ee       	ldi	r20, 0xE1	; 225
    3be4:	53 e4       	ldi	r21, 0x43	; 67
    3be6:	b5 d3       	rcall	.+1898   	; 0x4352 <__subsf3>
    3be8:	85 d4       	rcall	.+2314   	; 0x44f4 <__fixsfsi>
    3bea:	9b 01       	movw	r18, r22
    3bec:	77 23       	and	r23, r23
    3bee:	24 f4       	brge	.+8      	; 0x3bf8 <main+0xe6>
    3bf0:	22 27       	eor	r18, r18
    3bf2:	33 27       	eor	r19, r19
    3bf4:	26 1b       	sub	r18, r22
    3bf6:	37 0b       	sbc	r19, r23
    3bf8:	2a 30       	cpi	r18, 0x0A	; 10
    3bfa:	31 05       	cpc	r19, r1
	ac_enable(&ACA, 0);

}

void release(void){
	servo_release();
    3bfc:	24 f4       	brge	.+8      	; 0x3c06 <main+0xf4>
    3bfe:	73 d9       	rcall	.-3354   	; 0x2ee6 <servo_release>
					cam_initialized = 1;
					cam_switch();
				}
				if(abs(alt-450)<EPSILON_ALTITUDE){
					release();				// Releases the payload
					hall_sensor_init();		// Starts hall effect sensor to read rpm
    3c00:	0e 94 ca 0f 	call	0x1f94	; 0x1f94 <hall_sensor_init>
    3c04:	10 c0       	rjmp	.+32     	; 0x3c26 <main+0x114>
				}
				else if(released){
    3c06:	80 91 50 21 	lds	r24, 0x2150	; 0x802150 <released>
    3c0a:	88 23       	and	r24, r24
    3c0c:	61 f0       	breq	.+24     	; 0x3c26 <main+0x114>
					servo_pid(&directions);	// Updates the PID
    3c0e:	ce 01       	movw	r24, r28
    3c10:	8f 59       	subi	r24, 0x9F	; 159
    3c12:	9f 4f       	sbci	r25, 0xFF	; 255
    3c14:	0e 94 35 14 	call	0x286a	; 0x286a <servo_pid>
    3c18:	06 c0       	rjmp	.+12     	; 0x3c26 <main+0x114>
				}
				break;
			case 3:
				if(!buzzer_initialized){
    3c1a:	01 11       	cpse	r16, r1
    3c1c:	04 c0       	rjmp	.+8      	; 0x3c26 <main+0x114>
					//buzzer_init();
					buzzer_initialized = 1;
    3c1e:	01 e0       	ldi	r16, 0x01	; 1
    3c20:	02 c0       	rjmp	.+4      	; 0x3c26 <main+0x114>
				}
				break;
			default:
				state_check();
    3c22:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <state_check>
				break;
		}

		// 1 Hz timer interrupt function
		if(time_flag){
    3c26:	80 91 4f 21 	lds	r24, 0x214F	; 0x80214f <time_flag>
    3c2a:	88 23       	and	r24, r24
			calc_rpm();	// Resets the tick counter and averages it with the new values
    3c2c:	29 f0       	breq	.+10     	; 0x3c38 <main+0x126>
    3c2e:	fe d8       	rcall	.-3588   	; 0x2e2c <calc_rpm>
			time_update();	// Transmits the data packet and writes the EEPROM
    3c30:	0e 94 d8 14 	call	0x29b0	; 0x29b0 <time_update>
			time_flag = 0;
    3c34:	10 92 4f 21 	sts	0x214F, r1	; 0x80214f <time_flag>
		}
		// XBEE command received
		if(xbee_flag){
    3c38:	80 91 4e 21 	lds	r24, 0x214E	; 0x80214e <xbee_flag>
    3c3c:	88 23       	and	r24, r24
			command(xbee_comm);
    3c3e:	39 f0       	breq	.+14     	; 0x3c4e <main+0x13c>
    3c40:	80 91 41 21 	lds	r24, 0x2141	; 0x802141 <xbee_comm>
    3c44:	4b df       	rcall	.-362    	; 0x3adc <command>
			xbee_comm = 0;
    3c46:	10 92 41 21 	sts	0x2141, r1	; 0x802141 <xbee_comm>
			xbee_flag = 0;
    3c4a:	10 92 4e 21 	sts	0x214E, r1	; 0x80214e <xbee_flag>
		}

		// Recalculates the data writing rate
		data_packets++;
    3c4e:	80 91 32 21 	lds	r24, 0x2132	; 0x802132 <data_packets>
    3c52:	90 91 33 21 	lds	r25, 0x2133	; 0x802133 <data_packets+0x1>
    3c56:	01 96       	adiw	r24, 0x01	; 1
    3c58:	80 93 32 21 	sts	0x2132, r24	; 0x802132 <data_packets>
    3c5c:	90 93 33 21 	sts	0x2133, r25	; 0x802133 <data_packets+0x1>
		if(timer != 0){
    3c60:	80 91 34 21 	lds	r24, 0x2134	; 0x802134 <timer>
    3c64:	90 91 35 21 	lds	r25, 0x2135	; 0x802135 <timer+0x1>
    3c68:	89 2b       	or	r24, r25
    3c6a:	69 f0       	breq	.+26     	; 0x3c86 <main+0x174>
			rate = data_packets / timer;
    3c6c:	80 91 32 21 	lds	r24, 0x2132	; 0x802132 <data_packets>
    3c70:	90 91 33 21 	lds	r25, 0x2133	; 0x802133 <data_packets+0x1>
    3c74:	60 91 34 21 	lds	r22, 0x2134	; 0x802134 <timer>
    3c78:	70 91 35 21 	lds	r23, 0x2135	; 0x802135 <timer+0x1>
    3c7c:	f9 d6       	rcall	.+3570   	; 0x4a70 <__udivmodhi4>
    3c7e:	60 93 17 20 	sts	0x2017, r22	; 0x802017 <rate>
    3c82:	70 93 18 20 	sts	0x2018, r23	; 0x802018 <rate+0x1>
		}
		delay_ms(100);
    3c86:	66 e5       	ldi	r22, 0x56	; 86
    3c88:	73 e2       	ldi	r23, 0x23	; 35
    3c8a:	88 e0       	ldi	r24, 0x08	; 8
    3c8c:	90 e0       	ldi	r25, 0x00	; 0
    3c8e:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <__portable_avr_delay_cycles>
	}
    3c92:	7e cf       	rjmp	.-260    	; 0x3b90 <main+0x7e>

00003c94 <__vector_47>:
	NVM.CTRLA = CTRLA_CMDEX_BYTE;
	while(NVM.STATUS>>7);
}


ISR(TCE0_OVF_vect){
    3c94:	1f 92       	push	r1
    3c96:	0f 92       	push	r0
    3c98:	0f b6       	in	r0, 0x3f	; 63
    3c9a:	0f 92       	push	r0
    3c9c:	11 24       	eor	r1, r1
    3c9e:	08 b6       	in	r0, 0x38	; 56
    3ca0:	0f 92       	push	r0
    3ca2:	18 be       	out	0x38, r1	; 56
    3ca4:	8f 93       	push	r24
    3ca6:	9f 93       	push	r25
	timer++;
    3ca8:	80 91 34 21 	lds	r24, 0x2134	; 0x802134 <timer>
    3cac:	90 91 35 21 	lds	r25, 0x2135	; 0x802135 <timer+0x1>
    3cb0:	01 96       	adiw	r24, 0x01	; 1
    3cb2:	80 93 34 21 	sts	0x2134, r24	; 0x802134 <timer>
    3cb6:	90 93 35 21 	sts	0x2135, r25	; 0x802135 <timer+0x1>
	time_flag = 1;
    3cba:	81 e0       	ldi	r24, 0x01	; 1
    3cbc:	80 93 4f 21 	sts	0x214F, r24	; 0x80214f <time_flag>
}
    3cc0:	9f 91       	pop	r25
    3cc2:	8f 91       	pop	r24
    3cc4:	0f 90       	pop	r0
    3cc6:	08 be       	out	0x38, r0	; 56
    3cc8:	0f 90       	pop	r0
    3cca:	0f be       	out	0x3f, r0	; 63
    3ccc:	0f 90       	pop	r0
    3cce:	1f 90       	pop	r1
    3cd0:	18 95       	reti

00003cd2 <__vector_58>:


ISR(USARTE0_RXC_vect){
    3cd2:	1f 92       	push	r1
    3cd4:	0f 92       	push	r0
    3cd6:	0f b6       	in	r0, 0x3f	; 63
    3cd8:	0f 92       	push	r0
    3cda:	11 24       	eor	r1, r1
    3cdc:	08 b6       	in	r0, 0x38	; 56
    3cde:	0f 92       	push	r0
    3ce0:	18 be       	out	0x38, r1	; 56
    3ce2:	09 b6       	in	r0, 0x39	; 57
    3ce4:	0f 92       	push	r0
    3ce6:	19 be       	out	0x39, r1	; 57
    3ce8:	0b b6       	in	r0, 0x3b	; 59
    3cea:	0f 92       	push	r0
    3cec:	1b be       	out	0x3b, r1	; 59
    3cee:	2f 93       	push	r18
    3cf0:	3f 93       	push	r19
    3cf2:	4f 93       	push	r20
    3cf4:	5f 93       	push	r21
    3cf6:	6f 93       	push	r22
    3cf8:	7f 93       	push	r23
    3cfa:	8f 93       	push	r24
    3cfc:	9f 93       	push	r25
    3cfe:	af 93       	push	r26
    3d00:	bf 93       	push	r27
    3d02:	ef 93       	push	r30
    3d04:	ff 93       	push	r31
	xbee_comm = usart_getchar(UART_TERMINAL_SERIAL);
    3d06:	80 ea       	ldi	r24, 0xA0	; 160
    3d08:	9a e0       	ldi	r25, 0x0A	; 10
    3d0a:	0e 94 8a 0a 	call	0x1514	; 0x1514 <usart_getchar>
    3d0e:	80 93 41 21 	sts	0x2141, r24	; 0x802141 <xbee_comm>
	//printf("%c\n", xbee_comm);
	xbee_flag = 1;
    3d12:	81 e0       	ldi	r24, 0x01	; 1
    3d14:	80 93 4e 21 	sts	0x214E, r24	; 0x80214e <xbee_flag>
}
    3d18:	ff 91       	pop	r31
    3d1a:	ef 91       	pop	r30
    3d1c:	bf 91       	pop	r27
    3d1e:	af 91       	pop	r26
    3d20:	9f 91       	pop	r25
    3d22:	8f 91       	pop	r24
    3d24:	7f 91       	pop	r23
    3d26:	6f 91       	pop	r22
    3d28:	5f 91       	pop	r21
    3d2a:	4f 91       	pop	r20
    3d2c:	3f 91       	pop	r19
    3d2e:	2f 91       	pop	r18
    3d30:	0f 90       	pop	r0
    3d32:	0b be       	out	0x3b, r0	; 59
    3d34:	0f 90       	pop	r0
    3d36:	09 be       	out	0x39, r0	; 57
    3d38:	0f 90       	pop	r0
    3d3a:	08 be       	out	0x38, r0	; 56
    3d3c:	0f 90       	pop	r0
    3d3e:	0f be       	out	0x3f, r0	; 63
    3d40:	0f 90       	pop	r0
    3d42:	1f 90       	pop	r1
    3d44:	18 95       	reti

00003d46 <__vector_91>:


// GPS recording
ISR(USARTD1_RXC_vect){
    3d46:	1f 92       	push	r1
    3d48:	0f 92       	push	r0
    3d4a:	0f b6       	in	r0, 0x3f	; 63
    3d4c:	0f 92       	push	r0
    3d4e:	11 24       	eor	r1, r1
    3d50:	08 b6       	in	r0, 0x38	; 56
    3d52:	0f 92       	push	r0
    3d54:	18 be       	out	0x38, r1	; 56
    3d56:	09 b6       	in	r0, 0x39	; 57
    3d58:	0f 92       	push	r0
    3d5a:	19 be       	out	0x39, r1	; 57
    3d5c:	0a b6       	in	r0, 0x3a	; 58
    3d5e:	0f 92       	push	r0
    3d60:	1a be       	out	0x3a, r1	; 58
    3d62:	0b b6       	in	r0, 0x3b	; 59
    3d64:	0f 92       	push	r0
    3d66:	1b be       	out	0x3b, r1	; 59
    3d68:	8f 92       	push	r8
    3d6a:	9f 92       	push	r9
    3d6c:	af 92       	push	r10
    3d6e:	bf 92       	push	r11
    3d70:	cf 92       	push	r12
    3d72:	df 92       	push	r13
    3d74:	ef 92       	push	r14
    3d76:	ff 92       	push	r15
    3d78:	1f 93       	push	r17
    3d7a:	2f 93       	push	r18
    3d7c:	3f 93       	push	r19
    3d7e:	4f 93       	push	r20
    3d80:	5f 93       	push	r21
    3d82:	6f 93       	push	r22
    3d84:	7f 93       	push	r23
    3d86:	8f 93       	push	r24
    3d88:	9f 93       	push	r25
    3d8a:	af 93       	push	r26
    3d8c:	bf 93       	push	r27
    3d8e:	ef 93       	push	r30
    3d90:	ff 93       	push	r31
    3d92:	cf 93       	push	r28
    3d94:	df 93       	push	r29
    3d96:	00 d0       	rcall	.+0      	; 0x3d98 <__vector_91+0x52>
    3d98:	00 d0       	rcall	.+0      	; 0x3d9a <__vector_91+0x54>
    3d9a:	cd b7       	in	r28, 0x3d	; 61
    3d9c:	de b7       	in	r29, 0x3e	; 62
	uint8_t c = usart_getchar(GPS_TERMINAL_SERIAL);
    3d9e:	80 eb       	ldi	r24, 0xB0	; 176
    3da0:	99 e0       	ldi	r25, 0x09	; 9
    3da2:	0e 94 8a 0a 	call	0x1514	; 0x1514 <usart_getchar>
    3da6:	18 2f       	mov	r17, r24
	//printf("%c",c);

	if(c == (uint8_t) '$'){
    3da8:	84 32       	cpi	r24, 0x24	; 36
    3daa:	51 f4       	brne	.+20     	; 0x3dc0 <__vector_91+0x7a>
		writing = 1;
    3dac:	81 e0       	ldi	r24, 0x01	; 1
    3dae:	80 93 3a 21 	sts	0x213A, r24	; 0x80213a <writing>
		pos = 0;
    3db2:	10 92 39 21 	sts	0x2139, r1	; 0x802139 <pos>
		word_pos = 0;
    3db6:	10 92 38 21 	sts	0x2138, r1	; 0x802138 <word_pos>
		commas = 0;
    3dba:	10 92 37 21 	sts	0x2137, r1	; 0x802137 <commas>
    3dbe:	5a c2       	rjmp	.+1204   	; 0x4274 <__stack+0x275>
	}
	else if(c == (uint8_t) '*'){
    3dc0:	8a 32       	cpi	r24, 0x2A	; 42
    3dc2:	29 f4       	brne	.+10     	; 0x3dce <__vector_91+0x88>
		commas = 0;
    3dc4:	10 92 37 21 	sts	0x2137, r1	; 0x802137 <commas>
		writing = 0;
    3dc8:	10 92 3a 21 	sts	0x213A, r1	; 0x80213a <writing>
    3dcc:	53 c2       	rjmp	.+1190   	; 0x4274 <__stack+0x275>
	}
	else if(c == (uint8_t) ','){
    3dce:	8c 32       	cpi	r24, 0x2C	; 44
    3dd0:	09 f0       	breq	.+2      	; 0x3dd4 <__vector_91+0x8e>
    3dd2:	50 c2       	rjmp	.+1184   	; 0x4274 <__stack+0x275>
		gps[0] = 32;
    3dd4:	eb e8       	ldi	r30, 0x8B	; 139
    3dd6:	f1 e2       	ldi	r31, 0x21	; 33
    3dd8:	80 e2       	ldi	r24, 0x20	; 32
    3dda:	80 83       	st	Z, r24
		if(gps[1] == 32){
    3ddc:	81 81       	ldd	r24, Z+1	; 0x01
    3dde:	80 32       	cpi	r24, 0x20	; 32
    3de0:	09 f0       	breq	.+2      	; 0x3de4 <__vector_91+0x9e>
    3de2:	77 c2       	rjmp	.+1262   	; 0x42d2 <__stack+0x2d3>
			gps[0] = '0';
    3de4:	80 e3       	ldi	r24, 0x30	; 48
    3de6:	80 93 8b 21 	sts	0x218B, r24	; 0x80218b <gps>
    3dea:	73 c2       	rjmp	.+1254   	; 0x42d2 <__stack+0x2d3>
			case 7:			//Sats
				sscanf(gps,"%d",&gps_sats);
				break;
			case 9:			//Altitude
				for(uint8_t i = 0; i < 15; i++){
					if(gps[i] == (uint8_t) '.'){
    3dec:	80 91 8b 21 	lds	r24, 0x218B	; 0x80218b <gps>
    3df0:	8e 32       	cpi	r24, 0x2E	; 46
    3df2:	09 f0       	breq	.+2      	; 0x3df6 <__vector_91+0xb0>
    3df4:	a3 c1       	rjmp	.+838    	; 0x413c <__stack+0x13d>
    3df6:	a9 c1       	rjmp	.+850    	; 0x414a <__stack+0x14b>
				sscanf(dec,"%d",&val2);
				gps_lat = val/100 + ((double)(val%100) + ((double)(val2))/10000) / 60.0;
				break;
			case 4:			//Longitude
				for(uint8_t i = 0; i < 15; i++){
					if(gps[i] == (uint8_t) '.'){
    3df8:	80 91 8b 21 	lds	r24, 0x218B	; 0x80218b <gps>
    3dfc:	8e 32       	cpi	r24, 0x2E	; 46
    3dfe:	09 f0       	breq	.+2      	; 0x3e02 <__vector_91+0xbc>
    3e00:	ef c0       	rjmp	.+478    	; 0x3fe0 <__vector_91+0x29a>
    3e02:	f5 c0       	rjmp	.+490    	; 0x3fee <__vector_91+0x2a8>
				sscanf(gps,"%ld",&val);
				gps_t = (double) val;
				break;
			case 2:			//Latitude
				for(uint8_t i = 0; i < 15; i++){
					if(gps[i] == (uint8_t) '.'){
    3e04:	80 91 8b 21 	lds	r24, 0x218B	; 0x80218b <gps>
    3e08:	8e 32       	cpi	r24, 0x2E	; 46
    3e0a:	09 f0       	breq	.+2      	; 0x3e0e <__vector_91+0xc8>
    3e0c:	52 c0       	rjmp	.+164    	; 0x3eb2 <__vector_91+0x16c>
    3e0e:	58 c0       	rjmp	.+176    	; 0x3ec0 <__vector_91+0x17a>
		int32_t val = 0;
		int16_t val2 = 0;
		switch(commas){
			case 1:			//Time
				for(uint8_t i = 0; i < 15; i++){
					if(gps[i] == (uint8_t) '.'){
    3e10:	91 91       	ld	r25, Z+
    3e12:	9e 32       	cpi	r25, 0x2E	; 46
    3e14:	29 f4       	brne	.+10     	; 0x3e20 <__vector_91+0xda>
    3e16:	01 c0       	rjmp	.+2      	; 0x3e1a <__vector_91+0xd4>
    3e18:	80 e0       	ldi	r24, 0x00	; 0
						idx = i;
    3e1a:	80 93 36 21 	sts	0x2136, r24	; 0x802136 <idx>
						break;
    3e1e:	03 c0       	rjmp	.+6      	; 0x3e26 <__vector_91+0xe0>
		}
		int32_t val = 0;
		int16_t val2 = 0;
		switch(commas){
			case 1:			//Time
				for(uint8_t i = 0; i < 15; i++){
    3e20:	8f 5f       	subi	r24, 0xFF	; 255
    3e22:	8f 30       	cpi	r24, 0x0F	; 15
    3e24:	a9 f7       	brne	.-22     	; 0x3e10 <__vector_91+0xca>
					if(gps[i] == (uint8_t) '.'){
						idx = i;
						break;
					}
				}
				gps[idx] = 32;
    3e26:	e0 91 36 21 	lds	r30, 0x2136	; 0x802136 <idx>
    3e2a:	f0 e0       	ldi	r31, 0x00	; 0
    3e2c:	e5 57       	subi	r30, 0x75	; 117
    3e2e:	fe 4d       	sbci	r31, 0xDE	; 222
    3e30:	80 e2       	ldi	r24, 0x20	; 32
    3e32:	80 83       	st	Z, r24
				for(uint8_t i = idx+1; i < 15; i++){
    3e34:	20 91 36 21 	lds	r18, 0x2136	; 0x802136 <idx>
    3e38:	2f 5f       	subi	r18, 0xFF	; 255
    3e3a:	2f 30       	cpi	r18, 0x0F	; 15
    3e3c:	c8 f4       	brcc	.+50     	; 0x3e70 <__vector_91+0x12a>
					if(gps[i] == 32){
    3e3e:	82 2f       	mov	r24, r18
    3e40:	90 e0       	ldi	r25, 0x00	; 0
    3e42:	fc 01       	movw	r30, r24
    3e44:	e5 57       	subi	r30, 0x75	; 117
    3e46:	fe 4d       	sbci	r31, 0xDE	; 222
    3e48:	30 81       	ld	r19, Z
    3e4a:	30 32       	cpi	r19, 0x20	; 32
    3e4c:	89 f0       	breq	.+34     	; 0x3e70 <__vector_91+0x12a>
						break;
					}
					gps[i] = 32;
    3e4e:	40 e2       	ldi	r20, 0x20	; 32
    3e50:	08 c0       	rjmp	.+16     	; 0x3e62 <__vector_91+0x11c>
						break;
					}
				}
				gps[idx] = 32;
				for(uint8_t i = idx+1; i < 15; i++){
					if(gps[i] == 32){
    3e52:	82 2f       	mov	r24, r18
    3e54:	90 e0       	ldi	r25, 0x00	; 0
    3e56:	fc 01       	movw	r30, r24
    3e58:	e5 57       	subi	r30, 0x75	; 117
    3e5a:	fe 4d       	sbci	r31, 0xDE	; 222
    3e5c:	30 81       	ld	r19, Z
    3e5e:	30 32       	cpi	r19, 0x20	; 32
    3e60:	39 f0       	breq	.+14     	; 0x3e70 <__vector_91+0x12a>
						break;
					}
					gps[i] = 32;
    3e62:	fc 01       	movw	r30, r24
    3e64:	e5 57       	subi	r30, 0x75	; 117
    3e66:	fe 4d       	sbci	r31, 0xDE	; 222
    3e68:	40 83       	st	Z, r20
						idx = i;
						break;
					}
				}
				gps[idx] = 32;
				for(uint8_t i = idx+1; i < 15; i++){
    3e6a:	2f 5f       	subi	r18, 0xFF	; 255
    3e6c:	2f 30       	cpi	r18, 0x0F	; 15
    3e6e:	89 f7       	brne	.-30     	; 0x3e52 <__vector_91+0x10c>
					if(gps[i] == 32){
						break;
					}
					gps[i] = 32;
				}
				sscanf(gps,"%ld",&val);
    3e70:	ce 01       	movw	r24, r28
    3e72:	01 96       	adiw	r24, 0x01	; 1
    3e74:	9f 93       	push	r25
    3e76:	8f 93       	push	r24
    3e78:	8e e5       	ldi	r24, 0x5E	; 94
    3e7a:	90 e2       	ldi	r25, 0x20	; 32
    3e7c:	9f 93       	push	r25
    3e7e:	8f 93       	push	r24
    3e80:	8b e8       	ldi	r24, 0x8B	; 139
    3e82:	91 e2       	ldi	r25, 0x21	; 33
    3e84:	9f 93       	push	r25
    3e86:	8f 93       	push	r24
    3e88:	36 d7       	rcall	.+3692   	; 0x4cf6 <sscanf>
				gps_t = (double) val;
    3e8a:	69 81       	ldd	r22, Y+1	; 0x01
    3e8c:	7a 81       	ldd	r23, Y+2	; 0x02
    3e8e:	8b 81       	ldd	r24, Y+3	; 0x03
    3e90:	9c 81       	ldd	r25, Y+4	; 0x04
    3e92:	63 d3       	rcall	.+1734   	; 0x455a <__floatsisf>
    3e94:	60 93 18 21 	sts	0x2118, r22	; 0x802118 <gps_t>
    3e98:	70 93 19 21 	sts	0x2119, r23	; 0x802119 <gps_t+0x1>
    3e9c:	80 93 1a 21 	sts	0x211A, r24	; 0x80211a <gps_t+0x2>
    3ea0:	90 93 1b 21 	sts	0x211B, r25	; 0x80211b <gps_t+0x3>
				break;
    3ea4:	0f 90       	pop	r0
    3ea6:	0f 90       	pop	r0
    3ea8:	0f 90       	pop	r0
    3eaa:	0f 90       	pop	r0
    3eac:	0f 90       	pop	r0
    3eae:	0f 90       	pop	r0
    3eb0:	c3 c1       	rjmp	.+902    	; 0x4238 <__stack+0x239>
    3eb2:	ec e8       	ldi	r30, 0x8C	; 140
    3eb4:	f1 e2       	ldi	r31, 0x21	; 33
			case 2:			//Latitude
				for(uint8_t i = 0; i < 15; i++){
    3eb6:	81 e0       	ldi	r24, 0x01	; 1
					if(gps[i] == (uint8_t) '.'){
    3eb8:	91 91       	ld	r25, Z+
    3eba:	9e 32       	cpi	r25, 0x2E	; 46
    3ebc:	29 f4       	brne	.+10     	; 0x3ec8 <__vector_91+0x182>
    3ebe:	01 c0       	rjmp	.+2      	; 0x3ec2 <__vector_91+0x17c>
    3ec0:	80 e0       	ldi	r24, 0x00	; 0
						idx = i;
    3ec2:	80 93 36 21 	sts	0x2136, r24	; 0x802136 <idx>
						break;
    3ec6:	03 c0       	rjmp	.+6      	; 0x3ece <__vector_91+0x188>
				}
				sscanf(gps,"%ld",&val);
				gps_t = (double) val;
				break;
			case 2:			//Latitude
				for(uint8_t i = 0; i < 15; i++){
    3ec8:	8f 5f       	subi	r24, 0xFF	; 255
    3eca:	8f 30       	cpi	r24, 0x0F	; 15
    3ecc:	a9 f7       	brne	.-22     	; 0x3eb8 <__vector_91+0x172>
					if(gps[i] == (uint8_t) '.'){
						idx = i;
						break;
					}
				}
				gps[idx] = 32;
    3ece:	e0 91 36 21 	lds	r30, 0x2136	; 0x802136 <idx>
    3ed2:	f0 e0       	ldi	r31, 0x00	; 0
    3ed4:	e5 57       	subi	r30, 0x75	; 117
    3ed6:	fe 4d       	sbci	r31, 0xDE	; 222
    3ed8:	80 e2       	ldi	r24, 0x20	; 32
    3eda:	80 83       	st	Z, r24
				for(uint8_t i = idx+1; i < 15; i++){
    3edc:	20 91 36 21 	lds	r18, 0x2136	; 0x802136 <idx>
    3ee0:	2f 5f       	subi	r18, 0xFF	; 255
    3ee2:	2f 30       	cpi	r18, 0x0F	; 15
    3ee4:	08 f5       	brcc	.+66     	; 0x3f28 <__vector_91+0x1e2>
					if(gps[i] == 32){
    3ee6:	82 2f       	mov	r24, r18
    3ee8:	90 e0       	ldi	r25, 0x00	; 0
    3eea:	fc 01       	movw	r30, r24
    3eec:	e5 57       	subi	r30, 0x75	; 117
    3eee:	fe 4d       	sbci	r31, 0xDE	; 222
    3ef0:	30 81       	ld	r19, Z
    3ef2:	30 32       	cpi	r19, 0x20	; 32
    3ef4:	c9 f0       	breq	.+50     	; 0x3f28 <__vector_91+0x1e2>
						break;
					}
					dec[i-idx-1] = gps[i];
					gps[i] = 32;
    3ef6:	50 e2       	ldi	r21, 0x20	; 32
    3ef8:	08 c0       	rjmp	.+16     	; 0x3f0a <__vector_91+0x1c4>
						break;
					}
				}
				gps[idx] = 32;
				for(uint8_t i = idx+1; i < 15; i++){
					if(gps[i] == 32){
    3efa:	82 2f       	mov	r24, r18
    3efc:	90 e0       	ldi	r25, 0x00	; 0
    3efe:	fc 01       	movw	r30, r24
    3f00:	e5 57       	subi	r30, 0x75	; 117
    3f02:	fe 4d       	sbci	r31, 0xDE	; 222
    3f04:	30 81       	ld	r19, Z
    3f06:	30 32       	cpi	r19, 0x20	; 32
    3f08:	79 f0       	breq	.+30     	; 0x3f28 <__vector_91+0x1e2>
						break;
					}
					dec[i-idx-1] = gps[i];
    3f0a:	40 91 36 21 	lds	r20, 0x2136	; 0x802136 <idx>
    3f0e:	fc 01       	movw	r30, r24
    3f10:	e4 1b       	sub	r30, r20
    3f12:	f1 09       	sbc	r31, r1
    3f14:	e7 56       	subi	r30, 0x67	; 103
    3f16:	fe 4d       	sbci	r31, 0xDE	; 222
    3f18:	30 83       	st	Z, r19
					gps[i] = 32;
    3f1a:	fc 01       	movw	r30, r24
    3f1c:	e5 57       	subi	r30, 0x75	; 117
    3f1e:	fe 4d       	sbci	r31, 0xDE	; 222
    3f20:	50 83       	st	Z, r21
						idx = i;
						break;
					}
				}
				gps[idx] = 32;
				for(uint8_t i = idx+1; i < 15; i++){
    3f22:	2f 5f       	subi	r18, 0xFF	; 255
    3f24:	2f 30       	cpi	r18, 0x0F	; 15
    3f26:	49 f7       	brne	.-46     	; 0x3efa <__vector_91+0x1b4>
						break;
					}
					dec[i-idx-1] = gps[i];
					gps[i] = 32;
				}
				if(dec[0] == 32){
    3f28:	80 91 9a 21 	lds	r24, 0x219A	; 0x80219a <dec>
    3f2c:	80 32       	cpi	r24, 0x20	; 32
    3f2e:	19 f4       	brne	.+6      	; 0x3f36 <__vector_91+0x1f0>
					dec[0] = '0';
    3f30:	80 e3       	ldi	r24, 0x30	; 48
    3f32:	80 93 9a 21 	sts	0x219A, r24	; 0x80219a <dec>
				}
				sscanf(gps,"%ld",&val);
    3f36:	ce 01       	movw	r24, r28
    3f38:	01 96       	adiw	r24, 0x01	; 1
    3f3a:	9f 93       	push	r25
    3f3c:	8f 93       	push	r24
    3f3e:	8e e5       	ldi	r24, 0x5E	; 94
    3f40:	90 e2       	ldi	r25, 0x20	; 32
    3f42:	9f 93       	push	r25
    3f44:	8f 93       	push	r24
    3f46:	8b e8       	ldi	r24, 0x8B	; 139
    3f48:	91 e2       	ldi	r25, 0x21	; 33
    3f4a:	9f 93       	push	r25
    3f4c:	8f 93       	push	r24
    3f4e:	d3 d6       	rcall	.+3494   	; 0x4cf6 <sscanf>
				sscanf(dec,"%d",&val2);
    3f50:	ce 01       	movw	r24, r28
    3f52:	05 96       	adiw	r24, 0x05	; 5
    3f54:	9f 93       	push	r25
    3f56:	8f 93       	push	r24
    3f58:	82 e6       	ldi	r24, 0x62	; 98
    3f5a:	90 e2       	ldi	r25, 0x20	; 32
    3f5c:	9f 93       	push	r25
    3f5e:	8f 93       	push	r24
    3f60:	8a e9       	ldi	r24, 0x9A	; 154
    3f62:	91 e2       	ldi	r25, 0x21	; 33
    3f64:	9f 93       	push	r25
    3f66:	8f 93       	push	r24
    3f68:	c6 d6       	rcall	.+3468   	; 0x4cf6 <sscanf>
				gps_lat = val/100 + ((double)(val%100) + ((double)(val2))/10000) / 60.0;
    3f6a:	89 80       	ldd	r8, Y+1	; 0x01
    3f6c:	9a 80       	ldd	r9, Y+2	; 0x02
    3f6e:	ab 80       	ldd	r10, Y+3	; 0x03
    3f70:	bc 80       	ldd	r11, Y+4	; 0x04
    3f72:	6d 81       	ldd	r22, Y+5	; 0x05
    3f74:	7e 81       	ldd	r23, Y+6	; 0x06
    3f76:	07 2e       	mov	r0, r23
    3f78:	00 0c       	add	r0, r0
    3f7a:	88 0b       	sbc	r24, r24
    3f7c:	99 0b       	sbc	r25, r25
    3f7e:	ed d2       	rcall	.+1498   	; 0x455a <__floatsisf>
    3f80:	20 e0       	ldi	r18, 0x00	; 0
    3f82:	30 e4       	ldi	r19, 0x40	; 64
    3f84:	4c e1       	ldi	r20, 0x1C	; 28
    3f86:	56 e4       	ldi	r21, 0x46	; 70
    3f88:	4d d2       	rcall	.+1178   	; 0x4424 <__divsf3>
    3f8a:	6b 01       	movw	r12, r22
    3f8c:	7c 01       	movw	r14, r24
    3f8e:	c5 01       	movw	r24, r10
    3f90:	b4 01       	movw	r22, r8
    3f92:	24 e6       	ldi	r18, 0x64	; 100
    3f94:	30 e0       	ldi	r19, 0x00	; 0
    3f96:	40 e0       	ldi	r20, 0x00	; 0
    3f98:	50 e0       	ldi	r21, 0x00	; 0
    3f9a:	b3 d5       	rcall	.+2918   	; 0x4b02 <__divmodsi4>
    3f9c:	49 01       	movw	r8, r18
    3f9e:	5a 01       	movw	r10, r20
    3fa0:	dc d2       	rcall	.+1464   	; 0x455a <__floatsisf>
    3fa2:	9b 01       	movw	r18, r22
    3fa4:	ac 01       	movw	r20, r24
    3fa6:	c7 01       	movw	r24, r14
    3fa8:	b6 01       	movw	r22, r12
    3faa:	d4 d1       	rcall	.+936    	; 0x4354 <__addsf3>
    3fac:	20 e0       	ldi	r18, 0x00	; 0
    3fae:	30 e0       	ldi	r19, 0x00	; 0
    3fb0:	40 e7       	ldi	r20, 0x70	; 112
    3fb2:	52 e4       	ldi	r21, 0x42	; 66
    3fb4:	37 d2       	rcall	.+1134   	; 0x4424 <__divsf3>
    3fb6:	6b 01       	movw	r12, r22
    3fb8:	7c 01       	movw	r14, r24
    3fba:	c5 01       	movw	r24, r10
    3fbc:	b4 01       	movw	r22, r8
    3fbe:	cd d2       	rcall	.+1434   	; 0x455a <__floatsisf>
    3fc0:	9b 01       	movw	r18, r22
    3fc2:	ac 01       	movw	r20, r24
    3fc4:	c7 01       	movw	r24, r14
    3fc6:	b6 01       	movw	r22, r12
    3fc8:	c5 d1       	rcall	.+906    	; 0x4354 <__addsf3>
    3fca:	60 93 14 21 	sts	0x2114, r22	; 0x802114 <gps_lat>
    3fce:	70 93 15 21 	sts	0x2115, r23	; 0x802115 <gps_lat+0x1>
    3fd2:	80 93 16 21 	sts	0x2116, r24	; 0x802116 <gps_lat+0x2>
    3fd6:	90 93 17 21 	sts	0x2117, r25	; 0x802117 <gps_lat+0x3>
				break;
    3fda:	cd bf       	out	0x3d, r28	; 61
    3fdc:	de bf       	out	0x3e, r29	; 62
    3fde:	2c c1       	rjmp	.+600    	; 0x4238 <__stack+0x239>
    3fe0:	ec e8       	ldi	r30, 0x8C	; 140
    3fe2:	f1 e2       	ldi	r31, 0x21	; 33
			case 4:			//Longitude
				for(uint8_t i = 0; i < 15; i++){
    3fe4:	81 e0       	ldi	r24, 0x01	; 1
					if(gps[i] == (uint8_t) '.'){
    3fe6:	91 91       	ld	r25, Z+
    3fe8:	9e 32       	cpi	r25, 0x2E	; 46
    3fea:	29 f4       	brne	.+10     	; 0x3ff6 <__vector_91+0x2b0>
    3fec:	01 c0       	rjmp	.+2      	; 0x3ff0 <__vector_91+0x2aa>
    3fee:	80 e0       	ldi	r24, 0x00	; 0
						idx = i;
    3ff0:	80 93 36 21 	sts	0x2136, r24	; 0x802136 <idx>
						break;
    3ff4:	03 c0       	rjmp	.+6      	; 0x3ffc <__vector_91+0x2b6>
				sscanf(gps,"%ld",&val);
				sscanf(dec,"%d",&val2);
				gps_lat = val/100 + ((double)(val%100) + ((double)(val2))/10000) / 60.0;
				break;
			case 4:			//Longitude
				for(uint8_t i = 0; i < 15; i++){
    3ff6:	8f 5f       	subi	r24, 0xFF	; 255
    3ff8:	8f 30       	cpi	r24, 0x0F	; 15
    3ffa:	a9 f7       	brne	.-22     	; 0x3fe6 <__vector_91+0x2a0>
					if(gps[i] == (uint8_t) '.'){
						idx = i;
						break;
					}
				}
				gps[idx] = 32;
    3ffc:	e0 91 36 21 	lds	r30, 0x2136	; 0x802136 <idx>
    4000:	f0 e0       	ldi	r31, 0x00	; 0
    4002:	e5 57       	subi	r30, 0x75	; 117
    4004:	fe 4d       	sbci	r31, 0xDE	; 222
    4006:	80 e2       	ldi	r24, 0x20	; 32
    4008:	80 83       	st	Z, r24
				for(uint8_t i = idx+1; i < 15; i++){
    400a:	20 91 36 21 	lds	r18, 0x2136	; 0x802136 <idx>
    400e:	2f 5f       	subi	r18, 0xFF	; 255
    4010:	2f 30       	cpi	r18, 0x0F	; 15
    4012:	08 f5       	brcc	.+66     	; 0x4056 <__stack+0x57>
					if(gps[i] == 32){
    4014:	82 2f       	mov	r24, r18
    4016:	90 e0       	ldi	r25, 0x00	; 0
    4018:	fc 01       	movw	r30, r24
    401a:	e5 57       	subi	r30, 0x75	; 117
    401c:	fe 4d       	sbci	r31, 0xDE	; 222
    401e:	30 81       	ld	r19, Z
    4020:	30 32       	cpi	r19, 0x20	; 32
    4022:	c9 f0       	breq	.+50     	; 0x4056 <__stack+0x57>
						break;
					}
					dec[i-idx-1] = gps[i];
					gps[i] = 32;
    4024:	50 e2       	ldi	r21, 0x20	; 32
    4026:	08 c0       	rjmp	.+16     	; 0x4038 <__stack+0x39>
						break;
					}
				}
				gps[idx] = 32;
				for(uint8_t i = idx+1; i < 15; i++){
					if(gps[i] == 32){
    4028:	82 2f       	mov	r24, r18
    402a:	90 e0       	ldi	r25, 0x00	; 0
    402c:	fc 01       	movw	r30, r24
    402e:	e5 57       	subi	r30, 0x75	; 117
    4030:	fe 4d       	sbci	r31, 0xDE	; 222
    4032:	30 81       	ld	r19, Z
    4034:	30 32       	cpi	r19, 0x20	; 32
    4036:	79 f0       	breq	.+30     	; 0x4056 <__stack+0x57>
						break;
					}
					dec[i-idx-1] = gps[i];
    4038:	40 91 36 21 	lds	r20, 0x2136	; 0x802136 <idx>
    403c:	fc 01       	movw	r30, r24
    403e:	e4 1b       	sub	r30, r20
    4040:	f1 09       	sbc	r31, r1
    4042:	e7 56       	subi	r30, 0x67	; 103
    4044:	fe 4d       	sbci	r31, 0xDE	; 222
    4046:	30 83       	st	Z, r19
					gps[i] = 32;
    4048:	fc 01       	movw	r30, r24
    404a:	e5 57       	subi	r30, 0x75	; 117
    404c:	fe 4d       	sbci	r31, 0xDE	; 222
    404e:	50 83       	st	Z, r21
						idx = i;
						break;
					}
				}
				gps[idx] = 32;
				for(uint8_t i = idx+1; i < 15; i++){
    4050:	2f 5f       	subi	r18, 0xFF	; 255
    4052:	2f 30       	cpi	r18, 0x0F	; 15
    4054:	49 f7       	brne	.-46     	; 0x4028 <__stack+0x29>
						break;
					}
					dec[i-idx-1] = gps[i];
					gps[i] = 32;
				}
				if(dec[0] == 32){
    4056:	80 91 9a 21 	lds	r24, 0x219A	; 0x80219a <dec>
    405a:	80 32       	cpi	r24, 0x20	; 32
    405c:	19 f4       	brne	.+6      	; 0x4064 <__stack+0x65>
					dec[0] = '0';
    405e:	80 e3       	ldi	r24, 0x30	; 48
    4060:	80 93 9a 21 	sts	0x219A, r24	; 0x80219a <dec>
				}
				sscanf(gps,"%ld",&val);
    4064:	ce 01       	movw	r24, r28
    4066:	01 96       	adiw	r24, 0x01	; 1
    4068:	9f 93       	push	r25
    406a:	8f 93       	push	r24
    406c:	8e e5       	ldi	r24, 0x5E	; 94
    406e:	90 e2       	ldi	r25, 0x20	; 32
    4070:	9f 93       	push	r25
    4072:	8f 93       	push	r24
    4074:	8b e8       	ldi	r24, 0x8B	; 139
    4076:	91 e2       	ldi	r25, 0x21	; 33
    4078:	9f 93       	push	r25
    407a:	8f 93       	push	r24
    407c:	3c d6       	rcall	.+3192   	; 0x4cf6 <sscanf>
				sscanf(dec,"%d",&val2);
    407e:	ce 01       	movw	r24, r28
    4080:	05 96       	adiw	r24, 0x05	; 5
    4082:	9f 93       	push	r25
    4084:	8f 93       	push	r24
    4086:	82 e6       	ldi	r24, 0x62	; 98
    4088:	90 e2       	ldi	r25, 0x20	; 32
    408a:	9f 93       	push	r25
    408c:	8f 93       	push	r24
    408e:	8a e9       	ldi	r24, 0x9A	; 154
    4090:	91 e2       	ldi	r25, 0x21	; 33
    4092:	9f 93       	push	r25
    4094:	8f 93       	push	r24
    4096:	2f d6       	rcall	.+3166   	; 0x4cf6 <sscanf>
				gps_long = -(val/100 + ((double)(val%100) + ((double)(val2))/10000) / 60.0);
    4098:	89 80       	ldd	r8, Y+1	; 0x01
    409a:	9a 80       	ldd	r9, Y+2	; 0x02
    409c:	ab 80       	ldd	r10, Y+3	; 0x03
    409e:	bc 80       	ldd	r11, Y+4	; 0x04
    40a0:	6d 81       	ldd	r22, Y+5	; 0x05
    40a2:	7e 81       	ldd	r23, Y+6	; 0x06
    40a4:	07 2e       	mov	r0, r23
    40a6:	00 0c       	add	r0, r0
    40a8:	88 0b       	sbc	r24, r24
    40aa:	99 0b       	sbc	r25, r25
    40ac:	56 d2       	rcall	.+1196   	; 0x455a <__floatsisf>
    40ae:	20 e0       	ldi	r18, 0x00	; 0
    40b0:	30 e4       	ldi	r19, 0x40	; 64
    40b2:	4c e1       	ldi	r20, 0x1C	; 28
    40b4:	56 e4       	ldi	r21, 0x46	; 70
    40b6:	b6 d1       	rcall	.+876    	; 0x4424 <__divsf3>
    40b8:	6b 01       	movw	r12, r22
    40ba:	7c 01       	movw	r14, r24
    40bc:	c5 01       	movw	r24, r10
    40be:	b4 01       	movw	r22, r8
    40c0:	24 e6       	ldi	r18, 0x64	; 100
    40c2:	30 e0       	ldi	r19, 0x00	; 0
    40c4:	40 e0       	ldi	r20, 0x00	; 0
    40c6:	50 e0       	ldi	r21, 0x00	; 0
    40c8:	1c d5       	rcall	.+2616   	; 0x4b02 <__divmodsi4>
    40ca:	49 01       	movw	r8, r18
    40cc:	5a 01       	movw	r10, r20
    40ce:	45 d2       	rcall	.+1162   	; 0x455a <__floatsisf>
    40d0:	9b 01       	movw	r18, r22
    40d2:	ac 01       	movw	r20, r24
    40d4:	c7 01       	movw	r24, r14
    40d6:	b6 01       	movw	r22, r12
    40d8:	3d d1       	rcall	.+634    	; 0x4354 <__addsf3>
    40da:	20 e0       	ldi	r18, 0x00	; 0
    40dc:	30 e0       	ldi	r19, 0x00	; 0
    40de:	40 e7       	ldi	r20, 0x70	; 112
    40e0:	52 e4       	ldi	r21, 0x42	; 66
    40e2:	a0 d1       	rcall	.+832    	; 0x4424 <__divsf3>
    40e4:	6b 01       	movw	r12, r22
    40e6:	7c 01       	movw	r14, r24
    40e8:	c5 01       	movw	r24, r10
    40ea:	b4 01       	movw	r22, r8
    40ec:	36 d2       	rcall	.+1132   	; 0x455a <__floatsisf>
    40ee:	9b 01       	movw	r18, r22
    40f0:	ac 01       	movw	r20, r24
    40f2:	c7 01       	movw	r24, r14
    40f4:	b6 01       	movw	r22, r12
    40f6:	2e d1       	rcall	.+604    	; 0x4354 <__addsf3>
    40f8:	dc 01       	movw	r26, r24
    40fa:	cb 01       	movw	r24, r22
    40fc:	b0 58       	subi	r27, 0x80	; 128
    40fe:	80 93 10 21 	sts	0x2110, r24	; 0x802110 <gps_long>
    4102:	90 93 11 21 	sts	0x2111, r25	; 0x802111 <gps_long+0x1>
    4106:	a0 93 12 21 	sts	0x2112, r26	; 0x802112 <gps_long+0x2>
    410a:	b0 93 13 21 	sts	0x2113, r27	; 0x802113 <gps_long+0x3>
    410e:	cd bf       	out	0x3d, r28	; 61
				break;
    4110:	de bf       	out	0x3e, r29	; 62
    4112:	92 c0       	rjmp	.+292    	; 0x4238 <__stack+0x239>
    4114:	8a e0       	ldi	r24, 0x0A	; 10
			case 7:			//Sats
				sscanf(gps,"%d",&gps_sats);
    4116:	91 e2       	ldi	r25, 0x21	; 33
    4118:	9f 93       	push	r25
    411a:	8f 93       	push	r24
    411c:	82 e6       	ldi	r24, 0x62	; 98
    411e:	90 e2       	ldi	r25, 0x20	; 32
    4120:	9f 93       	push	r25
    4122:	8f 93       	push	r24
    4124:	8b e8       	ldi	r24, 0x8B	; 139
    4126:	91 e2       	ldi	r25, 0x21	; 33
    4128:	9f 93       	push	r25
    412a:	8f 93       	push	r24
    412c:	e4 d5       	rcall	.+3016   	; 0x4cf6 <sscanf>
    412e:	0f 90       	pop	r0
    4130:	0f 90       	pop	r0
				break;
    4132:	0f 90       	pop	r0
    4134:	0f 90       	pop	r0
    4136:	0f 90       	pop	r0
    4138:	0f 90       	pop	r0
    413a:	7e c0       	rjmp	.+252    	; 0x4238 <__stack+0x239>
    413c:	ec e8       	ldi	r30, 0x8C	; 140
    413e:	f1 e2       	ldi	r31, 0x21	; 33
    4140:	81 e0       	ldi	r24, 0x01	; 1
    4142:	91 91       	ld	r25, Z+
			case 9:			//Altitude
				for(uint8_t i = 0; i < 15; i++){
    4144:	9e 32       	cpi	r25, 0x2E	; 46
					if(gps[i] == (uint8_t) '.'){
    4146:	29 f4       	brne	.+10     	; 0x4152 <__stack+0x153>
    4148:	01 c0       	rjmp	.+2      	; 0x414c <__stack+0x14d>
    414a:	80 e0       	ldi	r24, 0x00	; 0
    414c:	80 93 36 21 	sts	0x2136, r24	; 0x802136 <idx>
						idx = i;
    4150:	03 c0       	rjmp	.+6      	; 0x4158 <__stack+0x159>
    4152:	8f 5f       	subi	r24, 0xFF	; 255
						break;
    4154:	8f 30       	cpi	r24, 0x0F	; 15
				break;
			case 7:			//Sats
				sscanf(gps,"%d",&gps_sats);
				break;
			case 9:			//Altitude
				for(uint8_t i = 0; i < 15; i++){
    4156:	a9 f7       	brne	.-22     	; 0x4142 <__stack+0x143>
    4158:	e0 91 36 21 	lds	r30, 0x2136	; 0x802136 <idx>
					if(gps[i] == (uint8_t) '.'){
						idx = i;
						break;
					}
				}
				gps[idx] = 32;
    415c:	f0 e0       	ldi	r31, 0x00	; 0
    415e:	e5 57       	subi	r30, 0x75	; 117
    4160:	fe 4d       	sbci	r31, 0xDE	; 222
    4162:	80 e2       	ldi	r24, 0x20	; 32
    4164:	80 83       	st	Z, r24
    4166:	20 91 36 21 	lds	r18, 0x2136	; 0x802136 <idx>
				for(uint8_t i = idx+1; i < 15; i++){
    416a:	2f 5f       	subi	r18, 0xFF	; 255
    416c:	2f 30       	cpi	r18, 0x0F	; 15
    416e:	08 f5       	brcc	.+66     	; 0x41b2 <__stack+0x1b3>
    4170:	82 2f       	mov	r24, r18
    4172:	90 e0       	ldi	r25, 0x00	; 0
					if(gps[i] == 32){
    4174:	fc 01       	movw	r30, r24
    4176:	e5 57       	subi	r30, 0x75	; 117
    4178:	fe 4d       	sbci	r31, 0xDE	; 222
    417a:	30 81       	ld	r19, Z
    417c:	30 32       	cpi	r19, 0x20	; 32
    417e:	c9 f0       	breq	.+50     	; 0x41b2 <__stack+0x1b3>
    4180:	50 e2       	ldi	r21, 0x20	; 32
    4182:	08 c0       	rjmp	.+16     	; 0x4194 <__stack+0x195>
						break;
					}
					dec[i-idx-1] = gps[i];
					gps[i] = 32;
    4184:	82 2f       	mov	r24, r18
    4186:	90 e0       	ldi	r25, 0x00	; 0
						break;
					}
				}
				gps[idx] = 32;
				for(uint8_t i = idx+1; i < 15; i++){
					if(gps[i] == 32){
    4188:	fc 01       	movw	r30, r24
    418a:	e5 57       	subi	r30, 0x75	; 117
    418c:	fe 4d       	sbci	r31, 0xDE	; 222
    418e:	30 81       	ld	r19, Z
    4190:	30 32       	cpi	r19, 0x20	; 32
    4192:	79 f0       	breq	.+30     	; 0x41b2 <__stack+0x1b3>
    4194:	40 91 36 21 	lds	r20, 0x2136	; 0x802136 <idx>
						break;
					}
					dec[i-idx-1] = gps[i];
    4198:	fc 01       	movw	r30, r24
    419a:	e4 1b       	sub	r30, r20
    419c:	f1 09       	sbc	r31, r1
    419e:	e7 56       	subi	r30, 0x67	; 103
    41a0:	fe 4d       	sbci	r31, 0xDE	; 222
    41a2:	30 83       	st	Z, r19
    41a4:	fc 01       	movw	r30, r24
    41a6:	e5 57       	subi	r30, 0x75	; 117
					gps[i] = 32;
    41a8:	fe 4d       	sbci	r31, 0xDE	; 222
    41aa:	50 83       	st	Z, r21
    41ac:	2f 5f       	subi	r18, 0xFF	; 255
						idx = i;
						break;
					}
				}
				gps[idx] = 32;
				for(uint8_t i = idx+1; i < 15; i++){
    41ae:	2f 30       	cpi	r18, 0x0F	; 15
    41b0:	49 f7       	brne	.-46     	; 0x4184 <__stack+0x185>
    41b2:	80 91 9a 21 	lds	r24, 0x219A	; 0x80219a <dec>
						break;
					}
					dec[i-idx-1] = gps[i];
					gps[i] = 32;
				}
				if(dec[0] == 32){
    41b6:	80 32       	cpi	r24, 0x20	; 32
    41b8:	19 f4       	brne	.+6      	; 0x41c0 <__stack+0x1c1>
    41ba:	80 e3       	ldi	r24, 0x30	; 48
					dec[0] = '0';
    41bc:	80 93 9a 21 	sts	0x219A, r24	; 0x80219a <dec>
    41c0:	ce 01       	movw	r24, r28
				}
				sscanf(gps,"%ld",&val);
    41c2:	01 96       	adiw	r24, 0x01	; 1
    41c4:	9f 93       	push	r25
    41c6:	8f 93       	push	r24
    41c8:	8e e5       	ldi	r24, 0x5E	; 94
    41ca:	90 e2       	ldi	r25, 0x20	; 32
    41cc:	9f 93       	push	r25
    41ce:	8f 93       	push	r24
    41d0:	8b e8       	ldi	r24, 0x8B	; 139
    41d2:	91 e2       	ldi	r25, 0x21	; 33
    41d4:	9f 93       	push	r25
    41d6:	8f 93       	push	r24
    41d8:	8e d5       	rcall	.+2844   	; 0x4cf6 <sscanf>
				sscanf(dec,"%d",&val2);
    41da:	ce 01       	movw	r24, r28
    41dc:	05 96       	adiw	r24, 0x05	; 5
    41de:	9f 93       	push	r25
    41e0:	8f 93       	push	r24
    41e2:	82 e6       	ldi	r24, 0x62	; 98
    41e4:	90 e2       	ldi	r25, 0x20	; 32
    41e6:	9f 93       	push	r25
    41e8:	8f 93       	push	r24
    41ea:	8a e9       	ldi	r24, 0x9A	; 154
    41ec:	91 e2       	ldi	r25, 0x21	; 33
    41ee:	9f 93       	push	r25
    41f0:	8f 93       	push	r24
				gps_alt = (double) val + ((double) val2/10.0);
    41f2:	81 d5       	rcall	.+2818   	; 0x4cf6 <sscanf>
    41f4:	69 81       	ldd	r22, Y+1	; 0x01
    41f6:	7a 81       	ldd	r23, Y+2	; 0x02
    41f8:	8b 81       	ldd	r24, Y+3	; 0x03
    41fa:	9c 81       	ldd	r25, Y+4	; 0x04
    41fc:	ae d1       	rcall	.+860    	; 0x455a <__floatsisf>
    41fe:	6b 01       	movw	r12, r22
    4200:	7c 01       	movw	r14, r24
    4202:	6d 81       	ldd	r22, Y+5	; 0x05
    4204:	7e 81       	ldd	r23, Y+6	; 0x06
    4206:	07 2e       	mov	r0, r23
    4208:	00 0c       	add	r0, r0
    420a:	88 0b       	sbc	r24, r24
    420c:	99 0b       	sbc	r25, r25
    420e:	a5 d1       	rcall	.+842    	; 0x455a <__floatsisf>
    4210:	20 e0       	ldi	r18, 0x00	; 0
    4212:	30 e0       	ldi	r19, 0x00	; 0
    4214:	40 e2       	ldi	r20, 0x20	; 32
    4216:	51 e4       	ldi	r21, 0x41	; 65
    4218:	05 d1       	rcall	.+522    	; 0x4424 <__divsf3>
    421a:	9b 01       	movw	r18, r22
    421c:	ac 01       	movw	r20, r24
    421e:	c7 01       	movw	r24, r14
    4220:	b6 01       	movw	r22, r12
    4222:	98 d0       	rcall	.+304    	; 0x4354 <__addsf3>
    4224:	60 93 0c 21 	sts	0x210C, r22	; 0x80210c <gps_alt>
    4228:	70 93 0d 21 	sts	0x210D, r23	; 0x80210d <gps_alt+0x1>
    422c:	80 93 0e 21 	sts	0x210E, r24	; 0x80210e <gps_alt+0x2>
    4230:	90 93 0f 21 	sts	0x210F, r25	; 0x80210f <gps_alt+0x3>
    4234:	cd bf       	out	0x3d, r28	; 61
    4236:	de bf       	out	0x3e, r29	; 62
    4238:	80 91 3a 21 	lds	r24, 0x213A	; 0x80213a <writing>
				break;
    423c:	88 23       	and	r24, r24
		}

		if(writing){
    423e:	d1 f0       	breq	.+52     	; 0x4274 <__stack+0x275>
    4240:	10 92 36 21 	sts	0x2136, r1	; 0x802136 <idx>
    4244:	80 91 37 21 	lds	r24, 0x2137	; 0x802137 <commas>
			idx = 0;
    4248:	8f 5f       	subi	r24, 0xFF	; 255
			commas++;
    424a:	80 93 37 21 	sts	0x2137, r24	; 0x802137 <commas>
    424e:	10 92 38 21 	sts	0x2138, r1	; 0x802138 <word_pos>
    4252:	eb e8       	ldi	r30, 0x8B	; 139
			word_pos = 0;
    4254:	f1 e2       	ldi	r31, 0x21	; 33
    4256:	2a e9       	ldi	r18, 0x9A	; 154
    4258:	31 e2       	ldi	r19, 0x21	; 33
    425a:	80 e2       	ldi	r24, 0x20	; 32
    425c:	81 93       	st	Z+, r24
    425e:	2e 17       	cp	r18, r30
			for(uint8_t i = 0; i < 15; i++){
				gps[i] = 32;
    4260:	3f 07       	cpc	r19, r31
    4262:	e1 f7       	brne	.-8      	; 0x425c <__stack+0x25d>

		if(writing){
			idx = 0;
			commas++;
			word_pos = 0;
			for(uint8_t i = 0; i < 15; i++){
    4264:	ea e9       	ldi	r30, 0x9A	; 154
    4266:	f1 e2       	ldi	r31, 0x21	; 33
    4268:	80 e2       	ldi	r24, 0x20	; 32
				gps[i] = 32;
			}
			for(uint8_t i = 0; i < 5; i++){
				dec[i] = 32;
    426a:	80 83       	st	Z, r24
    426c:	81 83       	std	Z+1, r24	; 0x01
    426e:	82 83       	std	Z+2, r24	; 0x02
    4270:	83 83       	std	Z+3, r24	; 0x03
    4272:	84 83       	std	Z+4, r24	; 0x04
    4274:	80 91 3a 21 	lds	r24, 0x213A	; 0x80213a <writing>
    4278:	88 23       	and	r24, r24
			}
		}
	}

	if(writing){
    427a:	09 f4       	brne	.+2      	; 0x427e <__stack+0x27f>
    427c:	43 c0       	rjmp	.+134    	; 0x4304 <__stack+0x305>
    427e:	80 91 39 21 	lds	r24, 0x2139	; 0x802139 <pos>
    4282:	83 30       	cpi	r24, 0x03	; 3
		switch(pos){
    4284:	19 f0       	breq	.+6      	; 0x428c <__stack+0x28d>
    4286:	84 30       	cpi	r24, 0x04	; 4
    4288:	31 f0       	breq	.+12     	; 0x4296 <__stack+0x297>
    428a:	09 c0       	rjmp	.+18     	; 0x429e <__stack+0x29f>
    428c:	17 34       	cpi	r17, 0x47	; 71
    428e:	39 f0       	breq	.+14     	; 0x429e <__stack+0x29f>
    4290:	10 92 3a 21 	sts	0x213A, r1	; 0x80213a <writing>
			case 3:
				if(c != 'G'){
    4294:	04 c0       	rjmp	.+8      	; 0x429e <__stack+0x29f>
					writing = 0;
    4296:	17 34       	cpi	r17, 0x47	; 71
    4298:	11 f0       	breq	.+4      	; 0x429e <__stack+0x29f>
    429a:	10 92 3a 21 	sts	0x213A, r1	; 0x80213a <writing>
				}
				break;

			case 4:
				if(c != 'G'){
    429e:	e0 91 38 21 	lds	r30, 0x2138	; 0x802138 <word_pos>
					writing = 0;
    42a2:	f0 e0       	ldi	r31, 0x00	; 0
				}
				break;
		}
		gps[word_pos] = c;
    42a4:	e5 57       	subi	r30, 0x75	; 117
    42a6:	fe 4d       	sbci	r31, 0xDE	; 222
    42a8:	10 83       	st	Z, r17
    42aa:	80 91 38 21 	lds	r24, 0x2138	; 0x802138 <word_pos>
    42ae:	8f 5f       	subi	r24, 0xFF	; 255
		word_pos++;
    42b0:	80 93 38 21 	sts	0x2138, r24	; 0x802138 <word_pos>
    42b4:	80 91 39 21 	lds	r24, 0x2139	; 0x802139 <pos>
    42b8:	8f 5f       	subi	r24, 0xFF	; 255
		pos++;
    42ba:	80 93 39 21 	sts	0x2139, r24	; 0x802139 <pos>
    42be:	22 c0       	rjmp	.+68     	; 0x4304 <__stack+0x305>
    42c0:	80 91 8b 21 	lds	r24, 0x218B	; 0x80218b <gps>
	}
    42c4:	8e 32       	cpi	r24, 0x2E	; 46
		int32_t val = 0;
		int16_t val2 = 0;
		switch(commas){
			case 1:			//Time
				for(uint8_t i = 0; i < 15; i++){
					if(gps[i] == (uint8_t) '.'){
    42c6:	09 f4       	brne	.+2      	; 0x42ca <__stack+0x2cb>
    42c8:	a7 cd       	rjmp	.-1202   	; 0x3e18 <__vector_91+0xd2>
    42ca:	ec e8       	ldi	r30, 0x8C	; 140
    42cc:	f1 e2       	ldi	r31, 0x21	; 33
    42ce:	81 e0       	ldi	r24, 0x01	; 1
    42d0:	9f cd       	rjmp	.-1218   	; 0x3e10 <__vector_91+0xca>
    42d2:	19 82       	std	Y+1, r1	; 0x01
		}
		int32_t val = 0;
		int16_t val2 = 0;
		switch(commas){
			case 1:			//Time
				for(uint8_t i = 0; i < 15; i++){
    42d4:	1a 82       	std	Y+2, r1	; 0x02
    42d6:	1b 82       	std	Y+3, r1	; 0x03
	else if(c == (uint8_t) ','){
		gps[0] = 32;
		if(gps[1] == 32){
			gps[0] = '0';
		}
		int32_t val = 0;
    42d8:	1c 82       	std	Y+4, r1	; 0x04
    42da:	1d 82       	std	Y+5, r1	; 0x05
    42dc:	1e 82       	std	Y+6, r1	; 0x06
    42de:	80 91 37 21 	lds	r24, 0x2137	; 0x802137 <commas>
		int16_t val2 = 0;
    42e2:	84 30       	cpi	r24, 0x04	; 4
		switch(commas){
    42e4:	09 f4       	brne	.+2      	; 0x42e8 <__stack+0x2e9>
    42e6:	88 cd       	rjmp	.-1264   	; 0x3df8 <__vector_91+0xb2>
    42e8:	30 f4       	brcc	.+12     	; 0x42f6 <__stack+0x2f7>
    42ea:	81 30       	cpi	r24, 0x01	; 1
    42ec:	49 f3       	breq	.-46     	; 0x42c0 <__stack+0x2c1>
    42ee:	82 30       	cpi	r24, 0x02	; 2
    42f0:	09 f4       	brne	.+2      	; 0x42f4 <__stack+0x2f5>
    42f2:	88 cd       	rjmp	.-1264   	; 0x3e04 <__vector_91+0xbe>
    42f4:	a1 cf       	rjmp	.-190    	; 0x4238 <__stack+0x239>
    42f6:	87 30       	cpi	r24, 0x07	; 7
    42f8:	09 f4       	brne	.+2      	; 0x42fc <__stack+0x2fd>
    42fa:	0c cf       	rjmp	.-488    	; 0x4114 <__stack+0x115>
    42fc:	89 30       	cpi	r24, 0x09	; 9
    42fe:	09 f4       	brne	.+2      	; 0x4302 <__stack+0x303>
    4300:	75 cd       	rjmp	.-1302   	; 0x3dec <__vector_91+0xa6>
    4302:	9a cf       	rjmp	.-204    	; 0x4238 <__stack+0x239>
    4304:	26 96       	adiw	r28, 0x06	; 6
    4306:	cd bf       	out	0x3d, r28	; 61
    4308:	de bf       	out	0x3e, r29	; 62
		}
		gps[word_pos] = c;
		word_pos++;
		pos++;
	}
    430a:	df 91       	pop	r29
    430c:	cf 91       	pop	r28
    430e:	ff 91       	pop	r31
    4310:	ef 91       	pop	r30
    4312:	bf 91       	pop	r27
    4314:	af 91       	pop	r26
    4316:	9f 91       	pop	r25
    4318:	8f 91       	pop	r24
    431a:	7f 91       	pop	r23
    431c:	6f 91       	pop	r22
    431e:	5f 91       	pop	r21
    4320:	4f 91       	pop	r20
    4322:	3f 91       	pop	r19
    4324:	2f 91       	pop	r18
    4326:	1f 91       	pop	r17
    4328:	ff 90       	pop	r15
    432a:	ef 90       	pop	r14
    432c:	df 90       	pop	r13
    432e:	cf 90       	pop	r12
    4330:	bf 90       	pop	r11
    4332:	af 90       	pop	r10
    4334:	9f 90       	pop	r9
    4336:	8f 90       	pop	r8
    4338:	0f 90       	pop	r0
    433a:	0b be       	out	0x3b, r0	; 59
    433c:	0f 90       	pop	r0
    433e:	0a be       	out	0x3a, r0	; 58
    4340:	0f 90       	pop	r0
    4342:	09 be       	out	0x39, r0	; 57
    4344:	0f 90       	pop	r0
    4346:	08 be       	out	0x38, r0	; 56
    4348:	0f 90       	pop	r0
    434a:	0f be       	out	0x3f, r0	; 63
    434c:	0f 90       	pop	r0
    434e:	1f 90       	pop	r1
    4350:	18 95       	reti

00004352 <__subsf3>:
    4352:	50 58       	subi	r21, 0x80	; 128

00004354 <__addsf3>:
    4354:	bb 27       	eor	r27, r27
    4356:	aa 27       	eor	r26, r26
    4358:	0e d0       	rcall	.+28     	; 0x4376 <__addsf3x>
    435a:	75 c1       	rjmp	.+746    	; 0x4646 <__fp_round>
    435c:	66 d1       	rcall	.+716    	; 0x462a <__fp_pscA>
    435e:	30 f0       	brcs	.+12     	; 0x436c <__addsf3+0x18>
    4360:	6b d1       	rcall	.+726    	; 0x4638 <__fp_pscB>
    4362:	20 f0       	brcs	.+8      	; 0x436c <__addsf3+0x18>
    4364:	31 f4       	brne	.+12     	; 0x4372 <__addsf3+0x1e>
    4366:	9f 3f       	cpi	r25, 0xFF	; 255
    4368:	11 f4       	brne	.+4      	; 0x436e <__addsf3+0x1a>
    436a:	1e f4       	brtc	.+6      	; 0x4372 <__addsf3+0x1e>
    436c:	5b c1       	rjmp	.+694    	; 0x4624 <__fp_nan>
    436e:	0e f4       	brtc	.+2      	; 0x4372 <__addsf3+0x1e>
    4370:	e0 95       	com	r30
    4372:	e7 fb       	bst	r30, 7
    4374:	51 c1       	rjmp	.+674    	; 0x4618 <__fp_inf>

00004376 <__addsf3x>:
    4376:	e9 2f       	mov	r30, r25
    4378:	77 d1       	rcall	.+750    	; 0x4668 <__fp_split3>
    437a:	80 f3       	brcs	.-32     	; 0x435c <__addsf3+0x8>
    437c:	ba 17       	cp	r27, r26
    437e:	62 07       	cpc	r22, r18
    4380:	73 07       	cpc	r23, r19
    4382:	84 07       	cpc	r24, r20
    4384:	95 07       	cpc	r25, r21
    4386:	18 f0       	brcs	.+6      	; 0x438e <__addsf3x+0x18>
    4388:	71 f4       	brne	.+28     	; 0x43a6 <__addsf3x+0x30>
    438a:	9e f5       	brtc	.+102    	; 0x43f2 <__addsf3x+0x7c>
    438c:	8f c1       	rjmp	.+798    	; 0x46ac <__fp_zero>
    438e:	0e f4       	brtc	.+2      	; 0x4392 <__addsf3x+0x1c>
    4390:	e0 95       	com	r30
    4392:	0b 2e       	mov	r0, r27
    4394:	ba 2f       	mov	r27, r26
    4396:	a0 2d       	mov	r26, r0
    4398:	0b 01       	movw	r0, r22
    439a:	b9 01       	movw	r22, r18
    439c:	90 01       	movw	r18, r0
    439e:	0c 01       	movw	r0, r24
    43a0:	ca 01       	movw	r24, r20
    43a2:	a0 01       	movw	r20, r0
    43a4:	11 24       	eor	r1, r1
    43a6:	ff 27       	eor	r31, r31
    43a8:	59 1b       	sub	r21, r25
    43aa:	99 f0       	breq	.+38     	; 0x43d2 <__addsf3x+0x5c>
    43ac:	59 3f       	cpi	r21, 0xF9	; 249
    43ae:	50 f4       	brcc	.+20     	; 0x43c4 <__addsf3x+0x4e>
    43b0:	50 3e       	cpi	r21, 0xE0	; 224
    43b2:	68 f1       	brcs	.+90     	; 0x440e <__addsf3x+0x98>
    43b4:	1a 16       	cp	r1, r26
    43b6:	f0 40       	sbci	r31, 0x00	; 0
    43b8:	a2 2f       	mov	r26, r18
    43ba:	23 2f       	mov	r18, r19
    43bc:	34 2f       	mov	r19, r20
    43be:	44 27       	eor	r20, r20
    43c0:	58 5f       	subi	r21, 0xF8	; 248
    43c2:	f3 cf       	rjmp	.-26     	; 0x43aa <__addsf3x+0x34>
    43c4:	46 95       	lsr	r20
    43c6:	37 95       	ror	r19
    43c8:	27 95       	ror	r18
    43ca:	a7 95       	ror	r26
    43cc:	f0 40       	sbci	r31, 0x00	; 0
    43ce:	53 95       	inc	r21
    43d0:	c9 f7       	brne	.-14     	; 0x43c4 <__addsf3x+0x4e>
    43d2:	7e f4       	brtc	.+30     	; 0x43f2 <__addsf3x+0x7c>
    43d4:	1f 16       	cp	r1, r31
    43d6:	ba 0b       	sbc	r27, r26
    43d8:	62 0b       	sbc	r22, r18
    43da:	73 0b       	sbc	r23, r19
    43dc:	84 0b       	sbc	r24, r20
    43de:	ba f0       	brmi	.+46     	; 0x440e <__addsf3x+0x98>
    43e0:	91 50       	subi	r25, 0x01	; 1
    43e2:	a1 f0       	breq	.+40     	; 0x440c <__addsf3x+0x96>
    43e4:	ff 0f       	add	r31, r31
    43e6:	bb 1f       	adc	r27, r27
    43e8:	66 1f       	adc	r22, r22
    43ea:	77 1f       	adc	r23, r23
    43ec:	88 1f       	adc	r24, r24
    43ee:	c2 f7       	brpl	.-16     	; 0x43e0 <__addsf3x+0x6a>
    43f0:	0e c0       	rjmp	.+28     	; 0x440e <__addsf3x+0x98>
    43f2:	ba 0f       	add	r27, r26
    43f4:	62 1f       	adc	r22, r18
    43f6:	73 1f       	adc	r23, r19
    43f8:	84 1f       	adc	r24, r20
    43fa:	48 f4       	brcc	.+18     	; 0x440e <__addsf3x+0x98>
    43fc:	87 95       	ror	r24
    43fe:	77 95       	ror	r23
    4400:	67 95       	ror	r22
    4402:	b7 95       	ror	r27
    4404:	f7 95       	ror	r31
    4406:	9e 3f       	cpi	r25, 0xFE	; 254
    4408:	08 f0       	brcs	.+2      	; 0x440c <__addsf3x+0x96>
    440a:	b3 cf       	rjmp	.-154    	; 0x4372 <__addsf3+0x1e>
    440c:	93 95       	inc	r25
    440e:	88 0f       	add	r24, r24
    4410:	08 f0       	brcs	.+2      	; 0x4414 <__addsf3x+0x9e>
    4412:	99 27       	eor	r25, r25
    4414:	ee 0f       	add	r30, r30
    4416:	97 95       	ror	r25
    4418:	87 95       	ror	r24
    441a:	08 95       	ret

0000441c <__cmpsf2>:
    441c:	d9 d0       	rcall	.+434    	; 0x45d0 <__fp_cmp>
    441e:	08 f4       	brcc	.+2      	; 0x4422 <__cmpsf2+0x6>
    4420:	81 e0       	ldi	r24, 0x01	; 1
    4422:	08 95       	ret

00004424 <__divsf3>:
    4424:	0c d0       	rcall	.+24     	; 0x443e <__divsf3x>
    4426:	0f c1       	rjmp	.+542    	; 0x4646 <__fp_round>
    4428:	07 d1       	rcall	.+526    	; 0x4638 <__fp_pscB>
    442a:	40 f0       	brcs	.+16     	; 0x443c <__divsf3+0x18>
    442c:	fe d0       	rcall	.+508    	; 0x462a <__fp_pscA>
    442e:	30 f0       	brcs	.+12     	; 0x443c <__divsf3+0x18>
    4430:	21 f4       	brne	.+8      	; 0x443a <__divsf3+0x16>
    4432:	5f 3f       	cpi	r21, 0xFF	; 255
    4434:	19 f0       	breq	.+6      	; 0x443c <__divsf3+0x18>
    4436:	f0 c0       	rjmp	.+480    	; 0x4618 <__fp_inf>
    4438:	51 11       	cpse	r21, r1
    443a:	39 c1       	rjmp	.+626    	; 0x46ae <__fp_szero>
    443c:	f3 c0       	rjmp	.+486    	; 0x4624 <__fp_nan>

0000443e <__divsf3x>:
    443e:	14 d1       	rcall	.+552    	; 0x4668 <__fp_split3>
    4440:	98 f3       	brcs	.-26     	; 0x4428 <__divsf3+0x4>

00004442 <__divsf3_pse>:
    4442:	99 23       	and	r25, r25
    4444:	c9 f3       	breq	.-14     	; 0x4438 <__divsf3+0x14>
    4446:	55 23       	and	r21, r21
    4448:	b1 f3       	breq	.-20     	; 0x4436 <__divsf3+0x12>
    444a:	95 1b       	sub	r25, r21
    444c:	55 0b       	sbc	r21, r21
    444e:	bb 27       	eor	r27, r27
    4450:	aa 27       	eor	r26, r26
    4452:	62 17       	cp	r22, r18
    4454:	73 07       	cpc	r23, r19
    4456:	84 07       	cpc	r24, r20
    4458:	38 f0       	brcs	.+14     	; 0x4468 <__divsf3_pse+0x26>
    445a:	9f 5f       	subi	r25, 0xFF	; 255
    445c:	5f 4f       	sbci	r21, 0xFF	; 255
    445e:	22 0f       	add	r18, r18
    4460:	33 1f       	adc	r19, r19
    4462:	44 1f       	adc	r20, r20
    4464:	aa 1f       	adc	r26, r26
    4466:	a9 f3       	breq	.-22     	; 0x4452 <__divsf3_pse+0x10>
    4468:	33 d0       	rcall	.+102    	; 0x44d0 <__divsf3_pse+0x8e>
    446a:	0e 2e       	mov	r0, r30
    446c:	3a f0       	brmi	.+14     	; 0x447c <__divsf3_pse+0x3a>
    446e:	e0 e8       	ldi	r30, 0x80	; 128
    4470:	30 d0       	rcall	.+96     	; 0x44d2 <__divsf3_pse+0x90>
    4472:	91 50       	subi	r25, 0x01	; 1
    4474:	50 40       	sbci	r21, 0x00	; 0
    4476:	e6 95       	lsr	r30
    4478:	00 1c       	adc	r0, r0
    447a:	ca f7       	brpl	.-14     	; 0x446e <__divsf3_pse+0x2c>
    447c:	29 d0       	rcall	.+82     	; 0x44d0 <__divsf3_pse+0x8e>
    447e:	fe 2f       	mov	r31, r30
    4480:	27 d0       	rcall	.+78     	; 0x44d0 <__divsf3_pse+0x8e>
    4482:	66 0f       	add	r22, r22
    4484:	77 1f       	adc	r23, r23
    4486:	88 1f       	adc	r24, r24
    4488:	bb 1f       	adc	r27, r27
    448a:	26 17       	cp	r18, r22
    448c:	37 07       	cpc	r19, r23
    448e:	48 07       	cpc	r20, r24
    4490:	ab 07       	cpc	r26, r27
    4492:	b0 e8       	ldi	r27, 0x80	; 128
    4494:	09 f0       	breq	.+2      	; 0x4498 <__divsf3_pse+0x56>
    4496:	bb 0b       	sbc	r27, r27
    4498:	80 2d       	mov	r24, r0
    449a:	bf 01       	movw	r22, r30
    449c:	ff 27       	eor	r31, r31
    449e:	93 58       	subi	r25, 0x83	; 131
    44a0:	5f 4f       	sbci	r21, 0xFF	; 255
    44a2:	2a f0       	brmi	.+10     	; 0x44ae <__divsf3_pse+0x6c>
    44a4:	9e 3f       	cpi	r25, 0xFE	; 254
    44a6:	51 05       	cpc	r21, r1
    44a8:	68 f0       	brcs	.+26     	; 0x44c4 <__divsf3_pse+0x82>
    44aa:	b6 c0       	rjmp	.+364    	; 0x4618 <__fp_inf>
    44ac:	00 c1       	rjmp	.+512    	; 0x46ae <__fp_szero>
    44ae:	5f 3f       	cpi	r21, 0xFF	; 255
    44b0:	ec f3       	brlt	.-6      	; 0x44ac <__divsf3_pse+0x6a>
    44b2:	98 3e       	cpi	r25, 0xE8	; 232
    44b4:	dc f3       	brlt	.-10     	; 0x44ac <__divsf3_pse+0x6a>
    44b6:	86 95       	lsr	r24
    44b8:	77 95       	ror	r23
    44ba:	67 95       	ror	r22
    44bc:	b7 95       	ror	r27
    44be:	f7 95       	ror	r31
    44c0:	9f 5f       	subi	r25, 0xFF	; 255
    44c2:	c9 f7       	brne	.-14     	; 0x44b6 <__divsf3_pse+0x74>
    44c4:	88 0f       	add	r24, r24
    44c6:	91 1d       	adc	r25, r1
    44c8:	96 95       	lsr	r25
    44ca:	87 95       	ror	r24
    44cc:	97 f9       	bld	r25, 7
    44ce:	08 95       	ret
    44d0:	e1 e0       	ldi	r30, 0x01	; 1
    44d2:	66 0f       	add	r22, r22
    44d4:	77 1f       	adc	r23, r23
    44d6:	88 1f       	adc	r24, r24
    44d8:	bb 1f       	adc	r27, r27
    44da:	62 17       	cp	r22, r18
    44dc:	73 07       	cpc	r23, r19
    44de:	84 07       	cpc	r24, r20
    44e0:	ba 07       	cpc	r27, r26
    44e2:	20 f0       	brcs	.+8      	; 0x44ec <__divsf3_pse+0xaa>
    44e4:	62 1b       	sub	r22, r18
    44e6:	73 0b       	sbc	r23, r19
    44e8:	84 0b       	sbc	r24, r20
    44ea:	ba 0b       	sbc	r27, r26
    44ec:	ee 1f       	adc	r30, r30
    44ee:	88 f7       	brcc	.-30     	; 0x44d2 <__divsf3_pse+0x90>
    44f0:	e0 95       	com	r30
    44f2:	08 95       	ret

000044f4 <__fixsfsi>:
    44f4:	04 d0       	rcall	.+8      	; 0x44fe <__fixunssfsi>
    44f6:	68 94       	set
    44f8:	b1 11       	cpse	r27, r1
    44fa:	d9 c0       	rjmp	.+434    	; 0x46ae <__fp_szero>
    44fc:	08 95       	ret

000044fe <__fixunssfsi>:
    44fe:	bc d0       	rcall	.+376    	; 0x4678 <__fp_splitA>
    4500:	88 f0       	brcs	.+34     	; 0x4524 <__fixunssfsi+0x26>
    4502:	9f 57       	subi	r25, 0x7F	; 127
    4504:	90 f0       	brcs	.+36     	; 0x452a <__fixunssfsi+0x2c>
    4506:	b9 2f       	mov	r27, r25
    4508:	99 27       	eor	r25, r25
    450a:	b7 51       	subi	r27, 0x17	; 23
    450c:	a0 f0       	brcs	.+40     	; 0x4536 <__fixunssfsi+0x38>
    450e:	d1 f0       	breq	.+52     	; 0x4544 <__fixunssfsi+0x46>
    4510:	66 0f       	add	r22, r22
    4512:	77 1f       	adc	r23, r23
    4514:	88 1f       	adc	r24, r24
    4516:	99 1f       	adc	r25, r25
    4518:	1a f0       	brmi	.+6      	; 0x4520 <__fixunssfsi+0x22>
    451a:	ba 95       	dec	r27
    451c:	c9 f7       	brne	.-14     	; 0x4510 <__fixunssfsi+0x12>
    451e:	12 c0       	rjmp	.+36     	; 0x4544 <__fixunssfsi+0x46>
    4520:	b1 30       	cpi	r27, 0x01	; 1
    4522:	81 f0       	breq	.+32     	; 0x4544 <__fixunssfsi+0x46>
    4524:	c3 d0       	rcall	.+390    	; 0x46ac <__fp_zero>
    4526:	b1 e0       	ldi	r27, 0x01	; 1
    4528:	08 95       	ret
    452a:	c0 c0       	rjmp	.+384    	; 0x46ac <__fp_zero>
    452c:	67 2f       	mov	r22, r23
    452e:	78 2f       	mov	r23, r24
    4530:	88 27       	eor	r24, r24
    4532:	b8 5f       	subi	r27, 0xF8	; 248
    4534:	39 f0       	breq	.+14     	; 0x4544 <__fixunssfsi+0x46>
    4536:	b9 3f       	cpi	r27, 0xF9	; 249
    4538:	cc f3       	brlt	.-14     	; 0x452c <__fixunssfsi+0x2e>
    453a:	86 95       	lsr	r24
    453c:	77 95       	ror	r23
    453e:	67 95       	ror	r22
    4540:	b3 95       	inc	r27
    4542:	d9 f7       	brne	.-10     	; 0x453a <__fixunssfsi+0x3c>
    4544:	3e f4       	brtc	.+14     	; 0x4554 <__fixunssfsi+0x56>
    4546:	90 95       	com	r25
    4548:	80 95       	com	r24
    454a:	70 95       	com	r23
    454c:	61 95       	neg	r22
    454e:	7f 4f       	sbci	r23, 0xFF	; 255
    4550:	8f 4f       	sbci	r24, 0xFF	; 255
    4552:	9f 4f       	sbci	r25, 0xFF	; 255
    4554:	08 95       	ret

00004556 <__floatunsisf>:
    4556:	e8 94       	clt
    4558:	09 c0       	rjmp	.+18     	; 0x456c <__floatsisf+0x12>

0000455a <__floatsisf>:
    455a:	97 fb       	bst	r25, 7
    455c:	3e f4       	brtc	.+14     	; 0x456c <__floatsisf+0x12>
    455e:	90 95       	com	r25
    4560:	80 95       	com	r24
    4562:	70 95       	com	r23
    4564:	61 95       	neg	r22
    4566:	7f 4f       	sbci	r23, 0xFF	; 255
    4568:	8f 4f       	sbci	r24, 0xFF	; 255
    456a:	9f 4f       	sbci	r25, 0xFF	; 255
    456c:	99 23       	and	r25, r25
    456e:	a9 f0       	breq	.+42     	; 0x459a <__floatsisf+0x40>
    4570:	f9 2f       	mov	r31, r25
    4572:	96 e9       	ldi	r25, 0x96	; 150
    4574:	bb 27       	eor	r27, r27
    4576:	93 95       	inc	r25
    4578:	f6 95       	lsr	r31
    457a:	87 95       	ror	r24
    457c:	77 95       	ror	r23
    457e:	67 95       	ror	r22
    4580:	b7 95       	ror	r27
    4582:	f1 11       	cpse	r31, r1
    4584:	f8 cf       	rjmp	.-16     	; 0x4576 <__floatsisf+0x1c>
    4586:	fa f4       	brpl	.+62     	; 0x45c6 <__floatsisf+0x6c>
    4588:	bb 0f       	add	r27, r27
    458a:	11 f4       	brne	.+4      	; 0x4590 <__floatsisf+0x36>
    458c:	60 ff       	sbrs	r22, 0
    458e:	1b c0       	rjmp	.+54     	; 0x45c6 <__floatsisf+0x6c>
    4590:	6f 5f       	subi	r22, 0xFF	; 255
    4592:	7f 4f       	sbci	r23, 0xFF	; 255
    4594:	8f 4f       	sbci	r24, 0xFF	; 255
    4596:	9f 4f       	sbci	r25, 0xFF	; 255
    4598:	16 c0       	rjmp	.+44     	; 0x45c6 <__floatsisf+0x6c>
    459a:	88 23       	and	r24, r24
    459c:	11 f0       	breq	.+4      	; 0x45a2 <__floatsisf+0x48>
    459e:	96 e9       	ldi	r25, 0x96	; 150
    45a0:	11 c0       	rjmp	.+34     	; 0x45c4 <__floatsisf+0x6a>
    45a2:	77 23       	and	r23, r23
    45a4:	21 f0       	breq	.+8      	; 0x45ae <__floatsisf+0x54>
    45a6:	9e e8       	ldi	r25, 0x8E	; 142
    45a8:	87 2f       	mov	r24, r23
    45aa:	76 2f       	mov	r23, r22
    45ac:	05 c0       	rjmp	.+10     	; 0x45b8 <__floatsisf+0x5e>
    45ae:	66 23       	and	r22, r22
    45b0:	71 f0       	breq	.+28     	; 0x45ce <__floatsisf+0x74>
    45b2:	96 e8       	ldi	r25, 0x86	; 134
    45b4:	86 2f       	mov	r24, r22
    45b6:	70 e0       	ldi	r23, 0x00	; 0
    45b8:	60 e0       	ldi	r22, 0x00	; 0
    45ba:	2a f0       	brmi	.+10     	; 0x45c6 <__floatsisf+0x6c>
    45bc:	9a 95       	dec	r25
    45be:	66 0f       	add	r22, r22
    45c0:	77 1f       	adc	r23, r23
    45c2:	88 1f       	adc	r24, r24
    45c4:	da f7       	brpl	.-10     	; 0x45bc <__floatsisf+0x62>
    45c6:	88 0f       	add	r24, r24
    45c8:	96 95       	lsr	r25
    45ca:	87 95       	ror	r24
    45cc:	97 f9       	bld	r25, 7
    45ce:	08 95       	ret

000045d0 <__fp_cmp>:
    45d0:	99 0f       	add	r25, r25
    45d2:	00 08       	sbc	r0, r0
    45d4:	55 0f       	add	r21, r21
    45d6:	aa 0b       	sbc	r26, r26
    45d8:	e0 e8       	ldi	r30, 0x80	; 128
    45da:	fe ef       	ldi	r31, 0xFE	; 254
    45dc:	16 16       	cp	r1, r22
    45de:	17 06       	cpc	r1, r23
    45e0:	e8 07       	cpc	r30, r24
    45e2:	f9 07       	cpc	r31, r25
    45e4:	c0 f0       	brcs	.+48     	; 0x4616 <__fp_cmp+0x46>
    45e6:	12 16       	cp	r1, r18
    45e8:	13 06       	cpc	r1, r19
    45ea:	e4 07       	cpc	r30, r20
    45ec:	f5 07       	cpc	r31, r21
    45ee:	98 f0       	brcs	.+38     	; 0x4616 <__fp_cmp+0x46>
    45f0:	62 1b       	sub	r22, r18
    45f2:	73 0b       	sbc	r23, r19
    45f4:	84 0b       	sbc	r24, r20
    45f6:	95 0b       	sbc	r25, r21
    45f8:	39 f4       	brne	.+14     	; 0x4608 <__fp_cmp+0x38>
    45fa:	0a 26       	eor	r0, r26
    45fc:	61 f0       	breq	.+24     	; 0x4616 <__fp_cmp+0x46>
    45fe:	23 2b       	or	r18, r19
    4600:	24 2b       	or	r18, r20
    4602:	25 2b       	or	r18, r21
    4604:	21 f4       	brne	.+8      	; 0x460e <__fp_cmp+0x3e>
    4606:	08 95       	ret
    4608:	0a 26       	eor	r0, r26
    460a:	09 f4       	brne	.+2      	; 0x460e <__fp_cmp+0x3e>
    460c:	a1 40       	sbci	r26, 0x01	; 1
    460e:	a6 95       	lsr	r26
    4610:	8f ef       	ldi	r24, 0xFF	; 255
    4612:	81 1d       	adc	r24, r1
    4614:	81 1d       	adc	r24, r1
    4616:	08 95       	ret

00004618 <__fp_inf>:
    4618:	97 f9       	bld	r25, 7
    461a:	9f 67       	ori	r25, 0x7F	; 127
    461c:	80 e8       	ldi	r24, 0x80	; 128
    461e:	70 e0       	ldi	r23, 0x00	; 0
    4620:	60 e0       	ldi	r22, 0x00	; 0
    4622:	08 95       	ret

00004624 <__fp_nan>:
    4624:	9f ef       	ldi	r25, 0xFF	; 255
    4626:	80 ec       	ldi	r24, 0xC0	; 192
    4628:	08 95       	ret

0000462a <__fp_pscA>:
    462a:	00 24       	eor	r0, r0
    462c:	0a 94       	dec	r0
    462e:	16 16       	cp	r1, r22
    4630:	17 06       	cpc	r1, r23
    4632:	18 06       	cpc	r1, r24
    4634:	09 06       	cpc	r0, r25
    4636:	08 95       	ret

00004638 <__fp_pscB>:
    4638:	00 24       	eor	r0, r0
    463a:	0a 94       	dec	r0
    463c:	12 16       	cp	r1, r18
    463e:	13 06       	cpc	r1, r19
    4640:	14 06       	cpc	r1, r20
    4642:	05 06       	cpc	r0, r21
    4644:	08 95       	ret

00004646 <__fp_round>:
    4646:	09 2e       	mov	r0, r25
    4648:	03 94       	inc	r0
    464a:	00 0c       	add	r0, r0
    464c:	11 f4       	brne	.+4      	; 0x4652 <__fp_round+0xc>
    464e:	88 23       	and	r24, r24
    4650:	52 f0       	brmi	.+20     	; 0x4666 <__fp_round+0x20>
    4652:	bb 0f       	add	r27, r27
    4654:	40 f4       	brcc	.+16     	; 0x4666 <__fp_round+0x20>
    4656:	bf 2b       	or	r27, r31
    4658:	11 f4       	brne	.+4      	; 0x465e <__fp_round+0x18>
    465a:	60 ff       	sbrs	r22, 0
    465c:	04 c0       	rjmp	.+8      	; 0x4666 <__fp_round+0x20>
    465e:	6f 5f       	subi	r22, 0xFF	; 255
    4660:	7f 4f       	sbci	r23, 0xFF	; 255
    4662:	8f 4f       	sbci	r24, 0xFF	; 255
    4664:	9f 4f       	sbci	r25, 0xFF	; 255
    4666:	08 95       	ret

00004668 <__fp_split3>:
    4668:	57 fd       	sbrc	r21, 7
    466a:	90 58       	subi	r25, 0x80	; 128
    466c:	44 0f       	add	r20, r20
    466e:	55 1f       	adc	r21, r21
    4670:	59 f0       	breq	.+22     	; 0x4688 <__fp_splitA+0x10>
    4672:	5f 3f       	cpi	r21, 0xFF	; 255
    4674:	71 f0       	breq	.+28     	; 0x4692 <__fp_splitA+0x1a>
    4676:	47 95       	ror	r20

00004678 <__fp_splitA>:
    4678:	88 0f       	add	r24, r24
    467a:	97 fb       	bst	r25, 7
    467c:	99 1f       	adc	r25, r25
    467e:	61 f0       	breq	.+24     	; 0x4698 <__fp_splitA+0x20>
    4680:	9f 3f       	cpi	r25, 0xFF	; 255
    4682:	79 f0       	breq	.+30     	; 0x46a2 <__fp_splitA+0x2a>
    4684:	87 95       	ror	r24
    4686:	08 95       	ret
    4688:	12 16       	cp	r1, r18
    468a:	13 06       	cpc	r1, r19
    468c:	14 06       	cpc	r1, r20
    468e:	55 1f       	adc	r21, r21
    4690:	f2 cf       	rjmp	.-28     	; 0x4676 <__fp_split3+0xe>
    4692:	46 95       	lsr	r20
    4694:	f1 df       	rcall	.-30     	; 0x4678 <__fp_splitA>
    4696:	08 c0       	rjmp	.+16     	; 0x46a8 <__fp_splitA+0x30>
    4698:	16 16       	cp	r1, r22
    469a:	17 06       	cpc	r1, r23
    469c:	18 06       	cpc	r1, r24
    469e:	99 1f       	adc	r25, r25
    46a0:	f1 cf       	rjmp	.-30     	; 0x4684 <__fp_splitA+0xc>
    46a2:	86 95       	lsr	r24
    46a4:	71 05       	cpc	r23, r1
    46a6:	61 05       	cpc	r22, r1
    46a8:	08 94       	sec
    46aa:	08 95       	ret

000046ac <__fp_zero>:
    46ac:	e8 94       	clt

000046ae <__fp_szero>:
    46ae:	bb 27       	eor	r27, r27
    46b0:	66 27       	eor	r22, r22
    46b2:	77 27       	eor	r23, r23
    46b4:	cb 01       	movw	r24, r22
    46b6:	97 f9       	bld	r25, 7
    46b8:	08 95       	ret

000046ba <__gesf2>:
    46ba:	8a df       	rcall	.-236    	; 0x45d0 <__fp_cmp>
    46bc:	08 f4       	brcc	.+2      	; 0x46c0 <__gesf2+0x6>
    46be:	8f ef       	ldi	r24, 0xFF	; 255
    46c0:	08 95       	ret

000046c2 <__mulsf3>:
    46c2:	0b d0       	rcall	.+22     	; 0x46da <__mulsf3x>
    46c4:	c0 cf       	rjmp	.-128    	; 0x4646 <__fp_round>
    46c6:	b1 df       	rcall	.-158    	; 0x462a <__fp_pscA>
    46c8:	28 f0       	brcs	.+10     	; 0x46d4 <__mulsf3+0x12>
    46ca:	b6 df       	rcall	.-148    	; 0x4638 <__fp_pscB>
    46cc:	18 f0       	brcs	.+6      	; 0x46d4 <__mulsf3+0x12>
    46ce:	95 23       	and	r25, r21
    46d0:	09 f0       	breq	.+2      	; 0x46d4 <__mulsf3+0x12>
    46d2:	a2 cf       	rjmp	.-188    	; 0x4618 <__fp_inf>
    46d4:	a7 cf       	rjmp	.-178    	; 0x4624 <__fp_nan>
    46d6:	11 24       	eor	r1, r1
    46d8:	ea cf       	rjmp	.-44     	; 0x46ae <__fp_szero>

000046da <__mulsf3x>:
    46da:	c6 df       	rcall	.-116    	; 0x4668 <__fp_split3>
    46dc:	a0 f3       	brcs	.-24     	; 0x46c6 <__mulsf3+0x4>

000046de <__mulsf3_pse>:
    46de:	95 9f       	mul	r25, r21
    46e0:	d1 f3       	breq	.-12     	; 0x46d6 <__mulsf3+0x14>
    46e2:	95 0f       	add	r25, r21
    46e4:	50 e0       	ldi	r21, 0x00	; 0
    46e6:	55 1f       	adc	r21, r21
    46e8:	62 9f       	mul	r22, r18
    46ea:	f0 01       	movw	r30, r0
    46ec:	72 9f       	mul	r23, r18
    46ee:	bb 27       	eor	r27, r27
    46f0:	f0 0d       	add	r31, r0
    46f2:	b1 1d       	adc	r27, r1
    46f4:	63 9f       	mul	r22, r19
    46f6:	aa 27       	eor	r26, r26
    46f8:	f0 0d       	add	r31, r0
    46fa:	b1 1d       	adc	r27, r1
    46fc:	aa 1f       	adc	r26, r26
    46fe:	64 9f       	mul	r22, r20
    4700:	66 27       	eor	r22, r22
    4702:	b0 0d       	add	r27, r0
    4704:	a1 1d       	adc	r26, r1
    4706:	66 1f       	adc	r22, r22
    4708:	82 9f       	mul	r24, r18
    470a:	22 27       	eor	r18, r18
    470c:	b0 0d       	add	r27, r0
    470e:	a1 1d       	adc	r26, r1
    4710:	62 1f       	adc	r22, r18
    4712:	73 9f       	mul	r23, r19
    4714:	b0 0d       	add	r27, r0
    4716:	a1 1d       	adc	r26, r1
    4718:	62 1f       	adc	r22, r18
    471a:	83 9f       	mul	r24, r19
    471c:	a0 0d       	add	r26, r0
    471e:	61 1d       	adc	r22, r1
    4720:	22 1f       	adc	r18, r18
    4722:	74 9f       	mul	r23, r20
    4724:	33 27       	eor	r19, r19
    4726:	a0 0d       	add	r26, r0
    4728:	61 1d       	adc	r22, r1
    472a:	23 1f       	adc	r18, r19
    472c:	84 9f       	mul	r24, r20
    472e:	60 0d       	add	r22, r0
    4730:	21 1d       	adc	r18, r1
    4732:	82 2f       	mov	r24, r18
    4734:	76 2f       	mov	r23, r22
    4736:	6a 2f       	mov	r22, r26
    4738:	11 24       	eor	r1, r1
    473a:	9f 57       	subi	r25, 0x7F	; 127
    473c:	50 40       	sbci	r21, 0x00	; 0
    473e:	8a f0       	brmi	.+34     	; 0x4762 <__mulsf3_pse+0x84>
    4740:	e1 f0       	breq	.+56     	; 0x477a <__mulsf3_pse+0x9c>
    4742:	88 23       	and	r24, r24
    4744:	4a f0       	brmi	.+18     	; 0x4758 <__mulsf3_pse+0x7a>
    4746:	ee 0f       	add	r30, r30
    4748:	ff 1f       	adc	r31, r31
    474a:	bb 1f       	adc	r27, r27
    474c:	66 1f       	adc	r22, r22
    474e:	77 1f       	adc	r23, r23
    4750:	88 1f       	adc	r24, r24
    4752:	91 50       	subi	r25, 0x01	; 1
    4754:	50 40       	sbci	r21, 0x00	; 0
    4756:	a9 f7       	brne	.-22     	; 0x4742 <__mulsf3_pse+0x64>
    4758:	9e 3f       	cpi	r25, 0xFE	; 254
    475a:	51 05       	cpc	r21, r1
    475c:	70 f0       	brcs	.+28     	; 0x477a <__mulsf3_pse+0x9c>
    475e:	5c cf       	rjmp	.-328    	; 0x4618 <__fp_inf>
    4760:	a6 cf       	rjmp	.-180    	; 0x46ae <__fp_szero>
    4762:	5f 3f       	cpi	r21, 0xFF	; 255
    4764:	ec f3       	brlt	.-6      	; 0x4760 <__mulsf3_pse+0x82>
    4766:	98 3e       	cpi	r25, 0xE8	; 232
    4768:	dc f3       	brlt	.-10     	; 0x4760 <__mulsf3_pse+0x82>
    476a:	86 95       	lsr	r24
    476c:	77 95       	ror	r23
    476e:	67 95       	ror	r22
    4770:	b7 95       	ror	r27
    4772:	f7 95       	ror	r31
    4774:	e7 95       	ror	r30
    4776:	9f 5f       	subi	r25, 0xFF	; 255
    4778:	c1 f7       	brne	.-16     	; 0x476a <__mulsf3_pse+0x8c>
    477a:	fe 2b       	or	r31, r30
    477c:	88 0f       	add	r24, r24
    477e:	91 1d       	adc	r25, r1
    4780:	96 95       	lsr	r25
    4782:	87 95       	ror	r24
    4784:	97 f9       	bld	r25, 7
    4786:	08 95       	ret

00004788 <pow>:
    4788:	fa 01       	movw	r30, r20
    478a:	ee 0f       	add	r30, r30
    478c:	ff 1f       	adc	r31, r31
    478e:	30 96       	adiw	r30, 0x00	; 0
    4790:	21 05       	cpc	r18, r1
    4792:	31 05       	cpc	r19, r1
    4794:	99 f1       	breq	.+102    	; 0x47fc <pow+0x74>
    4796:	61 15       	cp	r22, r1
    4798:	71 05       	cpc	r23, r1
    479a:	61 f4       	brne	.+24     	; 0x47b4 <pow+0x2c>
    479c:	80 38       	cpi	r24, 0x80	; 128
    479e:	bf e3       	ldi	r27, 0x3F	; 63
    47a0:	9b 07       	cpc	r25, r27
    47a2:	49 f1       	breq	.+82     	; 0x47f6 <pow+0x6e>
    47a4:	68 94       	set
    47a6:	90 38       	cpi	r25, 0x80	; 128
    47a8:	81 05       	cpc	r24, r1
    47aa:	61 f0       	breq	.+24     	; 0x47c4 <pow+0x3c>
    47ac:	80 38       	cpi	r24, 0x80	; 128
    47ae:	bf ef       	ldi	r27, 0xFF	; 255
    47b0:	9b 07       	cpc	r25, r27
    47b2:	41 f0       	breq	.+16     	; 0x47c4 <pow+0x3c>
    47b4:	99 23       	and	r25, r25
    47b6:	42 f5       	brpl	.+80     	; 0x4808 <pow+0x80>
    47b8:	ff 3f       	cpi	r31, 0xFF	; 255
    47ba:	e1 05       	cpc	r30, r1
    47bc:	31 05       	cpc	r19, r1
    47be:	21 05       	cpc	r18, r1
    47c0:	11 f1       	breq	.+68     	; 0x4806 <pow+0x7e>
    47c2:	e8 94       	clt
    47c4:	08 94       	sec
    47c6:	e7 95       	ror	r30
    47c8:	d9 01       	movw	r26, r18
    47ca:	aa 23       	and	r26, r26
    47cc:	29 f4       	brne	.+10     	; 0x47d8 <pow+0x50>
    47ce:	ab 2f       	mov	r26, r27
    47d0:	be 2f       	mov	r27, r30
    47d2:	f8 5f       	subi	r31, 0xF8	; 248
    47d4:	d0 f3       	brcs	.-12     	; 0x47ca <pow+0x42>
    47d6:	10 c0       	rjmp	.+32     	; 0x47f8 <pow+0x70>
    47d8:	ff 5f       	subi	r31, 0xFF	; 255
    47da:	70 f4       	brcc	.+28     	; 0x47f8 <pow+0x70>
    47dc:	a6 95       	lsr	r26
    47de:	e0 f7       	brcc	.-8      	; 0x47d8 <pow+0x50>
    47e0:	f7 39       	cpi	r31, 0x97	; 151
    47e2:	50 f0       	brcs	.+20     	; 0x47f8 <pow+0x70>
    47e4:	19 f0       	breq	.+6      	; 0x47ec <pow+0x64>
    47e6:	ff 3a       	cpi	r31, 0xAF	; 175
    47e8:	38 f4       	brcc	.+14     	; 0x47f8 <pow+0x70>
    47ea:	9f 77       	andi	r25, 0x7F	; 127
    47ec:	9f 93       	push	r25
    47ee:	0c d0       	rcall	.+24     	; 0x4808 <pow+0x80>
    47f0:	0f 90       	pop	r0
    47f2:	07 fc       	sbrc	r0, 7
    47f4:	90 58       	subi	r25, 0x80	; 128
    47f6:	08 95       	ret
    47f8:	3e f0       	brts	.+14     	; 0x4808 <pow+0x80>
    47fa:	14 cf       	rjmp	.-472    	; 0x4624 <__fp_nan>
    47fc:	60 e0       	ldi	r22, 0x00	; 0
    47fe:	70 e0       	ldi	r23, 0x00	; 0
    4800:	80 e8       	ldi	r24, 0x80	; 128
    4802:	9f e3       	ldi	r25, 0x3F	; 63
    4804:	08 95       	ret
    4806:	4f e7       	ldi	r20, 0x7F	; 127
    4808:	9f 77       	andi	r25, 0x7F	; 127
    480a:	5f 93       	push	r21
    480c:	4f 93       	push	r20
    480e:	3f 93       	push	r19
    4810:	2f 93       	push	r18
    4812:	9e d0       	rcall	.+316    	; 0x4950 <log>
    4814:	2f 91       	pop	r18
    4816:	3f 91       	pop	r19
    4818:	4f 91       	pop	r20
    481a:	5f 91       	pop	r21
    481c:	52 df       	rcall	.-348    	; 0x46c2 <__mulsf3>
    481e:	05 c0       	rjmp	.+10     	; 0x482a <exp>
    4820:	19 f4       	brne	.+6      	; 0x4828 <pow+0xa0>
    4822:	0e f0       	brts	.+2      	; 0x4826 <pow+0x9e>
    4824:	f9 ce       	rjmp	.-526    	; 0x4618 <__fp_inf>
    4826:	42 cf       	rjmp	.-380    	; 0x46ac <__fp_zero>
    4828:	fd ce       	rjmp	.-518    	; 0x4624 <__fp_nan>

0000482a <exp>:
    482a:	26 df       	rcall	.-436    	; 0x4678 <__fp_splitA>
    482c:	c8 f3       	brcs	.-14     	; 0x4820 <pow+0x98>
    482e:	96 38       	cpi	r25, 0x86	; 134
    4830:	c0 f7       	brcc	.-16     	; 0x4822 <pow+0x9a>
    4832:	07 f8       	bld	r0, 7
    4834:	0f 92       	push	r0
    4836:	e8 94       	clt
    4838:	2b e3       	ldi	r18, 0x3B	; 59
    483a:	3a ea       	ldi	r19, 0xAA	; 170
    483c:	48 eb       	ldi	r20, 0xB8	; 184
    483e:	5f e7       	ldi	r21, 0x7F	; 127
    4840:	4e df       	rcall	.-356    	; 0x46de <__mulsf3_pse>
    4842:	0f 92       	push	r0
    4844:	0f 92       	push	r0
    4846:	0f 92       	push	r0
    4848:	4d b7       	in	r20, 0x3d	; 61
    484a:	5e b7       	in	r21, 0x3e	; 62
    484c:	0f 92       	push	r0
    484e:	c0 d0       	rcall	.+384    	; 0x49d0 <modf>
    4850:	e2 e2       	ldi	r30, 0x22	; 34
    4852:	f2 e0       	ldi	r31, 0x02	; 2
    4854:	16 d0       	rcall	.+44     	; 0x4882 <__fp_powser>
    4856:	4f 91       	pop	r20
    4858:	5f 91       	pop	r21
    485a:	ef 91       	pop	r30
    485c:	ff 91       	pop	r31
    485e:	e5 95       	asr	r30
    4860:	ee 1f       	adc	r30, r30
    4862:	ff 1f       	adc	r31, r31
    4864:	49 f0       	breq	.+18     	; 0x4878 <exp+0x4e>
    4866:	fe 57       	subi	r31, 0x7E	; 126
    4868:	e0 68       	ori	r30, 0x80	; 128
    486a:	44 27       	eor	r20, r20
    486c:	ee 0f       	add	r30, r30
    486e:	44 1f       	adc	r20, r20
    4870:	fa 95       	dec	r31
    4872:	e1 f7       	brne	.-8      	; 0x486c <exp+0x42>
    4874:	41 95       	neg	r20
    4876:	55 0b       	sbc	r21, r21
    4878:	32 d0       	rcall	.+100    	; 0x48de <ldexp>
    487a:	0f 90       	pop	r0
    487c:	07 fe       	sbrs	r0, 7
    487e:	26 c0       	rjmp	.+76     	; 0x48cc <inverse>
    4880:	08 95       	ret

00004882 <__fp_powser>:
    4882:	df 93       	push	r29
    4884:	cf 93       	push	r28
    4886:	1f 93       	push	r17
    4888:	0f 93       	push	r16
    488a:	ff 92       	push	r15
    488c:	ef 92       	push	r14
    488e:	df 92       	push	r13
    4890:	7b 01       	movw	r14, r22
    4892:	8c 01       	movw	r16, r24
    4894:	68 94       	set
    4896:	05 c0       	rjmp	.+10     	; 0x48a2 <__fp_powser+0x20>
    4898:	da 2e       	mov	r13, r26
    489a:	ef 01       	movw	r28, r30
    489c:	1e df       	rcall	.-452    	; 0x46da <__mulsf3x>
    489e:	fe 01       	movw	r30, r28
    48a0:	e8 94       	clt
    48a2:	a5 91       	lpm	r26, Z+
    48a4:	25 91       	lpm	r18, Z+
    48a6:	35 91       	lpm	r19, Z+
    48a8:	45 91       	lpm	r20, Z+
    48aa:	55 91       	lpm	r21, Z+
    48ac:	ae f3       	brts	.-22     	; 0x4898 <__fp_powser+0x16>
    48ae:	ef 01       	movw	r28, r30
    48b0:	62 dd       	rcall	.-1340   	; 0x4376 <__addsf3x>
    48b2:	fe 01       	movw	r30, r28
    48b4:	97 01       	movw	r18, r14
    48b6:	a8 01       	movw	r20, r16
    48b8:	da 94       	dec	r13
    48ba:	79 f7       	brne	.-34     	; 0x489a <__fp_powser+0x18>
    48bc:	df 90       	pop	r13
    48be:	ef 90       	pop	r14
    48c0:	ff 90       	pop	r15
    48c2:	0f 91       	pop	r16
    48c4:	1f 91       	pop	r17
    48c6:	cf 91       	pop	r28
    48c8:	df 91       	pop	r29
    48ca:	08 95       	ret

000048cc <inverse>:
    48cc:	9b 01       	movw	r18, r22
    48ce:	ac 01       	movw	r20, r24
    48d0:	60 e0       	ldi	r22, 0x00	; 0
    48d2:	70 e0       	ldi	r23, 0x00	; 0
    48d4:	80 e8       	ldi	r24, 0x80	; 128
    48d6:	9f e3       	ldi	r25, 0x3F	; 63
    48d8:	a5 cd       	rjmp	.-1206   	; 0x4424 <__divsf3>
    48da:	9e ce       	rjmp	.-708    	; 0x4618 <__fp_inf>
    48dc:	ac c0       	rjmp	.+344    	; 0x4a36 <__fp_mpack>

000048de <ldexp>:
    48de:	cc de       	rcall	.-616    	; 0x4678 <__fp_splitA>
    48e0:	e8 f3       	brcs	.-6      	; 0x48dc <inverse+0x10>
    48e2:	99 23       	and	r25, r25
    48e4:	d9 f3       	breq	.-10     	; 0x48dc <inverse+0x10>
    48e6:	94 0f       	add	r25, r20
    48e8:	51 1d       	adc	r21, r1
    48ea:	bb f3       	brvs	.-18     	; 0x48da <inverse+0xe>
    48ec:	91 50       	subi	r25, 0x01	; 1
    48ee:	50 40       	sbci	r21, 0x00	; 0
    48f0:	94 f0       	brlt	.+36     	; 0x4916 <ldexp+0x38>
    48f2:	59 f0       	breq	.+22     	; 0x490a <ldexp+0x2c>
    48f4:	88 23       	and	r24, r24
    48f6:	32 f0       	brmi	.+12     	; 0x4904 <ldexp+0x26>
    48f8:	66 0f       	add	r22, r22
    48fa:	77 1f       	adc	r23, r23
    48fc:	88 1f       	adc	r24, r24
    48fe:	91 50       	subi	r25, 0x01	; 1
    4900:	50 40       	sbci	r21, 0x00	; 0
    4902:	c1 f7       	brne	.-16     	; 0x48f4 <ldexp+0x16>
    4904:	9e 3f       	cpi	r25, 0xFE	; 254
    4906:	51 05       	cpc	r21, r1
    4908:	44 f7       	brge	.-48     	; 0x48da <inverse+0xe>
    490a:	88 0f       	add	r24, r24
    490c:	91 1d       	adc	r25, r1
    490e:	96 95       	lsr	r25
    4910:	87 95       	ror	r24
    4912:	97 f9       	bld	r25, 7
    4914:	08 95       	ret
    4916:	5f 3f       	cpi	r21, 0xFF	; 255
    4918:	ac f0       	brlt	.+42     	; 0x4944 <ldexp+0x66>
    491a:	98 3e       	cpi	r25, 0xE8	; 232
    491c:	9c f0       	brlt	.+38     	; 0x4944 <ldexp+0x66>
    491e:	bb 27       	eor	r27, r27
    4920:	86 95       	lsr	r24
    4922:	77 95       	ror	r23
    4924:	67 95       	ror	r22
    4926:	b7 95       	ror	r27
    4928:	08 f4       	brcc	.+2      	; 0x492c <ldexp+0x4e>
    492a:	b1 60       	ori	r27, 0x01	; 1
    492c:	93 95       	inc	r25
    492e:	c1 f7       	brne	.-16     	; 0x4920 <ldexp+0x42>
    4930:	bb 0f       	add	r27, r27
    4932:	58 f7       	brcc	.-42     	; 0x490a <ldexp+0x2c>
    4934:	11 f4       	brne	.+4      	; 0x493a <ldexp+0x5c>
    4936:	60 ff       	sbrs	r22, 0
    4938:	e8 cf       	rjmp	.-48     	; 0x490a <ldexp+0x2c>
    493a:	6f 5f       	subi	r22, 0xFF	; 255
    493c:	7f 4f       	sbci	r23, 0xFF	; 255
    493e:	8f 4f       	sbci	r24, 0xFF	; 255
    4940:	9f 4f       	sbci	r25, 0xFF	; 255
    4942:	e3 cf       	rjmp	.-58     	; 0x490a <ldexp+0x2c>
    4944:	b4 ce       	rjmp	.-664    	; 0x46ae <__fp_szero>
    4946:	0e f0       	brts	.+2      	; 0x494a <ldexp+0x6c>
    4948:	76 c0       	rjmp	.+236    	; 0x4a36 <__fp_mpack>
    494a:	6c ce       	rjmp	.-808    	; 0x4624 <__fp_nan>
    494c:	68 94       	set
    494e:	64 ce       	rjmp	.-824    	; 0x4618 <__fp_inf>

00004950 <log>:
    4950:	93 de       	rcall	.-730    	; 0x4678 <__fp_splitA>
    4952:	c8 f3       	brcs	.-14     	; 0x4946 <ldexp+0x68>
    4954:	99 23       	and	r25, r25
    4956:	d1 f3       	breq	.-12     	; 0x494c <ldexp+0x6e>
    4958:	c6 f3       	brts	.-16     	; 0x494a <ldexp+0x6c>
    495a:	df 93       	push	r29
    495c:	cf 93       	push	r28
    495e:	1f 93       	push	r17
    4960:	0f 93       	push	r16
    4962:	ff 92       	push	r15
    4964:	c9 2f       	mov	r28, r25
    4966:	dd 27       	eor	r29, r29
    4968:	88 23       	and	r24, r24
    496a:	2a f0       	brmi	.+10     	; 0x4976 <log+0x26>
    496c:	21 97       	sbiw	r28, 0x01	; 1
    496e:	66 0f       	add	r22, r22
    4970:	77 1f       	adc	r23, r23
    4972:	88 1f       	adc	r24, r24
    4974:	da f7       	brpl	.-10     	; 0x496c <log+0x1c>
    4976:	20 e0       	ldi	r18, 0x00	; 0
    4978:	30 e0       	ldi	r19, 0x00	; 0
    497a:	40 e8       	ldi	r20, 0x80	; 128
    497c:	5f eb       	ldi	r21, 0xBF	; 191
    497e:	9f e3       	ldi	r25, 0x3F	; 63
    4980:	88 39       	cpi	r24, 0x98	; 152
    4982:	20 f0       	brcs	.+8      	; 0x498c <log+0x3c>
    4984:	80 3e       	cpi	r24, 0xE0	; 224
    4986:	30 f0       	brcs	.+12     	; 0x4994 <log+0x44>
    4988:	21 96       	adiw	r28, 0x01	; 1
    498a:	8f 77       	andi	r24, 0x7F	; 127
    498c:	e3 dc       	rcall	.-1594   	; 0x4354 <__addsf3>
    498e:	ea e4       	ldi	r30, 0x4A	; 74
    4990:	f2 e0       	ldi	r31, 0x02	; 2
    4992:	03 c0       	rjmp	.+6      	; 0x499a <log+0x4a>
    4994:	df dc       	rcall	.-1602   	; 0x4354 <__addsf3>
    4996:	e7 e7       	ldi	r30, 0x77	; 119
    4998:	f2 e0       	ldi	r31, 0x02	; 2
    499a:	73 df       	rcall	.-282    	; 0x4882 <__fp_powser>
    499c:	8b 01       	movw	r16, r22
    499e:	be 01       	movw	r22, r28
    49a0:	ec 01       	movw	r28, r24
    49a2:	fb 2e       	mov	r15, r27
    49a4:	6f 57       	subi	r22, 0x7F	; 127
    49a6:	71 09       	sbc	r23, r1
    49a8:	75 95       	asr	r23
    49aa:	77 1f       	adc	r23, r23
    49ac:	88 0b       	sbc	r24, r24
    49ae:	99 0b       	sbc	r25, r25
    49b0:	d4 dd       	rcall	.-1112   	; 0x455a <__floatsisf>
    49b2:	28 e1       	ldi	r18, 0x18	; 24
    49b4:	32 e7       	ldi	r19, 0x72	; 114
    49b6:	41 e3       	ldi	r20, 0x31	; 49
    49b8:	5f e3       	ldi	r21, 0x3F	; 63
    49ba:	8f de       	rcall	.-738    	; 0x46da <__mulsf3x>
    49bc:	af 2d       	mov	r26, r15
    49be:	98 01       	movw	r18, r16
    49c0:	ae 01       	movw	r20, r28
    49c2:	ff 90       	pop	r15
    49c4:	0f 91       	pop	r16
    49c6:	1f 91       	pop	r17
    49c8:	cf 91       	pop	r28
    49ca:	df 91       	pop	r29
    49cc:	d4 dc       	rcall	.-1624   	; 0x4376 <__addsf3x>
    49ce:	3b ce       	rjmp	.-906    	; 0x4646 <__fp_round>

000049d0 <modf>:
    49d0:	fa 01       	movw	r30, r20
    49d2:	dc 01       	movw	r26, r24
    49d4:	aa 0f       	add	r26, r26
    49d6:	bb 1f       	adc	r27, r27
    49d8:	9b 01       	movw	r18, r22
    49da:	ac 01       	movw	r20, r24
    49dc:	bf 57       	subi	r27, 0x7F	; 127
    49de:	28 f4       	brcc	.+10     	; 0x49ea <modf+0x1a>
    49e0:	22 27       	eor	r18, r18
    49e2:	33 27       	eor	r19, r19
    49e4:	44 27       	eor	r20, r20
    49e6:	50 78       	andi	r21, 0x80	; 128
    49e8:	1f c0       	rjmp	.+62     	; 0x4a28 <modf+0x58>
    49ea:	b7 51       	subi	r27, 0x17	; 23
    49ec:	88 f4       	brcc	.+34     	; 0x4a10 <modf+0x40>
    49ee:	ab 2f       	mov	r26, r27
    49f0:	00 24       	eor	r0, r0
    49f2:	46 95       	lsr	r20
    49f4:	37 95       	ror	r19
    49f6:	27 95       	ror	r18
    49f8:	01 1c       	adc	r0, r1
    49fa:	a3 95       	inc	r26
    49fc:	d2 f3       	brmi	.-12     	; 0x49f2 <modf+0x22>
    49fe:	00 20       	and	r0, r0
    4a00:	69 f0       	breq	.+26     	; 0x4a1c <modf+0x4c>
    4a02:	22 0f       	add	r18, r18
    4a04:	33 1f       	adc	r19, r19
    4a06:	44 1f       	adc	r20, r20
    4a08:	b3 95       	inc	r27
    4a0a:	da f3       	brmi	.-10     	; 0x4a02 <modf+0x32>
    4a0c:	0d d0       	rcall	.+26     	; 0x4a28 <modf+0x58>
    4a0e:	a1 cc       	rjmp	.-1726   	; 0x4352 <__subsf3>
    4a10:	61 30       	cpi	r22, 0x01	; 1
    4a12:	71 05       	cpc	r23, r1
    4a14:	a0 e8       	ldi	r26, 0x80	; 128
    4a16:	8a 07       	cpc	r24, r26
    4a18:	b9 46       	sbci	r27, 0x69	; 105
    4a1a:	30 f4       	brcc	.+12     	; 0x4a28 <modf+0x58>
    4a1c:	9b 01       	movw	r18, r22
    4a1e:	ac 01       	movw	r20, r24
    4a20:	66 27       	eor	r22, r22
    4a22:	77 27       	eor	r23, r23
    4a24:	88 27       	eor	r24, r24
    4a26:	90 78       	andi	r25, 0x80	; 128
    4a28:	30 96       	adiw	r30, 0x00	; 0
    4a2a:	21 f0       	breq	.+8      	; 0x4a34 <modf+0x64>
    4a2c:	20 83       	st	Z, r18
    4a2e:	31 83       	std	Z+1, r19	; 0x01
    4a30:	42 83       	std	Z+2, r20	; 0x02
    4a32:	53 83       	std	Z+3, r21	; 0x03
    4a34:	08 95       	ret

00004a36 <__fp_mpack>:
    4a36:	9f 3f       	cpi	r25, 0xFF	; 255
    4a38:	31 f0       	breq	.+12     	; 0x4a46 <__fp_mpack_finite+0xc>

00004a3a <__fp_mpack_finite>:
    4a3a:	91 50       	subi	r25, 0x01	; 1
    4a3c:	20 f4       	brcc	.+8      	; 0x4a46 <__fp_mpack_finite+0xc>
    4a3e:	87 95       	ror	r24
    4a40:	77 95       	ror	r23
    4a42:	67 95       	ror	r22
    4a44:	b7 95       	ror	r27
    4a46:	88 0f       	add	r24, r24
    4a48:	91 1d       	adc	r25, r1
    4a4a:	96 95       	lsr	r25
    4a4c:	87 95       	ror	r24
    4a4e:	97 f9       	bld	r25, 7
    4a50:	08 95       	ret

00004a52 <__mulsi3>:
    4a52:	db 01       	movw	r26, r22
    4a54:	8f 93       	push	r24
    4a56:	9f 93       	push	r25
    4a58:	88 d0       	rcall	.+272    	; 0x4b6a <__muluhisi3>
    4a5a:	bf 91       	pop	r27
    4a5c:	af 91       	pop	r26
    4a5e:	a2 9f       	mul	r26, r18
    4a60:	80 0d       	add	r24, r0
    4a62:	91 1d       	adc	r25, r1
    4a64:	a3 9f       	mul	r26, r19
    4a66:	90 0d       	add	r25, r0
    4a68:	b2 9f       	mul	r27, r18
    4a6a:	90 0d       	add	r25, r0
    4a6c:	11 24       	eor	r1, r1
    4a6e:	08 95       	ret

00004a70 <__udivmodhi4>:
    4a70:	aa 1b       	sub	r26, r26
    4a72:	bb 1b       	sub	r27, r27
    4a74:	51 e1       	ldi	r21, 0x11	; 17
    4a76:	07 c0       	rjmp	.+14     	; 0x4a86 <__udivmodhi4_ep>

00004a78 <__udivmodhi4_loop>:
    4a78:	aa 1f       	adc	r26, r26
    4a7a:	bb 1f       	adc	r27, r27
    4a7c:	a6 17       	cp	r26, r22
    4a7e:	b7 07       	cpc	r27, r23
    4a80:	10 f0       	brcs	.+4      	; 0x4a86 <__udivmodhi4_ep>
    4a82:	a6 1b       	sub	r26, r22
    4a84:	b7 0b       	sbc	r27, r23

00004a86 <__udivmodhi4_ep>:
    4a86:	88 1f       	adc	r24, r24
    4a88:	99 1f       	adc	r25, r25
    4a8a:	5a 95       	dec	r21
    4a8c:	a9 f7       	brne	.-22     	; 0x4a78 <__udivmodhi4_loop>
    4a8e:	80 95       	com	r24
    4a90:	90 95       	com	r25
    4a92:	bc 01       	movw	r22, r24
    4a94:	cd 01       	movw	r24, r26
    4a96:	08 95       	ret

00004a98 <__divmodhi4>:
    4a98:	97 fb       	bst	r25, 7
    4a9a:	07 2e       	mov	r0, r23
    4a9c:	16 f4       	brtc	.+4      	; 0x4aa2 <__divmodhi4+0xa>
    4a9e:	00 94       	com	r0
    4aa0:	06 d0       	rcall	.+12     	; 0x4aae <__divmodhi4_neg1>
    4aa2:	77 fd       	sbrc	r23, 7
    4aa4:	08 d0       	rcall	.+16     	; 0x4ab6 <__divmodhi4_neg2>
    4aa6:	e4 df       	rcall	.-56     	; 0x4a70 <__udivmodhi4>
    4aa8:	07 fc       	sbrc	r0, 7
    4aaa:	05 d0       	rcall	.+10     	; 0x4ab6 <__divmodhi4_neg2>
    4aac:	3e f4       	brtc	.+14     	; 0x4abc <__divmodhi4_exit>

00004aae <__divmodhi4_neg1>:
    4aae:	90 95       	com	r25
    4ab0:	81 95       	neg	r24
    4ab2:	9f 4f       	sbci	r25, 0xFF	; 255
    4ab4:	08 95       	ret

00004ab6 <__divmodhi4_neg2>:
    4ab6:	70 95       	com	r23
    4ab8:	61 95       	neg	r22
    4aba:	7f 4f       	sbci	r23, 0xFF	; 255

00004abc <__divmodhi4_exit>:
    4abc:	08 95       	ret

00004abe <__udivmodsi4>:
    4abe:	a1 e2       	ldi	r26, 0x21	; 33
    4ac0:	1a 2e       	mov	r1, r26
    4ac2:	aa 1b       	sub	r26, r26
    4ac4:	bb 1b       	sub	r27, r27
    4ac6:	fd 01       	movw	r30, r26
    4ac8:	0d c0       	rjmp	.+26     	; 0x4ae4 <__udivmodsi4_ep>

00004aca <__udivmodsi4_loop>:
    4aca:	aa 1f       	adc	r26, r26
    4acc:	bb 1f       	adc	r27, r27
    4ace:	ee 1f       	adc	r30, r30
    4ad0:	ff 1f       	adc	r31, r31
    4ad2:	a2 17       	cp	r26, r18
    4ad4:	b3 07       	cpc	r27, r19
    4ad6:	e4 07       	cpc	r30, r20
    4ad8:	f5 07       	cpc	r31, r21
    4ada:	20 f0       	brcs	.+8      	; 0x4ae4 <__udivmodsi4_ep>
    4adc:	a2 1b       	sub	r26, r18
    4ade:	b3 0b       	sbc	r27, r19
    4ae0:	e4 0b       	sbc	r30, r20
    4ae2:	f5 0b       	sbc	r31, r21

00004ae4 <__udivmodsi4_ep>:
    4ae4:	66 1f       	adc	r22, r22
    4ae6:	77 1f       	adc	r23, r23
    4ae8:	88 1f       	adc	r24, r24
    4aea:	99 1f       	adc	r25, r25
    4aec:	1a 94       	dec	r1
    4aee:	69 f7       	brne	.-38     	; 0x4aca <__udivmodsi4_loop>
    4af0:	60 95       	com	r22
    4af2:	70 95       	com	r23
    4af4:	80 95       	com	r24
    4af6:	90 95       	com	r25
    4af8:	9b 01       	movw	r18, r22
    4afa:	ac 01       	movw	r20, r24
    4afc:	bd 01       	movw	r22, r26
    4afe:	cf 01       	movw	r24, r30
    4b00:	08 95       	ret

00004b02 <__divmodsi4>:
    4b02:	05 2e       	mov	r0, r21
    4b04:	97 fb       	bst	r25, 7
    4b06:	16 f4       	brtc	.+4      	; 0x4b0c <__divmodsi4+0xa>
    4b08:	00 94       	com	r0
    4b0a:	0f d0       	rcall	.+30     	; 0x4b2a <__negsi2>
    4b0c:	57 fd       	sbrc	r21, 7
    4b0e:	05 d0       	rcall	.+10     	; 0x4b1a <__divmodsi4_neg2>
    4b10:	d6 df       	rcall	.-84     	; 0x4abe <__udivmodsi4>
    4b12:	07 fc       	sbrc	r0, 7
    4b14:	02 d0       	rcall	.+4      	; 0x4b1a <__divmodsi4_neg2>
    4b16:	46 f4       	brtc	.+16     	; 0x4b28 <__divmodsi4_exit>
    4b18:	08 c0       	rjmp	.+16     	; 0x4b2a <__negsi2>

00004b1a <__divmodsi4_neg2>:
    4b1a:	50 95       	com	r21
    4b1c:	40 95       	com	r20
    4b1e:	30 95       	com	r19
    4b20:	21 95       	neg	r18
    4b22:	3f 4f       	sbci	r19, 0xFF	; 255
    4b24:	4f 4f       	sbci	r20, 0xFF	; 255
    4b26:	5f 4f       	sbci	r21, 0xFF	; 255

00004b28 <__divmodsi4_exit>:
    4b28:	08 95       	ret

00004b2a <__negsi2>:
    4b2a:	90 95       	com	r25
    4b2c:	80 95       	com	r24
    4b2e:	70 95       	com	r23
    4b30:	61 95       	neg	r22
    4b32:	7f 4f       	sbci	r23, 0xFF	; 255
    4b34:	8f 4f       	sbci	r24, 0xFF	; 255
    4b36:	9f 4f       	sbci	r25, 0xFF	; 255
    4b38:	08 95       	ret

00004b3a <__tablejump2__>:
    4b3a:	ee 0f       	add	r30, r30
    4b3c:	ff 1f       	adc	r31, r31
    4b3e:	88 1f       	adc	r24, r24
    4b40:	8b bf       	out	0x3b, r24	; 59
    4b42:	07 90       	elpm	r0, Z+
    4b44:	f6 91       	elpm	r31, Z
    4b46:	e0 2d       	mov	r30, r0
    4b48:	1b be       	out	0x3b, r1	; 59
    4b4a:	19 94       	eijmp

00004b4c <__umulhisi3>:
    4b4c:	a2 9f       	mul	r26, r18
    4b4e:	b0 01       	movw	r22, r0
    4b50:	b3 9f       	mul	r27, r19
    4b52:	c0 01       	movw	r24, r0
    4b54:	a3 9f       	mul	r26, r19
    4b56:	70 0d       	add	r23, r0
    4b58:	81 1d       	adc	r24, r1
    4b5a:	11 24       	eor	r1, r1
    4b5c:	91 1d       	adc	r25, r1
    4b5e:	b2 9f       	mul	r27, r18
    4b60:	70 0d       	add	r23, r0
    4b62:	81 1d       	adc	r24, r1
    4b64:	11 24       	eor	r1, r1
    4b66:	91 1d       	adc	r25, r1
    4b68:	08 95       	ret

00004b6a <__muluhisi3>:
    4b6a:	f0 df       	rcall	.-32     	; 0x4b4c <__umulhisi3>
    4b6c:	a5 9f       	mul	r26, r21
    4b6e:	90 0d       	add	r25, r0
    4b70:	b4 9f       	mul	r27, r20
    4b72:	90 0d       	add	r25, r0
    4b74:	a4 9f       	mul	r26, r20
    4b76:	80 0d       	add	r24, r0
    4b78:	91 1d       	adc	r25, r1
    4b7a:	11 24       	eor	r1, r1
    4b7c:	08 95       	ret

00004b7e <__ashldi3>:
    4b7e:	0f 93       	push	r16
    4b80:	08 30       	cpi	r16, 0x08	; 8
    4b82:	90 f0       	brcs	.+36     	; 0x4ba8 <__ashldi3+0x2a>
    4b84:	98 2f       	mov	r25, r24
    4b86:	87 2f       	mov	r24, r23
    4b88:	76 2f       	mov	r23, r22
    4b8a:	65 2f       	mov	r22, r21
    4b8c:	54 2f       	mov	r21, r20
    4b8e:	43 2f       	mov	r20, r19
    4b90:	32 2f       	mov	r19, r18
    4b92:	22 27       	eor	r18, r18
    4b94:	08 50       	subi	r16, 0x08	; 8
    4b96:	f4 cf       	rjmp	.-24     	; 0x4b80 <__ashldi3+0x2>
    4b98:	22 0f       	add	r18, r18
    4b9a:	33 1f       	adc	r19, r19
    4b9c:	44 1f       	adc	r20, r20
    4b9e:	55 1f       	adc	r21, r21
    4ba0:	66 1f       	adc	r22, r22
    4ba2:	77 1f       	adc	r23, r23
    4ba4:	88 1f       	adc	r24, r24
    4ba6:	99 1f       	adc	r25, r25
    4ba8:	0a 95       	dec	r16
    4baa:	b2 f7       	brpl	.-20     	; 0x4b98 <__ashldi3+0x1a>
    4bac:	0f 91       	pop	r16
    4bae:	08 95       	ret

00004bb0 <__ashrdi3>:
    4bb0:	97 fb       	bst	r25, 7
    4bb2:	10 f8       	bld	r1, 0

00004bb4 <__lshrdi3>:
    4bb4:	16 94       	lsr	r1
    4bb6:	00 08       	sbc	r0, r0
    4bb8:	0f 93       	push	r16
    4bba:	08 30       	cpi	r16, 0x08	; 8
    4bbc:	98 f0       	brcs	.+38     	; 0x4be4 <__lshrdi3+0x30>
    4bbe:	08 50       	subi	r16, 0x08	; 8
    4bc0:	23 2f       	mov	r18, r19
    4bc2:	34 2f       	mov	r19, r20
    4bc4:	45 2f       	mov	r20, r21
    4bc6:	56 2f       	mov	r21, r22
    4bc8:	67 2f       	mov	r22, r23
    4bca:	78 2f       	mov	r23, r24
    4bcc:	89 2f       	mov	r24, r25
    4bce:	90 2d       	mov	r25, r0
    4bd0:	f4 cf       	rjmp	.-24     	; 0x4bba <__lshrdi3+0x6>
    4bd2:	05 94       	asr	r0
    4bd4:	97 95       	ror	r25
    4bd6:	87 95       	ror	r24
    4bd8:	77 95       	ror	r23
    4bda:	67 95       	ror	r22
    4bdc:	57 95       	ror	r21
    4bde:	47 95       	ror	r20
    4be0:	37 95       	ror	r19
    4be2:	27 95       	ror	r18
    4be4:	0a 95       	dec	r16
    4be6:	aa f7       	brpl	.-22     	; 0x4bd2 <__lshrdi3+0x1e>
    4be8:	0f 91       	pop	r16
    4bea:	08 95       	ret

00004bec <fdevopen>:
    4bec:	0f 93       	push	r16
    4bee:	1f 93       	push	r17
    4bf0:	cf 93       	push	r28
    4bf2:	df 93       	push	r29
    4bf4:	00 97       	sbiw	r24, 0x00	; 0
    4bf6:	31 f4       	brne	.+12     	; 0x4c04 <fdevopen+0x18>
    4bf8:	61 15       	cp	r22, r1
    4bfa:	71 05       	cpc	r23, r1
    4bfc:	19 f4       	brne	.+6      	; 0x4c04 <fdevopen+0x18>
    4bfe:	80 e0       	ldi	r24, 0x00	; 0
    4c00:	90 e0       	ldi	r25, 0x00	; 0
    4c02:	39 c0       	rjmp	.+114    	; 0x4c76 <fdevopen+0x8a>
    4c04:	8b 01       	movw	r16, r22
    4c06:	ec 01       	movw	r28, r24
    4c08:	6e e0       	ldi	r22, 0x0E	; 14
    4c0a:	70 e0       	ldi	r23, 0x00	; 0
    4c0c:	81 e0       	ldi	r24, 0x01	; 1
    4c0e:	90 e0       	ldi	r25, 0x00	; 0
    4c10:	47 d5       	rcall	.+2702   	; 0x56a0 <calloc>
    4c12:	fc 01       	movw	r30, r24
    4c14:	89 2b       	or	r24, r25
    4c16:	99 f3       	breq	.-26     	; 0x4bfe <fdevopen+0x12>
    4c18:	80 e8       	ldi	r24, 0x80	; 128
    4c1a:	83 83       	std	Z+3, r24	; 0x03
    4c1c:	01 15       	cp	r16, r1
    4c1e:	11 05       	cpc	r17, r1
    4c20:	71 f0       	breq	.+28     	; 0x4c3e <fdevopen+0x52>
    4c22:	02 87       	std	Z+10, r16	; 0x0a
    4c24:	13 87       	std	Z+11, r17	; 0x0b
    4c26:	81 e8       	ldi	r24, 0x81	; 129
    4c28:	83 83       	std	Z+3, r24	; 0x03
    4c2a:	80 91 03 22 	lds	r24, 0x2203	; 0x802203 <__iob>
    4c2e:	90 91 04 22 	lds	r25, 0x2204	; 0x802204 <__iob+0x1>
    4c32:	89 2b       	or	r24, r25
    4c34:	21 f4       	brne	.+8      	; 0x4c3e <fdevopen+0x52>
    4c36:	e0 93 03 22 	sts	0x2203, r30	; 0x802203 <__iob>
    4c3a:	f0 93 04 22 	sts	0x2204, r31	; 0x802204 <__iob+0x1>
    4c3e:	20 97       	sbiw	r28, 0x00	; 0
    4c40:	c9 f0       	breq	.+50     	; 0x4c74 <fdevopen+0x88>
    4c42:	c0 87       	std	Z+8, r28	; 0x08
    4c44:	d1 87       	std	Z+9, r29	; 0x09
    4c46:	83 81       	ldd	r24, Z+3	; 0x03
    4c48:	82 60       	ori	r24, 0x02	; 2
    4c4a:	83 83       	std	Z+3, r24	; 0x03
    4c4c:	80 91 05 22 	lds	r24, 0x2205	; 0x802205 <__iob+0x2>
    4c50:	90 91 06 22 	lds	r25, 0x2206	; 0x802206 <__iob+0x3>
    4c54:	89 2b       	or	r24, r25
    4c56:	71 f4       	brne	.+28     	; 0x4c74 <fdevopen+0x88>
    4c58:	e0 93 05 22 	sts	0x2205, r30	; 0x802205 <__iob+0x2>
    4c5c:	f0 93 06 22 	sts	0x2206, r31	; 0x802206 <__iob+0x3>
    4c60:	80 91 07 22 	lds	r24, 0x2207	; 0x802207 <__iob+0x4>
    4c64:	90 91 08 22 	lds	r25, 0x2208	; 0x802208 <__iob+0x5>
    4c68:	89 2b       	or	r24, r25
    4c6a:	21 f4       	brne	.+8      	; 0x4c74 <fdevopen+0x88>
    4c6c:	e0 93 07 22 	sts	0x2207, r30	; 0x802207 <__iob+0x4>
    4c70:	f0 93 08 22 	sts	0x2208, r31	; 0x802208 <__iob+0x5>
    4c74:	cf 01       	movw	r24, r30
    4c76:	df 91       	pop	r29
    4c78:	cf 91       	pop	r28
    4c7a:	1f 91       	pop	r17
    4c7c:	0f 91       	pop	r16
    4c7e:	08 95       	ret

00004c80 <printf>:
    4c80:	cf 93       	push	r28
    4c82:	df 93       	push	r29
    4c84:	cd b7       	in	r28, 0x3d	; 61
    4c86:	de b7       	in	r29, 0x3e	; 62
    4c88:	ae 01       	movw	r20, r28
    4c8a:	4a 5f       	subi	r20, 0xFA	; 250
    4c8c:	5f 4f       	sbci	r21, 0xFF	; 255
    4c8e:	fa 01       	movw	r30, r20
    4c90:	61 91       	ld	r22, Z+
    4c92:	71 91       	ld	r23, Z+
    4c94:	af 01       	movw	r20, r30
    4c96:	80 91 05 22 	lds	r24, 0x2205	; 0x802205 <__iob+0x2>
    4c9a:	90 91 06 22 	lds	r25, 0x2206	; 0x802206 <__iob+0x3>
    4c9e:	46 d0       	rcall	.+140    	; 0x4d2c <vfprintf>
    4ca0:	df 91       	pop	r29
    4ca2:	cf 91       	pop	r28
    4ca4:	08 95       	ret

00004ca6 <sprintf>:
    4ca6:	0f 93       	push	r16
    4ca8:	1f 93       	push	r17
    4caa:	cf 93       	push	r28
    4cac:	df 93       	push	r29
    4cae:	cd b7       	in	r28, 0x3d	; 61
    4cb0:	de b7       	in	r29, 0x3e	; 62
    4cb2:	2e 97       	sbiw	r28, 0x0e	; 14
    4cb4:	cd bf       	out	0x3d, r28	; 61
    4cb6:	de bf       	out	0x3e, r29	; 62
    4cb8:	0e 89       	ldd	r16, Y+22	; 0x16
    4cba:	1f 89       	ldd	r17, Y+23	; 0x17
    4cbc:	86 e0       	ldi	r24, 0x06	; 6
    4cbe:	8c 83       	std	Y+4, r24	; 0x04
    4cc0:	09 83       	std	Y+1, r16	; 0x01
    4cc2:	1a 83       	std	Y+2, r17	; 0x02
    4cc4:	8f ef       	ldi	r24, 0xFF	; 255
    4cc6:	9f e7       	ldi	r25, 0x7F	; 127
    4cc8:	8d 83       	std	Y+5, r24	; 0x05
    4cca:	9e 83       	std	Y+6, r25	; 0x06
    4ccc:	ae 01       	movw	r20, r28
    4cce:	46 5e       	subi	r20, 0xE6	; 230
    4cd0:	5f 4f       	sbci	r21, 0xFF	; 255
    4cd2:	68 8d       	ldd	r22, Y+24	; 0x18
    4cd4:	79 8d       	ldd	r23, Y+25	; 0x19
    4cd6:	ce 01       	movw	r24, r28
    4cd8:	01 96       	adiw	r24, 0x01	; 1
    4cda:	28 d0       	rcall	.+80     	; 0x4d2c <vfprintf>
    4cdc:	ef 81       	ldd	r30, Y+7	; 0x07
    4cde:	f8 85       	ldd	r31, Y+8	; 0x08
    4ce0:	e0 0f       	add	r30, r16
    4ce2:	f1 1f       	adc	r31, r17
    4ce4:	10 82       	st	Z, r1
    4ce6:	2e 96       	adiw	r28, 0x0e	; 14
    4ce8:	cd bf       	out	0x3d, r28	; 61
    4cea:	de bf       	out	0x3e, r29	; 62
    4cec:	df 91       	pop	r29
    4cee:	cf 91       	pop	r28
    4cf0:	1f 91       	pop	r17
    4cf2:	0f 91       	pop	r16
    4cf4:	08 95       	ret

00004cf6 <sscanf>:
    4cf6:	cf 93       	push	r28
    4cf8:	df 93       	push	r29
    4cfa:	cd b7       	in	r28, 0x3d	; 61
    4cfc:	de b7       	in	r29, 0x3e	; 62
    4cfe:	2e 97       	sbiw	r28, 0x0e	; 14
    4d00:	cd bf       	out	0x3d, r28	; 61
    4d02:	de bf       	out	0x3e, r29	; 62
    4d04:	85 e0       	ldi	r24, 0x05	; 5
    4d06:	8c 83       	std	Y+4, r24	; 0x04
    4d08:	8c 89       	ldd	r24, Y+20	; 0x14
    4d0a:	9d 89       	ldd	r25, Y+21	; 0x15
    4d0c:	89 83       	std	Y+1, r24	; 0x01
    4d0e:	9a 83       	std	Y+2, r25	; 0x02
    4d10:	ae 01       	movw	r20, r28
    4d12:	48 5e       	subi	r20, 0xE8	; 232
    4d14:	5f 4f       	sbci	r21, 0xFF	; 255
    4d16:	6e 89       	ldd	r22, Y+22	; 0x16
    4d18:	7f 89       	ldd	r23, Y+23	; 0x17
    4d1a:	ce 01       	movw	r24, r28
    4d1c:	01 96       	adiw	r24, 0x01	; 1
    4d1e:	a9 d3       	rcall	.+1874   	; 0x5472 <vfscanf>
    4d20:	2e 96       	adiw	r28, 0x0e	; 14
    4d22:	cd bf       	out	0x3d, r28	; 61
    4d24:	de bf       	out	0x3e, r29	; 62
    4d26:	df 91       	pop	r29
    4d28:	cf 91       	pop	r28
    4d2a:	08 95       	ret

00004d2c <vfprintf>:
    4d2c:	2f 92       	push	r2
    4d2e:	3f 92       	push	r3
    4d30:	4f 92       	push	r4
    4d32:	5f 92       	push	r5
    4d34:	6f 92       	push	r6
    4d36:	7f 92       	push	r7
    4d38:	8f 92       	push	r8
    4d3a:	9f 92       	push	r9
    4d3c:	af 92       	push	r10
    4d3e:	bf 92       	push	r11
    4d40:	cf 92       	push	r12
    4d42:	df 92       	push	r13
    4d44:	ef 92       	push	r14
    4d46:	ff 92       	push	r15
    4d48:	0f 93       	push	r16
    4d4a:	1f 93       	push	r17
    4d4c:	cf 93       	push	r28
    4d4e:	df 93       	push	r29
    4d50:	cd b7       	in	r28, 0x3d	; 61
    4d52:	de b7       	in	r29, 0x3e	; 62
    4d54:	2b 97       	sbiw	r28, 0x0b	; 11
    4d56:	cd bf       	out	0x3d, r28	; 61
    4d58:	de bf       	out	0x3e, r29	; 62
    4d5a:	6c 01       	movw	r12, r24
    4d5c:	7b 01       	movw	r14, r22
    4d5e:	8a 01       	movw	r16, r20
    4d60:	fc 01       	movw	r30, r24
    4d62:	16 82       	std	Z+6, r1	; 0x06
    4d64:	17 82       	std	Z+7, r1	; 0x07
    4d66:	83 81       	ldd	r24, Z+3	; 0x03
    4d68:	81 ff       	sbrs	r24, 1
    4d6a:	bf c1       	rjmp	.+894    	; 0x50ea <vfprintf+0x3be>
    4d6c:	ce 01       	movw	r24, r28
    4d6e:	01 96       	adiw	r24, 0x01	; 1
    4d70:	3c 01       	movw	r6, r24
    4d72:	f6 01       	movw	r30, r12
    4d74:	93 81       	ldd	r25, Z+3	; 0x03
    4d76:	f7 01       	movw	r30, r14
    4d78:	93 fd       	sbrc	r25, 3
    4d7a:	85 91       	lpm	r24, Z+
    4d7c:	93 ff       	sbrs	r25, 3
    4d7e:	81 91       	ld	r24, Z+
    4d80:	7f 01       	movw	r14, r30
    4d82:	88 23       	and	r24, r24
    4d84:	09 f4       	brne	.+2      	; 0x4d88 <vfprintf+0x5c>
    4d86:	ad c1       	rjmp	.+858    	; 0x50e2 <vfprintf+0x3b6>
    4d88:	85 32       	cpi	r24, 0x25	; 37
    4d8a:	39 f4       	brne	.+14     	; 0x4d9a <vfprintf+0x6e>
    4d8c:	93 fd       	sbrc	r25, 3
    4d8e:	85 91       	lpm	r24, Z+
    4d90:	93 ff       	sbrs	r25, 3
    4d92:	81 91       	ld	r24, Z+
    4d94:	7f 01       	movw	r14, r30
    4d96:	85 32       	cpi	r24, 0x25	; 37
    4d98:	21 f4       	brne	.+8      	; 0x4da2 <vfprintf+0x76>
    4d9a:	b6 01       	movw	r22, r12
    4d9c:	90 e0       	ldi	r25, 0x00	; 0
    4d9e:	29 d6       	rcall	.+3154   	; 0x59f2 <fputc>
    4da0:	e8 cf       	rjmp	.-48     	; 0x4d72 <vfprintf+0x46>
    4da2:	91 2c       	mov	r9, r1
    4da4:	21 2c       	mov	r2, r1
    4da6:	31 2c       	mov	r3, r1
    4da8:	ff e1       	ldi	r31, 0x1F	; 31
    4daa:	f3 15       	cp	r31, r3
    4dac:	d8 f0       	brcs	.+54     	; 0x4de4 <vfprintf+0xb8>
    4dae:	8b 32       	cpi	r24, 0x2B	; 43
    4db0:	79 f0       	breq	.+30     	; 0x4dd0 <vfprintf+0xa4>
    4db2:	38 f4       	brcc	.+14     	; 0x4dc2 <vfprintf+0x96>
    4db4:	80 32       	cpi	r24, 0x20	; 32
    4db6:	79 f0       	breq	.+30     	; 0x4dd6 <vfprintf+0xaa>
    4db8:	83 32       	cpi	r24, 0x23	; 35
    4dba:	a1 f4       	brne	.+40     	; 0x4de4 <vfprintf+0xb8>
    4dbc:	23 2d       	mov	r18, r3
    4dbe:	20 61       	ori	r18, 0x10	; 16
    4dc0:	1d c0       	rjmp	.+58     	; 0x4dfc <vfprintf+0xd0>
    4dc2:	8d 32       	cpi	r24, 0x2D	; 45
    4dc4:	61 f0       	breq	.+24     	; 0x4dde <vfprintf+0xb2>
    4dc6:	80 33       	cpi	r24, 0x30	; 48
    4dc8:	69 f4       	brne	.+26     	; 0x4de4 <vfprintf+0xb8>
    4dca:	23 2d       	mov	r18, r3
    4dcc:	21 60       	ori	r18, 0x01	; 1
    4dce:	16 c0       	rjmp	.+44     	; 0x4dfc <vfprintf+0xd0>
    4dd0:	83 2d       	mov	r24, r3
    4dd2:	82 60       	ori	r24, 0x02	; 2
    4dd4:	38 2e       	mov	r3, r24
    4dd6:	e3 2d       	mov	r30, r3
    4dd8:	e4 60       	ori	r30, 0x04	; 4
    4dda:	3e 2e       	mov	r3, r30
    4ddc:	2a c0       	rjmp	.+84     	; 0x4e32 <vfprintf+0x106>
    4dde:	f3 2d       	mov	r31, r3
    4de0:	f8 60       	ori	r31, 0x08	; 8
    4de2:	1d c0       	rjmp	.+58     	; 0x4e1e <vfprintf+0xf2>
    4de4:	37 fc       	sbrc	r3, 7
    4de6:	2d c0       	rjmp	.+90     	; 0x4e42 <vfprintf+0x116>
    4de8:	20 ed       	ldi	r18, 0xD0	; 208
    4dea:	28 0f       	add	r18, r24
    4dec:	2a 30       	cpi	r18, 0x0A	; 10
    4dee:	40 f0       	brcs	.+16     	; 0x4e00 <vfprintf+0xd4>
    4df0:	8e 32       	cpi	r24, 0x2E	; 46
    4df2:	b9 f4       	brne	.+46     	; 0x4e22 <vfprintf+0xf6>
    4df4:	36 fc       	sbrc	r3, 6
    4df6:	75 c1       	rjmp	.+746    	; 0x50e2 <vfprintf+0x3b6>
    4df8:	23 2d       	mov	r18, r3
    4dfa:	20 64       	ori	r18, 0x40	; 64
    4dfc:	32 2e       	mov	r3, r18
    4dfe:	19 c0       	rjmp	.+50     	; 0x4e32 <vfprintf+0x106>
    4e00:	36 fe       	sbrs	r3, 6
    4e02:	06 c0       	rjmp	.+12     	; 0x4e10 <vfprintf+0xe4>
    4e04:	8a e0       	ldi	r24, 0x0A	; 10
    4e06:	98 9e       	mul	r9, r24
    4e08:	20 0d       	add	r18, r0
    4e0a:	11 24       	eor	r1, r1
    4e0c:	92 2e       	mov	r9, r18
    4e0e:	11 c0       	rjmp	.+34     	; 0x4e32 <vfprintf+0x106>
    4e10:	ea e0       	ldi	r30, 0x0A	; 10
    4e12:	2e 9e       	mul	r2, r30
    4e14:	20 0d       	add	r18, r0
    4e16:	11 24       	eor	r1, r1
    4e18:	22 2e       	mov	r2, r18
    4e1a:	f3 2d       	mov	r31, r3
    4e1c:	f0 62       	ori	r31, 0x20	; 32
    4e1e:	3f 2e       	mov	r3, r31
    4e20:	08 c0       	rjmp	.+16     	; 0x4e32 <vfprintf+0x106>
    4e22:	8c 36       	cpi	r24, 0x6C	; 108
    4e24:	21 f4       	brne	.+8      	; 0x4e2e <vfprintf+0x102>
    4e26:	83 2d       	mov	r24, r3
    4e28:	80 68       	ori	r24, 0x80	; 128
    4e2a:	38 2e       	mov	r3, r24
    4e2c:	02 c0       	rjmp	.+4      	; 0x4e32 <vfprintf+0x106>
    4e2e:	88 36       	cpi	r24, 0x68	; 104
    4e30:	41 f4       	brne	.+16     	; 0x4e42 <vfprintf+0x116>
    4e32:	f7 01       	movw	r30, r14
    4e34:	93 fd       	sbrc	r25, 3
    4e36:	85 91       	lpm	r24, Z+
    4e38:	93 ff       	sbrs	r25, 3
    4e3a:	81 91       	ld	r24, Z+
    4e3c:	7f 01       	movw	r14, r30
    4e3e:	81 11       	cpse	r24, r1
    4e40:	b3 cf       	rjmp	.-154    	; 0x4da8 <vfprintf+0x7c>
    4e42:	98 2f       	mov	r25, r24
    4e44:	9f 7d       	andi	r25, 0xDF	; 223
    4e46:	95 54       	subi	r25, 0x45	; 69
    4e48:	93 30       	cpi	r25, 0x03	; 3
    4e4a:	28 f4       	brcc	.+10     	; 0x4e56 <vfprintf+0x12a>
    4e4c:	0c 5f       	subi	r16, 0xFC	; 252
    4e4e:	1f 4f       	sbci	r17, 0xFF	; 255
    4e50:	9f e3       	ldi	r25, 0x3F	; 63
    4e52:	99 83       	std	Y+1, r25	; 0x01
    4e54:	0d c0       	rjmp	.+26     	; 0x4e70 <vfprintf+0x144>
    4e56:	83 36       	cpi	r24, 0x63	; 99
    4e58:	31 f0       	breq	.+12     	; 0x4e66 <vfprintf+0x13a>
    4e5a:	83 37       	cpi	r24, 0x73	; 115
    4e5c:	71 f0       	breq	.+28     	; 0x4e7a <vfprintf+0x14e>
    4e5e:	83 35       	cpi	r24, 0x53	; 83
    4e60:	09 f0       	breq	.+2      	; 0x4e64 <vfprintf+0x138>
    4e62:	55 c0       	rjmp	.+170    	; 0x4f0e <vfprintf+0x1e2>
    4e64:	20 c0       	rjmp	.+64     	; 0x4ea6 <vfprintf+0x17a>
    4e66:	f8 01       	movw	r30, r16
    4e68:	80 81       	ld	r24, Z
    4e6a:	89 83       	std	Y+1, r24	; 0x01
    4e6c:	0e 5f       	subi	r16, 0xFE	; 254
    4e6e:	1f 4f       	sbci	r17, 0xFF	; 255
    4e70:	88 24       	eor	r8, r8
    4e72:	83 94       	inc	r8
    4e74:	91 2c       	mov	r9, r1
    4e76:	53 01       	movw	r10, r6
    4e78:	12 c0       	rjmp	.+36     	; 0x4e9e <vfprintf+0x172>
    4e7a:	28 01       	movw	r4, r16
    4e7c:	f2 e0       	ldi	r31, 0x02	; 2
    4e7e:	4f 0e       	add	r4, r31
    4e80:	51 1c       	adc	r5, r1
    4e82:	f8 01       	movw	r30, r16
    4e84:	a0 80       	ld	r10, Z
    4e86:	b1 80       	ldd	r11, Z+1	; 0x01
    4e88:	36 fe       	sbrs	r3, 6
    4e8a:	03 c0       	rjmp	.+6      	; 0x4e92 <vfprintf+0x166>
    4e8c:	69 2d       	mov	r22, r9
    4e8e:	70 e0       	ldi	r23, 0x00	; 0
    4e90:	02 c0       	rjmp	.+4      	; 0x4e96 <vfprintf+0x16a>
    4e92:	6f ef       	ldi	r22, 0xFF	; 255
    4e94:	7f ef       	ldi	r23, 0xFF	; 255
    4e96:	c5 01       	movw	r24, r10
    4e98:	63 d5       	rcall	.+2758   	; 0x5960 <strnlen>
    4e9a:	4c 01       	movw	r8, r24
    4e9c:	82 01       	movw	r16, r4
    4e9e:	f3 2d       	mov	r31, r3
    4ea0:	ff 77       	andi	r31, 0x7F	; 127
    4ea2:	3f 2e       	mov	r3, r31
    4ea4:	15 c0       	rjmp	.+42     	; 0x4ed0 <vfprintf+0x1a4>
    4ea6:	28 01       	movw	r4, r16
    4ea8:	22 e0       	ldi	r18, 0x02	; 2
    4eaa:	42 0e       	add	r4, r18
    4eac:	51 1c       	adc	r5, r1
    4eae:	f8 01       	movw	r30, r16
    4eb0:	a0 80       	ld	r10, Z
    4eb2:	b1 80       	ldd	r11, Z+1	; 0x01
    4eb4:	36 fe       	sbrs	r3, 6
    4eb6:	03 c0       	rjmp	.+6      	; 0x4ebe <vfprintf+0x192>
    4eb8:	69 2d       	mov	r22, r9
    4eba:	70 e0       	ldi	r23, 0x00	; 0
    4ebc:	02 c0       	rjmp	.+4      	; 0x4ec2 <vfprintf+0x196>
    4ebe:	6f ef       	ldi	r22, 0xFF	; 255
    4ec0:	7f ef       	ldi	r23, 0xFF	; 255
    4ec2:	c5 01       	movw	r24, r10
    4ec4:	3b d5       	rcall	.+2678   	; 0x593c <strnlen_P>
    4ec6:	4c 01       	movw	r8, r24
    4ec8:	f3 2d       	mov	r31, r3
    4eca:	f0 68       	ori	r31, 0x80	; 128
    4ecc:	3f 2e       	mov	r3, r31
    4ece:	82 01       	movw	r16, r4
    4ed0:	33 fc       	sbrc	r3, 3
    4ed2:	19 c0       	rjmp	.+50     	; 0x4f06 <vfprintf+0x1da>
    4ed4:	82 2d       	mov	r24, r2
    4ed6:	90 e0       	ldi	r25, 0x00	; 0
    4ed8:	88 16       	cp	r8, r24
    4eda:	99 06       	cpc	r9, r25
    4edc:	a0 f4       	brcc	.+40     	; 0x4f06 <vfprintf+0x1da>
    4ede:	b6 01       	movw	r22, r12
    4ee0:	80 e2       	ldi	r24, 0x20	; 32
    4ee2:	90 e0       	ldi	r25, 0x00	; 0
    4ee4:	86 d5       	rcall	.+2828   	; 0x59f2 <fputc>
    4ee6:	2a 94       	dec	r2
    4ee8:	f5 cf       	rjmp	.-22     	; 0x4ed4 <vfprintf+0x1a8>
    4eea:	f5 01       	movw	r30, r10
    4eec:	37 fc       	sbrc	r3, 7
    4eee:	85 91       	lpm	r24, Z+
    4ef0:	37 fe       	sbrs	r3, 7
    4ef2:	81 91       	ld	r24, Z+
    4ef4:	5f 01       	movw	r10, r30
    4ef6:	b6 01       	movw	r22, r12
    4ef8:	90 e0       	ldi	r25, 0x00	; 0
    4efa:	7b d5       	rcall	.+2806   	; 0x59f2 <fputc>
    4efc:	21 10       	cpse	r2, r1
    4efe:	2a 94       	dec	r2
    4f00:	21 e0       	ldi	r18, 0x01	; 1
    4f02:	82 1a       	sub	r8, r18
    4f04:	91 08       	sbc	r9, r1
    4f06:	81 14       	cp	r8, r1
    4f08:	91 04       	cpc	r9, r1
    4f0a:	79 f7       	brne	.-34     	; 0x4eea <vfprintf+0x1be>
    4f0c:	e1 c0       	rjmp	.+450    	; 0x50d0 <vfprintf+0x3a4>
    4f0e:	84 36       	cpi	r24, 0x64	; 100
    4f10:	11 f0       	breq	.+4      	; 0x4f16 <vfprintf+0x1ea>
    4f12:	89 36       	cpi	r24, 0x69	; 105
    4f14:	39 f5       	brne	.+78     	; 0x4f64 <vfprintf+0x238>
    4f16:	f8 01       	movw	r30, r16
    4f18:	37 fe       	sbrs	r3, 7
    4f1a:	07 c0       	rjmp	.+14     	; 0x4f2a <vfprintf+0x1fe>
    4f1c:	60 81       	ld	r22, Z
    4f1e:	71 81       	ldd	r23, Z+1	; 0x01
    4f20:	82 81       	ldd	r24, Z+2	; 0x02
    4f22:	93 81       	ldd	r25, Z+3	; 0x03
    4f24:	0c 5f       	subi	r16, 0xFC	; 252
    4f26:	1f 4f       	sbci	r17, 0xFF	; 255
    4f28:	08 c0       	rjmp	.+16     	; 0x4f3a <vfprintf+0x20e>
    4f2a:	60 81       	ld	r22, Z
    4f2c:	71 81       	ldd	r23, Z+1	; 0x01
    4f2e:	07 2e       	mov	r0, r23
    4f30:	00 0c       	add	r0, r0
    4f32:	88 0b       	sbc	r24, r24
    4f34:	99 0b       	sbc	r25, r25
    4f36:	0e 5f       	subi	r16, 0xFE	; 254
    4f38:	1f 4f       	sbci	r17, 0xFF	; 255
    4f3a:	f3 2d       	mov	r31, r3
    4f3c:	ff 76       	andi	r31, 0x6F	; 111
    4f3e:	3f 2e       	mov	r3, r31
    4f40:	97 ff       	sbrs	r25, 7
    4f42:	09 c0       	rjmp	.+18     	; 0x4f56 <vfprintf+0x22a>
    4f44:	90 95       	com	r25
    4f46:	80 95       	com	r24
    4f48:	70 95       	com	r23
    4f4a:	61 95       	neg	r22
    4f4c:	7f 4f       	sbci	r23, 0xFF	; 255
    4f4e:	8f 4f       	sbci	r24, 0xFF	; 255
    4f50:	9f 4f       	sbci	r25, 0xFF	; 255
    4f52:	f0 68       	ori	r31, 0x80	; 128
    4f54:	3f 2e       	mov	r3, r31
    4f56:	2a e0       	ldi	r18, 0x0A	; 10
    4f58:	30 e0       	ldi	r19, 0x00	; 0
    4f5a:	a3 01       	movw	r20, r6
    4f5c:	9f d5       	rcall	.+2878   	; 0x5a9c <__ultoa_invert>
    4f5e:	88 2e       	mov	r8, r24
    4f60:	86 18       	sub	r8, r6
    4f62:	44 c0       	rjmp	.+136    	; 0x4fec <vfprintf+0x2c0>
    4f64:	85 37       	cpi	r24, 0x75	; 117
    4f66:	31 f4       	brne	.+12     	; 0x4f74 <vfprintf+0x248>
    4f68:	23 2d       	mov	r18, r3
    4f6a:	2f 7e       	andi	r18, 0xEF	; 239
    4f6c:	b2 2e       	mov	r11, r18
    4f6e:	2a e0       	ldi	r18, 0x0A	; 10
    4f70:	30 e0       	ldi	r19, 0x00	; 0
    4f72:	25 c0       	rjmp	.+74     	; 0x4fbe <vfprintf+0x292>
    4f74:	93 2d       	mov	r25, r3
    4f76:	99 7f       	andi	r25, 0xF9	; 249
    4f78:	b9 2e       	mov	r11, r25
    4f7a:	8f 36       	cpi	r24, 0x6F	; 111
    4f7c:	c1 f0       	breq	.+48     	; 0x4fae <vfprintf+0x282>
    4f7e:	18 f4       	brcc	.+6      	; 0x4f86 <vfprintf+0x25a>
    4f80:	88 35       	cpi	r24, 0x58	; 88
    4f82:	79 f0       	breq	.+30     	; 0x4fa2 <vfprintf+0x276>
    4f84:	ae c0       	rjmp	.+348    	; 0x50e2 <vfprintf+0x3b6>
    4f86:	80 37       	cpi	r24, 0x70	; 112
    4f88:	19 f0       	breq	.+6      	; 0x4f90 <vfprintf+0x264>
    4f8a:	88 37       	cpi	r24, 0x78	; 120
    4f8c:	21 f0       	breq	.+8      	; 0x4f96 <vfprintf+0x26a>
    4f8e:	a9 c0       	rjmp	.+338    	; 0x50e2 <vfprintf+0x3b6>
    4f90:	e9 2f       	mov	r30, r25
    4f92:	e0 61       	ori	r30, 0x10	; 16
    4f94:	be 2e       	mov	r11, r30
    4f96:	b4 fe       	sbrs	r11, 4
    4f98:	0d c0       	rjmp	.+26     	; 0x4fb4 <vfprintf+0x288>
    4f9a:	fb 2d       	mov	r31, r11
    4f9c:	f4 60       	ori	r31, 0x04	; 4
    4f9e:	bf 2e       	mov	r11, r31
    4fa0:	09 c0       	rjmp	.+18     	; 0x4fb4 <vfprintf+0x288>
    4fa2:	34 fe       	sbrs	r3, 4
    4fa4:	0a c0       	rjmp	.+20     	; 0x4fba <vfprintf+0x28e>
    4fa6:	29 2f       	mov	r18, r25
    4fa8:	26 60       	ori	r18, 0x06	; 6
    4faa:	b2 2e       	mov	r11, r18
    4fac:	06 c0       	rjmp	.+12     	; 0x4fba <vfprintf+0x28e>
    4fae:	28 e0       	ldi	r18, 0x08	; 8
    4fb0:	30 e0       	ldi	r19, 0x00	; 0
    4fb2:	05 c0       	rjmp	.+10     	; 0x4fbe <vfprintf+0x292>
    4fb4:	20 e1       	ldi	r18, 0x10	; 16
    4fb6:	30 e0       	ldi	r19, 0x00	; 0
    4fb8:	02 c0       	rjmp	.+4      	; 0x4fbe <vfprintf+0x292>
    4fba:	20 e1       	ldi	r18, 0x10	; 16
    4fbc:	32 e0       	ldi	r19, 0x02	; 2
    4fbe:	f8 01       	movw	r30, r16
    4fc0:	b7 fe       	sbrs	r11, 7
    4fc2:	07 c0       	rjmp	.+14     	; 0x4fd2 <vfprintf+0x2a6>
    4fc4:	60 81       	ld	r22, Z
    4fc6:	71 81       	ldd	r23, Z+1	; 0x01
    4fc8:	82 81       	ldd	r24, Z+2	; 0x02
    4fca:	93 81       	ldd	r25, Z+3	; 0x03
    4fcc:	0c 5f       	subi	r16, 0xFC	; 252
    4fce:	1f 4f       	sbci	r17, 0xFF	; 255
    4fd0:	06 c0       	rjmp	.+12     	; 0x4fde <vfprintf+0x2b2>
    4fd2:	60 81       	ld	r22, Z
    4fd4:	71 81       	ldd	r23, Z+1	; 0x01
    4fd6:	80 e0       	ldi	r24, 0x00	; 0
    4fd8:	90 e0       	ldi	r25, 0x00	; 0
    4fda:	0e 5f       	subi	r16, 0xFE	; 254
    4fdc:	1f 4f       	sbci	r17, 0xFF	; 255
    4fde:	a3 01       	movw	r20, r6
    4fe0:	5d d5       	rcall	.+2746   	; 0x5a9c <__ultoa_invert>
    4fe2:	88 2e       	mov	r8, r24
    4fe4:	86 18       	sub	r8, r6
    4fe6:	fb 2d       	mov	r31, r11
    4fe8:	ff 77       	andi	r31, 0x7F	; 127
    4fea:	3f 2e       	mov	r3, r31
    4fec:	36 fe       	sbrs	r3, 6
    4fee:	0d c0       	rjmp	.+26     	; 0x500a <vfprintf+0x2de>
    4ff0:	23 2d       	mov	r18, r3
    4ff2:	2e 7f       	andi	r18, 0xFE	; 254
    4ff4:	a2 2e       	mov	r10, r18
    4ff6:	89 14       	cp	r8, r9
    4ff8:	58 f4       	brcc	.+22     	; 0x5010 <vfprintf+0x2e4>
    4ffa:	34 fe       	sbrs	r3, 4
    4ffc:	0b c0       	rjmp	.+22     	; 0x5014 <vfprintf+0x2e8>
    4ffe:	32 fc       	sbrc	r3, 2
    5000:	09 c0       	rjmp	.+18     	; 0x5014 <vfprintf+0x2e8>
    5002:	83 2d       	mov	r24, r3
    5004:	8e 7e       	andi	r24, 0xEE	; 238
    5006:	a8 2e       	mov	r10, r24
    5008:	05 c0       	rjmp	.+10     	; 0x5014 <vfprintf+0x2e8>
    500a:	b8 2c       	mov	r11, r8
    500c:	a3 2c       	mov	r10, r3
    500e:	03 c0       	rjmp	.+6      	; 0x5016 <vfprintf+0x2ea>
    5010:	b8 2c       	mov	r11, r8
    5012:	01 c0       	rjmp	.+2      	; 0x5016 <vfprintf+0x2ea>
    5014:	b9 2c       	mov	r11, r9
    5016:	a4 fe       	sbrs	r10, 4
    5018:	0f c0       	rjmp	.+30     	; 0x5038 <vfprintf+0x30c>
    501a:	fe 01       	movw	r30, r28
    501c:	e8 0d       	add	r30, r8
    501e:	f1 1d       	adc	r31, r1
    5020:	80 81       	ld	r24, Z
    5022:	80 33       	cpi	r24, 0x30	; 48
    5024:	21 f4       	brne	.+8      	; 0x502e <vfprintf+0x302>
    5026:	9a 2d       	mov	r25, r10
    5028:	99 7e       	andi	r25, 0xE9	; 233
    502a:	a9 2e       	mov	r10, r25
    502c:	09 c0       	rjmp	.+18     	; 0x5040 <vfprintf+0x314>
    502e:	a2 fe       	sbrs	r10, 2
    5030:	06 c0       	rjmp	.+12     	; 0x503e <vfprintf+0x312>
    5032:	b3 94       	inc	r11
    5034:	b3 94       	inc	r11
    5036:	04 c0       	rjmp	.+8      	; 0x5040 <vfprintf+0x314>
    5038:	8a 2d       	mov	r24, r10
    503a:	86 78       	andi	r24, 0x86	; 134
    503c:	09 f0       	breq	.+2      	; 0x5040 <vfprintf+0x314>
    503e:	b3 94       	inc	r11
    5040:	a3 fc       	sbrc	r10, 3
    5042:	10 c0       	rjmp	.+32     	; 0x5064 <vfprintf+0x338>
    5044:	a0 fe       	sbrs	r10, 0
    5046:	06 c0       	rjmp	.+12     	; 0x5054 <vfprintf+0x328>
    5048:	b2 14       	cp	r11, r2
    504a:	80 f4       	brcc	.+32     	; 0x506c <vfprintf+0x340>
    504c:	28 0c       	add	r2, r8
    504e:	92 2c       	mov	r9, r2
    5050:	9b 18       	sub	r9, r11
    5052:	0d c0       	rjmp	.+26     	; 0x506e <vfprintf+0x342>
    5054:	b2 14       	cp	r11, r2
    5056:	58 f4       	brcc	.+22     	; 0x506e <vfprintf+0x342>
    5058:	b6 01       	movw	r22, r12
    505a:	80 e2       	ldi	r24, 0x20	; 32
    505c:	90 e0       	ldi	r25, 0x00	; 0
    505e:	c9 d4       	rcall	.+2450   	; 0x59f2 <fputc>
    5060:	b3 94       	inc	r11
    5062:	f8 cf       	rjmp	.-16     	; 0x5054 <vfprintf+0x328>
    5064:	b2 14       	cp	r11, r2
    5066:	18 f4       	brcc	.+6      	; 0x506e <vfprintf+0x342>
    5068:	2b 18       	sub	r2, r11
    506a:	02 c0       	rjmp	.+4      	; 0x5070 <vfprintf+0x344>
    506c:	98 2c       	mov	r9, r8
    506e:	21 2c       	mov	r2, r1
    5070:	a4 fe       	sbrs	r10, 4
    5072:	0f c0       	rjmp	.+30     	; 0x5092 <vfprintf+0x366>
    5074:	b6 01       	movw	r22, r12
    5076:	80 e3       	ldi	r24, 0x30	; 48
    5078:	90 e0       	ldi	r25, 0x00	; 0
    507a:	bb d4       	rcall	.+2422   	; 0x59f2 <fputc>
    507c:	a2 fe       	sbrs	r10, 2
    507e:	16 c0       	rjmp	.+44     	; 0x50ac <vfprintf+0x380>
    5080:	a1 fc       	sbrc	r10, 1
    5082:	03 c0       	rjmp	.+6      	; 0x508a <vfprintf+0x35e>
    5084:	88 e7       	ldi	r24, 0x78	; 120
    5086:	90 e0       	ldi	r25, 0x00	; 0
    5088:	02 c0       	rjmp	.+4      	; 0x508e <vfprintf+0x362>
    508a:	88 e5       	ldi	r24, 0x58	; 88
    508c:	90 e0       	ldi	r25, 0x00	; 0
    508e:	b6 01       	movw	r22, r12
    5090:	0c c0       	rjmp	.+24     	; 0x50aa <vfprintf+0x37e>
    5092:	8a 2d       	mov	r24, r10
    5094:	86 78       	andi	r24, 0x86	; 134
    5096:	51 f0       	breq	.+20     	; 0x50ac <vfprintf+0x380>
    5098:	a1 fe       	sbrs	r10, 1
    509a:	02 c0       	rjmp	.+4      	; 0x50a0 <vfprintf+0x374>
    509c:	8b e2       	ldi	r24, 0x2B	; 43
    509e:	01 c0       	rjmp	.+2      	; 0x50a2 <vfprintf+0x376>
    50a0:	80 e2       	ldi	r24, 0x20	; 32
    50a2:	a7 fc       	sbrc	r10, 7
    50a4:	8d e2       	ldi	r24, 0x2D	; 45
    50a6:	b6 01       	movw	r22, r12
    50a8:	90 e0       	ldi	r25, 0x00	; 0
    50aa:	a3 d4       	rcall	.+2374   	; 0x59f2 <fputc>
    50ac:	89 14       	cp	r8, r9
    50ae:	30 f4       	brcc	.+12     	; 0x50bc <vfprintf+0x390>
    50b0:	b6 01       	movw	r22, r12
    50b2:	80 e3       	ldi	r24, 0x30	; 48
    50b4:	90 e0       	ldi	r25, 0x00	; 0
    50b6:	9d d4       	rcall	.+2362   	; 0x59f2 <fputc>
    50b8:	9a 94       	dec	r9
    50ba:	f8 cf       	rjmp	.-16     	; 0x50ac <vfprintf+0x380>
    50bc:	8a 94       	dec	r8
    50be:	f3 01       	movw	r30, r6
    50c0:	e8 0d       	add	r30, r8
    50c2:	f1 1d       	adc	r31, r1
    50c4:	80 81       	ld	r24, Z
    50c6:	b6 01       	movw	r22, r12
    50c8:	90 e0       	ldi	r25, 0x00	; 0
    50ca:	93 d4       	rcall	.+2342   	; 0x59f2 <fputc>
    50cc:	81 10       	cpse	r8, r1
    50ce:	f6 cf       	rjmp	.-20     	; 0x50bc <vfprintf+0x390>
    50d0:	22 20       	and	r2, r2
    50d2:	09 f4       	brne	.+2      	; 0x50d6 <vfprintf+0x3aa>
    50d4:	4e ce       	rjmp	.-868    	; 0x4d72 <vfprintf+0x46>
    50d6:	b6 01       	movw	r22, r12
    50d8:	80 e2       	ldi	r24, 0x20	; 32
    50da:	90 e0       	ldi	r25, 0x00	; 0
    50dc:	8a d4       	rcall	.+2324   	; 0x59f2 <fputc>
    50de:	2a 94       	dec	r2
    50e0:	f7 cf       	rjmp	.-18     	; 0x50d0 <vfprintf+0x3a4>
    50e2:	f6 01       	movw	r30, r12
    50e4:	86 81       	ldd	r24, Z+6	; 0x06
    50e6:	97 81       	ldd	r25, Z+7	; 0x07
    50e8:	02 c0       	rjmp	.+4      	; 0x50ee <vfprintf+0x3c2>
    50ea:	8f ef       	ldi	r24, 0xFF	; 255
    50ec:	9f ef       	ldi	r25, 0xFF	; 255
    50ee:	2b 96       	adiw	r28, 0x0b	; 11
    50f0:	cd bf       	out	0x3d, r28	; 61
    50f2:	de bf       	out	0x3e, r29	; 62
    50f4:	df 91       	pop	r29
    50f6:	cf 91       	pop	r28
    50f8:	1f 91       	pop	r17
    50fa:	0f 91       	pop	r16
    50fc:	ff 90       	pop	r15
    50fe:	ef 90       	pop	r14
    5100:	df 90       	pop	r13
    5102:	cf 90       	pop	r12
    5104:	bf 90       	pop	r11
    5106:	af 90       	pop	r10
    5108:	9f 90       	pop	r9
    510a:	8f 90       	pop	r8
    510c:	7f 90       	pop	r7
    510e:	6f 90       	pop	r6
    5110:	5f 90       	pop	r5
    5112:	4f 90       	pop	r4
    5114:	3f 90       	pop	r3
    5116:	2f 90       	pop	r2
    5118:	08 95       	ret

0000511a <putval>:
    511a:	20 fd       	sbrc	r18, 0
    511c:	09 c0       	rjmp	.+18     	; 0x5130 <putval+0x16>
    511e:	fc 01       	movw	r30, r24
    5120:	23 fd       	sbrc	r18, 3
    5122:	05 c0       	rjmp	.+10     	; 0x512e <putval+0x14>
    5124:	22 ff       	sbrs	r18, 2
    5126:	02 c0       	rjmp	.+4      	; 0x512c <putval+0x12>
    5128:	73 83       	std	Z+3, r23	; 0x03
    512a:	62 83       	std	Z+2, r22	; 0x02
    512c:	51 83       	std	Z+1, r21	; 0x01
    512e:	40 83       	st	Z, r20
    5130:	08 95       	ret

00005132 <mulacc>:
    5132:	44 fd       	sbrc	r20, 4
    5134:	17 c0       	rjmp	.+46     	; 0x5164 <mulacc+0x32>
    5136:	46 fd       	sbrc	r20, 6
    5138:	17 c0       	rjmp	.+46     	; 0x5168 <mulacc+0x36>
    513a:	ab 01       	movw	r20, r22
    513c:	bc 01       	movw	r22, r24
    513e:	da 01       	movw	r26, r20
    5140:	fb 01       	movw	r30, r22
    5142:	aa 0f       	add	r26, r26
    5144:	bb 1f       	adc	r27, r27
    5146:	ee 1f       	adc	r30, r30
    5148:	ff 1f       	adc	r31, r31
    514a:	10 94       	com	r1
    514c:	d1 f7       	brne	.-12     	; 0x5142 <mulacc+0x10>
    514e:	4a 0f       	add	r20, r26
    5150:	5b 1f       	adc	r21, r27
    5152:	6e 1f       	adc	r22, r30
    5154:	7f 1f       	adc	r23, r31
    5156:	cb 01       	movw	r24, r22
    5158:	ba 01       	movw	r22, r20
    515a:	66 0f       	add	r22, r22
    515c:	77 1f       	adc	r23, r23
    515e:	88 1f       	adc	r24, r24
    5160:	99 1f       	adc	r25, r25
    5162:	09 c0       	rjmp	.+18     	; 0x5176 <mulacc+0x44>
    5164:	33 e0       	ldi	r19, 0x03	; 3
    5166:	01 c0       	rjmp	.+2      	; 0x516a <mulacc+0x38>
    5168:	34 e0       	ldi	r19, 0x04	; 4
    516a:	66 0f       	add	r22, r22
    516c:	77 1f       	adc	r23, r23
    516e:	88 1f       	adc	r24, r24
    5170:	99 1f       	adc	r25, r25
    5172:	31 50       	subi	r19, 0x01	; 1
    5174:	d1 f7       	brne	.-12     	; 0x516a <mulacc+0x38>
    5176:	62 0f       	add	r22, r18
    5178:	71 1d       	adc	r23, r1
    517a:	81 1d       	adc	r24, r1
    517c:	91 1d       	adc	r25, r1
    517e:	08 95       	ret

00005180 <skip_spaces>:
    5180:	0f 93       	push	r16
    5182:	1f 93       	push	r17
    5184:	cf 93       	push	r28
    5186:	df 93       	push	r29
    5188:	8c 01       	movw	r16, r24
    518a:	c8 01       	movw	r24, r16
    518c:	f4 d3       	rcall	.+2024   	; 0x5976 <fgetc>
    518e:	ec 01       	movw	r28, r24
    5190:	97 fd       	sbrc	r25, 7
    5192:	06 c0       	rjmp	.+12     	; 0x51a0 <skip_spaces+0x20>
    5194:	c0 d3       	rcall	.+1920   	; 0x5916 <isspace>
    5196:	89 2b       	or	r24, r25
    5198:	c1 f7       	brne	.-16     	; 0x518a <skip_spaces+0xa>
    519a:	b8 01       	movw	r22, r16
    519c:	ce 01       	movw	r24, r28
    519e:	65 d4       	rcall	.+2250   	; 0x5a6a <ungetc>
    51a0:	ce 01       	movw	r24, r28
    51a2:	df 91       	pop	r29
    51a4:	cf 91       	pop	r28
    51a6:	1f 91       	pop	r17
    51a8:	0f 91       	pop	r16
    51aa:	08 95       	ret

000051ac <conv_int>:
    51ac:	8f 92       	push	r8
    51ae:	9f 92       	push	r9
    51b0:	af 92       	push	r10
    51b2:	bf 92       	push	r11
    51b4:	ef 92       	push	r14
    51b6:	ff 92       	push	r15
    51b8:	0f 93       	push	r16
    51ba:	1f 93       	push	r17
    51bc:	cf 93       	push	r28
    51be:	df 93       	push	r29
    51c0:	8c 01       	movw	r16, r24
    51c2:	d6 2f       	mov	r29, r22
    51c4:	7a 01       	movw	r14, r20
    51c6:	b2 2e       	mov	r11, r18
    51c8:	d6 d3       	rcall	.+1964   	; 0x5976 <fgetc>
    51ca:	9c 01       	movw	r18, r24
    51cc:	33 27       	eor	r19, r19
    51ce:	2b 32       	cpi	r18, 0x2B	; 43
    51d0:	31 05       	cpc	r19, r1
    51d2:	31 f0       	breq	.+12     	; 0x51e0 <conv_int+0x34>
    51d4:	2d 32       	cpi	r18, 0x2D	; 45
    51d6:	31 05       	cpc	r19, r1
    51d8:	59 f4       	brne	.+22     	; 0x51f0 <conv_int+0x44>
    51da:	8b 2d       	mov	r24, r11
    51dc:	80 68       	ori	r24, 0x80	; 128
    51de:	b8 2e       	mov	r11, r24
    51e0:	d1 50       	subi	r29, 0x01	; 1
    51e2:	11 f4       	brne	.+4      	; 0x51e8 <conv_int+0x3c>
    51e4:	80 e0       	ldi	r24, 0x00	; 0
    51e6:	61 c0       	rjmp	.+194    	; 0x52aa <conv_int+0xfe>
    51e8:	c8 01       	movw	r24, r16
    51ea:	c5 d3       	rcall	.+1930   	; 0x5976 <fgetc>
    51ec:	97 fd       	sbrc	r25, 7
    51ee:	fa cf       	rjmp	.-12     	; 0x51e4 <conv_int+0x38>
    51f0:	cb 2d       	mov	r28, r11
    51f2:	cd 7f       	andi	r28, 0xFD	; 253
    51f4:	2b 2d       	mov	r18, r11
    51f6:	20 73       	andi	r18, 0x30	; 48
    51f8:	f9 f4       	brne	.+62     	; 0x5238 <conv_int+0x8c>
    51fa:	80 33       	cpi	r24, 0x30	; 48
    51fc:	e9 f4       	brne	.+58     	; 0x5238 <conv_int+0x8c>
    51fe:	aa 24       	eor	r10, r10
    5200:	aa 94       	dec	r10
    5202:	ad 0e       	add	r10, r29
    5204:	09 f4       	brne	.+2      	; 0x5208 <conv_int+0x5c>
    5206:	3e c0       	rjmp	.+124    	; 0x5284 <conv_int+0xd8>
    5208:	c8 01       	movw	r24, r16
    520a:	b5 d3       	rcall	.+1898   	; 0x5976 <fgetc>
    520c:	97 fd       	sbrc	r25, 7
    520e:	3a c0       	rjmp	.+116    	; 0x5284 <conv_int+0xd8>
    5210:	9c 01       	movw	r18, r24
    5212:	2f 7d       	andi	r18, 0xDF	; 223
    5214:	33 27       	eor	r19, r19
    5216:	28 35       	cpi	r18, 0x58	; 88
    5218:	31 05       	cpc	r19, r1
    521a:	41 f4       	brne	.+16     	; 0x522c <conv_int+0x80>
    521c:	c2 64       	ori	r28, 0x42	; 66
    521e:	d2 50       	subi	r29, 0x02	; 2
    5220:	89 f1       	breq	.+98     	; 0x5284 <conv_int+0xd8>
    5222:	c8 01       	movw	r24, r16
    5224:	a8 d3       	rcall	.+1872   	; 0x5976 <fgetc>
    5226:	97 ff       	sbrs	r25, 7
    5228:	07 c0       	rjmp	.+14     	; 0x5238 <conv_int+0x8c>
    522a:	2c c0       	rjmp	.+88     	; 0x5284 <conv_int+0xd8>
    522c:	b6 fe       	sbrs	r11, 6
    522e:	02 c0       	rjmp	.+4      	; 0x5234 <conv_int+0x88>
    5230:	c2 60       	ori	r28, 0x02	; 2
    5232:	01 c0       	rjmp	.+2      	; 0x5236 <conv_int+0x8a>
    5234:	c2 61       	ori	r28, 0x12	; 18
    5236:	da 2d       	mov	r29, r10
    5238:	81 2c       	mov	r8, r1
    523a:	91 2c       	mov	r9, r1
    523c:	54 01       	movw	r10, r8
    523e:	20 ed       	ldi	r18, 0xD0	; 208
    5240:	28 0f       	add	r18, r24
    5242:	28 30       	cpi	r18, 0x08	; 8
    5244:	78 f0       	brcs	.+30     	; 0x5264 <conv_int+0xb8>
    5246:	c4 ff       	sbrs	r28, 4
    5248:	03 c0       	rjmp	.+6      	; 0x5250 <conv_int+0xa4>
    524a:	b8 01       	movw	r22, r16
    524c:	0e d4       	rcall	.+2076   	; 0x5a6a <ungetc>
    524e:	17 c0       	rjmp	.+46     	; 0x527e <conv_int+0xd2>
    5250:	2a 30       	cpi	r18, 0x0A	; 10
    5252:	40 f0       	brcs	.+16     	; 0x5264 <conv_int+0xb8>
    5254:	c6 ff       	sbrs	r28, 6
    5256:	f9 cf       	rjmp	.-14     	; 0x524a <conv_int+0x9e>
    5258:	2f 7d       	andi	r18, 0xDF	; 223
    525a:	3f ee       	ldi	r19, 0xEF	; 239
    525c:	32 0f       	add	r19, r18
    525e:	36 30       	cpi	r19, 0x06	; 6
    5260:	a0 f7       	brcc	.-24     	; 0x524a <conv_int+0x9e>
    5262:	27 50       	subi	r18, 0x07	; 7
    5264:	4c 2f       	mov	r20, r28
    5266:	c5 01       	movw	r24, r10
    5268:	b4 01       	movw	r22, r8
    526a:	63 df       	rcall	.-314    	; 0x5132 <mulacc>
    526c:	4b 01       	movw	r8, r22
    526e:	5c 01       	movw	r10, r24
    5270:	c2 60       	ori	r28, 0x02	; 2
    5272:	d1 50       	subi	r29, 0x01	; 1
    5274:	51 f0       	breq	.+20     	; 0x528a <conv_int+0xde>
    5276:	c8 01       	movw	r24, r16
    5278:	7e d3       	rcall	.+1788   	; 0x5976 <fgetc>
    527a:	97 ff       	sbrs	r25, 7
    527c:	e0 cf       	rjmp	.-64     	; 0x523e <conv_int+0x92>
    527e:	c1 fd       	sbrc	r28, 1
    5280:	04 c0       	rjmp	.+8      	; 0x528a <conv_int+0xde>
    5282:	b0 cf       	rjmp	.-160    	; 0x51e4 <conv_int+0x38>
    5284:	81 2c       	mov	r8, r1
    5286:	91 2c       	mov	r9, r1
    5288:	54 01       	movw	r10, r8
    528a:	c7 ff       	sbrs	r28, 7
    528c:	08 c0       	rjmp	.+16     	; 0x529e <conv_int+0xf2>
    528e:	b0 94       	com	r11
    5290:	a0 94       	com	r10
    5292:	90 94       	com	r9
    5294:	80 94       	com	r8
    5296:	81 1c       	adc	r8, r1
    5298:	91 1c       	adc	r9, r1
    529a:	a1 1c       	adc	r10, r1
    529c:	b1 1c       	adc	r11, r1
    529e:	2c 2f       	mov	r18, r28
    52a0:	b5 01       	movw	r22, r10
    52a2:	a4 01       	movw	r20, r8
    52a4:	c7 01       	movw	r24, r14
    52a6:	39 df       	rcall	.-398    	; 0x511a <putval>
    52a8:	81 e0       	ldi	r24, 0x01	; 1
    52aa:	df 91       	pop	r29
    52ac:	cf 91       	pop	r28
    52ae:	1f 91       	pop	r17
    52b0:	0f 91       	pop	r16
    52b2:	ff 90       	pop	r15
    52b4:	ef 90       	pop	r14
    52b6:	bf 90       	pop	r11
    52b8:	af 90       	pop	r10
    52ba:	9f 90       	pop	r9
    52bc:	8f 90       	pop	r8
    52be:	08 95       	ret

000052c0 <conv_brk>:
    52c0:	5f 92       	push	r5
    52c2:	6f 92       	push	r6
    52c4:	7f 92       	push	r7
    52c6:	8f 92       	push	r8
    52c8:	9f 92       	push	r9
    52ca:	af 92       	push	r10
    52cc:	bf 92       	push	r11
    52ce:	cf 92       	push	r12
    52d0:	df 92       	push	r13
    52d2:	ef 92       	push	r14
    52d4:	ff 92       	push	r15
    52d6:	0f 93       	push	r16
    52d8:	1f 93       	push	r17
    52da:	cf 93       	push	r28
    52dc:	df 93       	push	r29
    52de:	cd b7       	in	r28, 0x3d	; 61
    52e0:	de b7       	in	r29, 0x3e	; 62
    52e2:	a0 97       	sbiw	r28, 0x20	; 32
    52e4:	cd bf       	out	0x3d, r28	; 61
    52e6:	de bf       	out	0x3e, r29	; 62
    52e8:	5c 01       	movw	r10, r24
    52ea:	96 2e       	mov	r9, r22
    52ec:	7a 01       	movw	r14, r20
    52ee:	f9 01       	movw	r30, r18
    52f0:	8e 01       	movw	r16, r28
    52f2:	0f 5f       	subi	r16, 0xFF	; 255
    52f4:	1f 4f       	sbci	r17, 0xFF	; 255
    52f6:	68 01       	movw	r12, r16
    52f8:	80 e2       	ldi	r24, 0x20	; 32
    52fa:	d8 01       	movw	r26, r16
    52fc:	1d 92       	st	X+, r1
    52fe:	8a 95       	dec	r24
    5300:	e9 f7       	brne	.-6      	; 0x52fc <conv_brk+0x3c>
    5302:	d5 01       	movw	r26, r10
    5304:	13 96       	adiw	r26, 0x03	; 3
    5306:	8c 90       	ld	r8, X
    5308:	80 e0       	ldi	r24, 0x00	; 0
    530a:	90 e0       	ldi	r25, 0x00	; 0
    530c:	61 2c       	mov	r6, r1
    530e:	71 2c       	mov	r7, r1
    5310:	30 e0       	ldi	r19, 0x00	; 0
    5312:	61 e0       	ldi	r22, 0x01	; 1
    5314:	70 e0       	ldi	r23, 0x00	; 0
    5316:	83 fc       	sbrc	r8, 3
    5318:	25 91       	lpm	r18, Z+
    531a:	83 fe       	sbrs	r8, 3
    531c:	21 91       	ld	r18, Z+
    531e:	8f 01       	movw	r16, r30
    5320:	52 2e       	mov	r5, r18
    5322:	21 11       	cpse	r18, r1
    5324:	03 c0       	rjmp	.+6      	; 0x532c <conv_brk+0x6c>
    5326:	80 e0       	ldi	r24, 0x00	; 0
    5328:	90 e0       	ldi	r25, 0x00	; 0
    532a:	90 c0       	rjmp	.+288    	; 0x544c <conv_brk+0x18c>
    532c:	2e 35       	cpi	r18, 0x5E	; 94
    532e:	11 f4       	brne	.+4      	; 0x5334 <conv_brk+0x74>
    5330:	00 97       	sbiw	r24, 0x00	; 0
    5332:	51 f1       	breq	.+84     	; 0x5388 <conv_brk+0xc8>
    5334:	43 2f       	mov	r20, r19
    5336:	50 e0       	ldi	r21, 0x00	; 0
    5338:	48 17       	cp	r20, r24
    533a:	59 07       	cpc	r21, r25
    533c:	3c f4       	brge	.+14     	; 0x534c <conv_brk+0x8c>
    533e:	2d 35       	cpi	r18, 0x5D	; 93
    5340:	59 f1       	breq	.+86     	; 0x5398 <conv_brk+0xd8>
    5342:	2d 32       	cpi	r18, 0x2D	; 45
    5344:	19 f4       	brne	.+6      	; 0x534c <conv_brk+0x8c>
    5346:	77 20       	and	r7, r7
    5348:	09 f1       	breq	.+66     	; 0x538c <conv_brk+0xcc>
    534a:	03 c0       	rjmp	.+6      	; 0x5352 <conv_brk+0x92>
    534c:	77 20       	and	r7, r7
    534e:	09 f4       	brne	.+2      	; 0x5352 <conv_brk+0x92>
    5350:	68 c0       	rjmp	.+208    	; 0x5422 <conv_brk+0x162>
    5352:	45 2d       	mov	r20, r5
    5354:	46 95       	lsr	r20
    5356:	46 95       	lsr	r20
    5358:	46 95       	lsr	r20
    535a:	d6 01       	movw	r26, r12
    535c:	a4 0f       	add	r26, r20
    535e:	b1 1d       	adc	r27, r1
    5360:	45 2d       	mov	r20, r5
    5362:	47 70       	andi	r20, 0x07	; 7
    5364:	8b 01       	movw	r16, r22
    5366:	02 c0       	rjmp	.+4      	; 0x536c <conv_brk+0xac>
    5368:	00 0f       	add	r16, r16
    536a:	11 1f       	adc	r17, r17
    536c:	4a 95       	dec	r20
    536e:	e2 f7       	brpl	.-8      	; 0x5368 <conv_brk+0xa8>
    5370:	a8 01       	movw	r20, r16
    5372:	5c 91       	ld	r21, X
    5374:	45 2b       	or	r20, r21
    5376:	4c 93       	st	X, r20
    5378:	65 14       	cp	r6, r5
    537a:	59 f0       	breq	.+22     	; 0x5392 <conv_brk+0xd2>
    537c:	56 14       	cp	r5, r6
    537e:	10 f4       	brcc	.+4      	; 0x5384 <conv_brk+0xc4>
    5380:	53 94       	inc	r5
    5382:	e7 cf       	rjmp	.-50     	; 0x5352 <conv_brk+0x92>
    5384:	5a 94       	dec	r5
    5386:	e5 cf       	rjmp	.-54     	; 0x5352 <conv_brk+0x92>
    5388:	31 e0       	ldi	r19, 0x01	; 1
    538a:	04 c0       	rjmp	.+8      	; 0x5394 <conv_brk+0xd4>
    538c:	77 24       	eor	r7, r7
    538e:	73 94       	inc	r7
    5390:	01 c0       	rjmp	.+2      	; 0x5394 <conv_brk+0xd4>
    5392:	71 2c       	mov	r7, r1
    5394:	01 96       	adiw	r24, 0x01	; 1
    5396:	bf cf       	rjmp	.-130    	; 0x5316 <conv_brk+0x56>
    5398:	77 20       	and	r7, r7
    539a:	19 f0       	breq	.+6      	; 0x53a2 <conv_brk+0xe2>
    539c:	8e 81       	ldd	r24, Y+6	; 0x06
    539e:	80 62       	ori	r24, 0x20	; 32
    53a0:	8e 83       	std	Y+6, r24	; 0x06
    53a2:	31 11       	cpse	r19, r1
    53a4:	03 c0       	rjmp	.+6      	; 0x53ac <conv_brk+0xec>
    53a6:	88 24       	eor	r8, r8
    53a8:	83 94       	inc	r8
    53aa:	17 c0       	rjmp	.+46     	; 0x53da <conv_brk+0x11a>
    53ac:	f6 01       	movw	r30, r12
    53ae:	9e 01       	movw	r18, r28
    53b0:	2f 5d       	subi	r18, 0xDF	; 223
    53b2:	3f 4f       	sbci	r19, 0xFF	; 255
    53b4:	80 81       	ld	r24, Z
    53b6:	80 95       	com	r24
    53b8:	81 93       	st	Z+, r24
    53ba:	2e 17       	cp	r18, r30
    53bc:	3f 07       	cpc	r19, r31
    53be:	d1 f7       	brne	.-12     	; 0x53b4 <conv_brk+0xf4>
    53c0:	f2 cf       	rjmp	.-28     	; 0x53a6 <conv_brk+0xe6>
    53c2:	e1 14       	cp	r14, r1
    53c4:	f1 04       	cpc	r15, r1
    53c6:	29 f0       	breq	.+10     	; 0x53d2 <conv_brk+0x112>
    53c8:	d7 01       	movw	r26, r14
    53ca:	8c 93       	st	X, r24
    53cc:	f7 01       	movw	r30, r14
    53ce:	31 96       	adiw	r30, 0x01	; 1
    53d0:	7f 01       	movw	r14, r30
    53d2:	9a 94       	dec	r9
    53d4:	81 2c       	mov	r8, r1
    53d6:	99 20       	and	r9, r9
    53d8:	e9 f0       	breq	.+58     	; 0x5414 <conv_brk+0x154>
    53da:	c5 01       	movw	r24, r10
    53dc:	cc d2       	rcall	.+1432   	; 0x5976 <fgetc>
    53de:	97 fd       	sbrc	r25, 7
    53e0:	17 c0       	rjmp	.+46     	; 0x5410 <conv_brk+0x150>
    53e2:	fc 01       	movw	r30, r24
    53e4:	ff 27       	eor	r31, r31
    53e6:	23 e0       	ldi	r18, 0x03	; 3
    53e8:	f5 95       	asr	r31
    53ea:	e7 95       	ror	r30
    53ec:	2a 95       	dec	r18
    53ee:	e1 f7       	brne	.-8      	; 0x53e8 <conv_brk+0x128>
    53f0:	ec 0d       	add	r30, r12
    53f2:	fd 1d       	adc	r31, r13
    53f4:	20 81       	ld	r18, Z
    53f6:	30 e0       	ldi	r19, 0x00	; 0
    53f8:	ac 01       	movw	r20, r24
    53fa:	47 70       	andi	r20, 0x07	; 7
    53fc:	55 27       	eor	r21, r21
    53fe:	02 c0       	rjmp	.+4      	; 0x5404 <conv_brk+0x144>
    5400:	35 95       	asr	r19
    5402:	27 95       	ror	r18
    5404:	4a 95       	dec	r20
    5406:	e2 f7       	brpl	.-8      	; 0x5400 <conv_brk+0x140>
    5408:	20 fd       	sbrc	r18, 0
    540a:	db cf       	rjmp	.-74     	; 0x53c2 <conv_brk+0x102>
    540c:	b5 01       	movw	r22, r10
    540e:	2d d3       	rcall	.+1626   	; 0x5a6a <ungetc>
    5410:	81 10       	cpse	r8, r1
    5412:	89 cf       	rjmp	.-238    	; 0x5326 <conv_brk+0x66>
    5414:	e1 14       	cp	r14, r1
    5416:	f1 04       	cpc	r15, r1
    5418:	11 f0       	breq	.+4      	; 0x541e <conv_brk+0x15e>
    541a:	d7 01       	movw	r26, r14
    541c:	1c 92       	st	X, r1
    541e:	c8 01       	movw	r24, r16
    5420:	15 c0       	rjmp	.+42     	; 0x544c <conv_brk+0x18c>
    5422:	42 2f       	mov	r20, r18
    5424:	46 95       	lsr	r20
    5426:	46 95       	lsr	r20
    5428:	46 95       	lsr	r20
    542a:	d6 01       	movw	r26, r12
    542c:	a4 0f       	add	r26, r20
    542e:	b1 1d       	adc	r27, r1
    5430:	42 2f       	mov	r20, r18
    5432:	47 70       	andi	r20, 0x07	; 7
    5434:	8b 01       	movw	r16, r22
    5436:	02 c0       	rjmp	.+4      	; 0x543c <conv_brk+0x17c>
    5438:	00 0f       	add	r16, r16
    543a:	11 1f       	adc	r17, r17
    543c:	4a 95       	dec	r20
    543e:	e2 f7       	brpl	.-8      	; 0x5438 <conv_brk+0x178>
    5440:	a8 01       	movw	r20, r16
    5442:	5c 91       	ld	r21, X
    5444:	45 2b       	or	r20, r21
    5446:	4c 93       	st	X, r20
    5448:	62 2e       	mov	r6, r18
    544a:	a4 cf       	rjmp	.-184    	; 0x5394 <conv_brk+0xd4>
    544c:	a0 96       	adiw	r28, 0x20	; 32
    544e:	cd bf       	out	0x3d, r28	; 61
    5450:	de bf       	out	0x3e, r29	; 62
    5452:	df 91       	pop	r29
    5454:	cf 91       	pop	r28
    5456:	1f 91       	pop	r17
    5458:	0f 91       	pop	r16
    545a:	ff 90       	pop	r15
    545c:	ef 90       	pop	r14
    545e:	df 90       	pop	r13
    5460:	cf 90       	pop	r12
    5462:	bf 90       	pop	r11
    5464:	af 90       	pop	r10
    5466:	9f 90       	pop	r9
    5468:	8f 90       	pop	r8
    546a:	7f 90       	pop	r7
    546c:	6f 90       	pop	r6
    546e:	5f 90       	pop	r5
    5470:	08 95       	ret

00005472 <vfscanf>:
    5472:	5f 92       	push	r5
    5474:	6f 92       	push	r6
    5476:	7f 92       	push	r7
    5478:	8f 92       	push	r8
    547a:	9f 92       	push	r9
    547c:	af 92       	push	r10
    547e:	bf 92       	push	r11
    5480:	cf 92       	push	r12
    5482:	df 92       	push	r13
    5484:	ef 92       	push	r14
    5486:	ff 92       	push	r15
    5488:	0f 93       	push	r16
    548a:	1f 93       	push	r17
    548c:	cf 93       	push	r28
    548e:	df 93       	push	r29
    5490:	6c 01       	movw	r12, r24
    5492:	eb 01       	movw	r28, r22
    5494:	5a 01       	movw	r10, r20
    5496:	fc 01       	movw	r30, r24
    5498:	16 82       	std	Z+6, r1	; 0x06
    549a:	17 82       	std	Z+7, r1	; 0x07
    549c:	51 2c       	mov	r5, r1
    549e:	f6 01       	movw	r30, r12
    54a0:	e3 80       	ldd	r14, Z+3	; 0x03
    54a2:	fe 01       	movw	r30, r28
    54a4:	e3 fc       	sbrc	r14, 3
    54a6:	85 91       	lpm	r24, Z+
    54a8:	e3 fe       	sbrs	r14, 3
    54aa:	81 91       	ld	r24, Z+
    54ac:	18 2f       	mov	r17, r24
    54ae:	ef 01       	movw	r28, r30
    54b0:	88 23       	and	r24, r24
    54b2:	09 f4       	brne	.+2      	; 0x54b6 <vfscanf+0x44>
    54b4:	e0 c0       	rjmp	.+448    	; 0x5676 <vfscanf+0x204>
    54b6:	90 e0       	ldi	r25, 0x00	; 0
    54b8:	2e d2       	rcall	.+1116   	; 0x5916 <isspace>
    54ba:	89 2b       	or	r24, r25
    54bc:	19 f0       	breq	.+6      	; 0x54c4 <vfscanf+0x52>
    54be:	c6 01       	movw	r24, r12
    54c0:	5f de       	rcall	.-834    	; 0x5180 <skip_spaces>
    54c2:	ed cf       	rjmp	.-38     	; 0x549e <vfscanf+0x2c>
    54c4:	15 32       	cpi	r17, 0x25	; 37
    54c6:	41 f4       	brne	.+16     	; 0x54d8 <vfscanf+0x66>
    54c8:	fe 01       	movw	r30, r28
    54ca:	e3 fc       	sbrc	r14, 3
    54cc:	15 91       	lpm	r17, Z+
    54ce:	e3 fe       	sbrs	r14, 3
    54d0:	11 91       	ld	r17, Z+
    54d2:	ef 01       	movw	r28, r30
    54d4:	15 32       	cpi	r17, 0x25	; 37
    54d6:	71 f4       	brne	.+28     	; 0x54f4 <vfscanf+0x82>
    54d8:	c6 01       	movw	r24, r12
    54da:	4d d2       	rcall	.+1178   	; 0x5976 <fgetc>
    54dc:	97 fd       	sbrc	r25, 7
    54de:	c9 c0       	rjmp	.+402    	; 0x5672 <vfscanf+0x200>
    54e0:	41 2f       	mov	r20, r17
    54e2:	50 e0       	ldi	r21, 0x00	; 0
    54e4:	9c 01       	movw	r18, r24
    54e6:	33 27       	eor	r19, r19
    54e8:	24 17       	cp	r18, r20
    54ea:	35 07       	cpc	r19, r21
    54ec:	c1 f2       	breq	.-80     	; 0x549e <vfscanf+0x2c>
    54ee:	b6 01       	movw	r22, r12
    54f0:	bc d2       	rcall	.+1400   	; 0x5a6a <ungetc>
    54f2:	c1 c0       	rjmp	.+386    	; 0x5676 <vfscanf+0x204>
    54f4:	1a 32       	cpi	r17, 0x2A	; 42
    54f6:	39 f4       	brne	.+14     	; 0x5506 <vfscanf+0x94>
    54f8:	e3 fc       	sbrc	r14, 3
    54fa:	15 91       	lpm	r17, Z+
    54fc:	e3 fe       	sbrs	r14, 3
    54fe:	11 91       	ld	r17, Z+
    5500:	ef 01       	movw	r28, r30
    5502:	01 e0       	ldi	r16, 0x01	; 1
    5504:	01 c0       	rjmp	.+2      	; 0x5508 <vfscanf+0x96>
    5506:	00 e0       	ldi	r16, 0x00	; 0
    5508:	f1 2c       	mov	r15, r1
    550a:	20 ed       	ldi	r18, 0xD0	; 208
    550c:	21 0f       	add	r18, r17
    550e:	2a 30       	cpi	r18, 0x0A	; 10
    5510:	78 f4       	brcc	.+30     	; 0x5530 <vfscanf+0xbe>
    5512:	02 60       	ori	r16, 0x02	; 2
    5514:	6f 2d       	mov	r22, r15
    5516:	70 e0       	ldi	r23, 0x00	; 0
    5518:	80 e0       	ldi	r24, 0x00	; 0
    551a:	90 e0       	ldi	r25, 0x00	; 0
    551c:	40 e2       	ldi	r20, 0x20	; 32
    551e:	09 de       	rcall	.-1006   	; 0x5132 <mulacc>
    5520:	f6 2e       	mov	r15, r22
    5522:	fe 01       	movw	r30, r28
    5524:	e3 fc       	sbrc	r14, 3
    5526:	15 91       	lpm	r17, Z+
    5528:	e3 fe       	sbrs	r14, 3
    552a:	11 91       	ld	r17, Z+
    552c:	ef 01       	movw	r28, r30
    552e:	ed cf       	rjmp	.-38     	; 0x550a <vfscanf+0x98>
    5530:	01 ff       	sbrs	r16, 1
    5532:	03 c0       	rjmp	.+6      	; 0x553a <vfscanf+0xc8>
    5534:	f1 10       	cpse	r15, r1
    5536:	03 c0       	rjmp	.+6      	; 0x553e <vfscanf+0xcc>
    5538:	9e c0       	rjmp	.+316    	; 0x5676 <vfscanf+0x204>
    553a:	ff 24       	eor	r15, r15
    553c:	fa 94       	dec	r15
    553e:	18 36       	cpi	r17, 0x68	; 104
    5540:	19 f0       	breq	.+6      	; 0x5548 <vfscanf+0xd6>
    5542:	1c 36       	cpi	r17, 0x6C	; 108
    5544:	51 f0       	breq	.+20     	; 0x555a <vfscanf+0xe8>
    5546:	10 c0       	rjmp	.+32     	; 0x5568 <vfscanf+0xf6>
    5548:	fe 01       	movw	r30, r28
    554a:	e3 fc       	sbrc	r14, 3
    554c:	15 91       	lpm	r17, Z+
    554e:	e3 fe       	sbrs	r14, 3
    5550:	11 91       	ld	r17, Z+
    5552:	ef 01       	movw	r28, r30
    5554:	18 36       	cpi	r17, 0x68	; 104
    5556:	41 f4       	brne	.+16     	; 0x5568 <vfscanf+0xf6>
    5558:	08 60       	ori	r16, 0x08	; 8
    555a:	04 60       	ori	r16, 0x04	; 4
    555c:	fe 01       	movw	r30, r28
    555e:	e3 fc       	sbrc	r14, 3
    5560:	15 91       	lpm	r17, Z+
    5562:	e3 fe       	sbrs	r14, 3
    5564:	11 91       	ld	r17, Z+
    5566:	ef 01       	movw	r28, r30
    5568:	11 23       	and	r17, r17
    556a:	09 f4       	brne	.+2      	; 0x556e <vfscanf+0xfc>
    556c:	84 c0       	rjmp	.+264    	; 0x5676 <vfscanf+0x204>
    556e:	61 2f       	mov	r22, r17
    5570:	70 e0       	ldi	r23, 0x00	; 0
    5572:	84 ea       	ldi	r24, 0xA4	; 164
    5574:	92 e0       	ldi	r25, 0x02	; 2
    5576:	d7 d1       	rcall	.+942    	; 0x5926 <strchr_P>
    5578:	89 2b       	or	r24, r25
    557a:	09 f4       	brne	.+2      	; 0x557e <vfscanf+0x10c>
    557c:	7c c0       	rjmp	.+248    	; 0x5676 <vfscanf+0x204>
    557e:	00 fd       	sbrc	r16, 0
    5580:	07 c0       	rjmp	.+14     	; 0x5590 <vfscanf+0x11e>
    5582:	f5 01       	movw	r30, r10
    5584:	80 80       	ld	r8, Z
    5586:	91 80       	ldd	r9, Z+1	; 0x01
    5588:	c5 01       	movw	r24, r10
    558a:	02 96       	adiw	r24, 0x02	; 2
    558c:	5c 01       	movw	r10, r24
    558e:	02 c0       	rjmp	.+4      	; 0x5594 <vfscanf+0x122>
    5590:	81 2c       	mov	r8, r1
    5592:	91 2c       	mov	r9, r1
    5594:	1e 36       	cpi	r17, 0x6E	; 110
    5596:	49 f4       	brne	.+18     	; 0x55aa <vfscanf+0x138>
    5598:	f6 01       	movw	r30, r12
    559a:	46 81       	ldd	r20, Z+6	; 0x06
    559c:	57 81       	ldd	r21, Z+7	; 0x07
    559e:	60 e0       	ldi	r22, 0x00	; 0
    55a0:	70 e0       	ldi	r23, 0x00	; 0
    55a2:	20 2f       	mov	r18, r16
    55a4:	c4 01       	movw	r24, r8
    55a6:	b9 dd       	rcall	.-1166   	; 0x511a <putval>
    55a8:	7a cf       	rjmp	.-268    	; 0x549e <vfscanf+0x2c>
    55aa:	13 36       	cpi	r17, 0x63	; 99
    55ac:	a1 f4       	brne	.+40     	; 0x55d6 <vfscanf+0x164>
    55ae:	01 fd       	sbrc	r16, 1
    55b0:	02 c0       	rjmp	.+4      	; 0x55b6 <vfscanf+0x144>
    55b2:	ff 24       	eor	r15, r15
    55b4:	f3 94       	inc	r15
    55b6:	c6 01       	movw	r24, r12
    55b8:	de d1       	rcall	.+956    	; 0x5976 <fgetc>
    55ba:	97 fd       	sbrc	r25, 7
    55bc:	5a c0       	rjmp	.+180    	; 0x5672 <vfscanf+0x200>
    55be:	81 14       	cp	r8, r1
    55c0:	91 04       	cpc	r9, r1
    55c2:	29 f0       	breq	.+10     	; 0x55ce <vfscanf+0x15c>
    55c4:	f4 01       	movw	r30, r8
    55c6:	80 83       	st	Z, r24
    55c8:	c4 01       	movw	r24, r8
    55ca:	01 96       	adiw	r24, 0x01	; 1
    55cc:	4c 01       	movw	r8, r24
    55ce:	fa 94       	dec	r15
    55d0:	f1 10       	cpse	r15, r1
    55d2:	f1 cf       	rjmp	.-30     	; 0x55b6 <vfscanf+0x144>
    55d4:	4a c0       	rjmp	.+148    	; 0x566a <vfscanf+0x1f8>
    55d6:	1b 35       	cpi	r17, 0x5B	; 91
    55d8:	51 f4       	brne	.+20     	; 0x55ee <vfscanf+0x17c>
    55da:	9e 01       	movw	r18, r28
    55dc:	a4 01       	movw	r20, r8
    55de:	6f 2d       	mov	r22, r15
    55e0:	c6 01       	movw	r24, r12
    55e2:	6e de       	rcall	.-804    	; 0x52c0 <conv_brk>
    55e4:	ec 01       	movw	r28, r24
    55e6:	89 2b       	or	r24, r25
    55e8:	09 f0       	breq	.+2      	; 0x55ec <vfscanf+0x17a>
    55ea:	3f c0       	rjmp	.+126    	; 0x566a <vfscanf+0x1f8>
    55ec:	39 c0       	rjmp	.+114    	; 0x5660 <vfscanf+0x1ee>
    55ee:	c6 01       	movw	r24, r12
    55f0:	c7 dd       	rcall	.-1138   	; 0x5180 <skip_spaces>
    55f2:	97 fd       	sbrc	r25, 7
    55f4:	3e c0       	rjmp	.+124    	; 0x5672 <vfscanf+0x200>
    55f6:	1f 36       	cpi	r17, 0x6F	; 111
    55f8:	49 f1       	breq	.+82     	; 0x564c <vfscanf+0x1da>
    55fa:	28 f4       	brcc	.+10     	; 0x5606 <vfscanf+0x194>
    55fc:	14 36       	cpi	r17, 0x64	; 100
    55fe:	21 f1       	breq	.+72     	; 0x5648 <vfscanf+0x1d6>
    5600:	19 36       	cpi	r17, 0x69	; 105
    5602:	39 f1       	breq	.+78     	; 0x5652 <vfscanf+0x1e0>
    5604:	25 c0       	rjmp	.+74     	; 0x5650 <vfscanf+0x1de>
    5606:	13 37       	cpi	r17, 0x73	; 115
    5608:	71 f0       	breq	.+28     	; 0x5626 <vfscanf+0x1b4>
    560a:	15 37       	cpi	r17, 0x75	; 117
    560c:	e9 f0       	breq	.+58     	; 0x5648 <vfscanf+0x1d6>
    560e:	20 c0       	rjmp	.+64     	; 0x5650 <vfscanf+0x1de>
    5610:	81 14       	cp	r8, r1
    5612:	91 04       	cpc	r9, r1
    5614:	29 f0       	breq	.+10     	; 0x5620 <vfscanf+0x1ae>
    5616:	f4 01       	movw	r30, r8
    5618:	60 82       	st	Z, r6
    561a:	c4 01       	movw	r24, r8
    561c:	01 96       	adiw	r24, 0x01	; 1
    561e:	4c 01       	movw	r8, r24
    5620:	fa 94       	dec	r15
    5622:	ff 20       	and	r15, r15
    5624:	59 f0       	breq	.+22     	; 0x563c <vfscanf+0x1ca>
    5626:	c6 01       	movw	r24, r12
    5628:	a6 d1       	rcall	.+844    	; 0x5976 <fgetc>
    562a:	3c 01       	movw	r6, r24
    562c:	97 fd       	sbrc	r25, 7
    562e:	06 c0       	rjmp	.+12     	; 0x563c <vfscanf+0x1ca>
    5630:	72 d1       	rcall	.+740    	; 0x5916 <isspace>
    5632:	89 2b       	or	r24, r25
    5634:	69 f3       	breq	.-38     	; 0x5610 <vfscanf+0x19e>
    5636:	b6 01       	movw	r22, r12
    5638:	c3 01       	movw	r24, r6
    563a:	17 d2       	rcall	.+1070   	; 0x5a6a <ungetc>
    563c:	81 14       	cp	r8, r1
    563e:	91 04       	cpc	r9, r1
    5640:	a1 f0       	breq	.+40     	; 0x566a <vfscanf+0x1f8>
    5642:	f4 01       	movw	r30, r8
    5644:	10 82       	st	Z, r1
    5646:	11 c0       	rjmp	.+34     	; 0x566a <vfscanf+0x1f8>
    5648:	00 62       	ori	r16, 0x20	; 32
    564a:	03 c0       	rjmp	.+6      	; 0x5652 <vfscanf+0x1e0>
    564c:	00 61       	ori	r16, 0x10	; 16
    564e:	01 c0       	rjmp	.+2      	; 0x5652 <vfscanf+0x1e0>
    5650:	00 64       	ori	r16, 0x40	; 64
    5652:	20 2f       	mov	r18, r16
    5654:	a4 01       	movw	r20, r8
    5656:	6f 2d       	mov	r22, r15
    5658:	c6 01       	movw	r24, r12
    565a:	a8 dd       	rcall	.-1200   	; 0x51ac <conv_int>
    565c:	81 11       	cpse	r24, r1
    565e:	05 c0       	rjmp	.+10     	; 0x566a <vfscanf+0x1f8>
    5660:	f6 01       	movw	r30, r12
    5662:	83 81       	ldd	r24, Z+3	; 0x03
    5664:	80 73       	andi	r24, 0x30	; 48
    5666:	29 f4       	brne	.+10     	; 0x5672 <vfscanf+0x200>
    5668:	06 c0       	rjmp	.+12     	; 0x5676 <vfscanf+0x204>
    566a:	00 fd       	sbrc	r16, 0
    566c:	18 cf       	rjmp	.-464    	; 0x549e <vfscanf+0x2c>
    566e:	53 94       	inc	r5
    5670:	16 cf       	rjmp	.-468    	; 0x549e <vfscanf+0x2c>
    5672:	55 20       	and	r5, r5
    5674:	19 f0       	breq	.+6      	; 0x567c <vfscanf+0x20a>
    5676:	85 2d       	mov	r24, r5
    5678:	90 e0       	ldi	r25, 0x00	; 0
    567a:	02 c0       	rjmp	.+4      	; 0x5680 <vfscanf+0x20e>
    567c:	8f ef       	ldi	r24, 0xFF	; 255
    567e:	9f ef       	ldi	r25, 0xFF	; 255
    5680:	df 91       	pop	r29
    5682:	cf 91       	pop	r28
    5684:	1f 91       	pop	r17
    5686:	0f 91       	pop	r16
    5688:	ff 90       	pop	r15
    568a:	ef 90       	pop	r14
    568c:	df 90       	pop	r13
    568e:	cf 90       	pop	r12
    5690:	bf 90       	pop	r11
    5692:	af 90       	pop	r10
    5694:	9f 90       	pop	r9
    5696:	8f 90       	pop	r8
    5698:	7f 90       	pop	r7
    569a:	6f 90       	pop	r6
    569c:	5f 90       	pop	r5
    569e:	08 95       	ret

000056a0 <calloc>:
    56a0:	0f 93       	push	r16
    56a2:	1f 93       	push	r17
    56a4:	cf 93       	push	r28
    56a6:	df 93       	push	r29
    56a8:	86 9f       	mul	r24, r22
    56aa:	80 01       	movw	r16, r0
    56ac:	87 9f       	mul	r24, r23
    56ae:	10 0d       	add	r17, r0
    56b0:	96 9f       	mul	r25, r22
    56b2:	10 0d       	add	r17, r0
    56b4:	11 24       	eor	r1, r1
    56b6:	c8 01       	movw	r24, r16
    56b8:	0d d0       	rcall	.+26     	; 0x56d4 <malloc>
    56ba:	ec 01       	movw	r28, r24
    56bc:	00 97       	sbiw	r24, 0x00	; 0
    56be:	21 f0       	breq	.+8      	; 0x56c8 <calloc+0x28>
    56c0:	a8 01       	movw	r20, r16
    56c2:	60 e0       	ldi	r22, 0x00	; 0
    56c4:	70 e0       	ldi	r23, 0x00	; 0
    56c6:	45 d1       	rcall	.+650    	; 0x5952 <memset>
    56c8:	ce 01       	movw	r24, r28
    56ca:	df 91       	pop	r29
    56cc:	cf 91       	pop	r28
    56ce:	1f 91       	pop	r17
    56d0:	0f 91       	pop	r16
    56d2:	08 95       	ret

000056d4 <malloc>:
    56d4:	0f 93       	push	r16
    56d6:	1f 93       	push	r17
    56d8:	cf 93       	push	r28
    56da:	df 93       	push	r29
    56dc:	82 30       	cpi	r24, 0x02	; 2
    56de:	91 05       	cpc	r25, r1
    56e0:	10 f4       	brcc	.+4      	; 0x56e6 <malloc+0x12>
    56e2:	82 e0       	ldi	r24, 0x02	; 2
    56e4:	90 e0       	ldi	r25, 0x00	; 0
    56e6:	e0 91 0b 22 	lds	r30, 0x220B	; 0x80220b <__flp>
    56ea:	f0 91 0c 22 	lds	r31, 0x220C	; 0x80220c <__flp+0x1>
    56ee:	20 e0       	ldi	r18, 0x00	; 0
    56f0:	30 e0       	ldi	r19, 0x00	; 0
    56f2:	a0 e0       	ldi	r26, 0x00	; 0
    56f4:	b0 e0       	ldi	r27, 0x00	; 0
    56f6:	30 97       	sbiw	r30, 0x00	; 0
    56f8:	19 f1       	breq	.+70     	; 0x5740 <malloc+0x6c>
    56fa:	40 81       	ld	r20, Z
    56fc:	51 81       	ldd	r21, Z+1	; 0x01
    56fe:	02 81       	ldd	r16, Z+2	; 0x02
    5700:	13 81       	ldd	r17, Z+3	; 0x03
    5702:	48 17       	cp	r20, r24
    5704:	59 07       	cpc	r21, r25
    5706:	c8 f0       	brcs	.+50     	; 0x573a <malloc+0x66>
    5708:	84 17       	cp	r24, r20
    570a:	95 07       	cpc	r25, r21
    570c:	69 f4       	brne	.+26     	; 0x5728 <malloc+0x54>
    570e:	10 97       	sbiw	r26, 0x00	; 0
    5710:	31 f0       	breq	.+12     	; 0x571e <malloc+0x4a>
    5712:	12 96       	adiw	r26, 0x02	; 2
    5714:	0c 93       	st	X, r16
    5716:	12 97       	sbiw	r26, 0x02	; 2
    5718:	13 96       	adiw	r26, 0x03	; 3
    571a:	1c 93       	st	X, r17
    571c:	27 c0       	rjmp	.+78     	; 0x576c <malloc+0x98>
    571e:	00 93 0b 22 	sts	0x220B, r16	; 0x80220b <__flp>
    5722:	10 93 0c 22 	sts	0x220C, r17	; 0x80220c <__flp+0x1>
    5726:	22 c0       	rjmp	.+68     	; 0x576c <malloc+0x98>
    5728:	21 15       	cp	r18, r1
    572a:	31 05       	cpc	r19, r1
    572c:	19 f0       	breq	.+6      	; 0x5734 <malloc+0x60>
    572e:	42 17       	cp	r20, r18
    5730:	53 07       	cpc	r21, r19
    5732:	18 f4       	brcc	.+6      	; 0x573a <malloc+0x66>
    5734:	9a 01       	movw	r18, r20
    5736:	bd 01       	movw	r22, r26
    5738:	ef 01       	movw	r28, r30
    573a:	df 01       	movw	r26, r30
    573c:	f8 01       	movw	r30, r16
    573e:	db cf       	rjmp	.-74     	; 0x56f6 <malloc+0x22>
    5740:	21 15       	cp	r18, r1
    5742:	31 05       	cpc	r19, r1
    5744:	f9 f0       	breq	.+62     	; 0x5784 <malloc+0xb0>
    5746:	28 1b       	sub	r18, r24
    5748:	39 0b       	sbc	r19, r25
    574a:	24 30       	cpi	r18, 0x04	; 4
    574c:	31 05       	cpc	r19, r1
    574e:	80 f4       	brcc	.+32     	; 0x5770 <malloc+0x9c>
    5750:	8a 81       	ldd	r24, Y+2	; 0x02
    5752:	9b 81       	ldd	r25, Y+3	; 0x03
    5754:	61 15       	cp	r22, r1
    5756:	71 05       	cpc	r23, r1
    5758:	21 f0       	breq	.+8      	; 0x5762 <malloc+0x8e>
    575a:	fb 01       	movw	r30, r22
    575c:	82 83       	std	Z+2, r24	; 0x02
    575e:	93 83       	std	Z+3, r25	; 0x03
    5760:	04 c0       	rjmp	.+8      	; 0x576a <malloc+0x96>
    5762:	80 93 0b 22 	sts	0x220B, r24	; 0x80220b <__flp>
    5766:	90 93 0c 22 	sts	0x220C, r25	; 0x80220c <__flp+0x1>
    576a:	fe 01       	movw	r30, r28
    576c:	32 96       	adiw	r30, 0x02	; 2
    576e:	44 c0       	rjmp	.+136    	; 0x57f8 <malloc+0x124>
    5770:	fe 01       	movw	r30, r28
    5772:	e2 0f       	add	r30, r18
    5774:	f3 1f       	adc	r31, r19
    5776:	81 93       	st	Z+, r24
    5778:	91 93       	st	Z+, r25
    577a:	22 50       	subi	r18, 0x02	; 2
    577c:	31 09       	sbc	r19, r1
    577e:	28 83       	st	Y, r18
    5780:	39 83       	std	Y+1, r19	; 0x01
    5782:	3a c0       	rjmp	.+116    	; 0x57f8 <malloc+0x124>
    5784:	20 91 09 22 	lds	r18, 0x2209	; 0x802209 <__brkval>
    5788:	30 91 0a 22 	lds	r19, 0x220A	; 0x80220a <__brkval+0x1>
    578c:	23 2b       	or	r18, r19
    578e:	41 f4       	brne	.+16     	; 0x57a0 <malloc+0xcc>
    5790:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    5794:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    5798:	20 93 09 22 	sts	0x2209, r18	; 0x802209 <__brkval>
    579c:	30 93 0a 22 	sts	0x220A, r19	; 0x80220a <__brkval+0x1>
    57a0:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    57a4:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    57a8:	21 15       	cp	r18, r1
    57aa:	31 05       	cpc	r19, r1
    57ac:	41 f4       	brne	.+16     	; 0x57be <malloc+0xea>
    57ae:	2d b7       	in	r18, 0x3d	; 61
    57b0:	3e b7       	in	r19, 0x3e	; 62
    57b2:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    57b6:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    57ba:	24 1b       	sub	r18, r20
    57bc:	35 0b       	sbc	r19, r21
    57be:	e0 91 09 22 	lds	r30, 0x2209	; 0x802209 <__brkval>
    57c2:	f0 91 0a 22 	lds	r31, 0x220A	; 0x80220a <__brkval+0x1>
    57c6:	e2 17       	cp	r30, r18
    57c8:	f3 07       	cpc	r31, r19
    57ca:	a0 f4       	brcc	.+40     	; 0x57f4 <malloc+0x120>
    57cc:	2e 1b       	sub	r18, r30
    57ce:	3f 0b       	sbc	r19, r31
    57d0:	28 17       	cp	r18, r24
    57d2:	39 07       	cpc	r19, r25
    57d4:	78 f0       	brcs	.+30     	; 0x57f4 <malloc+0x120>
    57d6:	ac 01       	movw	r20, r24
    57d8:	4e 5f       	subi	r20, 0xFE	; 254
    57da:	5f 4f       	sbci	r21, 0xFF	; 255
    57dc:	24 17       	cp	r18, r20
    57de:	35 07       	cpc	r19, r21
    57e0:	48 f0       	brcs	.+18     	; 0x57f4 <malloc+0x120>
    57e2:	4e 0f       	add	r20, r30
    57e4:	5f 1f       	adc	r21, r31
    57e6:	40 93 09 22 	sts	0x2209, r20	; 0x802209 <__brkval>
    57ea:	50 93 0a 22 	sts	0x220A, r21	; 0x80220a <__brkval+0x1>
    57ee:	81 93       	st	Z+, r24
    57f0:	91 93       	st	Z+, r25
    57f2:	02 c0       	rjmp	.+4      	; 0x57f8 <malloc+0x124>
    57f4:	e0 e0       	ldi	r30, 0x00	; 0
    57f6:	f0 e0       	ldi	r31, 0x00	; 0
    57f8:	cf 01       	movw	r24, r30
    57fa:	df 91       	pop	r29
    57fc:	cf 91       	pop	r28
    57fe:	1f 91       	pop	r17
    5800:	0f 91       	pop	r16
    5802:	08 95       	ret

00005804 <free>:
    5804:	cf 93       	push	r28
    5806:	df 93       	push	r29
    5808:	00 97       	sbiw	r24, 0x00	; 0
    580a:	09 f4       	brne	.+2      	; 0x580e <free+0xa>
    580c:	81 c0       	rjmp	.+258    	; 0x5910 <free+0x10c>
    580e:	fc 01       	movw	r30, r24
    5810:	32 97       	sbiw	r30, 0x02	; 2
    5812:	12 82       	std	Z+2, r1	; 0x02
    5814:	13 82       	std	Z+3, r1	; 0x03
    5816:	a0 91 0b 22 	lds	r26, 0x220B	; 0x80220b <__flp>
    581a:	b0 91 0c 22 	lds	r27, 0x220C	; 0x80220c <__flp+0x1>
    581e:	10 97       	sbiw	r26, 0x00	; 0
    5820:	81 f4       	brne	.+32     	; 0x5842 <free+0x3e>
    5822:	20 81       	ld	r18, Z
    5824:	31 81       	ldd	r19, Z+1	; 0x01
    5826:	82 0f       	add	r24, r18
    5828:	93 1f       	adc	r25, r19
    582a:	20 91 09 22 	lds	r18, 0x2209	; 0x802209 <__brkval>
    582e:	30 91 0a 22 	lds	r19, 0x220A	; 0x80220a <__brkval+0x1>
    5832:	28 17       	cp	r18, r24
    5834:	39 07       	cpc	r19, r25
    5836:	51 f5       	brne	.+84     	; 0x588c <free+0x88>
    5838:	e0 93 09 22 	sts	0x2209, r30	; 0x802209 <__brkval>
    583c:	f0 93 0a 22 	sts	0x220A, r31	; 0x80220a <__brkval+0x1>
    5840:	67 c0       	rjmp	.+206    	; 0x5910 <free+0x10c>
    5842:	ed 01       	movw	r28, r26
    5844:	20 e0       	ldi	r18, 0x00	; 0
    5846:	30 e0       	ldi	r19, 0x00	; 0
    5848:	ce 17       	cp	r28, r30
    584a:	df 07       	cpc	r29, r31
    584c:	40 f4       	brcc	.+16     	; 0x585e <free+0x5a>
    584e:	4a 81       	ldd	r20, Y+2	; 0x02
    5850:	5b 81       	ldd	r21, Y+3	; 0x03
    5852:	9e 01       	movw	r18, r28
    5854:	41 15       	cp	r20, r1
    5856:	51 05       	cpc	r21, r1
    5858:	f1 f0       	breq	.+60     	; 0x5896 <free+0x92>
    585a:	ea 01       	movw	r28, r20
    585c:	f5 cf       	rjmp	.-22     	; 0x5848 <free+0x44>
    585e:	c2 83       	std	Z+2, r28	; 0x02
    5860:	d3 83       	std	Z+3, r29	; 0x03
    5862:	40 81       	ld	r20, Z
    5864:	51 81       	ldd	r21, Z+1	; 0x01
    5866:	84 0f       	add	r24, r20
    5868:	95 1f       	adc	r25, r21
    586a:	c8 17       	cp	r28, r24
    586c:	d9 07       	cpc	r29, r25
    586e:	59 f4       	brne	.+22     	; 0x5886 <free+0x82>
    5870:	88 81       	ld	r24, Y
    5872:	99 81       	ldd	r25, Y+1	; 0x01
    5874:	84 0f       	add	r24, r20
    5876:	95 1f       	adc	r25, r21
    5878:	02 96       	adiw	r24, 0x02	; 2
    587a:	80 83       	st	Z, r24
    587c:	91 83       	std	Z+1, r25	; 0x01
    587e:	8a 81       	ldd	r24, Y+2	; 0x02
    5880:	9b 81       	ldd	r25, Y+3	; 0x03
    5882:	82 83       	std	Z+2, r24	; 0x02
    5884:	93 83       	std	Z+3, r25	; 0x03
    5886:	21 15       	cp	r18, r1
    5888:	31 05       	cpc	r19, r1
    588a:	29 f4       	brne	.+10     	; 0x5896 <free+0x92>
    588c:	e0 93 0b 22 	sts	0x220B, r30	; 0x80220b <__flp>
    5890:	f0 93 0c 22 	sts	0x220C, r31	; 0x80220c <__flp+0x1>
    5894:	3d c0       	rjmp	.+122    	; 0x5910 <free+0x10c>
    5896:	e9 01       	movw	r28, r18
    5898:	ea 83       	std	Y+2, r30	; 0x02
    589a:	fb 83       	std	Y+3, r31	; 0x03
    589c:	49 91       	ld	r20, Y+
    589e:	59 91       	ld	r21, Y+
    58a0:	c4 0f       	add	r28, r20
    58a2:	d5 1f       	adc	r29, r21
    58a4:	ec 17       	cp	r30, r28
    58a6:	fd 07       	cpc	r31, r29
    58a8:	61 f4       	brne	.+24     	; 0x58c2 <free+0xbe>
    58aa:	80 81       	ld	r24, Z
    58ac:	91 81       	ldd	r25, Z+1	; 0x01
    58ae:	84 0f       	add	r24, r20
    58b0:	95 1f       	adc	r25, r21
    58b2:	02 96       	adiw	r24, 0x02	; 2
    58b4:	e9 01       	movw	r28, r18
    58b6:	88 83       	st	Y, r24
    58b8:	99 83       	std	Y+1, r25	; 0x01
    58ba:	82 81       	ldd	r24, Z+2	; 0x02
    58bc:	93 81       	ldd	r25, Z+3	; 0x03
    58be:	8a 83       	std	Y+2, r24	; 0x02
    58c0:	9b 83       	std	Y+3, r25	; 0x03
    58c2:	e0 e0       	ldi	r30, 0x00	; 0
    58c4:	f0 e0       	ldi	r31, 0x00	; 0
    58c6:	12 96       	adiw	r26, 0x02	; 2
    58c8:	8d 91       	ld	r24, X+
    58ca:	9c 91       	ld	r25, X
    58cc:	13 97       	sbiw	r26, 0x03	; 3
    58ce:	00 97       	sbiw	r24, 0x00	; 0
    58d0:	19 f0       	breq	.+6      	; 0x58d8 <free+0xd4>
    58d2:	fd 01       	movw	r30, r26
    58d4:	dc 01       	movw	r26, r24
    58d6:	f7 cf       	rjmp	.-18     	; 0x58c6 <free+0xc2>
    58d8:	8d 91       	ld	r24, X+
    58da:	9c 91       	ld	r25, X
    58dc:	11 97       	sbiw	r26, 0x01	; 1
    58de:	9d 01       	movw	r18, r26
    58e0:	2e 5f       	subi	r18, 0xFE	; 254
    58e2:	3f 4f       	sbci	r19, 0xFF	; 255
    58e4:	82 0f       	add	r24, r18
    58e6:	93 1f       	adc	r25, r19
    58e8:	20 91 09 22 	lds	r18, 0x2209	; 0x802209 <__brkval>
    58ec:	30 91 0a 22 	lds	r19, 0x220A	; 0x80220a <__brkval+0x1>
    58f0:	28 17       	cp	r18, r24
    58f2:	39 07       	cpc	r19, r25
    58f4:	69 f4       	brne	.+26     	; 0x5910 <free+0x10c>
    58f6:	30 97       	sbiw	r30, 0x00	; 0
    58f8:	29 f4       	brne	.+10     	; 0x5904 <free+0x100>
    58fa:	10 92 0b 22 	sts	0x220B, r1	; 0x80220b <__flp>
    58fe:	10 92 0c 22 	sts	0x220C, r1	; 0x80220c <__flp+0x1>
    5902:	02 c0       	rjmp	.+4      	; 0x5908 <free+0x104>
    5904:	12 82       	std	Z+2, r1	; 0x02
    5906:	13 82       	std	Z+3, r1	; 0x03
    5908:	a0 93 09 22 	sts	0x2209, r26	; 0x802209 <__brkval>
    590c:	b0 93 0a 22 	sts	0x220A, r27	; 0x80220a <__brkval+0x1>
    5910:	df 91       	pop	r29
    5912:	cf 91       	pop	r28
    5914:	08 95       	ret

00005916 <isspace>:
    5916:	91 11       	cpse	r25, r1
    5918:	1f c1       	rjmp	.+574    	; 0x5b58 <__ctype_isfalse>
    591a:	80 32       	cpi	r24, 0x20	; 32
    591c:	19 f0       	breq	.+6      	; 0x5924 <isspace+0xe>
    591e:	89 50       	subi	r24, 0x09	; 9
    5920:	85 50       	subi	r24, 0x05	; 5
    5922:	d0 f7       	brcc	.-12     	; 0x5918 <isspace+0x2>
    5924:	08 95       	ret

00005926 <strchr_P>:
    5926:	fc 01       	movw	r30, r24
    5928:	05 90       	lpm	r0, Z+
    592a:	06 16       	cp	r0, r22
    592c:	21 f0       	breq	.+8      	; 0x5936 <strchr_P+0x10>
    592e:	00 20       	and	r0, r0
    5930:	d9 f7       	brne	.-10     	; 0x5928 <strchr_P+0x2>
    5932:	c0 01       	movw	r24, r0
    5934:	08 95       	ret
    5936:	31 97       	sbiw	r30, 0x01	; 1
    5938:	cf 01       	movw	r24, r30
    593a:	08 95       	ret

0000593c <strnlen_P>:
    593c:	fc 01       	movw	r30, r24
    593e:	05 90       	lpm	r0, Z+
    5940:	61 50       	subi	r22, 0x01	; 1
    5942:	70 40       	sbci	r23, 0x00	; 0
    5944:	01 10       	cpse	r0, r1
    5946:	d8 f7       	brcc	.-10     	; 0x593e <strnlen_P+0x2>
    5948:	80 95       	com	r24
    594a:	90 95       	com	r25
    594c:	8e 0f       	add	r24, r30
    594e:	9f 1f       	adc	r25, r31
    5950:	08 95       	ret

00005952 <memset>:
    5952:	dc 01       	movw	r26, r24
    5954:	01 c0       	rjmp	.+2      	; 0x5958 <memset+0x6>
    5956:	6d 93       	st	X+, r22
    5958:	41 50       	subi	r20, 0x01	; 1
    595a:	50 40       	sbci	r21, 0x00	; 0
    595c:	e0 f7       	brcc	.-8      	; 0x5956 <memset+0x4>
    595e:	08 95       	ret

00005960 <strnlen>:
    5960:	fc 01       	movw	r30, r24
    5962:	61 50       	subi	r22, 0x01	; 1
    5964:	70 40       	sbci	r23, 0x00	; 0
    5966:	01 90       	ld	r0, Z+
    5968:	01 10       	cpse	r0, r1
    596a:	d8 f7       	brcc	.-10     	; 0x5962 <strnlen+0x2>
    596c:	80 95       	com	r24
    596e:	90 95       	com	r25
    5970:	8e 0f       	add	r24, r30
    5972:	9f 1f       	adc	r25, r31
    5974:	08 95       	ret

00005976 <fgetc>:
    5976:	cf 93       	push	r28
    5978:	df 93       	push	r29
    597a:	ec 01       	movw	r28, r24
    597c:	2b 81       	ldd	r18, Y+3	; 0x03
    597e:	20 ff       	sbrs	r18, 0
    5980:	33 c0       	rjmp	.+102    	; 0x59e8 <fgetc+0x72>
    5982:	26 ff       	sbrs	r18, 6
    5984:	0a c0       	rjmp	.+20     	; 0x599a <fgetc+0x24>
    5986:	2f 7b       	andi	r18, 0xBF	; 191
    5988:	2b 83       	std	Y+3, r18	; 0x03
    598a:	8e 81       	ldd	r24, Y+6	; 0x06
    598c:	9f 81       	ldd	r25, Y+7	; 0x07
    598e:	01 96       	adiw	r24, 0x01	; 1
    5990:	8e 83       	std	Y+6, r24	; 0x06
    5992:	9f 83       	std	Y+7, r25	; 0x07
    5994:	8a 81       	ldd	r24, Y+2	; 0x02
    5996:	90 e0       	ldi	r25, 0x00	; 0
    5998:	29 c0       	rjmp	.+82     	; 0x59ec <fgetc+0x76>
    599a:	22 ff       	sbrs	r18, 2
    599c:	0f c0       	rjmp	.+30     	; 0x59bc <fgetc+0x46>
    599e:	e8 81       	ld	r30, Y
    59a0:	f9 81       	ldd	r31, Y+1	; 0x01
    59a2:	80 81       	ld	r24, Z
    59a4:	08 2e       	mov	r0, r24
    59a6:	00 0c       	add	r0, r0
    59a8:	99 0b       	sbc	r25, r25
    59aa:	00 97       	sbiw	r24, 0x00	; 0
    59ac:	19 f4       	brne	.+6      	; 0x59b4 <fgetc+0x3e>
    59ae:	20 62       	ori	r18, 0x20	; 32
    59b0:	2b 83       	std	Y+3, r18	; 0x03
    59b2:	1a c0       	rjmp	.+52     	; 0x59e8 <fgetc+0x72>
    59b4:	31 96       	adiw	r30, 0x01	; 1
    59b6:	e8 83       	st	Y, r30
    59b8:	f9 83       	std	Y+1, r31	; 0x01
    59ba:	0e c0       	rjmp	.+28     	; 0x59d8 <fgetc+0x62>
    59bc:	ea 85       	ldd	r30, Y+10	; 0x0a
    59be:	fb 85       	ldd	r31, Y+11	; 0x0b
    59c0:	19 95       	eicall
    59c2:	97 ff       	sbrs	r25, 7
    59c4:	09 c0       	rjmp	.+18     	; 0x59d8 <fgetc+0x62>
    59c6:	2b 81       	ldd	r18, Y+3	; 0x03
    59c8:	01 96       	adiw	r24, 0x01	; 1
    59ca:	11 f0       	breq	.+4      	; 0x59d0 <fgetc+0x5a>
    59cc:	80 e2       	ldi	r24, 0x20	; 32
    59ce:	01 c0       	rjmp	.+2      	; 0x59d2 <fgetc+0x5c>
    59d0:	80 e1       	ldi	r24, 0x10	; 16
    59d2:	82 2b       	or	r24, r18
    59d4:	8b 83       	std	Y+3, r24	; 0x03
    59d6:	08 c0       	rjmp	.+16     	; 0x59e8 <fgetc+0x72>
    59d8:	2e 81       	ldd	r18, Y+6	; 0x06
    59da:	3f 81       	ldd	r19, Y+7	; 0x07
    59dc:	2f 5f       	subi	r18, 0xFF	; 255
    59de:	3f 4f       	sbci	r19, 0xFF	; 255
    59e0:	2e 83       	std	Y+6, r18	; 0x06
    59e2:	3f 83       	std	Y+7, r19	; 0x07
    59e4:	99 27       	eor	r25, r25
    59e6:	02 c0       	rjmp	.+4      	; 0x59ec <fgetc+0x76>
    59e8:	8f ef       	ldi	r24, 0xFF	; 255
    59ea:	9f ef       	ldi	r25, 0xFF	; 255
    59ec:	df 91       	pop	r29
    59ee:	cf 91       	pop	r28
    59f0:	08 95       	ret

000059f2 <fputc>:
    59f2:	0f 93       	push	r16
    59f4:	1f 93       	push	r17
    59f6:	cf 93       	push	r28
    59f8:	df 93       	push	r29
    59fa:	fb 01       	movw	r30, r22
    59fc:	23 81       	ldd	r18, Z+3	; 0x03
    59fe:	21 fd       	sbrc	r18, 1
    5a00:	03 c0       	rjmp	.+6      	; 0x5a08 <fputc+0x16>
    5a02:	8f ef       	ldi	r24, 0xFF	; 255
    5a04:	9f ef       	ldi	r25, 0xFF	; 255
    5a06:	2c c0       	rjmp	.+88     	; 0x5a60 <fputc+0x6e>
    5a08:	22 ff       	sbrs	r18, 2
    5a0a:	16 c0       	rjmp	.+44     	; 0x5a38 <fputc+0x46>
    5a0c:	46 81       	ldd	r20, Z+6	; 0x06
    5a0e:	57 81       	ldd	r21, Z+7	; 0x07
    5a10:	24 81       	ldd	r18, Z+4	; 0x04
    5a12:	35 81       	ldd	r19, Z+5	; 0x05
    5a14:	42 17       	cp	r20, r18
    5a16:	53 07       	cpc	r21, r19
    5a18:	44 f4       	brge	.+16     	; 0x5a2a <fputc+0x38>
    5a1a:	a0 81       	ld	r26, Z
    5a1c:	b1 81       	ldd	r27, Z+1	; 0x01
    5a1e:	9d 01       	movw	r18, r26
    5a20:	2f 5f       	subi	r18, 0xFF	; 255
    5a22:	3f 4f       	sbci	r19, 0xFF	; 255
    5a24:	20 83       	st	Z, r18
    5a26:	31 83       	std	Z+1, r19	; 0x01
    5a28:	8c 93       	st	X, r24
    5a2a:	26 81       	ldd	r18, Z+6	; 0x06
    5a2c:	37 81       	ldd	r19, Z+7	; 0x07
    5a2e:	2f 5f       	subi	r18, 0xFF	; 255
    5a30:	3f 4f       	sbci	r19, 0xFF	; 255
    5a32:	26 83       	std	Z+6, r18	; 0x06
    5a34:	37 83       	std	Z+7, r19	; 0x07
    5a36:	14 c0       	rjmp	.+40     	; 0x5a60 <fputc+0x6e>
    5a38:	8b 01       	movw	r16, r22
    5a3a:	ec 01       	movw	r28, r24
    5a3c:	fb 01       	movw	r30, r22
    5a3e:	00 84       	ldd	r0, Z+8	; 0x08
    5a40:	f1 85       	ldd	r31, Z+9	; 0x09
    5a42:	e0 2d       	mov	r30, r0
    5a44:	19 95       	eicall
    5a46:	89 2b       	or	r24, r25
    5a48:	e1 f6       	brne	.-72     	; 0x5a02 <fputc+0x10>
    5a4a:	d8 01       	movw	r26, r16
    5a4c:	16 96       	adiw	r26, 0x06	; 6
    5a4e:	8d 91       	ld	r24, X+
    5a50:	9c 91       	ld	r25, X
    5a52:	17 97       	sbiw	r26, 0x07	; 7
    5a54:	01 96       	adiw	r24, 0x01	; 1
    5a56:	16 96       	adiw	r26, 0x06	; 6
    5a58:	8d 93       	st	X+, r24
    5a5a:	9c 93       	st	X, r25
    5a5c:	17 97       	sbiw	r26, 0x07	; 7
    5a5e:	ce 01       	movw	r24, r28
    5a60:	df 91       	pop	r29
    5a62:	cf 91       	pop	r28
    5a64:	1f 91       	pop	r17
    5a66:	0f 91       	pop	r16
    5a68:	08 95       	ret

00005a6a <ungetc>:
    5a6a:	fb 01       	movw	r30, r22
    5a6c:	23 81       	ldd	r18, Z+3	; 0x03
    5a6e:	20 ff       	sbrs	r18, 0
    5a70:	12 c0       	rjmp	.+36     	; 0x5a96 <ungetc+0x2c>
    5a72:	26 fd       	sbrc	r18, 6
    5a74:	10 c0       	rjmp	.+32     	; 0x5a96 <ungetc+0x2c>
    5a76:	8f 3f       	cpi	r24, 0xFF	; 255
    5a78:	3f ef       	ldi	r19, 0xFF	; 255
    5a7a:	93 07       	cpc	r25, r19
    5a7c:	61 f0       	breq	.+24     	; 0x5a96 <ungetc+0x2c>
    5a7e:	82 83       	std	Z+2, r24	; 0x02
    5a80:	2f 7d       	andi	r18, 0xDF	; 223
    5a82:	20 64       	ori	r18, 0x40	; 64
    5a84:	23 83       	std	Z+3, r18	; 0x03
    5a86:	26 81       	ldd	r18, Z+6	; 0x06
    5a88:	37 81       	ldd	r19, Z+7	; 0x07
    5a8a:	21 50       	subi	r18, 0x01	; 1
    5a8c:	31 09       	sbc	r19, r1
    5a8e:	26 83       	std	Z+6, r18	; 0x06
    5a90:	37 83       	std	Z+7, r19	; 0x07
    5a92:	99 27       	eor	r25, r25
    5a94:	08 95       	ret
    5a96:	8f ef       	ldi	r24, 0xFF	; 255
    5a98:	9f ef       	ldi	r25, 0xFF	; 255
    5a9a:	08 95       	ret

00005a9c <__ultoa_invert>:
    5a9c:	fa 01       	movw	r30, r20
    5a9e:	aa 27       	eor	r26, r26
    5aa0:	28 30       	cpi	r18, 0x08	; 8
    5aa2:	51 f1       	breq	.+84     	; 0x5af8 <__ultoa_invert+0x5c>
    5aa4:	20 31       	cpi	r18, 0x10	; 16
    5aa6:	81 f1       	breq	.+96     	; 0x5b08 <__ultoa_invert+0x6c>
    5aa8:	e8 94       	clt
    5aaa:	6f 93       	push	r22
    5aac:	6e 7f       	andi	r22, 0xFE	; 254
    5aae:	6e 5f       	subi	r22, 0xFE	; 254
    5ab0:	7f 4f       	sbci	r23, 0xFF	; 255
    5ab2:	8f 4f       	sbci	r24, 0xFF	; 255
    5ab4:	9f 4f       	sbci	r25, 0xFF	; 255
    5ab6:	af 4f       	sbci	r26, 0xFF	; 255
    5ab8:	b1 e0       	ldi	r27, 0x01	; 1
    5aba:	3e d0       	rcall	.+124    	; 0x5b38 <__ultoa_invert+0x9c>
    5abc:	b4 e0       	ldi	r27, 0x04	; 4
    5abe:	3c d0       	rcall	.+120    	; 0x5b38 <__ultoa_invert+0x9c>
    5ac0:	67 0f       	add	r22, r23
    5ac2:	78 1f       	adc	r23, r24
    5ac4:	89 1f       	adc	r24, r25
    5ac6:	9a 1f       	adc	r25, r26
    5ac8:	a1 1d       	adc	r26, r1
    5aca:	68 0f       	add	r22, r24
    5acc:	79 1f       	adc	r23, r25
    5ace:	8a 1f       	adc	r24, r26
    5ad0:	91 1d       	adc	r25, r1
    5ad2:	a1 1d       	adc	r26, r1
    5ad4:	6a 0f       	add	r22, r26
    5ad6:	71 1d       	adc	r23, r1
    5ad8:	81 1d       	adc	r24, r1
    5ada:	91 1d       	adc	r25, r1
    5adc:	a1 1d       	adc	r26, r1
    5ade:	20 d0       	rcall	.+64     	; 0x5b20 <__ultoa_invert+0x84>
    5ae0:	09 f4       	brne	.+2      	; 0x5ae4 <__ultoa_invert+0x48>
    5ae2:	68 94       	set
    5ae4:	3f 91       	pop	r19
    5ae6:	2a e0       	ldi	r18, 0x0A	; 10
    5ae8:	26 9f       	mul	r18, r22
    5aea:	11 24       	eor	r1, r1
    5aec:	30 19       	sub	r19, r0
    5aee:	30 5d       	subi	r19, 0xD0	; 208
    5af0:	31 93       	st	Z+, r19
    5af2:	de f6       	brtc	.-74     	; 0x5aaa <__ultoa_invert+0xe>
    5af4:	cf 01       	movw	r24, r30
    5af6:	08 95       	ret
    5af8:	46 2f       	mov	r20, r22
    5afa:	47 70       	andi	r20, 0x07	; 7
    5afc:	40 5d       	subi	r20, 0xD0	; 208
    5afe:	41 93       	st	Z+, r20
    5b00:	b3 e0       	ldi	r27, 0x03	; 3
    5b02:	0f d0       	rcall	.+30     	; 0x5b22 <__ultoa_invert+0x86>
    5b04:	c9 f7       	brne	.-14     	; 0x5af8 <__ultoa_invert+0x5c>
    5b06:	f6 cf       	rjmp	.-20     	; 0x5af4 <__ultoa_invert+0x58>
    5b08:	46 2f       	mov	r20, r22
    5b0a:	4f 70       	andi	r20, 0x0F	; 15
    5b0c:	40 5d       	subi	r20, 0xD0	; 208
    5b0e:	4a 33       	cpi	r20, 0x3A	; 58
    5b10:	18 f0       	brcs	.+6      	; 0x5b18 <__ultoa_invert+0x7c>
    5b12:	49 5d       	subi	r20, 0xD9	; 217
    5b14:	31 fd       	sbrc	r19, 1
    5b16:	40 52       	subi	r20, 0x20	; 32
    5b18:	41 93       	st	Z+, r20
    5b1a:	02 d0       	rcall	.+4      	; 0x5b20 <__ultoa_invert+0x84>
    5b1c:	a9 f7       	brne	.-22     	; 0x5b08 <__ultoa_invert+0x6c>
    5b1e:	ea cf       	rjmp	.-44     	; 0x5af4 <__ultoa_invert+0x58>
    5b20:	b4 e0       	ldi	r27, 0x04	; 4
    5b22:	a6 95       	lsr	r26
    5b24:	97 95       	ror	r25
    5b26:	87 95       	ror	r24
    5b28:	77 95       	ror	r23
    5b2a:	67 95       	ror	r22
    5b2c:	ba 95       	dec	r27
    5b2e:	c9 f7       	brne	.-14     	; 0x5b22 <__ultoa_invert+0x86>
    5b30:	00 97       	sbiw	r24, 0x00	; 0
    5b32:	61 05       	cpc	r22, r1
    5b34:	71 05       	cpc	r23, r1
    5b36:	08 95       	ret
    5b38:	9b 01       	movw	r18, r22
    5b3a:	ac 01       	movw	r20, r24
    5b3c:	0a 2e       	mov	r0, r26
    5b3e:	06 94       	lsr	r0
    5b40:	57 95       	ror	r21
    5b42:	47 95       	ror	r20
    5b44:	37 95       	ror	r19
    5b46:	27 95       	ror	r18
    5b48:	ba 95       	dec	r27
    5b4a:	c9 f7       	brne	.-14     	; 0x5b3e <__ultoa_invert+0xa2>
    5b4c:	62 0f       	add	r22, r18
    5b4e:	73 1f       	adc	r23, r19
    5b50:	84 1f       	adc	r24, r20
    5b52:	95 1f       	adc	r25, r21
    5b54:	a0 1d       	adc	r26, r0
    5b56:	08 95       	ret

00005b58 <__ctype_isfalse>:
    5b58:	99 27       	eor	r25, r25
    5b5a:	88 27       	eor	r24, r24

00005b5c <__ctype_istrue>:
    5b5c:	08 95       	ret

00005b5e <_exit>:
    5b5e:	f8 94       	cli

00005b60 <__stop_program>:
    5b60:	ff cf       	rjmp	.-2      	; 0x5b60 <__stop_program>
