# Reading pref.tcl
# do sumador4bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/sumador4bits/sumador1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:37:37 on Aug 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/sumador4bits/sumador1bit.vhd 
# -- Loading package STANDARD
# -- Compiling entity sumador1bit
# -- Compiling architecture behaviour of sumador1bit
# End time: 09:37:37 on Aug 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/sumador4bits/sumador4bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:37:37 on Aug 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/sumador4bits/sumador4bits.vhd 
# -- Loading package STANDARD
# -- Compiling entity sumador4bits
# -- Compiling architecture behaviour of sumador4bits
# -- Loading entity sumador1bit
# End time: 09:37:37 on Aug 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/sumador4bits/seven_seg_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:37:37 on Aug 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/sumador4bits/seven_seg_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg_decoder
# -- Compiling architecture synth of seven_seg_decoder
# End time: 09:37:37 on Aug 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/sumador4bits/compacto.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:37:37 on Aug 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/sumador4bits/compacto.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compacto
# -- Compiling architecture behaviour of compacto
# -- Loading entity sumador4bits
# -- Loading entity seven_seg_decoder
# End time: 09:37:37 on Aug 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/sumador4bits/sumador4bits_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:37:37 on Aug 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/sumador4bits/sumador4bits_tb.vhd 
# -- Loading package STANDARD
# -- Compiling entity sumador4bits_tb
# -- Compiling architecture sim of sumador4bits_tb
# -- Loading entity sumador4bits
# End time: 09:37:38 on Aug 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  sumador4bits_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" sumador4bits_tb 
# Start time: 09:37:38 on Aug 24,2021
# Loading std.standard
# Loading work.sumador4bits_tb(sim)
# Loading work.sumador4bits(behaviour)
# Loading work.sumador1bit(behaviour)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
run
# End time: 09:44:20 on Aug 24,2021, Elapsed time: 0:06:42
# Errors: 0, Warnings: 0
