<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r0</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r1</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r2</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r3</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r4</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[1].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r5</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[3].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r6</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[5].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r7</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r8</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r9</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r10</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r11</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[1].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r12</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[3].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r13</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[5].u_DQ_BB</Dynamic>
        </Message>
    </Task>
    <Task name="Export">
        <Message>
            <ID>1191031</ID>
            <Severity>1</Severity>
        </Message>
        <Message>
            <ID>35400233</ID>
            <Severity>1</Severity>
            <Dynamic>Lattice_Project_1_impl_1_vo.vo</Dynamic>
        </Message>
    </Task>
    <Task name="Synthesis">
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v(11): </Dynamic>
            <Dynamic>MIPI_DPHY_1</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v(5306): </Dynamic>
            <Dynamic>MIPI_DPHY_1_ipgen_lscc_mipi_dphy(FAMILY=&quot;LIFCL&quot;,INT_TYPE=&quot;RX&quot;,INT_DATA_RATE=320.0,NUM_LANE=4,SYNC_CLOCK_FREQ=24,PLL_MODE=&quot;EXTERNAL&quot;,CN=&quot;11111&quot;,CO=&quot;010&quot;,CM=&quot;11010101&quot;,CIL_BYPASS=&quot;CIL_ENABLED&quot;,DPHY_TEST_PATTERN=&quot;0b10000000001000000000000000000000&quot;,T_DATA_SETTLE=&quot;11&quot;,T_CLK_SETTLE=&quot;10&quot;,CLKOS_EN=1,CLKOP_BYPASS=1,PLL_RST=1,LOCK_E   ....   =&quot;0b000000001&quot;,DELA=&quot;7&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b0100&quot;,CSET=&quot;24P&quot;,CRIPPLE=&quot;3P&quot;,IPP_CTRL=&quot;0b0100&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>5306</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v(657): </Dynamic>
            <Dynamic>MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx(CIL_BYPASS=&quot;CIL_ENABLED&quot;,INT_DATA_RATE=320.0,CM=&quot;11010101&quot;,CN=&quot;11111&quot;,CO=&quot;010&quot;,T_DATA_SETTLE=&quot;11&quot;,T_CLK_SETTLE=&quot;10&quot;,DPHY_TEST_PATTERN=&quot;0b10000000001000000000000000000000&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>657</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v(269): </Dynamic>
            <Dynamic>MIPI_DPHY_1_ipgen_lscc_clock_divider(TGT_FREQ_IN=24)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>269</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(2615): </Dynamic>
            <Dynamic>DPHY(CFG_NUM_LANES=&quot;FOUR_LANES&quot;,CONT_CLK_MODE=&quot;ENABLED&quot;,PLLCLKBYPASS=&quot;BYPASSED&quot;,RXCDRP=&quot;0b01&quot;,RXLPRP=&quot;0b001&quot;,TEST_PATTERN=&quot;0b10000000001000000000000000000000&quot;,TST=&quot;0b0000&quot;,U_PRG_RXHS_SETTLE=&quot;0b000011&quot;,UC_PRG_RXHS_SETTLE=&quot;0b000010&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>2615</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(11): </Dynamic>
            <Dynamic>DDR_MEM_1</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(2988): </Dynamic>
            <Dynamic>DDR_MEM_1_ipgen_lscc_ddr_mem(INTERFACE_TYPE=&quot;DDR3&quot;,IO_TYPE=&quot;SSTL15_II&quot;,CK_DQS_IO=&quot;SSTL15D_II&quot;,CLK_ADDR_CMD_ENABLE=1,ADDR_WIDTH=14,DQS_RD_DEL_SIGN=&quot;POSITIVE&quot;,DQS_WR_DEL_SIGN=&quot;POSITIVE&quot;,CLKOP_FREQ_ACTUAL=400.0,CLKOS_EN=1,PLL_RST=1,LOCK_EN=1,PLL_IO_TYPE=&quot;SLVS&quot;,FBCLK_DIVIDER_ACTUAL_STR=&quot;4&quot;,DIVOP_ACTUAL_STR=&quot;3&quot;,DIVOS_ACTUAL_STR=   ....   A=&quot;3&quot;,DELB=&quot;15&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,REF_COUNTS=&quot;0000&quot;,IPI_CMP=&quot;0b1100&quot;,CSET=&quot;8P&quot;,CRIPPLE=&quot;1P&quot;,IPP_CTRL=&quot;0b0110&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2988</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(1567): </Dynamic>
            <Dynamic>DDR_MEM_1_ipgen_common_logic</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1567</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(3574): </Dynamic>
            <Dynamic>ECLKDIV(ECLK_DIV=&quot;2&quot;,GSR=&quot;DISABLED&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>3574</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(3593): </Dynamic>
            <Dynamic>ECLKSYNC(STOP_EN=&quot;ENABLE&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>3593</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(1231): </Dynamic>
            <Dynamic>DDR_MEM_1_ipgen_mem_sync</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1231</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1518): </Dynamic>
            <Dynamic>DDRDLL</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1518</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(1744): </Dynamic>
            <Dynamic>DDR_MEM_1_ipgen_dq_dqs_dm_unit(IO_TYPE=&quot;SSTL15_II&quot;,CK_DQS_IO=&quot;SSTL15D_II&quot;,INTERFACE_TYPE=&quot;DDR3&quot;,DQS_RD_DEL_SIGN=&quot;POSITIVE&quot;,DQS_WR_DEL_SIGN=&quot;POSITIVE&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1744</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(3190): </Dynamic>
            <Dynamic>DQSBUF(ENABLE_FIFO=&quot;ENABLED&quot;,FORCE_READ=&quot;ENABLED&quot;,MODX=&quot;MDDRX2&quot;,MT_EN_READ=&quot;ENABLED&quot;,MT_EN_WRITE=&quot;ENABLED&quot;,MT_EN_WRITE_LEVELING=&quot;ENABLED&quot;,READ_ENABLE=&quot;ENABLED&quot;,WRITE_ENABLE=&quot;ENABLED&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>3190</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1001): </Dynamic>
            <Dynamic>BB</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1001</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(5902): </Dynamic>
            <Dynamic>ODDRX2DQS</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>5902</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(11112): </Dynamic>
            <Dynamic>TSHX2DQ</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>11112</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(11101): </Dynamic>
            <Dynamic>TSHX2DQS</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>11101</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1553): </Dynamic>
            <Dynamic>DELAYB(DEL_MODE=&quot;DQS_ALIGNED_X2&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1553</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(4051): </Dynamic>
            <Dynamic>IDDRX2DQ</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>4051</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(5915): </Dynamic>
            <Dynamic>ODDRX2DQ</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>5915</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(2807): </Dynamic>
            <Dynamic>DDR_MEM_1_ipgen_moshx2_4_csn(IO_TYPE=&quot;SSTL15_II&quot;,CK_DQS_IO=&quot;SSTL15D_II&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2807</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1553): </Dynamic>
            <Dynamic>DELAYB(DEL_MODE=&quot;DQS_CMD_CLK&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1553</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(6193): </Dynamic>
            <Dynamic>OSHX2</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>6193</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(761): </Dynamic>
            <Dynamic>DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt(IO_TYPE=&quot;SSTL15_II&quot;,ADDR_WIDTH=14,GEARING=2,X4_WIDTH=2)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>761</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(5893): </Dynamic>
            <Dynamic>ODDRX1</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>5893</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(628): </Dynamic>
            <Dynamic>DDR_MEM_1_ipgen_oddrx2_4_ck(IO_TYPE=&quot;SSTL15_II&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>628</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(5928): </Dynamic>
            <Dynamic>ODDRX2</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>5928</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v(11): </Dynamic>
            <Dynamic>MIPI_DPHY_2</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v(5326): </Dynamic>
            <Dynamic>MIPI_DPHY_2_ipgen_lscc_mipi_dphy(FAMILY=&quot;LIFCL&quot;,INT_DATA_RATE=320.0,NUM_LANE=4,SYNC_CLOCK_FREQ=24,CN=&quot;11111&quot;,CO=&quot;010&quot;,CM=&quot;11010101&quot;,CIL_BYPASS=&quot;CIL_ENABLED&quot;,T_DATA_SETTLE=&quot;11&quot;,T_CLK_SETTLE=&quot;10&quot;,CLKOS_EN=1,CLKOP_BYPASS=1,PLL_RST=1,LOCK_EN=1,DIVOP_ACTUAL_STR=&quot;7&quot;,DIVOS_ACTUAL_STR=&quot;7&quot;,DIVOS2_ACTUAL_STR=&quot;7&quot;,DIVOS3_ACTUAL_STR=&quot;7&quot;   ....   =&quot;0b000000001&quot;,DELA=&quot;7&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b0100&quot;,CSET=&quot;24P&quot;,CRIPPLE=&quot;3P&quot;,IPP_CTRL=&quot;0b0100&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>5326</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v(1635): </Dynamic>
            <Dynamic>MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx(NUM_LANE=4,INTF=&quot;CSI2_APP&quot;,DPHY_IP=&quot;HARD_IP&quot;,DPHY_CIL_BYPASS=&quot;CIL_ENABLED&quot;,INT_DATA_RATE=320.0,TX_FREQ_TGT=0,CM=&quot;11010101&quot;,CN=&quot;11111&quot;,CO=&quot;010&quot;,CLKOS_EN=1,CLKOP_BYPASS=1,PLL_RST=1,LOCK_EN=1,DIVOP_ACTUAL_STR=&quot;7&quot;,DIVOS_ACTUAL_STR=&quot;7&quot;,DIVOS2_ACTUAL_STR=&quot;7&quot;,DIVOS3_ACTUAL_STR=&quot;7&quot;,DIVOS4_ACTU   ....   =&quot;0b000000001&quot;,DELA=&quot;7&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b0100&quot;,CSET=&quot;24P&quot;,CRIPPLE=&quot;3P&quot;,IPP_CTRL=&quot;0b0100&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>1635</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v(289): </Dynamic>
            <Dynamic>MIPI_DPHY_2_ipgen_lscc_clock_divider(TGT_FREQ_IN=24)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>289</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(2615): </Dynamic>
            <Dynamic>DPHY(CFG_NUM_LANES=&quot;FOUR_LANES&quot;,CM=&quot;0b11010101&quot;,CN=&quot;0b11111&quot;,CO=&quot;0b010&quot;,CONT_CLK_MODE=&quot;ENABLED&quot;,DSI_CSI=&quot;DSI_APP&quot;,MASTER_SLAVE=&quot;MASTER&quot;,RSEL=&quot;0b01&quot;,RXDATAWIDTHHS=&quot;0b01&quot;,U_PRG_HS_PREPARE=&quot;0b01&quot;,U_PRG_HS_TRAIL=&quot;0b000001&quot;,U_PRG_HS_ZERO=&quot;0b000001&quot;,U_PRG_RXHS_SETTLE=&quot;0b000001&quot;,UC_PRG_HS_TRAIL=&quot;0b00001&quot;,UC_PRG_HS_ZERO=&quot;0b0000001&quot;,UC_PRG_RXHS_SETTLE=&quot;0b000001&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>2615</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(11): </Dynamic>
            <Dynamic>I2C_DPHY_1</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(49): </Dynamic>
            <Dynamic>pmi_fifo(pmi_data_depth=16,pmi_full_flag=16,pmi_almost_full_flag=16,pmi_almost_empty_flag=2,pmi_family=&quot;LIFCL&quot;,pmi_implementation=&quot;LUT&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(57): </Dynamic>
            <Dynamic>lscc_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=16,ALMOST_FULL_DEASSERT_LVL=16,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(254): </Dynamic>
            <Dynamic>lscc_fifo_fwft_fabric(REGMODE=&quot;reg&quot;,DWID=8)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>254</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(403): </Dynamic>
            <Dynamic>lscc_fifo_main(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=16,ALMOST_FULL_DEASSERT_LVL=16,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>403</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(2873): </Dynamic>
            <Dynamic>lscc_soft_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=16,ALMOST_FULL_DEASSERT_LVL=16,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>2873</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(49): </Dynamic>
            <Dynamic>pmi_fifo(pmi_data_depth=16,pmi_full_flag=16,pmi_almost_full_flag=14,pmi_almost_empty_flag=0,pmi_regmode=&quot;noreg&quot;,pmi_family=&quot;LIFCL&quot;,pmi_implementation=&quot;LUT&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(57): </Dynamic>
            <Dynamic>lscc_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(254): </Dynamic>
            <Dynamic>lscc_fifo_fwft_fabric(DWID=8)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>254</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(403): </Dynamic>
            <Dynamic>lscc_fifo_main(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>403</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(2873): </Dynamic>
            <Dynamic>lscc_soft_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>2873</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1001): </Dynamic>
            <Dynamic>BB</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1001</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(11): </Dynamic>
            <Dynamic>I2C_DPHY_2</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(49): </Dynamic>
            <Dynamic>pmi_fifo(pmi_data_depth=16,pmi_full_flag=16,pmi_almost_full_flag=16,pmi_almost_empty_flag=2,pmi_family=&quot;LIFCL&quot;,pmi_implementation=&quot;LUT&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(57): </Dynamic>
            <Dynamic>lscc_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=16,ALMOST_FULL_DEASSERT_LVL=16,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(254): </Dynamic>
            <Dynamic>lscc_fifo_fwft_fabric(REGMODE=&quot;reg&quot;,DWID=8)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>254</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(403): </Dynamic>
            <Dynamic>lscc_fifo_main(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=16,ALMOST_FULL_DEASSERT_LVL=16,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>403</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(2873): </Dynamic>
            <Dynamic>lscc_soft_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=16,ALMOST_FULL_DEASSERT_LVL=16,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>2873</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(49): </Dynamic>
            <Dynamic>pmi_fifo(pmi_data_depth=16,pmi_full_flag=16,pmi_almost_full_flag=14,pmi_almost_empty_flag=0,pmi_regmode=&quot;noreg&quot;,pmi_family=&quot;LIFCL&quot;,pmi_implementation=&quot;LUT&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(57): </Dynamic>
            <Dynamic>lscc_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(254): </Dynamic>
            <Dynamic>lscc_fifo_fwft_fabric(DWID=8)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>254</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(403): </Dynamic>
            <Dynamic>lscc_fifo_main(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>403</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(2873): </Dynamic>
            <Dynamic>lscc_soft_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>2873</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1001): </Dynamic>
            <Dynamic>BB</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1001</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v(11): </Dynamic>
            <Dynamic>PLL_1</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v(163): </Dynamic>
            <Dynamic>PLL_1_ipgen_lscc_pll(FVCO=1406.25,CLKI_FREQ=156.25,CLKOP_FREQ_ACTUAL=156.25,CLKOS_FREQ_ACTUAL=468.75,CLKOS2_FREQ_ACTUAL=156.25,CLKOS_EN=1,CLKOS2_EN=1,PLL_RST=1,LOCK_EN=1,PLL_REFCLK_FROM_PIN=1,FBK_MODE=&quot;CLKOS2&quot;,DIVOP_ACTUAL_STR=&quot;8&quot;,DIVOS_ACTUAL_STR=&quot;2&quot;,DIVOS2_ACTUAL_STR=&quot;8&quot;,DIVOS3_ACTUAL_STR=&quot;7&quot;,DIVOS4_ACTUAL_STR=&quot;7&quot;,DIVOS5_   ....   E_STR=&quot;0b000000001&quot;,DELA=&quot;8&quot;,DELB=&quot;2&quot;,DELC=&quot;8&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b0001&quot;,CSET=&quot;8P&quot;,CRIPPLE=&quot;1P&quot;,IPP_CTRL=&quot;0b0100&quot;,IPP_SEL=&quot;0b0111&quot;,V2I_PP_RES=&quot;9K&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>163</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1001): </Dynamic>
            <Dynamic>BB</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1001</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(10022): </Dynamic>
            <Dynamic>PLL(CRIPPLE=&quot;1P&quot;,CSET=&quot;8P&quot;,DELA=&quot;8&quot;,DELB=&quot;2&quot;,DELC=&quot;8&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,DIVA=&quot;8&quot;,DIVB=&quot;2&quot;,DIVC=&quot;8&quot;,DIVD=&quot;7&quot;,DIVE=&quot;7&quot;,DIVF=&quot;7&quot;,ENCLK_CLKOP=&quot;ENABLED&quot;,ENCLK_CLKOS=&quot;ENABLED&quot;,ENCLK_CLKOS2=&quot;ENABLED&quot;,V2I_1V_EN=&quot;ENABLED&quot;,FBK_INTEGER_MODE=&quot;ENABLED&quot;,FBK_MASK=&quot;0b00000000&quot;,FBK_MMD_DIG=&quot;1&quot;,IPI_CMP=&quot;0b0001&quot;,IPP_CTRL=&quot;0b0100&quot;,IPP   ....   _PP_RES=&quot;9K&quot;,CLKMUX_FB=&quot;CMUX_CLKOS2&quot;,SEL_FBK=&quot;FBKCLK2&quot;,DIV_DEL=72'b01100000110001000110000001100000011000000110001001100000011000000110000,SIM_FLOAT_PRECISION=&quot;0.1&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>10022</Navigation>
        </Message>
        <Message>
            <ID>35831038</ID>
            <Severity>1</Severity>
            <Dynamic>main</Dynamic>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v(1): </Dynamic>
            <Dynamic>main</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>DDR_MEM_1.v(144): </Dynamic>
            <Dynamic>DDR_MEM_1</Dynamic>
            <Navigation>DDR_MEM_1.v</Navigation>
            <Navigation>144</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>MIPI_DPHY_1.v(144): </Dynamic>
            <Dynamic>MIPI_DPHY_1</Dynamic>
            <Navigation>MIPI_DPHY_1.v</Navigation>
            <Navigation>144</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>MIPI_DPHY_2.v(144): </Dynamic>
            <Dynamic>MIPI_DPHY_2</Dynamic>
            <Navigation>MIPI_DPHY_2.v</Navigation>
            <Navigation>144</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>I2C_DPHY_1.v(144): </Dynamic>
            <Dynamic>I2C_DPHY_1</Dynamic>
            <Navigation>I2C_DPHY_1.v</Navigation>
            <Navigation>144</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>I2C_DPHY_2.v(144): </Dynamic>
            <Dynamic>I2C_DPHY_2</Dynamic>
            <Navigation>I2C_DPHY_2.v</Navigation>
            <Navigation>144</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>PLL_1.v(144): </Dynamic>
            <Dynamic>PLL_1</Dynamic>
            <Navigation>PLL_1.v</Navigation>
            <Navigation>144</Navigation>
        </Message>
        <Message>
            <ID>35835002</ID>
            <Severity>16</Severity>
            <Dynamic>create_clock -name {clk_i} -period 20 [get_ports clk_i]</Dynamic>
            <Dynamic>it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constrained at the top-level. If kept, it may cause incorrect slack calculation</Dynamic>
        </Message>
        <Message>
            <ID>35835002</ID>
            <Severity>16</Severity>
            <Dynamic>create_clock -name {clk_i} -period 20 [get_ports clk_i]</Dynamic>
            <Dynamic>it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constrained at the top-level. If kept, it may cause incorrect slack calculation</Dynamic>
        </Message>
        <Message>
            <ID>35835002</ID>
            <Severity>16</Severity>
            <Dynamic>create_clock -name {sync_clk_i} -period 41.666 [get_ports sync_clk_i]</Dynamic>
            <Dynamic>it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constrained at the top-level. If kept, it may cause incorrect slack calculation</Dynamic>
        </Message>
        <Message>
            <ID>35835002</ID>
            <Severity>16</Severity>
            <Dynamic>create_clock -name {sync_clk_i} -period 41.666 [get_ports sync_clk_i]</Dynamic>
            <Dynamic>it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constrained at the top-level. If kept, it may cause incorrect slack calculation</Dynamic>
        </Message>
        <Message>
            <ID>35835002</ID>
            <Severity>16</Severity>
            <Dynamic>create_clock -name {clki_i} -period 6.4 [get_ports clki_i]</Dynamic>
            <Dynamic>it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constrained at the top-level. If kept, it may cause incorrect slack calculation</Dynamic>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1337 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:3207:23:3207:34|Net lmmi_rdata_o is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>3207</Navigation>
            <Navigation>23</Navigation>
            <Navigation>3207</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net lmmi_rdata_o is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1337 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:3208:23:3208:40|Net lmmi_rdata_valid_o is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>3208</Navigation>
            <Navigation>23</Navigation>
            <Navigation>3208</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Net lmmi_rdata_valid_o is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1337 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:3209:23:3209:34|Net lmmi_ready_o is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>3209</Navigation>
            <Navigation>23</Navigation>
            <Navigation>3209</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net lmmi_ready_o is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1337 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:3227:23:3227:34|Net lmmi_rdata_o is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>3227</Navigation>
            <Navigation>23</Navigation>
            <Navigation>3227</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net lmmi_rdata_o is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1337 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:3228:23:3228:40|Net lmmi_rdata_valid_o is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>3228</Navigation>
            <Navigation>23</Navigation>
            <Navigation>3228</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Net lmmi_rdata_valid_o is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1337 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:3229:23:3229:34|Net lmmi_ready_o is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>3229</Navigation>
            <Navigation>23</Navigation>
            <Navigation>3229</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net lmmi_ready_o is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1337 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:3207:23:3207:34|Net lmmi_rdata_o is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>3207</Navigation>
            <Navigation>23</Navigation>
            <Navigation>3207</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net lmmi_rdata_o is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1337 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:3208:23:3208:40|Net lmmi_rdata_valid_o is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>3208</Navigation>
            <Navigation>23</Navigation>
            <Navigation>3208</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Net lmmi_rdata_valid_o is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1337 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:3209:23:3209:34|Net lmmi_ready_o is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>3209</Navigation>
            <Navigation>23</Navigation>
            <Navigation>3209</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net lmmi_ready_o is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1337 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:3227:23:3227:34|Net lmmi_rdata_o is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>3227</Navigation>
            <Navigation>23</Navigation>
            <Navigation>3227</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net lmmi_rdata_o is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1337 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:3228:23:3228:40|Net lmmi_rdata_valid_o is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>3228</Navigation>
            <Navigation>23</Navigation>
            <Navigation>3228</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Net lmmi_rdata_valid_o is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1337 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:3229:23:3229:34|Net lmmi_ready_o is not declared.</Dynamic>
            <Navigation>CG1337</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>3229</Navigation>
            <Navigation>23</Navigation>
            <Navigation>3229</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net lmmi_ready_o is not declared.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL177 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1329:4:1329:9|Sharing sequential element ddr_rst_d1 and merging dll_rst. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sharing sequential element ddr_rst_d1 and merging dll_rst. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1793:11:1793:14|Removing wire dm_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1793</Navigation>
            <Navigation>11</Navigation>
            <Navigation>1793</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing wire dm_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1813:34:1813:41|Removing wire data_o_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1813</Navigation>
            <Navigation>34</Navigation>
            <Navigation>1813</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing wire data_o_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1817:9:1817:14|Removing wire dm_o_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1817</Navigation>
            <Navigation>9</Navigation>
            <Navigation>1817</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing wire dm_o_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1818:9:1818:13|Removing wire dqs_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1818</Navigation>
            <Navigation>9</Navigation>
            <Navigation>1818</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing wire dqs_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1793:11:1793:14|*Output dm_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1793</Navigation>
            <Navigation>11</Navigation>
            <Navigation>1793</Navigation>
            <Navigation>14</Navigation>
            <Navigation>*Output dm_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:798:30:798:40|Removing wire dout_addr_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>798</Navigation>
            <Navigation>30</Navigation>
            <Navigation>798</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Removing wire dout_addr_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:799:28:799:36|Removing wire dout_ba_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>799</Navigation>
            <Navigation>28</Navigation>
            <Navigation>799</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Removing wire dout_ba_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:800:9:800:19|Removing wire dout_casn_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>800</Navigation>
            <Navigation>9</Navigation>
            <Navigation>800</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire dout_casn_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:801:9:801:19|Removing wire dout_rasn_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>801</Navigation>
            <Navigation>9</Navigation>
            <Navigation>801</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire dout_rasn_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:802:9:802:18|Removing wire dout_wen_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>802</Navigation>
            <Navigation>9</Navigation>
            <Navigation>802</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Removing wire dout_wen_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:803:27:803:36|Removing wire dout_odt_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>803</Navigation>
            <Navigation>27</Navigation>
            <Navigation>803</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Removing wire dout_odt_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:804:27:804:36|Removing wire dout_cke_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>804</Navigation>
            <Navigation>27</Navigation>
            <Navigation>804</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Removing wire dout_cke_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3116:11:3116:20|Removing wire pll_lock_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3116</Navigation>
            <Navigation>11</Navigation>
            <Navigation>3116</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Removing wire pll_lock_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3139:17:3139:20|Removing wire ca_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3139</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3139</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Removing wire ca_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3367:17:3367:27|Removing wire dqwl_dqs2_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3367</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3367</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Removing wire dqwl_dqs2_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3368:17:3368:27|Removing wire dqwl_dqs3_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3368</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3368</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Removing wire dqwl_dqs3_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3369:17:3369:27|Removing wire dqwl_dqs4_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3369</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3369</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Removing wire dqwl_dqs4_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3370:17:3370:27|Removing wire dqwl_dqs5_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3370</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3370</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Removing wire dqwl_dqs5_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3371:17:3371:27|Removing wire dqwl_dqs6_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3371</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3371</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Removing wire dqwl_dqs6_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3372:17:3372:27|Removing wire dqwl_dqs7_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3372</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3372</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Removing wire dqwl_dqs7_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3373:17:3373:27|Removing wire dqwl_dqs8_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3373</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3373</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Removing wire dqwl_dqs8_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3490:34:3490:46|Removing wire data_dqs2_o_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3490</Navigation>
            <Navigation>34</Navigation>
            <Navigation>3490</Navigation>
            <Navigation>46</Navigation>
            <Navigation>Removing wire data_dqs2_o_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3491:34:3491:46|Removing wire data_dqs3_o_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3491</Navigation>
            <Navigation>34</Navigation>
            <Navigation>3491</Navigation>
            <Navigation>46</Navigation>
            <Navigation>Removing wire data_dqs3_o_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3492:34:3492:46|Removing wire data_dqs4_o_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3492</Navigation>
            <Navigation>34</Navigation>
            <Navigation>3492</Navigation>
            <Navigation>46</Navigation>
            <Navigation>Removing wire data_dqs4_o_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3493:34:3493:46|Removing wire data_dqs5_o_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3493</Navigation>
            <Navigation>34</Navigation>
            <Navigation>3493</Navigation>
            <Navigation>46</Navigation>
            <Navigation>Removing wire data_dqs5_o_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3494:34:3494:46|Removing wire data_dqs6_o_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3494</Navigation>
            <Navigation>34</Navigation>
            <Navigation>3494</Navigation>
            <Navigation>46</Navigation>
            <Navigation>Removing wire data_dqs6_o_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3495:34:3495:46|Removing wire data_dqs7_o_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3495</Navigation>
            <Navigation>34</Navigation>
            <Navigation>3495</Navigation>
            <Navigation>46</Navigation>
            <Navigation>Removing wire data_dqs7_o_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3496:34:3496:46|Removing wire data_dqs8_o_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3496</Navigation>
            <Navigation>34</Navigation>
            <Navigation>3496</Navigation>
            <Navigation>46</Navigation>
            <Navigation>Removing wire data_dqs8_o_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3116:11:3116:20|*Output pll_lock_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3116</Navigation>
            <Navigation>11</Navigation>
            <Navigation>3116</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Output pll_lock_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3139:17:3139:20|*Output ca_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3139</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3139</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Output ca_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3367:17:3367:27|*Output dqwl_dqs2_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3367</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3367</Navigation>
            <Navigation>27</Navigation>
            <Navigation>*Output dqwl_dqs2_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3368:17:3368:27|*Output dqwl_dqs3_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3368</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3368</Navigation>
            <Navigation>27</Navigation>
            <Navigation>*Output dqwl_dqs3_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3369:17:3369:27|*Output dqwl_dqs4_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3369</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3369</Navigation>
            <Navigation>27</Navigation>
            <Navigation>*Output dqwl_dqs4_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3370:17:3370:27|*Output dqwl_dqs5_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3370</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3370</Navigation>
            <Navigation>27</Navigation>
            <Navigation>*Output dqwl_dqs5_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3371:17:3371:27|*Output dqwl_dqs6_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3371</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3371</Navigation>
            <Navigation>27</Navigation>
            <Navigation>*Output dqwl_dqs6_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3372:17:3372:27|*Output dqwl_dqs7_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3372</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3372</Navigation>
            <Navigation>27</Navigation>
            <Navigation>*Output dqwl_dqs7_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3373:17:3373:27|*Output dqwl_dqs8_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3373</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3373</Navigation>
            <Navigation>27</Navigation>
            <Navigation>*Output dqwl_dqs8_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3517:4:3517:9|Optimizing register bit init_dir_r to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>4</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit init_dir_r to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3517:4:3517:9|Pruning unused register init_dir_r. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>4</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register init_dir_r. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG146 :&quot;/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v&quot;:2615:7:2615:10|Creating black box for empty module DPHY_Z6_layer0</Dynamic>
            <Navigation>CG146</Navigation>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v</Navigation>
            <Navigation>2615</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2615</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Creating black box for empty module DPHY_Z6_layer0</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:705:16:705:28|Removing wire lp_rx_clk_p_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>705</Navigation>
            <Navigation>16</Navigation>
            <Navigation>705</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Removing wire lp_rx_clk_p_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:706:16:706:28|Removing wire lp_rx_clk_n_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>706</Navigation>
            <Navigation>16</Navigation>
            <Navigation>706</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Removing wire lp_rx_clk_n_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:735:15:735:25|Removing wire lp_data_p_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>735</Navigation>
            <Navigation>15</Navigation>
            <Navigation>735</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire lp_data_p_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:736:15:736:25|Removing wire lp_data_n_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>736</Navigation>
            <Navigation>15</Navigation>
            <Navigation>736</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire lp_data_n_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:742:9:742:21|Removing wire clk_lp_ctrl_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>742</Navigation>
            <Navigation>9</Navigation>
            <Navigation>742</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing wire clk_lp_ctrl_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:744:9:744:15|Removing wire cd_d0_p, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>744</Navigation>
            <Navigation>9</Navigation>
            <Navigation>744</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Removing wire cd_d0_p, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:745:9:745:15|Removing wire cd_d0_n, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>9</Navigation>
            <Navigation>745</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Removing wire cd_d0_n, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:705:16:705:28|*Output lp_rx_clk_p_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>705</Navigation>
            <Navigation>16</Navigation>
            <Navigation>705</Navigation>
            <Navigation>28</Navigation>
            <Navigation>*Output lp_rx_clk_p_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:706:16:706:28|*Output lp_rx_clk_n_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>706</Navigation>
            <Navigation>16</Navigation>
            <Navigation>706</Navigation>
            <Navigation>28</Navigation>
            <Navigation>*Output lp_rx_clk_n_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG146 :&quot;/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v&quot;:2615:7:2615:10|Creating black box for empty module DPHY_Z9_layer0</Dynamic>
            <Navigation>CG146</Navigation>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v</Navigation>
            <Navigation>2615</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2615</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Creating black box for empty module DPHY_Z9_layer0</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:1796:16:1796:29|Removing wire lp_rx_data_p_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>1796</Navigation>
            <Navigation>16</Navigation>
            <Navigation>1796</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Removing wire lp_rx_data_p_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:1797:16:1797:29|Removing wire lp_rx_data_n_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>1797</Navigation>
            <Navigation>16</Navigation>
            <Navigation>1797</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Removing wire lp_rx_data_n_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:1796:16:1796:29|*Output lp_rx_data_p_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>1796</Navigation>
            <Navigation>16</Navigation>
            <Navigation>1796</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Output lp_rx_data_p_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:1797:16:1797:29|*Output lp_rx_data_n_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>1797</Navigation>
            <Navigation>16</Navigation>
            <Navigation>1797</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Output lp_rx_data_n_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:5508:35:5508:49|Removing wire hs_rx_data_en_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>5508</Navigation>
            <Navigation>35</Navigation>
            <Navigation>5508</Navigation>
            <Navigation>49</Navigation>
            <Navigation>Removing wire hs_rx_data_en_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:5520:16:5520:28|Removing wire lp_rx_clk_p_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>5520</Navigation>
            <Navigation>16</Navigation>
            <Navigation>5520</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Removing wire lp_rx_clk_p_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:5521:16:5521:28|Removing wire lp_rx_clk_n_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>5521</Navigation>
            <Navigation>16</Navigation>
            <Navigation>5521</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Removing wire lp_rx_clk_n_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:5508:35:5508:49|*Output hs_rx_data_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>5508</Navigation>
            <Navigation>35</Navigation>
            <Navigation>5508</Navigation>
            <Navigation>49</Navigation>
            <Navigation>*Output hs_rx_data_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:5520:16:5520:28|*Output lp_rx_clk_p_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>5520</Navigation>
            <Navigation>16</Navigation>
            <Navigation>5520</Navigation>
            <Navigation>28</Navigation>
            <Navigation>*Output lp_rx_clk_p_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:5521:16:5521:28|*Output lp_rx_clk_n_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>5521</Navigation>
            <Navigation>16</Navigation>
            <Navigation>5521</Navigation>
            <Navigation>28</Navigation>
            <Navigation>*Output lp_rx_clk_n_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1273 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:649:29:649:34|An input port (port clki_i) is the target of an assignment - please check if this is intentional</Dynamic>
            <Navigation>CG1273</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>649</Navigation>
            <Navigation>29</Navigation>
            <Navigation>649</Navigation>
            <Navigation>34</Navigation>
            <Navigation>An input port (port clki_i) is the target of an assignment - please check if this is intentional</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter CLKOS2_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter CLKOS2_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter CLKOS3_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter CLKOS3_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter CLKOS4_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter CLKOS4_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter CLKOS5_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter CLKOS5_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter DELAY_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter DELAY_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter DIRECTION on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter DIRECTION on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter DYN_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter DYN_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter ENABLE_SYNC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter ENABLE_SYNC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter FAST_LOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FAST_LOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter FBK_EDGE_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_EDGE_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter FBK_IF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_IF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter FBK_MODE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_MODE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter FBK_PI_BYPASS on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_PI_BYPASS on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter FLOAT_CP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FLOAT_CP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter FLOCK_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FLOCK_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter FLOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FLOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter FLOCK_SRC_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FLOCK_SRC_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter FORCE_FILTER on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FORCE_FILTER on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter I_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter I_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter IPI_COMP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter IPI_COMP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter LDT_INT_LOCK_STICKY on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter LDT_INT_LOCK_STICKY on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter LDT_LOCK on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter LDT_LOCK on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter LOAD_REG on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter LOAD_REG on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter OPENLOOP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter OPENLOOP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter REF_MMD_IN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter REF_MMD_IN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter REF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter REF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter REFIN_RESET on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter REFIN_RESET on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter RESET_LF on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter RESET_LF on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter ROTATE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter ROTATE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter SLEEP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter SLEEP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter STDBY_ATT on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter STDBY_ATT on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter TRIMOS2_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter TRIMOS2_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter TRIMOS3_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter TRIMOS3_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter TRIMOS4_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter TRIMOS4_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter TRIMOS5_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter TRIMOS5_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter PHASE_SEL_DEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter PHASE_SEL_DEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter PHASE_SEL_DEL_P1 on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter PHASE_SEL_DEL_P1 on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Type of parameter EXTERNAL_DIVIDE_FACTOR on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter EXTERNAL_DIVIDE_FACTOR on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:289:16:289:24|Removing wire refdetlos, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>289</Navigation>
            <Navigation>16</Navigation>
            <Navigation>289</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire refdetlos, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:308:16:308:27|Removing wire apb_pready_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>308</Navigation>
            <Navigation>16</Navigation>
            <Navigation>308</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Removing wire apb_pready_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:309:16:309:28|Removing wire apb_pslverr_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>309</Navigation>
            <Navigation>16</Navigation>
            <Navigation>309</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Removing wire apb_pslverr_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:310:22:310:33|Removing wire apb_prdata_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>310</Navigation>
            <Navigation>22</Navigation>
            <Navigation>310</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Removing wire apb_prdata_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:629:9:629:26|Removing wire apb_lmmi_request_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>629</Navigation>
            <Navigation>9</Navigation>
            <Navigation>629</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire apb_lmmi_request_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:630:15:630:31|Removing wire apb_lmmi_offset_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>630</Navigation>
            <Navigation>15</Navigation>
            <Navigation>630</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Removing wire apb_lmmi_offset_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:631:15:631:30|Removing wire apb_lmmi_wdata_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>631</Navigation>
            <Navigation>15</Navigation>
            <Navigation>631</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Removing wire apb_lmmi_wdata_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:632:15:632:30|Removing wire apb_lmmi_rdata_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>632</Navigation>
            <Navigation>15</Navigation>
            <Navigation>632</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Removing wire apb_lmmi_rdata_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:633:9:633:25|Removing wire apb_lmmi_wr_rdn_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>633</Navigation>
            <Navigation>9</Navigation>
            <Navigation>633</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire apb_lmmi_wr_rdn_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:289:16:289:24|*Output refdetlos has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>289</Navigation>
            <Navigation>16</Navigation>
            <Navigation>289</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output refdetlos has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:308:16:308:27|*Output apb_pready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>308</Navigation>
            <Navigation>16</Navigation>
            <Navigation>308</Navigation>
            <Navigation>27</Navigation>
            <Navigation>*Output apb_pready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:309:16:309:28|*Output apb_pslverr_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>309</Navigation>
            <Navigation>16</Navigation>
            <Navigation>309</Navigation>
            <Navigation>28</Navigation>
            <Navigation>*Output apb_pslverr_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:310:22:310:33|*Output apb_prdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>310</Navigation>
            <Navigation>22</Navigation>
            <Navigation>310</Navigation>
            <Navigation>33</Navigation>
            <Navigation>*Output apb_prdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:28:5:28:20|Removing wire DDR_MEM_1_eclk_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>28</Navigation>
            <Navigation>5</Navigation>
            <Navigation>28</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Removing wire DDR_MEM_1_eclk_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:29:5:29:24|Removing wire DDR_MEM_1_sync_clk_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>29</Navigation>
            <Navigation>5</Navigation>
            <Navigation>29</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire DDR_MEM_1_sync_clk_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:30:5:30:24|Removing wire DDR_MEM_1_sync_rst_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>30</Navigation>
            <Navigation>5</Navigation>
            <Navigation>30</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire DDR_MEM_1_sync_rst_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:31:5:31:24|Removing wire DDR_MEM_1_pll_lock_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>31</Navigation>
            <Navigation>5</Navigation>
            <Navigation>31</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire DDR_MEM_1_pll_lock_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:32:5:32:26|Removing wire DDR_MEM_1_pll_refclk_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>32</Navigation>
            <Navigation>5</Navigation>
            <Navigation>32</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire DDR_MEM_1_pll_refclk_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:33:5:33:25|Removing wire DDR_MEM_1_pll_rst_n_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>33</Navigation>
            <Navigation>5</Navigation>
            <Navigation>33</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire DDR_MEM_1_pll_rst_n_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:34:5:34:24|Removing wire DDR_MEM_1_pll_lock_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>34</Navigation>
            <Navigation>5</Navigation>
            <Navigation>34</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire DDR_MEM_1_pll_lock_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:36:5:36:27|Removing wire DDR_MEM_1_sync_update_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>36</Navigation>
            <Navigation>5</Navigation>
            <Navigation>36</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Removing wire DDR_MEM_1_sync_update_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:37:11:37:36|Removing wire DDR_MEM_1_rd_clksel_dqs0_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>37</Navigation>
            <Navigation>11</Navigation>
            <Navigation>37</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Removing wire DDR_MEM_1_rd_clksel_dqs0_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:38:11:38:36|Removing wire DDR_MEM_1_rd_clksel_dqs1_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>38</Navigation>
            <Navigation>11</Navigation>
            <Navigation>38</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Removing wire DDR_MEM_1_rd_clksel_dqs1_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:39:11:39:29|Removing wire DDR_MEM_1_rd_dqs0_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>39</Navigation>
            <Navigation>11</Navigation>
            <Navigation>39</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Removing wire DDR_MEM_1_rd_dqs0_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:40:11:40:29|Removing wire DDR_MEM_1_rd_dqs1_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>40</Navigation>
            <Navigation>11</Navigation>
            <Navigation>40</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Removing wire DDR_MEM_1_rd_dqs1_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:41:5:41:22|Removing wire DDR_MEM_1_selclk_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>5</Navigation>
            <Navigation>41</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Removing wire DDR_MEM_1_selclk_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:42:5:42:21|Removing wire DDR_MEM_1_pause_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>42</Navigation>
            <Navigation>5</Navigation>
            <Navigation>42</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing wire DDR_MEM_1_pause_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:43:11:43:32|Removing wire DDR_MEM_1_dq_outen_n_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>43</Navigation>
            <Navigation>11</Navigation>
            <Navigation>43</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Removing wire DDR_MEM_1_dq_outen_n_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:44:12:44:32|Removing wire DDR_MEM_1_data_dqs0_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>12</Navigation>
            <Navigation>44</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Removing wire DDR_MEM_1_data_dqs0_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:45:12:45:32|Removing wire DDR_MEM_1_data_dqs1_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>45</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Removing wire DDR_MEM_1_data_dqs1_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:56:11:56:38|Removing wire DDR_MEM_1_dqs_outen_n_dqs0_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>56</Navigation>
            <Navigation>11</Navigation>
            <Navigation>56</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Removing wire DDR_MEM_1_dqs_outen_n_dqs0_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:57:11:57:38|Removing wire DDR_MEM_1_dqs_outen_n_dqs1_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>57</Navigation>
            <Navigation>11</Navigation>
            <Navigation>57</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Removing wire DDR_MEM_1_dqs_outen_n_dqs1_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:58:11:58:26|Removing wire DDR_MEM_1_dqs0_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>58</Navigation>
            <Navigation>11</Navigation>
            <Navigation>58</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire DDR_MEM_1_dqs0_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:59:11:59:26|Removing wire DDR_MEM_1_dqs1_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>59</Navigation>
            <Navigation>11</Navigation>
            <Navigation>59</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire DDR_MEM_1_dqs1_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:60:11:60:30|Removing wire DDR_MEM_1_csn_din0_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>60</Navigation>
            <Navigation>11</Navigation>
            <Navigation>60</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Removing wire DDR_MEM_1_csn_din0_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:61:11:61:30|Removing wire DDR_MEM_1_csn_din1_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>61</Navigation>
            <Navigation>11</Navigation>
            <Navigation>61</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Removing wire DDR_MEM_1_csn_din1_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:62:12:62:32|Removing wire DDR_MEM_1_addr_din0_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>62</Navigation>
            <Navigation>12</Navigation>
            <Navigation>62</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Removing wire DDR_MEM_1_addr_din0_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:63:12:63:32|Removing wire DDR_MEM_1_addr_din1_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>63</Navigation>
            <Navigation>12</Navigation>
            <Navigation>63</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Removing wire DDR_MEM_1_addr_din1_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:64:11:64:29|Removing wire DDR_MEM_1_ba_din0_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>64</Navigation>
            <Navigation>11</Navigation>
            <Navigation>64</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Removing wire DDR_MEM_1_ba_din0_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:65:11:65:29|Removing wire DDR_MEM_1_ba_din1_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>65</Navigation>
            <Navigation>11</Navigation>
            <Navigation>65</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Removing wire DDR_MEM_1_ba_din1_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:66:5:66:25|Removing wire DDR_MEM_1_casn_din0_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>5</Navigation>
            <Navigation>66</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire DDR_MEM_1_casn_din0_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:67:5:67:25|Removing wire DDR_MEM_1_casn_din1_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>5</Navigation>
            <Navigation>67</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire DDR_MEM_1_casn_din1_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:68:5:68:25|Removing wire DDR_MEM_1_rasn_din0_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>68</Navigation>
            <Navigation>5</Navigation>
            <Navigation>68</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire DDR_MEM_1_rasn_din0_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:69:5:69:25|Removing wire DDR_MEM_1_rasn_din1_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>69</Navigation>
            <Navigation>5</Navigation>
            <Navigation>69</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire DDR_MEM_1_rasn_din1_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:70:5:70:24|Removing wire DDR_MEM_1_wen_din0_i, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>70</Navigation>
            <Navigation>5</Navigation>
            <Navigation>70</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire DDR_MEM_1_wen_din0_i, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:29:5:29:24|*Input DDR_MEM_1_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>29</Navigation>
            <Navigation>5</Navigation>
            <Navigation>29</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Input DDR_MEM_1_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:30:5:30:24|*Input DDR_MEM_1_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>30</Navigation>
            <Navigation>5</Navigation>
            <Navigation>30</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Input DDR_MEM_1_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:36:5:36:27|*Input DDR_MEM_1_sync_update_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>36</Navigation>
            <Navigation>5</Navigation>
            <Navigation>36</Navigation>
            <Navigation>27</Navigation>
            <Navigation>*Input DDR_MEM_1_sync_update_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:37:11:37:36|*Input DDR_MEM_1_rd_clksel_dqs0_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>37</Navigation>
            <Navigation>11</Navigation>
            <Navigation>37</Navigation>
            <Navigation>36</Navigation>
            <Navigation>*Input DDR_MEM_1_rd_clksel_dqs0_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:38:11:38:36|*Input DDR_MEM_1_rd_clksel_dqs1_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>38</Navigation>
            <Navigation>11</Navigation>
            <Navigation>38</Navigation>
            <Navigation>36</Navigation>
            <Navigation>*Input DDR_MEM_1_rd_clksel_dqs1_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:39:11:39:29|*Input DDR_MEM_1_rd_dqs0_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>39</Navigation>
            <Navigation>11</Navigation>
            <Navigation>39</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Input DDR_MEM_1_rd_dqs0_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:40:11:40:29|*Input DDR_MEM_1_rd_dqs1_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>40</Navigation>
            <Navigation>11</Navigation>
            <Navigation>40</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Input DDR_MEM_1_rd_dqs1_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:41:5:41:22|*Input DDR_MEM_1_selclk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>5</Navigation>
            <Navigation>41</Navigation>
            <Navigation>22</Navigation>
            <Navigation>*Input DDR_MEM_1_selclk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:42:5:42:21|*Input DDR_MEM_1_pause_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>42</Navigation>
            <Navigation>5</Navigation>
            <Navigation>42</Navigation>
            <Navigation>21</Navigation>
            <Navigation>*Input DDR_MEM_1_pause_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:43:11:43:32|*Input DDR_MEM_1_dq_outen_n_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>43</Navigation>
            <Navigation>11</Navigation>
            <Navigation>43</Navigation>
            <Navigation>32</Navigation>
            <Navigation>*Input DDR_MEM_1_dq_outen_n_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:44:12:44:32|*Input DDR_MEM_1_data_dqs0_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>12</Navigation>
            <Navigation>44</Navigation>
            <Navigation>32</Navigation>
            <Navigation>*Input DDR_MEM_1_data_dqs0_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:45:12:45:32|*Input DDR_MEM_1_data_dqs1_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>45</Navigation>
            <Navigation>32</Navigation>
            <Navigation>*Input DDR_MEM_1_data_dqs1_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:56:11:56:38|*Input DDR_MEM_1_dqs_outen_n_dqs0_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>56</Navigation>
            <Navigation>11</Navigation>
            <Navigation>56</Navigation>
            <Navigation>38</Navigation>
            <Navigation>*Input DDR_MEM_1_dqs_outen_n_dqs0_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:57:11:57:38|*Input DDR_MEM_1_dqs_outen_n_dqs1_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>57</Navigation>
            <Navigation>11</Navigation>
            <Navigation>57</Navigation>
            <Navigation>38</Navigation>
            <Navigation>*Input DDR_MEM_1_dqs_outen_n_dqs1_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:58:11:58:26|*Input DDR_MEM_1_dqs0_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>58</Navigation>
            <Navigation>11</Navigation>
            <Navigation>58</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input DDR_MEM_1_dqs0_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:59:11:59:26|*Input DDR_MEM_1_dqs1_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>59</Navigation>
            <Navigation>11</Navigation>
            <Navigation>59</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input DDR_MEM_1_dqs1_i[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:60:11:60:30|*Input DDR_MEM_1_csn_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>60</Navigation>
            <Navigation>11</Navigation>
            <Navigation>60</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Input DDR_MEM_1_csn_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:61:11:61:30|*Input DDR_MEM_1_csn_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>61</Navigation>
            <Navigation>11</Navigation>
            <Navigation>61</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Input DDR_MEM_1_csn_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:62:12:62:32|*Input DDR_MEM_1_addr_din0_i[13:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>62</Navigation>
            <Navigation>12</Navigation>
            <Navigation>62</Navigation>
            <Navigation>32</Navigation>
            <Navigation>*Input DDR_MEM_1_addr_din0_i[13:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:63:12:63:32|*Input DDR_MEM_1_addr_din1_i[13:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>63</Navigation>
            <Navigation>12</Navigation>
            <Navigation>63</Navigation>
            <Navigation>32</Navigation>
            <Navigation>*Input DDR_MEM_1_addr_din1_i[13:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:64:11:64:29|*Input DDR_MEM_1_ba_din0_i[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>64</Navigation>
            <Navigation>11</Navigation>
            <Navigation>64</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Input DDR_MEM_1_ba_din0_i[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:65:11:65:29|*Input DDR_MEM_1_ba_din1_i[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>65</Navigation>
            <Navigation>11</Navigation>
            <Navigation>65</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Input DDR_MEM_1_ba_din1_i[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:66:5:66:25|*Input DDR_MEM_1_casn_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>5</Navigation>
            <Navigation>66</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Input DDR_MEM_1_casn_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:67:5:67:25|*Input DDR_MEM_1_casn_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>67</Navigation>
            <Navigation>5</Navigation>
            <Navigation>67</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Input DDR_MEM_1_casn_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:68:5:68:25|*Input DDR_MEM_1_rasn_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>68</Navigation>
            <Navigation>5</Navigation>
            <Navigation>68</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Input DDR_MEM_1_rasn_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:69:5:69:25|*Input DDR_MEM_1_rasn_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>69</Navigation>
            <Navigation>5</Navigation>
            <Navigation>69</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Input DDR_MEM_1_rasn_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:70:5:70:24|*Input DDR_MEM_1_wen_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>70</Navigation>
            <Navigation>5</Navigation>
            <Navigation>70</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Input DDR_MEM_1_wen_din0_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:71:5:71:24|*Input DDR_MEM_1_wen_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>71</Navigation>
            <Navigation>5</Navigation>
            <Navigation>71</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Input DDR_MEM_1_wen_din1_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:72:11:72:30|*Input DDR_MEM_1_odt_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>72</Navigation>
            <Navigation>11</Navigation>
            <Navigation>72</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Input DDR_MEM_1_odt_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:73:11:73:30|*Input DDR_MEM_1_odt_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>73</Navigation>
            <Navigation>11</Navigation>
            <Navigation>73</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Input DDR_MEM_1_odt_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:74:11:74:30|*Input DDR_MEM_1_cke_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>74</Navigation>
            <Navigation>11</Navigation>
            <Navigation>74</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Input DDR_MEM_1_cke_din0_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:75:11:75:30|*Input DDR_MEM_1_cke_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>75</Navigation>
            <Navigation>11</Navigation>
            <Navigation>75</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Input DDR_MEM_1_cke_din1_i[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:93:5:93:26|*Input MIPI_DPHY_1_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>93</Navigation>
            <Navigation>5</Navigation>
            <Navigation>93</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input MIPI_DPHY_1_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:94:5:94:26|*Input MIPI_DPHY_1_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>94</Navigation>
            <Navigation>5</Navigation>
            <Navigation>94</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input MIPI_DPHY_1_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:96:5:96:29|*Input MIPI_DPHY_1_lmmi_resetn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>96</Navigation>
            <Navigation>5</Navigation>
            <Navigation>96</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Input MIPI_DPHY_1_lmmi_resetn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:97:11:97:34|*Input MIPI_DPHY_1_lmmi_wdata_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>11</Navigation>
            <Navigation>97</Navigation>
            <Navigation>34</Navigation>
            <Navigation>*Input MIPI_DPHY_1_lmmi_wdata_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:98:5:98:29|*Input MIPI_DPHY_1_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>5</Navigation>
            <Navigation>98</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Input MIPI_DPHY_1_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:99:11:99:35|*Input MIPI_DPHY_1_lmmi_offset_i[4:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>99</Navigation>
            <Navigation>11</Navigation>
            <Navigation>99</Navigation>
            <Navigation>35</Navigation>
            <Navigation>*Input MIPI_DPHY_1_lmmi_offset_i[4:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:100:5:100:30|*Input MIPI_DPHY_1_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>100</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Input MIPI_DPHY_1_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:114:5:114:26|*Input MIPI_DPHY_1_pll_lock_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>114</Navigation>
            <Navigation>5</Navigation>
            <Navigation>114</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input MIPI_DPHY_1_pll_lock_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:122:5:122:25|*Input MIPI_DPHY_1_pd_dphy_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>122</Navigation>
            <Navigation>5</Navigation>
            <Navigation>122</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Input MIPI_DPHY_1_pd_dphy_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:126:5:126:26|*Input MIPI_DPHY_2_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>126</Navigation>
            <Navigation>5</Navigation>
            <Navigation>126</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input MIPI_DPHY_2_sync_clk_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:127:5:127:26|*Input MIPI_DPHY_2_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>127</Navigation>
            <Navigation>5</Navigation>
            <Navigation>127</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input MIPI_DPHY_2_sync_rst_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:129:5:129:29|*Input MIPI_DPHY_2_lmmi_resetn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>129</Navigation>
            <Navigation>5</Navigation>
            <Navigation>129</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Input MIPI_DPHY_2_lmmi_resetn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:130:11:130:34|*Input MIPI_DPHY_2_lmmi_wdata_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>130</Navigation>
            <Navigation>11</Navigation>
            <Navigation>130</Navigation>
            <Navigation>34</Navigation>
            <Navigation>*Input MIPI_DPHY_2_lmmi_wdata_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:131:5:131:29|*Input MIPI_DPHY_2_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>5</Navigation>
            <Navigation>131</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Input MIPI_DPHY_2_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:132:11:132:35|*Input MIPI_DPHY_2_lmmi_offset_i[4:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>11</Navigation>
            <Navigation>132</Navigation>
            <Navigation>35</Navigation>
            <Navigation>*Input MIPI_DPHY_2_lmmi_offset_i[4:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:133:5:133:30|*Input MIPI_DPHY_2_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>133</Navigation>
            <Navigation>5</Navigation>
            <Navigation>133</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Input MIPI_DPHY_2_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:137:5:137:26|*Input MIPI_DPHY_2_hs_tx_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>137</Navigation>
            <Navigation>5</Navigation>
            <Navigation>137</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input MIPI_DPHY_2_hs_tx_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:138:12:138:35|*Input MIPI_DPHY_2_hs_tx_data_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>138</Navigation>
            <Navigation>12</Navigation>
            <Navigation>138</Navigation>
            <Navigation>35</Navigation>
            <Navigation>*Input MIPI_DPHY_2_hs_tx_data_i[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:139:5:139:31|*Input MIPI_DPHY_2_hs_tx_data_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>139</Navigation>
            <Navigation>5</Navigation>
            <Navigation>139</Navigation>
            <Navigation>31</Navigation>
            <Navigation>*Input MIPI_DPHY_2_hs_tx_data_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:140:5:140:26|*Input MIPI_DPHY_2_lp_tx_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>140</Navigation>
            <Navigation>5</Navigation>
            <Navigation>140</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input MIPI_DPHY_2_lp_tx_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:141:11:141:36|*Input MIPI_DPHY_2_lp_tx_data_p_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>141</Navigation>
            <Navigation>11</Navigation>
            <Navigation>141</Navigation>
            <Navigation>36</Navigation>
            <Navigation>*Input MIPI_DPHY_2_lp_tx_data_p_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:142:11:142:36|*Input MIPI_DPHY_2_lp_tx_data_n_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>142</Navigation>
            <Navigation>11</Navigation>
            <Navigation>142</Navigation>
            <Navigation>36</Navigation>
            <Navigation>*Input MIPI_DPHY_2_lp_tx_data_n_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:143:5:143:31|*Input MIPI_DPHY_2_lp_tx_data_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>143</Navigation>
            <Navigation>5</Navigation>
            <Navigation>143</Navigation>
            <Navigation>31</Navigation>
            <Navigation>*Input MIPI_DPHY_2_lp_tx_data_en_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:144:5:144:29|*Input MIPI_DPHY_2_lp_tx_clk_p_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>144</Navigation>
            <Navigation>5</Navigation>
            <Navigation>144</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Input MIPI_DPHY_2_lp_tx_clk_p_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:145:5:145:29|*Input MIPI_DPHY_2_lp_tx_clk_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>145</Navigation>
            <Navigation>5</Navigation>
            <Navigation>145</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Input MIPI_DPHY_2_lp_tx_clk_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:310:16:310:37|*Input MIPI_DPHY_2_usrstdby_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>310</Navigation>
            <Navigation>16</Navigation>
            <Navigation>310</Navigation>
            <Navigation>37</Navigation>
            <Navigation>*Input MIPI_DPHY_2_usrstdby_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:311:15:311:35|*Input MIPI_DPHY_2_pd_dphy_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>311</Navigation>
            <Navigation>15</Navigation>
            <Navigation>311</Navigation>
            <Navigation>35</Navigation>
            <Navigation>*Input MIPI_DPHY_2_pd_dphy_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:169:5:169:22|*Input I2C_DPHY_1_rst_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>169</Navigation>
            <Navigation>5</Navigation>
            <Navigation>169</Navigation>
            <Navigation>22</Navigation>
            <Navigation>*Input I2C_DPHY_1_rst_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:170:5:170:29|*Input I2C_DPHY_1_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>170</Navigation>
            <Navigation>5</Navigation>
            <Navigation>170</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Input I2C_DPHY_1_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:171:5:171:28|*Input I2C_DPHY_1_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>171</Navigation>
            <Navigation>5</Navigation>
            <Navigation>171</Navigation>
            <Navigation>28</Navigation>
            <Navigation>*Input I2C_DPHY_1_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:172:11:172:34|*Input I2C_DPHY_1_lmmi_offset_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>172</Navigation>
            <Navigation>11</Navigation>
            <Navigation>172</Navigation>
            <Navigation>34</Navigation>
            <Navigation>*Input I2C_DPHY_1_lmmi_offset_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:173:11:173:33|*Input I2C_DPHY_1_lmmi_wdata_i[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>173</Navigation>
            <Navigation>11</Navigation>
            <Navigation>173</Navigation>
            <Navigation>33</Navigation>
            <Navigation>*Input I2C_DPHY_1_lmmi_wdata_i[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:182:5:182:22|*Input I2C_DPHY_2_rst_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>182</Navigation>
            <Navigation>5</Navigation>
            <Navigation>182</Navigation>
            <Navigation>22</Navigation>
            <Navigation>*Input I2C_DPHY_2_rst_n_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:183:5:183:29|*Input I2C_DPHY_2_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>183</Navigation>
            <Navigation>5</Navigation>
            <Navigation>183</Navigation>
            <Navigation>29</Navigation>
            <Navigation>*Input I2C_DPHY_2_lmmi_request_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:184:5:184:28|*Input I2C_DPHY_2_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>184</Navigation>
            <Navigation>5</Navigation>
            <Navigation>184</Navigation>
            <Navigation>28</Navigation>
            <Navigation>*Input I2C_DPHY_2_lmmi_wr_rdn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:185:11:185:34|*Input I2C_DPHY_2_lmmi_offset_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>185</Navigation>
            <Navigation>11</Navigation>
            <Navigation>185</Navigation>
            <Navigation>34</Navigation>
            <Navigation>*Input I2C_DPHY_2_lmmi_offset_i[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:186:11:186:33|*Input I2C_DPHY_2_lmmi_wdata_i[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>186</Navigation>
            <Navigation>11</Navigation>
            <Navigation>186</Navigation>
            <Navigation>33</Navigation>
            <Navigation>*Input I2C_DPHY_2_lmmi_wdata_i[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v&quot;:195:5:195:16|*Input PLL_1_rstn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>195</Navigation>
            <Navigation>5</Navigation>
            <Navigation>195</Navigation>
            <Navigation>16</Navigation>
            <Navigation>*Input PLL_1_rstn_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:327:4:327:9|Pruning register bit 31 of count[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>327</Navigation>
            <Navigation>4</Navigation>
            <Navigation>327</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 31 of count[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:327:4:327:9|Pruning register bits 30 to 1 of count[30:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>327</Navigation>
            <Navigation>4</Navigation>
            <Navigation>327</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 30 to 1 of count[30:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:307:4:307:9|Pruning register bit 31 of count[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>307</Navigation>
            <Navigation>4</Navigation>
            <Navigation>307</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 31 of count[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:307:4:307:9|Pruning register bits 30 to 1 of count[30:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>307</Navigation>
            <Navigation>4</Navigation>
            <Navigation>307</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 30 to 1 of count[30:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3349:10:3349:16|Inout dqs2_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3349</Navigation>
            <Navigation>10</Navigation>
            <Navigation>3349</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Inout dqs2_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3350:10:3350:16|Inout dqs3_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3350</Navigation>
            <Navigation>10</Navigation>
            <Navigation>3350</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Inout dqs3_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3351:10:3351:16|Inout dqs4_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3351</Navigation>
            <Navigation>10</Navigation>
            <Navigation>3351</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Inout dqs4_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3352:10:3352:16|Inout dqs5_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3352</Navigation>
            <Navigation>10</Navigation>
            <Navigation>3352</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Inout dqs5_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3353:10:3353:16|Inout dqs6_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3353</Navigation>
            <Navigation>10</Navigation>
            <Navigation>3353</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Inout dqs6_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3354:10:3354:16|Inout dqs7_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3354</Navigation>
            <Navigation>10</Navigation>
            <Navigation>3354</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Inout dqs7_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3355:10:3355:16|Inout dqs8_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3355</Navigation>
            <Navigation>10</Navigation>
            <Navigation>3355</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Inout dqs8_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3358:16:3358:25|Inout dq_dqs2_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3358</Navigation>
            <Navigation>16</Navigation>
            <Navigation>3358</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Inout dq_dqs2_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3359:16:3359:25|Inout dq_dqs3_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3359</Navigation>
            <Navigation>16</Navigation>
            <Navigation>3359</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Inout dq_dqs3_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3360:16:3360:25|Inout dq_dqs4_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3360</Navigation>
            <Navigation>16</Navigation>
            <Navigation>3360</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Inout dq_dqs4_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3361:16:3361:25|Inout dq_dqs5_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3361</Navigation>
            <Navigation>16</Navigation>
            <Navigation>3361</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Inout dq_dqs5_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3362:16:3362:25|Inout dq_dqs6_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3362</Navigation>
            <Navigation>16</Navigation>
            <Navigation>3362</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Inout dq_dqs6_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3363:16:3363:25|Inout dq_dqs7_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3363</Navigation>
            <Navigation>16</Navigation>
            <Navigation>3363</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Inout dq_dqs7_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3364:16:3364:25|Inout dq_dqs8_io is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3364</Navigation>
            <Navigation>16</Navigation>
            <Navigation>3364</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Inout dq_dqs8_io is unused</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>16</Severity>
            <Dynamic>MT536 |Found constraint file with both legacy-style and FPGA timing constraints.</Dynamic>
            <Navigation>MT536</Navigation>
            <Navigation>Found constraint file with both legacy-style and FPGA timing constraints. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>16</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[0\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[0\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[1\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[1\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[2\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[2\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[3\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[3\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[4\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[4\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[5\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[5\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[6\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[6\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[7\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[7\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[0\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[0\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[1\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[1\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[2\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[2\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[3\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[3\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[4\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[4\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[5\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[5\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[6\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[6\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2026:29:2026:41|Removing instance DQ_BLOCK\[7\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2026</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[7\]\.DQ_X2\.u_DQ_IDDRX2DQ (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[0\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[0\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[1\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[1\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[2\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[2\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[3\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[3\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[4\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[4\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[5\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[5\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[6\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[6\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[7\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[7\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[0\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[0\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[1\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[1\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[2\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[2\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[3\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[3\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[4\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[4\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[5\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[5\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[6\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[6\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN114 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2021:41:2021:48|Removing instance DQ_BLOCK\[7\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2021</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Removing instance DQ_BLOCK\[7\]\.u_DELAYB (in view: work.DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_1(verilog)) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT530 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3517:4:3517:9|Found inferred clock DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock which controls 8 sequential elements including DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1]. This clock has no specified timing constraint which may adversely impact design performance.</Dynamic>
            <Navigation>MT530</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>4</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found inferred clock DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock which controls 8 sequential elements including DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1]. This clock has no specified timing constraint which may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT530 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:327:4:327:9|Found inferred clock main|MIPI_DPHY_2_sync_clk_i_inferred_clock which controls 2 sequential elements including MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER\.lscc_mipi_wrapper_tx.GEN_CLK_DIVAIDER\.u_clock_divider.count[0]. This clock has no specified timing constraint which may adversely impact design performance.</Dynamic>
            <Navigation>MT530</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>327</Navigation>
            <Navigation>4</Navigation>
            <Navigation>327</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found inferred clock main|MIPI_DPHY_2_sync_clk_i_inferred_clock which controls 2 sequential elements including MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER\.lscc_mipi_wrapper_tx.GEN_CLK_DIVAIDER\.u_clock_divider.count[0]. This clock has no specified timing constraint which may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT530 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:307:4:307:9|Found inferred clock main|MIPI_DPHY_1_sync_clk_i_inferred_clock which controls 2 sequential elements including MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER\.lscc_mipi_wrapper_rx.HARD_IP\.CIL\.u_clock_divider.count[0]. This clock has no specified timing constraint which may adversely impact design performance.</Dynamic>
            <Navigation>MT530</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>307</Navigation>
            <Navigation>4</Navigation>
            <Navigation>307</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found inferred clock main|MIPI_DPHY_1_sync_clk_i_inferred_clock which controls 2 sequential elements including MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER\.lscc_mipi_wrapper_rx.HARD_IP\.CIL\.u_clock_divider.count[0]. This clock has no specified timing constraint which may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT530 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1329:4:1329:9|Found inferred clock main|DDR_MEM_1_sync_clk_i_inferred_clock which controls 17 sequential elements including DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.flag[1]. This clock has no specified timing constraint which may adversely impact design performance.</Dynamic>
            <Navigation>MT530</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found inferred clock main|DDR_MEM_1_sync_clk_i_inferred_clock which controls 17 sequential elements including DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u1_mem_sync.flag[1]. This clock has no specified timing constraint which may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3517:4:3517:9|Removing FSM register DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1] (in view view:work.main(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>4</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing FSM register DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1] (in view view:work.main(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3517:4:3517:9|Removing FSM register DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[0] (in view view:work.main(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>4</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing FSM register DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[0] (in view view:work.main(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:307:4:307:9|Sequential instance MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_clock_divider.clk_r is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>307</Navigation>
            <Navigation>4</Navigation>
            <Navigation>307</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_clock_divider.clk_r is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:307:4:307:9|Sequential instance MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_clock_divider.count[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>307</Navigation>
            <Navigation>4</Navigation>
            <Navigation>307</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance MIPI_DPHY_1_inst.lscc_mipi_dphy_inst.RECEIVER.lscc_mipi_wrapper_rx.HARD_IP.CIL.u_clock_divider.count[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:327:4:327:9|Sequential instance MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.GEN_CLK_DIVAIDER.u_clock_divider.clk_r is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>327</Navigation>
            <Navigation>4</Navigation>
            <Navigation>327</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.GEN_CLK_DIVAIDER.u_clock_divider.clk_r is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:327:4:327:9|Sequential instance MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.GEN_CLK_DIVAIDER.u_clock_divider.count[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>327</Navigation>
            <Navigation>4</Navigation>
            <Navigation>327</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance MIPI_DPHY_2_inst.lscc_mipi_dphy_inst.TRANSMITTER.lscc_mipi_wrapper_tx.GEN_CLK_DIVAIDER.u_clock_divider.count[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO161 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3517:4:3517:9|Register bit DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1] (in view view:work.main(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO161</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>4</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Register bit DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[1] (in view view:work.main(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3517:4:3517:9|Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>4</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.delay_st_r[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3517:4:3517:9|Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>4</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3517:4:3517:9|Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[1] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>4</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[1] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3517:4:3517:9|Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[2] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>4</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[2] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:3517:4:3517:9|Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[3] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>4</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance DDR_MEM_1_inst.lscc_ddr_mem_inst.loadn_cntr_r[3] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v&quot;:1303:67:1303:71|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1303</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v&quot;:2331:65:2331:77|Blackbox DPHY_Z9_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>2331</Navigation>
            <Navigation>65</Navigation>
            <Navigation>2331</Navigation>
            <Navigation>77</Navigation>
            <Navigation>Blackbox DPHY_Z9_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v&quot;:1205:69:1205:78|Blackbox DPHY_Z6_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>1205</Navigation>
            <Navigation>69</Navigation>
            <Navigation>1205</Navigation>
            <Navigation>78</Navigation>
            <Navigation>Blackbox DPHY_Z6_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:672:27:672:37|Blackbox ODDRX2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>672</Navigation>
            <Navigation>27</Navigation>
            <Navigation>672</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Blackbox ODDRX2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:666:41:666:48|Blackbox DELAYB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>666</Navigation>
            <Navigation>41</Navigation>
            <Navigation>666</Navigation>
            <Navigation>48</Navigation>
            <Navigation>Blackbox DELAYB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1041:27:1041:38|Blackbox ODDRX1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1041</Navigation>
            <Navigation>27</Navigation>
            <Navigation>1041</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Blackbox ODDRX1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2850:26:2850:36|Blackbox OSHX2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2850</Navigation>
            <Navigation>26</Navigation>
            <Navigation>2850</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Blackbox OSHX2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:2044:29:2044:41|Blackbox ODDRX2DQ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2044</Navigation>
            <Navigation>29</Navigation>
            <Navigation>2044</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Blackbox ODDRX2DQ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1965:29:1965:38|Blackbox TSHX2DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1965</Navigation>
            <Navigation>29</Navigation>
            <Navigation>1965</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Blackbox TSHX2DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1952:28:1952:36|Blackbox TSHX2DQ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1952</Navigation>
            <Navigation>28</Navigation>
            <Navigation>1952</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Blackbox TSHX2DQ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1903:30:1903:40|Blackbox ODDRX2DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1903</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1903</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Blackbox ODDRX2DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1853:55:1853:63|Blackbox DQSBUF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1853</Navigation>
            <Navigation>55</Navigation>
            <Navigation>1853</Navigation>
            <Navigation>63</Navigation>
            <Navigation>Blackbox DQSBUF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1621:60:1621:68|Blackbox DDRDLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1621</Navigation>
            <Navigation>60</Navigation>
            <Navigation>1621</Navigation>
            <Navigation>68</Navigation>
            <Navigation>Blackbox DDRDLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1604:35:1604:45|Blackbox ECLKSYNC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1604</Navigation>
            <Navigation>35</Navigation>
            <Navigation>1604</Navigation>
            <Navigation>45</Navigation>
            <Navigation>Blackbox ECLKSYNC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v&quot;:1598:30:1598:39|Blackbox ECLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1598</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1598</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Blackbox ECLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>16</Severity>
            <Dynamic>MT420 |Found inferred clock PLL_1_ipgen_lscc_pll_Z26_layer0|clkop_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_1_inst.lscc_pll_inst.PLL_1_clkop_o.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock PLL_1_ipgen_lscc_pll_Z26_layer0|clkop_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_1_inst.lscc_pll_inst.PLL_1_clkop_o.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>16</Severity>
            <Dynamic>MT420 |Found inferred clock DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.sclk_o.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.sclk_o.</Navigation>
        </Message>
        <Message>
            <ID>1026001</ID>
            <Severity>16</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Dynamic>
            <Dynamic>97</Dynamic>
            <Dynamic>No port matched 'scl_io'.</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Navigation>
            <Navigation>97</Navigation>
        </Message>
        <Message>
            <ID>1026001</ID>
            <Severity>16</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Dynamic>
            <Dynamic>98</Dynamic>
            <Dynamic>No port matched 'sda_io'.</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Navigation>
            <Navigation>98</Navigation>
        </Message>
        <Message>
            <ID>1026001</ID>
            <Severity>16</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Dynamic>
            <Dynamic>99</Dynamic>
            <Dynamic>No port matched 'scl_io'.</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Navigation>
            <Navigation>99</Navigation>
        </Message>
        <Message>
            <ID>1026001</ID>
            <Severity>16</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Dynamic>
            <Dynamic>100</Dynamic>
            <Dynamic>No port matched 'sda_io'.</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Navigation>
            <Navigation>100</Navigation>
        </Message>
        <Message>
            <ID>1027013</ID>
            <Severity>16</Severity>
            <Dynamic>port</Dynamic>
            <Dynamic>scl_io</Dynamic>
        </Message>
        <Message>
            <ID>1014301</ID>
            <Severity>16</Severity>
            <Dynamic>scl_io</Dynamic>
            <Dynamic>ldc_set_port -iobuf {PULLMODE=UP} [get_ports scl_io]</Dynamic>
        </Message>
        <Message>
            <ID>1027013</ID>
            <Severity>16</Severity>
            <Dynamic>port</Dynamic>
            <Dynamic>sda_io</Dynamic>
        </Message>
        <Message>
            <ID>1014301</ID>
            <Severity>16</Severity>
            <Dynamic>sda_io</Dynamic>
            <Dynamic>ldc_set_port -iobuf {PULLMODE=UP} [get_ports sda_io]</Dynamic>
        </Message>
        <Message>
            <ID>1011001</ID>
            <Severity>16</Severity>
            <Dynamic>ldc_set_port -iobuf {PULLMODE=UP} [get_ports scl_io]</Dynamic>
        </Message>
        <Message>
            <ID>1011001</ID>
            <Severity>16</Severity>
            <Dynamic>ldc_set_port -iobuf {PULLMODE=UP} [get_ports sda_io]</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>NC0</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>GSR_INST.GSROUT</Dynamic>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o} -source [get_pins {DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN}] -divide_by 2 [get_pins {DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT }] </Dynamic>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {PLL_1_clkop_o} -source [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] </Dynamic>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {PLL_1_clkos_o} -source [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 3 [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] </Dynamic>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {PLL_1_inst/lscc_pll_inst/clkos2_o} -source [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] </Dynamic>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o} -source [get_pins {DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN}] -divide_by 2 [get_pins {DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT }] </Dynamic>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {PLL_1_clkop_o} -source [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] </Dynamic>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {PLL_1_clkos_o} -source [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 3 [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] </Dynamic>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {PLL_1_inst/lscc_pll_inst/clkos2_o} -source [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] </Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>62243001</ID>
            <Severity>16</Severity>
            <Dynamic>PLL_1_inst.lscc_pll_inst.clkos2_o</Dynamic>
            <Dynamic>PLL_CORE</Dynamic>
            <Dynamic>PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst</Dynamic>
        </Message>
        <Message>
            <ID>62244000</ID>
            <Severity>1</Severity>
            <Dynamic>PLL_1_inst.lscc_pll_inst.clkos2_o</Dynamic>
            <Dynamic>PLL_CORE</Dynamic>
            <Dynamic>PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst</Dynamic>
            <Dynamic>primary clock</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>IO ports are not constrained.</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>