
; 169 occurrences:
; abseil-cpp/optimized/mutex.cc.ll
; libquic/optimized/p224-64.c.ll
; lief/optimized/ecp_curves.c.ll
; linux/optimized/espfix_64.ll
; linux/optimized/fault.ll
; linux/optimized/fork.ll
; linux/optimized/gup.ll
; linux/optimized/hugetlb.ll
; linux/optimized/hugetlb_vmemmap.ll
; linux/optimized/init_64.ll
; linux/optimized/ioremap.ll
; linux/optimized/maple_tree.ll
; linux/optimized/memory.ll
; linux/optimized/mprotect.ll
; linux/optimized/mremap.ll
; linux/optimized/page_vma_mapped.ll
; linux/optimized/percpu.ll
; linux/optimized/pgtable-generic.ll
; linux/optimized/pgtable.ll
; linux/optimized/pti.ll
; linux/optimized/rmap.ll
; linux/optimized/set_memory.ll
; linux/optimized/sparse-vmemmap.ll
; linux/optimized/vmalloc.ll
; linux/optimized/vsprintf.ll
; linux/optimized/vsyscall_64.ll
; llvm/optimized/AArch64CallLowering.cpp.ll
; llvm/optimized/AArch64ISelLowering.cpp.ll
; llvm/optimized/AArch64InstructionSelector.cpp.ll
; llvm/optimized/AArch64LegalizerInfo.cpp.ll
; llvm/optimized/AArch64LoadStoreOptimizer.cpp.ll
; llvm/optimized/AArch64O0PreLegalizerCombiner.cpp.ll
; llvm/optimized/AArch64PostLegalizerCombiner.cpp.ll
; llvm/optimized/AArch64PostLegalizerLowering.cpp.ll
; llvm/optimized/AArch64PreLegalizerCombiner.cpp.ll
; llvm/optimized/AArch64RegisterBankInfo.cpp.ll
; llvm/optimized/CallLowering.cpp.ll
; llvm/optimized/CodeGenCommonISel.cpp.ll
; llvm/optimized/CombinerHelper.cpp.ll
; llvm/optimized/CombinerHelperVectorOps.cpp.ll
; llvm/optimized/CompilerInvocation.cpp.ll
; llvm/optimized/DFAPacketizer.cpp.ll
; llvm/optimized/GISelKnownBits.cpp.ll
; llvm/optimized/GlobalISelEmitter.cpp.ll
; llvm/optimized/GlobalISelMatchTable.cpp.ll
; llvm/optimized/IRTranslator.cpp.ll
; llvm/optimized/InlineAsmLowering.cpp.ll
; llvm/optimized/InstrRefBasedImpl.cpp.ll
; llvm/optimized/LegacyLegalizerInfo.cpp.ll
; llvm/optimized/LegalityPredicates.cpp.ll
; llvm/optimized/LegalizeMutations.cpp.ll
; llvm/optimized/Legalizer.cpp.ll
; llvm/optimized/LegalizerHelper.cpp.ll
; llvm/optimized/LoadStoreOpt.cpp.ll
; llvm/optimized/LowLevelType.cpp.ll
; llvm/optimized/LowLevelTypeUtils.cpp.ll
; llvm/optimized/MIRVRegNamerUtils.cpp.ll
; llvm/optimized/MachineFunction.cpp.ll
; llvm/optimized/MachineIRBuilder.cpp.ll
; llvm/optimized/MachineInstr.cpp.ll
; llvm/optimized/MachinePipeliner.cpp.ll
; llvm/optimized/MachineStableHash.cpp.ll
; llvm/optimized/MachineVerifier.cpp.ll
; llvm/optimized/MicrosoftMangle.cpp.ll
; llvm/optimized/ModuloSchedule.cpp.ll
; llvm/optimized/PPMacroExpansion.cpp.ll
; llvm/optimized/RISCVAsmParser.cpp.ll
; llvm/optimized/RISCVCallLowering.cpp.ll
; llvm/optimized/RISCVInstrInfo.cpp.ll
; llvm/optimized/RISCVInstructionSelector.cpp.ll
; llvm/optimized/RISCVLegalizerInfo.cpp.ll
; llvm/optimized/RISCVO0PreLegalizerCombiner.cpp.ll
; llvm/optimized/RISCVPostLegalizerCombiner.cpp.ll
; llvm/optimized/RISCVPreLegalizerCombiner.cpp.ll
; llvm/optimized/RISCVRegisterBankInfo.cpp.ll
; llvm/optimized/RegBankSelect.cpp.ll
; llvm/optimized/RelocationResolver.cpp.ll
; llvm/optimized/TargetInstrInfo.cpp.ll
; llvm/optimized/TargetRegisterInfo.cpp.ll
; llvm/optimized/X86AvoidStoreForwardingBlocks.cpp.ll
; llvm/optimized/X86InsertPrefetch.cpp.ll
; llvm/optimized/X86InstrInfo.cpp.ll
; llvm/optimized/X86InstructionSelector.cpp.ll
; llvm/optimized/X86LegalizerInfo.cpp.ll
; llvm/optimized/X86RegisterBankInfo.cpp.ll
; openssl/optimized/quic_multistream_test-bin-quic_multistream_test.ll
; qemu/optimized/hw_intc_riscv_aplic.c.ll
; redis/optimized/networking.ll
; ruby/optimized/ractor.ll
; smol-rs/optimized/1oh9kqlut4l8b0iz.ll
; spike/optimized/csrrc.ll
; spike/optimized/csrrci.ll
; spike/optimized/csrrs.ll
; spike/optimized/csrrsi.ll
; spike/optimized/csrrw.ll
; spike/optimized/csrrwi.ll
; spike/optimized/csrs.ll
; spike/optimized/disasm.ll
; spike/optimized/dret.ll
; spike/optimized/mnret.ll
; spike/optimized/mret.ll
; spike/optimized/sret.ll
; spike/optimized/wfi.ll
; zed-rs/optimized/0k39p9up5rytvke5pw0rpnqq3.ll
; zed-rs/optimized/0lat0a8n0yyu36v701jbujegy.ll
; zed-rs/optimized/0uhls3bdwbtw819jw54cjlb1g.ll
; zed-rs/optimized/0vnbmlxu10ddx9givt7eswndf.ll
; zed-rs/optimized/0wbr7hawm3hhssd3mb6rpxjuy.ll
; zed-rs/optimized/1cwzjnrfv3j054rlb5kbvkj4j.ll
; zed-rs/optimized/1qlbycllwhv2lkix7kwefnz53.ll
; zed-rs/optimized/22yhhw1zn4ojjgxq4acy3keo1.ll
; zed-rs/optimized/2i53snxjtl1vkhht1z1o8oxqm.ll
; zed-rs/optimized/2i8q3168bbbqfi20z5b5reakb.ll
; zed-rs/optimized/2iqtdraa6u0k4qeql889pav3y.ll
; zed-rs/optimized/2ko2h6cyv14vtd7gtva137r5r.ll
; zed-rs/optimized/2lw35stqiq7glihlnpq83gzrr.ll
; zed-rs/optimized/2n7zpxtwrm3x59l3dobu4rzwd.ll
; zed-rs/optimized/2zyms9mv478g6wz6fiwkjcirv.ll
; zed-rs/optimized/37r3t47pkz6irsdctz9dqfv7q.ll
; zed-rs/optimized/39lzktwx2nvisrblfh35ru2f3.ll
; zed-rs/optimized/3qbpk93sn2x4kpb6yir9ia55w.ll
; zed-rs/optimized/3rz05x99sh0wwps98abpn93tt.ll
; zed-rs/optimized/3w62movadz26xj1uazrxcr5i1.ll
; zed-rs/optimized/47dhsg4crd0e549rnj4wgynqw.ll
; zed-rs/optimized/4fyhwfiqsw9ohnjo2y5j5xbie.ll
; zed-rs/optimized/4uqslu3jbr7am15q7jhsjzjok.ll
; zed-rs/optimized/52tvc7nloivzgksu0gme9ypvb.ll
; zed-rs/optimized/58zzb6x6eudh3n5ke423zp84i.ll
; zed-rs/optimized/5c2faqsf00aa345gpwuha0168.ll
; zed-rs/optimized/5g69ycmx1hx8kom1nw4jlv4qu.ll
; zed-rs/optimized/5uzqbdqe1c2211uhbr477llbz.ll
; zed-rs/optimized/62anrzttoarjq1pjtw5plvct0.ll
; zed-rs/optimized/6ynx0w9sgeecr389qqgspp29k.ll
; zed-rs/optimized/79csf9u0488pypzcoup4hx6r6.ll
; zed-rs/optimized/7offj6lzxoas51l1lkjnpl1i7.ll
; zed-rs/optimized/7upr0o9ppxwcohq9brd8pyu8y.ll
; zed-rs/optimized/8cl3iftidv0wli8vmdti9hi4a.ll
; zed-rs/optimized/8eqvz1cros5avqdf3zxmr42sw.ll
; zed-rs/optimized/8wv9z8bsh382qkns7z2j1g5g5.ll
; zed-rs/optimized/96thvm85ivkx2dsim0kcnfp0c.ll
; zed-rs/optimized/9d69geg79mpogihdf8rtvdtuo.ll
; zed-rs/optimized/9eo76tba1erav5jilj8ajp2rm.ll
; zed-rs/optimized/9hvnxe4idsbiksc0p73mzewwy.ll
; zed-rs/optimized/9lkxb3wr7oqpe4y4naurquros.ll
; zed-rs/optimized/9oud1h62u03nz2mcyi55yd787.ll
; zed-rs/optimized/9s8zak994auro8i1pbj07dshc.ll
; zed-rs/optimized/9vqlxftjnt72m01zwkt5hp8sa.ll
; zed-rs/optimized/9zd8wd1s2fxo541ze2ot3j12x.ll
; zed-rs/optimized/ai9j7gmxmmw0mus75ngkrkium.ll
; zed-rs/optimized/aiv1yyy6z36fx5c8hiy972edv.ll
; zed-rs/optimized/atq9mmg913h76iyxx32io10uu.ll
; zed-rs/optimized/axxbjhn7tbipaimusvotj6onb.ll
; zed-rs/optimized/b0b1iz0x61wc5hi8bcpifcod2.ll
; zed-rs/optimized/b3ou4m5dtc370x50ytakxr6ey.ll
; zed-rs/optimized/b8qgowmgtglca3x1tojob83nm.ll
; zed-rs/optimized/bfpu524frxfxbxquzcr7varrl.ll
; zed-rs/optimized/bt0k6necr66kdxm446j75ei1q.ll
; zed-rs/optimized/bx05yi7k15cz36qdtwh95aj38.ll
; zed-rs/optimized/cmu2b94ut8bnj8sijwxnxwwfq.ll
; zed-rs/optimized/cpecq2332ja034c7y11d0r1cc.ll
; zed-rs/optimized/d5b8zvtgw734y7w1gjv52oafa.ll
; zed-rs/optimized/dally6x569ysgd5tzonzxraaq.ll
; zed-rs/optimized/e66tc8fpopkhvcaubi5eloc1x.ll
; zed-rs/optimized/e75fjpzj3bpzufgy33hoqk9eo.ll
; zed-rs/optimized/e85mfp4znq1rfhk7zzynew4fw.ll
; zed-rs/optimized/en3uai7yd5bkmxrsnuaiiokvq.ll
; zed-rs/optimized/esrqbc7sctb290fsujuxslk6b.ll
; zed-rs/optimized/eyvf9tmamhxt9pgqpi4erssy8.ll
; zed-rs/optimized/f1suy9miqr5txm7nzzcuw0lf4.ll
; Function Attrs: nounwind
define i64 @func0000000000000001(i64 %0, i64 %1) #0 {
entry:
  %2 = icmp eq i64 %1, 1
  %3 = select i1 %2, i64 8161, i64 -4294959105
  %4 = and i64 %3, %0
  ret i64 %4
}

; 9 occurrences:
; abseil-cpp/optimized/cord.cc.ll
; abseil-cpp/optimized/cord_rep_btree.cc.ll
; abseil-cpp/optimized/cord_rep_btree_navigator_test.cc.ll
; abseil-cpp/optimized/cord_rep_btree_reader_test.cc.ll
; abseil-cpp/optimized/cord_rep_btree_test.cc.ll
; abseil-cpp/optimized/cord_test.cc.ll
; protobuf/optimized/message_lite.cc.ll
; protobuf/optimized/zero_copy_stream.cc.ll
; protobuf/optimized/zero_copy_stream_impl_lite.cc.ll
; Function Attrs: nounwind
define i64 @func0000000000000014(i64 %0, i64 %1) #0 {
entry:
  %2 = icmp samesign ult i64 %1, 513
  %3 = select i1 %2, i64 -8, i64 -64
  %4 = and i64 %0, %3
  ret i64 %4
}

; 3 occurrences:
; cpython/optimized/obmalloc.ll
; linux/optimized/nf_nat_core.ll
; mimalloc/optimized/segment.c.ll
; Function Attrs: nounwind
define i64 @func0000000000000018(i64 %0, i64 %1) #0 {
entry:
  %2 = icmp samesign ugt i64 %1, 2
  %3 = select i1 %2, i64 16, i64 32
  %4 = and i64 %0, %3
  ret i64 %4
}

attributes #0 = { nounwind }
