arch                       	circuit        	vpr_status	min_chan_width	critical_path_delay	routed_wirelength	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	device_width	device_height	setup_TNS	setup_WNS	hold_TNS	hold_WNS	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	total_power	routing_power_perc	clock_power_perc	tile_power_perc	error
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	success   	46            	4.0207             	4742             	0.65565  	0.709206  	1.29034                  	0.137024            	765                	895                  	402                 	35     	99    	130        	1           	0       	1.10        	1.10         	1.40     	1.40     	1.40    	1.40    	1.40          	1.40                	1.40                	0.00671    	0.2722            	0.07681         	0.651          
k6_frac_N10_mem32K_40nm.xml	diffeq1.v      	success   	52            	22.2975            	13308            	0.453897 	1.37003   	7.96176                  	0.713511            	1004               	941                  	705                 	37     	162   	96         	0           	5       	1.10        	1.10         	1.40     	1.40     	1.40    	1.40    	1.40          	1.40                	1.40                	0.008355   	0.3637            	0.03034         	0.6059         
