{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459117461195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459117461195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 18:24:21 2016 " "Processing started: Sun Mar 27 18:24:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459117461195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459117461195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4Part2 -c Lab4Part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4Part2 -c Lab4Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459117461195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1459117461445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-Behavioral " "Found design unit 1: REG-Behavioral" {  } { { "REG.vhd" "" { Text "C:/My_Designs/Quartus4/REG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.vhd" "" { Text "C:/My_Designs/Quartus4/REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/My_Designs/Quartus4/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/My_Designs/Quartus4/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-structure " "Found design unit 1: MIPS-structure" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Internal " "Found design unit 1: Memory-Internal" {  } { { "Memory.vhd" "" { Text "C:/My_Designs/Quartus4/Memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/My_Designs/Quartus4/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complete_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complete_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complete_MIPS-model " "Found design unit 1: Complete_MIPS-model" {  } { { "Complete_MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/Complete_MIPS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complete_MIPS " "Found entity 1: Complete_MIPS" {  } { { "Complete_MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/Complete_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117468127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Complete_MIPS " "Elaborating entity \"Complete_MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459117468174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL1\"" {  } { { "Complete_MIPS.vhd" "PLL1" { Text "C:/My_Designs/Quartus4/Complete_MIPS.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL1\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/My_Designs/Quartus4/PLL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL1\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/My_Designs/Quartus4/PLL.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL1\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468190 ""}  } { { "PLL.vhd" "" { Text "C:/My_Designs/Quartus4/PLL.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459117468190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/My_Designs/Quartus4/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117468221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117468221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL1\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL1\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:CPU " "Elaborating entity \"MIPS\" for hierarchy \"MIPS:CPU\"" {  } { { "Complete_MIPS.vhd" "CPU" { Text "C:/My_Designs/Quartus4/Complete_MIPS.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Writing MIPS.vhd(30) " "Verilog HDL or VHDL warning at MIPS.vhd(30): object \"Writing\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rhi MIPS.vhd(63) " "VHDL Process Statement warning at MIPS.vhd(63): inferring latch(es) for signal or variable \"Rhi\", which holds its previous value in one or more paths through the process" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rlo MIPS.vhd(63) " "VHDL Process Statement warning at MIPS.vhd(63): inferring latch(es) for signal or variable \"Rlo\", which holds its previous value in one or more paths through the process" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[0\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[0\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[1\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[1\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[2\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[2\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[3\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[3\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[4\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[4\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[5\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[5\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[6\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[6\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[7\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[7\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[8\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[8\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[9\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[9\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[10\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[10\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[11\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[11\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[12\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[12\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[13\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[13\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[14\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[14\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[15\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[15\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[16\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[16\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[17\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[17\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[18\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[18\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[19\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[19\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[20\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[20\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[21\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[21\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[22\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[22\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[23\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[23\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[24\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[24\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[25\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[25\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[26\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[26\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[27\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[27\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[28\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[28\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[29\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[29\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[30\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[30\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rlo\[31\] MIPS.vhd(63) " "Inferred latch for \"Rlo\[31\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[0\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[0\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[1\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[1\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[2\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[2\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[3\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[3\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[4\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[4\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[5\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[5\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[6\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[6\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[7\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[7\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[8\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[8\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[9\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[9\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[10\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[10\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[11\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[11\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[12\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[12\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[13\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[13\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[14\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[14\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[15\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[15\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[16\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[16\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[17\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[17\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[18\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[18\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[19\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[19\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[20\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[20\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[21\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[21\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[22\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[22\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[23\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[23\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[24\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[24\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[25\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[25\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[26\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[26\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[27\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[27\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[28\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[28\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[29\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[29\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[30\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[30\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rhi\[31\] MIPS.vhd(63) " "Inferred latch for \"Rhi\[31\]\" at MIPS.vhd(63)" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459117468237 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG MIPS:CPU\|REG:A1 " "Elaborating entity \"REG\" for hierarchy \"MIPS:CPU\|REG:A1\"" {  } { { "MIPS.vhd" "A1" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MEM " "Elaborating entity \"Memory\" for hierarchy \"Memory:MEM\"" {  } { { "Complete_MIPS.vhd" "MEM" { Text "C:/My_Designs/Quartus4/Complete_MIPS.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117468237 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS:CPU\|REG:A1\|Regs_rtl_0 " "Inferred RAM node \"MIPS:CPU\|REG:A1\|Regs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1459117468549 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS:CPU\|REG:A1\|Regs_rtl_1 " "Inferred RAM node \"MIPS:CPU\|REG:A1\|Regs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1459117468549 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memory:MEM\|RAM1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memory:MEM\|RAM1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab4Part2.ram0_Memory_a0c6519c.hdl.mif " "Parameter INIT_FILE set to db/Lab4Part2.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS:CPU\|REG:A1\|Regs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIPS:CPU\|REG:A1\|Regs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab4Part2.ram0_REG_15692.hdl.mif " "Parameter INIT_FILE set to db/Lab4Part2.ram0_REG_15692.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS:CPU\|REG:A1\|Regs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"MIPS:CPU\|REG:A1\|Regs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab4Part2.ram0_REG_15692.hdl.mif " "Parameter INIT_FILE set to db/Lab4Part2.ram0_REG_15692.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1459117469206 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1459117469206 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1459117469206 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MIPS:CPU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MIPS:CPU\|Mult0\"" {  } { { "MIPS.vhd" "Mult0" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 126 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MIPS:CPU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MIPS:CPU\|Mod0\"" {  } { { "MIPS.vhd" "Mod0" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459117469206 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MIPS:CPU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MIPS:CPU\|Div0\"" {  } { { "MIPS.vhd" "Div0" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459117469206 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1459117469206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:MEM\|altsyncram:RAM1_rtl_0 " "Elaborated megafunction instantiation \"Memory:MEM\|altsyncram:RAM1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459117469221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:MEM\|altsyncram:RAM1_rtl_0 " "Instantiated megafunction \"Memory:MEM\|altsyncram:RAM1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab4Part2.ram0_Memory_a0c6519c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab4Part2.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469221 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459117469221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4d1 " "Found entity 1: altsyncram_k4d1" {  } { { "db/altsyncram_k4d1.tdf" "" { Text "C:/My_Designs/Quartus4/db/altsyncram_k4d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117469268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117469268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|REG:A1\|altsyncram:Regs_rtl_0 " "Elaborated megafunction instantiation \"MIPS:CPU\|REG:A1\|altsyncram:Regs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|REG:A1\|altsyncram:Regs_rtl_0 " "Instantiated megafunction \"MIPS:CPU\|REG:A1\|altsyncram:Regs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab4Part2.ram0_REG_15692.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab4Part2.ram0_REG_15692.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469268 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459117469268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3sh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3sh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3sh1 " "Found entity 1: altsyncram_3sh1" {  } { { "db/altsyncram_3sh1.tdf" "" { Text "C:/My_Designs/Quartus4/db/altsyncram_3sh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117469299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117469299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MIPS:CPU\|lpm_mult:Mult0\"" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459117469315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|lpm_mult:Mult0 " "Instantiated megafunction \"MIPS:CPU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469315 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459117469315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/My_Designs/Quartus4/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117469346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117469346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"MIPS:CPU\|lpm_divide:Mod0\"" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459117469362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|lpm_divide:Mod0 " "Instantiated megafunction \"MIPS:CPU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469362 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459117469362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/My_Designs/Quartus4/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117469393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117469393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/My_Designs/Quartus4/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117469393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117469393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/My_Designs/Quartus4/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117469456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117469456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/My_Designs/Quartus4/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117469502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117469502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/My_Designs/Quartus4/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117469534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117469534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:CPU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"MIPS:CPU\|lpm_divide:Div0\"" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459117469534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:CPU\|lpm_divide:Div0 " "Instantiated megafunction \"MIPS:CPU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459117469534 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459117469534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/My_Designs/Quartus4/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459117469565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459117469565 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Key 0 " "Ignored assignment(s) for \"Key\[0\]\" because \"Key\" is not a bus or array" {  } { { "Complete_MIPS.vhd" "Key" { Text "C:/My_Designs/Quartus4/Complete_MIPS.vhd" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1459117470049 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Key 1 " "Ignored assignment(s) for \"Key\[1\]\" because \"Key\" is not a bus or array" {  } { { "Complete_MIPS.vhd" "Key" { Text "C:/My_Designs/Quartus4/Complete_MIPS.vhd" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1459117470049 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Key 2 " "Ignored assignment(s) for \"Key\[2\]\" because \"Key\" is not a bus or array" {  } { { "Complete_MIPS.vhd" "Key" { Text "C:/My_Designs/Quartus4/Complete_MIPS.vhd" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1459117470049 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Key 3 " "Ignored assignment(s) for \"Key\[3\]\" because \"Key\" is not a bus or array" {  } { { "Complete_MIPS.vhd" "Key" { Text "C:/My_Designs/Quartus4/Complete_MIPS.vhd" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1459117470049 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Key 0 " "Ignored assignment(s) for \"Key\[0\]\" because \"Key\" is not a bus or array" {  } { { "Complete_MIPS.vhd" "Key" { Text "C:/My_Designs/Quartus4/Complete_MIPS.vhd" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1459117470049 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Key 1 " "Ignored assignment(s) for \"Key\[1\]\" because \"Key\" is not a bus or array" {  } { { "Complete_MIPS.vhd" "Key" { Text "C:/My_Designs/Quartus4/Complete_MIPS.vhd" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1459117470049 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Key 2 " "Ignored assignment(s) for \"Key\[2\]\" because \"Key\" is not a bus or array" {  } { { "Complete_MIPS.vhd" "Key" { Text "C:/My_Designs/Quartus4/Complete_MIPS.vhd" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1459117470049 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Key 3 " "Ignored assignment(s) for \"Key\[3\]\" because \"Key\" is not a bus or array" {  } { { "Complete_MIPS.vhd" "Key" { Text "C:/My_Designs/Quartus4/Complete_MIPS.vhd" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1459117470049 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[0\] " "Latch MIPS:CPU\|Rhi\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[0\] " "Latch MIPS:CPU\|Rlo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[1\] " "Latch MIPS:CPU\|Rlo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[1\] " "Latch MIPS:CPU\|Rhi\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[2\] " "Latch MIPS:CPU\|Rlo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[2\] " "Latch MIPS:CPU\|Rhi\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[3\] " "Latch MIPS:CPU\|Rlo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[3\] " "Latch MIPS:CPU\|Rhi\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[4\] " "Latch MIPS:CPU\|Rhi\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[4\] " "Latch MIPS:CPU\|Rlo\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[5\] " "Latch MIPS:CPU\|Rhi\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[5\] " "Latch MIPS:CPU\|Rlo\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[6\] " "Latch MIPS:CPU\|Rhi\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[6\] " "Latch MIPS:CPU\|Rlo\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[7\] " "Latch MIPS:CPU\|Rhi\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[7\] " "Latch MIPS:CPU\|Rlo\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[8\] " "Latch MIPS:CPU\|Rhi\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[8\] " "Latch MIPS:CPU\|Rlo\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[9\] " "Latch MIPS:CPU\|Rhi\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[9\] " "Latch MIPS:CPU\|Rlo\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[10\] " "Latch MIPS:CPU\|Rhi\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[10\] " "Latch MIPS:CPU\|Rlo\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[11\] " "Latch MIPS:CPU\|Rhi\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[11\] " "Latch MIPS:CPU\|Rlo\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[12\] " "Latch MIPS:CPU\|Rhi\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[12\] " "Latch MIPS:CPU\|Rlo\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[13\] " "Latch MIPS:CPU\|Rhi\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[13\] " "Latch MIPS:CPU\|Rlo\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[14\] " "Latch MIPS:CPU\|Rhi\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[14\] " "Latch MIPS:CPU\|Rlo\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[15\] " "Latch MIPS:CPU\|Rhi\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[15\] " "Latch MIPS:CPU\|Rlo\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[16\] " "Latch MIPS:CPU\|Rhi\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[16\] " "Latch MIPS:CPU\|Rlo\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[17\] " "Latch MIPS:CPU\|Rhi\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[17\] " "Latch MIPS:CPU\|Rlo\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[31\] " "Latch MIPS:CPU\|Rlo\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[31\] " "Latch MIPS:CPU\|Rhi\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[30\] " "Latch MIPS:CPU\|Rlo\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[30\] " "Latch MIPS:CPU\|Rhi\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[29\] " "Latch MIPS:CPU\|Rlo\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[29\] " "Latch MIPS:CPU\|Rhi\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470174 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[28\] " "Latch MIPS:CPU\|Rlo\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[28\] " "Latch MIPS:CPU\|Rhi\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[27\] " "Latch MIPS:CPU\|Rhi\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[27\] " "Latch MIPS:CPU\|Rlo\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[26\] " "Latch MIPS:CPU\|Rhi\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[26\] " "Latch MIPS:CPU\|Rlo\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[25\] " "Latch MIPS:CPU\|Rhi\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[25\] " "Latch MIPS:CPU\|Rlo\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[24\] " "Latch MIPS:CPU\|Rhi\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[24\] " "Latch MIPS:CPU\|Rlo\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[23\] " "Latch MIPS:CPU\|Rhi\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[23\] " "Latch MIPS:CPU\|Rlo\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[22\] " "Latch MIPS:CPU\|Rhi\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[22\] " "Latch MIPS:CPU\|Rlo\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[21\] " "Latch MIPS:CPU\|Rhi\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[21\] " "Latch MIPS:CPU\|Rlo\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[20\] " "Latch MIPS:CPU\|Rhi\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[20\] " "Latch MIPS:CPU\|Rlo\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[19\] " "Latch MIPS:CPU\|Rhi\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[19\] " "Latch MIPS:CPU\|Rlo\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rhi\[18\] " "Latch MIPS:CPU\|Rhi\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:CPU\|Rlo\[18\] " "Latch MIPS:CPU\|Rlo\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:CPU\|OpSave.div " "Ports D and ENA on the latch are fed by the same signal MIPS:CPU\|OpSave.div" {  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1459117470190 ""}  } { { "MIPS.vhd" "" { Text "C:/My_Designs/Quartus4/MIPS.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1459117470190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1459117471549 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1459117473377 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1459117473717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459117473717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3608 " "Implemented 3608 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1459117473873 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1459117473873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3483 " "Implemented 3483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1459117473873 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1459117473873 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1459117473873 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1459117473873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1459117473873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "778 " "Peak virtual memory: 778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459117473920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 18:24:33 2016 " "Processing ended: Sun Mar 27 18:24:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459117473920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459117473920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459117473920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459117473920 ""}
