Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec 19 09:44:06 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 3           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning           Missing input or output delay               29          
TIMING-20  Warning           Non-clocked latch                           1           
LATCH-1    Advisory          Existing latches in the design              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (9)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_FND/U_fnd_control_ip/U_clk_div/r_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[31]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.510        0.000                      0                 1897        0.098        0.000                      0                 1897        3.750        0.000                       0                   726  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.510        0.000                      0                 1897        0.098        0.000                      0                 1897        3.750        0.000                       0                   726  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.321ns  (logic 1.750ns (21.032%)  route 6.571ns (78.968%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.567     5.088    U_RV32I_CORE/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=70, routed)          1.280     6.825    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]_0[0]
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  U_RV32I_CORE/U_ControlUnit/i__carry_i_8__0/O
                         net (fo=188, routed)         1.127     8.076    U_RV32I_CORE/U_DataPath/U_DecReg3/result0_inferred__0/i__carry
    SLICE_X8Y24          LUT4 (Prop_lut4_I1_O)        0.124     8.200 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_13/O
                         net (fo=6, routed)           0.938     9.138    U_RV32I_CORE/U_DataPath/U_DecReg3/q_reg[27]_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.262 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.262    U_RV32I_CORE/U_DataPath/U_ALU/q[31]_i_7__0_0[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.812 r  U_RV32I_CORE/U_DataPath/U_ALU/result2_carry__2/CO[3]
                         net (fo=2, routed)           1.188    11.000    U_RV32I_CORE/U_DataPath/U_DecReg1/CO[0]
    SLICE_X8Y19          LUT6 (Prop_lut6_I3_O)        0.124    11.124 r  U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.641    11.765    U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.124    11.889 r  U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.779    12.667    U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I4_O)        0.124    12.791 r  U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.618    13.409    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/DIA0
    SLICE_X6Y11          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.514    14.855    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y11          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X6Y11          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.919    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 1.874ns (22.219%)  route 6.560ns (77.781%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.567     5.088    U_RV32I_CORE/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=70, routed)          1.280     6.825    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]_0[0]
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  U_RV32I_CORE/U_ControlUnit/i__carry_i_8__0/O
                         net (fo=188, routed)         1.127     8.076    U_RV32I_CORE/U_DataPath/U_DecReg3/result0_inferred__0/i__carry
    SLICE_X8Y24          LUT4 (Prop_lut4_I1_O)        0.124     8.200 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_13/O
                         net (fo=6, routed)           0.938     9.138    U_RV32I_CORE/U_DataPath/U_DecReg3/q_reg[27]_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.262 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.262    U_RV32I_CORE/U_DataPath/U_ALU/q[31]_i_7__0_0[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.812 r  U_RV32I_CORE/U_DataPath/U_ALU/result2_carry__2/CO[3]
                         net (fo=2, routed)           1.293    11.105    U_RV32I_CORE/U_DataPath/U_DecReg1/CO[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_7__0/O
                         net (fo=1, routed)           0.452    11.682    U_RV32I_CORE/U_DataPath/U_DecReg3/q[31]_i_3
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.806 r  U_RV32I_CORE/U_DataPath/U_DecReg3/q[31]_i_4__0/O
                         net (fo=1, routed)           0.437    12.242    U_RV32I_CORE/U_ControlUnit/q_reg[31]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    12.366 r  U_RV32I_CORE/U_ControlUnit/q[31]_i_3/O
                         net (fo=32, routed)          1.032    13.399    U_RV32I_CORE/U_DataPath/U_Adder_PC_Imm/w_PCAdderSrcMuxSel__2
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124    13.523 r  U_RV32I_CORE/U_DataPath/U_Adder_PC_Imm/q[6]_i_1/O
                         net (fo=1, routed)           0.000    13.523    U_RV32I_CORE/U_DataPath/U_PrePCReg/D[6]
    SLICE_X0Y13          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.514    14.855    U_RV32I_CORE/U_DataPath/U_PrePCReg/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[6]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.029    15.109    U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -13.523    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 1.750ns (21.330%)  route 6.455ns (78.670%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.567     5.088    U_RV32I_CORE/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=70, routed)          1.280     6.825    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]_0[0]
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  U_RV32I_CORE/U_ControlUnit/i__carry_i_8__0/O
                         net (fo=188, routed)         1.127     8.076    U_RV32I_CORE/U_DataPath/U_DecReg3/result0_inferred__0/i__carry
    SLICE_X8Y24          LUT4 (Prop_lut4_I1_O)        0.124     8.200 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_13/O
                         net (fo=6, routed)           0.938     9.138    U_RV32I_CORE/U_DataPath/U_DecReg3/q_reg[27]_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.262 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.262    U_RV32I_CORE/U_DataPath/U_ALU/q[31]_i_7__0_0[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.812 r  U_RV32I_CORE/U_DataPath/U_ALU/result2_carry__2/CO[3]
                         net (fo=2, routed)           1.188    11.000    U_RV32I_CORE/U_DataPath/U_DecReg1/CO[0]
    SLICE_X8Y19          LUT6 (Prop_lut6_I3_O)        0.124    11.124 r  U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.641    11.765    U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.124    11.889 r  U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.779    12.667    U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I4_O)        0.124    12.791 r  U_RV32I_CORE/U_DataPath/U_DecReg1/RegFile_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.502    13.293    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DIA0
    SLICE_X6Y10          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.515    14.856    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y10          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y10          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.920    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -13.293    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 1.868ns (22.163%)  route 6.560ns (77.837%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.567     5.088    U_RV32I_CORE/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=70, routed)          1.280     6.825    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]_0[0]
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  U_RV32I_CORE/U_ControlUnit/i__carry_i_8__0/O
                         net (fo=188, routed)         1.127     8.076    U_RV32I_CORE/U_DataPath/U_DecReg3/result0_inferred__0/i__carry
    SLICE_X8Y24          LUT4 (Prop_lut4_I1_O)        0.124     8.200 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_13/O
                         net (fo=6, routed)           0.938     9.138    U_RV32I_CORE/U_DataPath/U_DecReg3/q_reg[27]_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.262 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.262    U_RV32I_CORE/U_DataPath/U_ALU/q[31]_i_7__0_0[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.812 r  U_RV32I_CORE/U_DataPath/U_ALU/result2_carry__2/CO[3]
                         net (fo=2, routed)           1.293    11.105    U_RV32I_CORE/U_DataPath/U_DecReg1/CO[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_7__0/O
                         net (fo=1, routed)           0.452    11.682    U_RV32I_CORE/U_DataPath/U_DecReg3/q[31]_i_3
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.806 r  U_RV32I_CORE/U_DataPath/U_DecReg3/q[31]_i_4__0/O
                         net (fo=1, routed)           0.437    12.242    U_RV32I_CORE/U_ControlUnit/q_reg[31]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    12.366 r  U_RV32I_CORE/U_ControlUnit/q[31]_i_3/O
                         net (fo=32, routed)          1.032    13.399    U_RV32I_CORE/U_DataPath/U_Adder_PC_Imm/w_PCAdderSrcMuxSel__2
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.118    13.517 r  U_RV32I_CORE/U_DataPath/U_Adder_PC_Imm/q[7]_i_1/O
                         net (fo=1, routed)           0.000    13.517    U_RV32I_CORE/U_DataPath/U_PrePCReg/D[7]
    SLICE_X0Y13          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.514    14.855    U_RV32I_CORE/U_DataPath/U_PrePCReg/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[7]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.075    15.155    U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -13.517    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 1.772ns (22.078%)  route 6.254ns (77.922%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.634     5.155    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=32, routed)          1.001     6.612    U_RV32I_CORE/U_DataPath/U_PC/Q[6]
    SLICE_X8Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.736 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b14/O
                         net (fo=6, routed)           0.835     7.571    U_RV32I_CORE/U_DataPath/U_PC/out[7]
    SLICE_X8Y14          LUT4 (Prop_lut4_I3_O)        0.152     7.723 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_9/O
                         net (fo=1, routed)           0.286     8.009    U_RV32I_CORE/U_ControlUnit/q_reg[2]_6
    SLICE_X8Y14          LUT6 (Prop_lut6_I0_O)        0.348     8.357 r  U_RV32I_CORE/U_ControlUnit/q[30]_i_3/O
                         net (fo=40, routed)          0.945     9.301    U_RV32I_CORE/U_ControlUnit/aluControl[3]
    SLICE_X8Y22          LUT3 (Prop_lut3_I1_O)        0.116     9.417 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_28/O
                         net (fo=35, routed)          1.063    10.480    U_RV32I_CORE/U_DataPath/U_DecReg1/q_reg[27]_3
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.328    10.808 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[5]_i_2/O
                         net (fo=1, routed)           0.870    11.678    U_RV32I_CORE/U_ControlUnit/q_reg[5]
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.802 r  U_RV32I_CORE/U_ControlUnit/q[5]_i_1__0/O
                         net (fo=2, routed)           0.733    12.536    U_RV32I_CORE/U_ControlUnit/D[3]
    SLICE_X5Y11          LUT5 (Prop_lut5_I3_O)        0.124    12.660 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.522    13.182    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/DIC1
    SLICE_X6Y11          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.514    14.855    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y11          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X6Y11          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.831    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 1.772ns (22.214%)  route 6.205ns (77.786%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.634     5.155    U_RV32I_CORE/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_RV32I_CORE/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=32, routed)          1.001     6.612    U_RV32I_CORE/U_DataPath/U_PC/Q[6]
    SLICE_X8Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.736 r  U_RV32I_CORE/U_DataPath/U_PC/g0_b14/O
                         net (fo=6, routed)           0.835     7.571    U_RV32I_CORE/U_DataPath/U_PC/out[7]
    SLICE_X8Y14          LUT4 (Prop_lut4_I3_O)        0.152     7.723 r  U_RV32I_CORE/U_DataPath/U_PC/q[30]_i_9/O
                         net (fo=1, routed)           0.286     8.009    U_RV32I_CORE/U_ControlUnit/q_reg[2]_6
    SLICE_X8Y14          LUT6 (Prop_lut6_I0_O)        0.348     8.357 r  U_RV32I_CORE/U_ControlUnit/q[30]_i_3/O
                         net (fo=40, routed)          0.945     9.301    U_RV32I_CORE/U_ControlUnit/aluControl[3]
    SLICE_X8Y22          LUT3 (Prop_lut3_I1_O)        0.116     9.417 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_28/O
                         net (fo=35, routed)          1.063    10.480    U_RV32I_CORE/U_DataPath/U_DecReg1/q_reg[27]_3
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.328    10.808 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[5]_i_2/O
                         net (fo=1, routed)           0.870    11.678    U_RV32I_CORE/U_ControlUnit/q_reg[5]
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.802 r  U_RV32I_CORE/U_ControlUnit/q[5]_i_1__0/O
                         net (fo=2, routed)           0.733    12.536    U_RV32I_CORE/U_ControlUnit/D[3]
    SLICE_X5Y11          LUT5 (Prop_lut5_I3_O)        0.124    12.660 r  U_RV32I_CORE/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.473    13.132    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DIC1
    SLICE_X6Y10          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.515    14.856    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y10          RAMD32                                       r  U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y10          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.832    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 1.874ns (22.572%)  route 6.428ns (77.428%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.567     5.088    U_RV32I_CORE/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=70, routed)          1.280     6.825    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]_0[0]
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  U_RV32I_CORE/U_ControlUnit/i__carry_i_8__0/O
                         net (fo=188, routed)         1.127     8.076    U_RV32I_CORE/U_DataPath/U_DecReg3/result0_inferred__0/i__carry
    SLICE_X8Y24          LUT4 (Prop_lut4_I1_O)        0.124     8.200 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_13/O
                         net (fo=6, routed)           0.938     9.138    U_RV32I_CORE/U_DataPath/U_DecReg3/q_reg[27]_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.262 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.262    U_RV32I_CORE/U_DataPath/U_ALU/q[31]_i_7__0_0[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.812 r  U_RV32I_CORE/U_DataPath/U_ALU/result2_carry__2/CO[3]
                         net (fo=2, routed)           1.293    11.105    U_RV32I_CORE/U_DataPath/U_DecReg1/CO[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_7__0/O
                         net (fo=1, routed)           0.452    11.682    U_RV32I_CORE/U_DataPath/U_DecReg3/q[31]_i_3
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.806 r  U_RV32I_CORE/U_DataPath/U_DecReg3/q[31]_i_4__0/O
                         net (fo=1, routed)           0.437    12.242    U_RV32I_CORE/U_ControlUnit/q_reg[31]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    12.366 r  U_RV32I_CORE/U_ControlUnit/q[31]_i_3/O
                         net (fo=32, routed)          0.900    13.267    U_RV32I_CORE/U_DataPath/U_Adder_PC_Imm/w_PCAdderSrcMuxSel__2
    SLICE_X4Y11          LUT3 (Prop_lut3_I1_O)        0.124    13.391 r  U_RV32I_CORE/U_DataPath/U_Adder_PC_Imm/q[10]_i_1/O
                         net (fo=1, routed)           0.000    13.391    U_RV32I_CORE/U_DataPath/U_PrePCReg/D[10]
    SLICE_X4Y11          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.514    14.855    U_RV32I_CORE/U_DataPath/U_PrePCReg/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[10]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDCE (Setup_fdce_C_D)        0.031    15.111    U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -13.391    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 1.874ns (22.583%)  route 6.424ns (77.417%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.567     5.088    U_RV32I_CORE/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=70, routed)          1.280     6.825    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]_0[0]
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  U_RV32I_CORE/U_ControlUnit/i__carry_i_8__0/O
                         net (fo=188, routed)         1.127     8.076    U_RV32I_CORE/U_DataPath/U_DecReg3/result0_inferred__0/i__carry
    SLICE_X8Y24          LUT4 (Prop_lut4_I1_O)        0.124     8.200 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_13/O
                         net (fo=6, routed)           0.938     9.138    U_RV32I_CORE/U_DataPath/U_DecReg3/q_reg[27]_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.262 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.262    U_RV32I_CORE/U_DataPath/U_ALU/q[31]_i_7__0_0[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.812 r  U_RV32I_CORE/U_DataPath/U_ALU/result2_carry__2/CO[3]
                         net (fo=2, routed)           1.293    11.105    U_RV32I_CORE/U_DataPath/U_DecReg1/CO[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_7__0/O
                         net (fo=1, routed)           0.452    11.682    U_RV32I_CORE/U_DataPath/U_DecReg3/q[31]_i_3
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.806 r  U_RV32I_CORE/U_DataPath/U_DecReg3/q[31]_i_4__0/O
                         net (fo=1, routed)           0.437    12.242    U_RV32I_CORE/U_ControlUnit/q_reg[31]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    12.366 r  U_RV32I_CORE/U_ControlUnit/q[31]_i_3/O
                         net (fo=32, routed)          0.896    13.263    U_RV32I_CORE/U_DataPath/U_Adder_PC_Imm/w_PCAdderSrcMuxSel__2
    SLICE_X4Y11          LUT3 (Prop_lut3_I1_O)        0.124    13.387 r  U_RV32I_CORE/U_DataPath/U_Adder_PC_Imm/q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.387    U_RV32I_CORE/U_DataPath/U_PrePCReg/D[0]
    SLICE_X4Y11          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.514    14.855    U_RV32I_CORE/U_DataPath/U_PrePCReg/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDCE (Setup_fdce_C_D)        0.029    15.109    U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -13.387    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 1.874ns (22.664%)  route 6.395ns (77.336%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.567     5.088    U_RV32I_CORE/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=70, routed)          1.280     6.825    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]_0[0]
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  U_RV32I_CORE/U_ControlUnit/i__carry_i_8__0/O
                         net (fo=188, routed)         1.127     8.076    U_RV32I_CORE/U_DataPath/U_DecReg3/result0_inferred__0/i__carry
    SLICE_X8Y24          LUT4 (Prop_lut4_I1_O)        0.124     8.200 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_13/O
                         net (fo=6, routed)           0.938     9.138    U_RV32I_CORE/U_DataPath/U_DecReg3/q_reg[27]_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.262 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.262    U_RV32I_CORE/U_DataPath/U_ALU/q[31]_i_7__0_0[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.812 r  U_RV32I_CORE/U_DataPath/U_ALU/result2_carry__2/CO[3]
                         net (fo=2, routed)           1.293    11.105    U_RV32I_CORE/U_DataPath/U_DecReg1/CO[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_7__0/O
                         net (fo=1, routed)           0.452    11.682    U_RV32I_CORE/U_DataPath/U_DecReg3/q[31]_i_3
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.806 r  U_RV32I_CORE/U_DataPath/U_DecReg3/q[31]_i_4__0/O
                         net (fo=1, routed)           0.437    12.242    U_RV32I_CORE/U_ControlUnit/q_reg[31]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    12.366 r  U_RV32I_CORE/U_ControlUnit/q[31]_i_3/O
                         net (fo=32, routed)          0.866    13.233    U_RV32I_CORE/U_DataPath/U_Adder_PC_Imm/w_PCAdderSrcMuxSel__2
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.124    13.357 r  U_RV32I_CORE/U_DataPath/U_Adder_PC_Imm/q[20]_i_1/O
                         net (fo=1, routed)           0.000    13.357    U_RV32I_CORE/U_DataPath/U_PrePCReg/D[20]
    SLICE_X0Y17          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.511    14.852    U_RV32I_CORE/U_DataPath/U_PrePCReg/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[20]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.029    15.106    U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 1.869ns (22.526%)  route 6.428ns (77.474%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.567     5.088    U_RV32I_CORE/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=70, routed)          1.280     6.825    U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]_0[0]
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  U_RV32I_CORE/U_ControlUnit/i__carry_i_8__0/O
                         net (fo=188, routed)         1.127     8.076    U_RV32I_CORE/U_DataPath/U_DecReg3/result0_inferred__0/i__carry
    SLICE_X8Y24          LUT4 (Prop_lut4_I1_O)        0.124     8.200 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_13/O
                         net (fo=6, routed)           0.938     9.138    U_RV32I_CORE/U_DataPath/U_DecReg3/q_reg[27]_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     9.262 r  U_RV32I_CORE/U_DataPath/U_DecReg3/result2_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.262    U_RV32I_CORE/U_DataPath/U_ALU/q[31]_i_7__0_0[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.812 r  U_RV32I_CORE/U_DataPath/U_ALU/result2_carry__2/CO[3]
                         net (fo=2, routed)           1.293    11.105    U_RV32I_CORE/U_DataPath/U_DecReg1/CO[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  U_RV32I_CORE/U_DataPath/U_DecReg1/q[31]_i_7__0/O
                         net (fo=1, routed)           0.452    11.682    U_RV32I_CORE/U_DataPath/U_DecReg3/q[31]_i_3
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.806 r  U_RV32I_CORE/U_DataPath/U_DecReg3/q[31]_i_4__0/O
                         net (fo=1, routed)           0.437    12.242    U_RV32I_CORE/U_ControlUnit/q_reg[31]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    12.366 r  U_RV32I_CORE/U_ControlUnit/q[31]_i_3/O
                         net (fo=32, routed)          0.900    13.267    U_RV32I_CORE/U_DataPath/U_Adder_PC_Imm/w_PCAdderSrcMuxSel__2
    SLICE_X4Y11          LUT3 (Prop_lut3_I1_O)        0.119    13.386 r  U_RV32I_CORE/U_DataPath/U_Adder_PC_Imm/q[11]_i_1/O
                         net (fo=1, routed)           0.000    13.386    U_RV32I_CORE/U_DataPath/U_PrePCReg/D[11]
    SLICE_X4Y11          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         1.514    14.855    U_RV32I_CORE/U_DataPath/U_PrePCReg/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[11]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDCE (Setup_fdce_C_D)        0.075    15.155    U_RV32I_CORE/U_DataPath/U_PrePCReg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -13.386    
  -------------------------------------------------------------------
                         slack                                  1.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.265%)  route 0.176ns (51.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.564     1.447    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[5]/Q
                         net (fo=2, routed)           0.176     1.787    U_DataMemory/dataAddr[3]
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.876     2.004    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.689    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.265%)  route 0.176ns (51.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.564     1.447    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[5]/Q
                         net (fo=2, routed)           0.176     1.787    U_DataMemory/dataAddr[3]
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.873     2.001    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.686    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.721%)  route 0.174ns (55.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.563     1.446    U_RV32I_CORE/U_DataPath/U_EXE_Reg2/clk_IBUF_BUFG
    SLICE_X9Y12          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[11]/Q
                         net (fo=8, routed)           0.174     1.761    U_DataMemory/writeData[11]
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.873     2.001    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.658    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.041%)  route 0.185ns (52.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.564     1.447    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[10]/Q
                         net (fo=3, routed)           0.185     1.796    U_DataMemory/dataAddr[8]
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.876     2.004    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.689    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.019%)  route 0.179ns (55.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.563     1.446    U_RV32I_CORE/U_DataPath/U_EXE_Reg2/clk_IBUF_BUFG
    SLICE_X9Y12          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[17]/Q
                         net (fo=8, routed)           0.179     1.766    U_DataMemory/writeData[17]
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.873     2.001    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     1.658    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.041%)  route 0.185ns (52.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.564     1.447    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[10]/Q
                         net (fo=3, routed)           0.185     1.796    U_DataMemory/dataAddr[8]
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.873     2.001    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.686    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.074%)  route 0.177ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.564     1.447    U_RV32I_CORE/U_DataPath/U_EXE_Reg2/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[8]/Q
                         net (fo=8, routed)           0.177     1.788    U_DataMemory/writeData[8]
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.873     2.001    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.678    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.493%)  route 0.225ns (61.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.564     1.447    U_RV32I_CORE/U_DataPath/U_EXE_Reg1/clk_IBUF_BUFG
    SLICE_X9Y10          FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[4]/Q
                         net (fo=2, routed)           0.225     1.813    U_DataMemory/dataAddr[2]
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.873     2.001    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.686    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_GPIO_B/U_APB_Intf_gpio/MODER_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIO_B/U_APB_Intf_gpio/prdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.583     1.466    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_GPIO_B/U_APB_Intf_gpio/MODER_reg[31]/Q
                         net (fo=1, routed)           0.080     1.687    U_GPIO_B/U_APB_Intf_gpio/MODER_reg_n_0_[31]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.732 r  U_GPIO_B/U_APB_Intf_gpio/prdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.732    U_GPIO_B/U_APB_Intf_gpio/p_0_in[31]
    SLICE_X6Y27          FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/prdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.851     1.978    U_GPIO_B/U_APB_Intf_gpio/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  U_GPIO_B/U_APB_Intf_gpio/prdata_reg[31]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          FDCE (Hold_fdce_C_D)         0.121     1.600    U_GPIO_B/U_APB_Intf_gpio/prdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataMemory/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.088%)  route 0.200ns (54.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.564     1.447    U_RV32I_CORE/U_DataPath/U_EXE_Reg2/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_RV32I_CORE/U_DataPath/U_EXE_Reg2/q_reg[10]/Q
                         net (fo=8, routed)           0.200     1.811    U_DataMemory/writeData[10]
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=725, routed)         0.873     2.001    U_DataMemory/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  U_DataMemory/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.678    U_DataMemory/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2    U_DataMemory/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    U_DataMemory/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y7     U_DataMemory/ready_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y3    U_FND/U_fnd_control_ip/U_clk_div/r_clk_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y0    U_FND/U_fnd_control_ip/U_clk_div/r_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y2    U_FND/U_fnd_control_ip/U_clk_div/r_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y2    U_FND/U_fnd_control_ip/U_clk_div/r_counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y2    U_FND/U_fnd_control_ip/U_clk_div/r_counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y3    U_FND/U_fnd_control_ip/U_clk_div/r_counter_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y11    U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK



