# ğŸš€ CPU Instruction Pipeline Simulator

![Python](https://img.shields.io/badge/Python-3.x-3776AB?style=for-the-badge&logo=python&logoColor=white)
![Jupyter](https://img.shields.io/badge/Made%20with-Jupyter-orange?style=for-the-badge&logo=jupyter)
![Architecture](https://img.shields.io/badge/Arch-MIPS%20RISC-blueviolet?style=for-the-badge)
![License](https://img.shields.io/badge/License-MIT-green?style=for-the-badge)

> **A cycle-accurate simulator for a 5-stage RISC pipeline. It visualizes Data Hazards and demonstrates the performance boost of Operand Forwarding using the Strategy Design Pattern.**

---

## ğŸ“– Table of Contents
- [Project Overview](#-project-overview)
- [Pipeline Architecture](#-pipeline-architecture)
- [Software Design (Strategy Pattern)](#-software-design-strategy-pattern)
- [Performance Results](#-performance-results)
- [How to Run](#-how-to-run)
- [Team Members](#-team-members)

---

## ğŸ“Œ Project Overview

In high-performance computing, **Pipelining** is key to speed. This project simulates how a CPU executes instructions by breaking them into 5 stages.

It specifically addresses **Data Hazards (RAW)**â€”when an instruction needs data that hasn't been written back yet. We implemented two strategies to handle this:
1.  **Stalling (No Forwarding):** The safe, slow way (Waiting).
2.  **Forwarding:** The smart, fast way (Bypassing memory).

---

## ğŸ—ï¸ Pipeline Architecture

The simulator moves instructions through the following standard RISC stages:

```mermaid
graph LR
    A[IF <br> Fetch] --> B[ID <br> Decode]
    B --> C[EX <br> Execute]
    C --> D[MEM <br> Memory]
    D --> E[WB <br> Write Back]
    style A fill:#4e79a7,stroke:#333,stroke-width:2px,color:white
    style B fill:#f28e2b,stroke:#333,stroke-width:2px,color:white
    style C fill:#59a14f,stroke:#333,stroke-width:2px,color:white
    style D fill:#e15759,stroke:#333,stroke-width:2px,color:white
    style E fill:#76b7b2,stroke:#333,stroke-width:2px,color:white
IF: Fetch instruction from memory.ID: Decode & read registers.EX: Calculate (ALU operation).MEM: Read/Write to data memory.WB: Write result to register file.ğŸ§© Software Design (Strategy Pattern)To make the code modular and clean, we used the Strategy Design Pattern. This allows us to switch hazard handling logic dynamically without changing the core simulator code.Ù…Ù‚ØªØ·Ù Ø§Ù„Ø±Ù…Ø²classDiagram
    class PipelineSimulator {
        +run()
        +step()
    }
    class HazardResolver {
        <<Abstract>>
        +should_stall()
    }
    class NoForwarding {
        +should_stall()
    }
    class Forwarding {
        +should_stall()
    }

    PipelineSimulator --> HazardResolver : uses strategy
    HazardResolver <|-- NoForwarding : inherits
    HazardResolver <|-- Forwarding : inherits
ğŸ“Š Performance ResultsWe benchmarked a sample instruction sequence with dependencies (RAW) to compare the two strategies.MetricğŸ¢ No ForwardingğŸ‡ With ForwardingğŸŸ¢ ImprovementTotal Cycles15 Cycles11 CyclesFasterStalls Incurred4 Stalls0 StallsNo WaitingThroughputLowerHigher~26% BoostAnalysis: By using Forwarding, we eliminated the need to wait for the Write-Back stage, allowing dependent instructions to execute immediately using data from the ALU output.ğŸš€ How to RunClone the repository:Bashgit clone [https://github.com/seif1436/CPU-Pipeline-Simulator.git](https://github.com/seif1436/CPU-Pipeline-Simulator.git)
cd CPU-Pipeline-Simulator
Install dependencies:Bashpip install matplotlib
Run the Simulation:Open src/Pipeline_Simulator.ipynb in Jupyter Notebook or VS Code.Run all cells to see the Gantt Chart Visualization and detailed logs.ğŸ‘¥ Team MembersNameRoleSeif Eldin MohamedLead Developer & ArchitectureMohamed EssamImplementation LogicMohamed MedhatResearch & TestingSaeed WaleedData AnalysisSaeed MahmoudDocumentationSupervised by: Prof. Dr. Hossam Reda Mohamed<p align="center">Made with â¤ï¸ by Zagazig University Students | HPC Course 2025</p>
### Ø¥ÙŠÙ‡ Ø§Ù„Ù…Ù…ÙŠØ² ÙÙŠ Ø§Ù„Ù†Ø³Ø®Ø© Ø¯ÙŠØŸ âœ¨

1.  **Mermaid Diagrams:** Ø§Ù„Ø±Ø³ÙˆÙ…Ø§Øª Ø§Ù„Ù„ÙŠ Ø¬ÙˆÙ‡ (Ø§Ù„Ù…Ø±Ø¨Ø¹Ø§Øª Ø§Ù„Ù…Ù„ÙˆÙ†Ø© ÙˆØ´Ø¬Ø±Ø© Ø§Ù„ÙƒÙ„Ø§Ø³Ø§Øª) Ø¯ÙŠ Ù…Ø´ ØµÙˆØ±ØŒ Ø¯Ù‡ ÙƒÙˆØ¯ Ù‡ÙŠØªØ­ÙˆÙ„ Ù„Ø±Ø³Ù…Ø© Ø£ÙˆÙ„ Ù…Ø§ ØªØ±ÙØ¹ Ø¹Ù„Ù‰ GitHubØŒ ÙÙ…Ø³ØªØ­ÙŠÙ„ ØªØ·Ù„Ø¹ Ù…ÙƒØ³ÙˆØ±Ø©\!
2.  **Organization:** Ù‚Ø³Ù…ØªÙ„Ùƒ Ø§Ù„Ø¯Ù†ÙŠØ§ Ø¬Ø¯Ø§ÙˆÙ„ ÙˆØ¹Ù†Ø§ÙˆÙŠÙ† ÙˆØ§Ø¶Ø­Ø©.
3.  **Visuals:** Ø­Ø·ÙŠØª Ø£ÙŠÙ‚ÙˆÙ†Ø§Øª (ğŸ¢ Ù„Ù„Ø¨Ø·ÙŠØ¡ Ùˆ ğŸ‡ Ù„Ù„Ø³Ø±ÙŠØ¹) Ø¹Ø´Ø§Ù† ØªÙƒØ³Ø± Ø¬Ù…ÙˆØ¯ Ø§Ù„Ù†Øµ.

Ø®Ø¯Ù‡Ø§ Copy ÙˆØ­Ø·Ù‡Ø§ ÙÙŠ Ù…Ù„Ù Ø§Ù„Ù€ `README.md` ÙˆØ§Ø±ÙØ¹ØŒ ÙˆÙ‡ØªØ¯Ø¹ÙŠÙ„ÙŠ\! ğŸš€
