<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_iw_converter</a></h1>
<div class="docblock">
<p>Convert between any two AXI ID widths.</p>
<p>Any combination of subordinate and manager port ID width is valid.  When the manager port ID width is
larger than or equal to the subordinate port ID width, subordinate port IDs are simply prepended with zeros
to the width of manager port IDs.  For <em>reducing</em> the ID width, i.e., when the manager port ID
width is smaller than the subordinate port ID width, there are two options.</p>
<h2>Options for reducing the ID width</h2>
<p>The two options for reducing ID widths differ in the maximum number of different IDs that can be
in flight at the subordinate port of this module, given in the <code>SbrPortMaxUniqIds</code> parameter.</p>
<h3>Fewer unique subordinate port IDs than manager port IDs</h3>
<p>If <code>SbrPortMaxUniqIds &lt;= 2**MgrPortIdWidth</code>, there are fewer unique subordinate port IDs than
manager port IDs.  Therefore, IDs that are different at the subordinate port of this module can remain
different at the reduced-ID-width manager port and thus remain <em>independently reorderable</em>.
Since the IDs are manager port are nonetheless shorter than at the subordinate port, they need to be
<em>remapped</em>.  An instance of <a href="module.axi_id_remap"><code>axi_id_remap</code></a> handles this case.</p>
<h3>More unique subordinate port IDs than manager port IDs</h3>
<p>If <code>SbrPortMaxUniqIds &gt; 2**MgrPortIdWidth</code>, there are more unique subordinate port IDs than
manager port IDs.  Therefore, some IDs that are different at the subordinate port need to be assigned
to the same manager port ID and thus become ordered with respect to each other.  An instance of
<a href="module.axi_id_serialize"><code>axi_id_serialize</code></a> handles this case.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.SbrPortIdWidth" class="impl"><code class="in-band">SbrPortIdWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>ID width of the AXI4+ATOP subordinate port</p>
</div><h3 id="parameter.MgrPortIdWidth" class="impl"><code class="in-band">MgrPortIdWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>ID width of the AXI4+ATOP manager port</p>
</div><h3 id="parameter.SbrPortMaxUniqIds" class="impl"><code class="in-band">SbrPortMaxUniqIds<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Maximum number of different IDs that can be in flight at the subordinate port.  Reads and writes are
counted separately (except for ATOPs, which count as both read and write).</p>
<p>It is legal for upstream to have transactions with more unique IDs than the maximum given by
this parameter in flight, but a transaction exceeding the maximum will be stalled until all
transactions of another ID complete.</p>
</div><h3 id="parameter.SbrPortMaxTxnsPerId" class="impl"><code class="in-band">SbrPortMaxTxnsPerId<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Maximum number of in-flight transactions with the same ID at the subordinate port.</p>
<p>This parameter is only relevant if <code>SbrPortMaxUniqIds &lt;= 2**MgrPortIdWidth</code>.  In that
case, this parameter is passed to <a href="module.axi_id_remap#parameter.MaxTxnsPerId"><code>axi_id_remap</code> as <code>MaxTxnsPerId</code>
parameter</a>.</p>
</div><h3 id="parameter.SbrPortMaxTxns" class="impl"><code class="in-band">SbrPortMaxTxns<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Maximum number of in-flight transactions at the subordinate port.  Reads and writes are counted
separately (except for ATOPs, which count as both read and write).</p>
<p>This parameter is only relevant if <code>SbrPortMaxUniqIds &gt; 2**MgrPortIdWidth</code>.  In that
case, this parameter is passed to
<a href="module.axi_id_serialize#parameter.SbrPortMaxTxns"><code>axi_id_serialize</code></a>.</p>
</div><h3 id="parameter.MgrPortMaxUniqIds" class="impl"><code class="in-band">MgrPortMaxUniqIds<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Maximum number of different IDs that can be in flight at the manager port.  Reads and writes
are counted separately (except for ATOPs, which count as both read and write).</p>
<p>This parameter is only relevant if <code>SbrPortMaxUniqIds &gt; 2**MgrPortIdWidth</code>.  In that
case, this parameter is passed to
<a href="module.axi_id_serialize#parameter.MgrPortMaxUniqIds"><code>axi_id_serialize</code></a>.</p>
</div><h3 id="parameter.MgrPortMaxTxnsPerId" class="impl"><code class="in-band">MgrPortMaxTxnsPerId<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Maximum number of in-flight transactions with the same ID at the manager port.</p>
<p>This parameter is only relevant if <code>SbrPortMaxUniqIds &gt; 2**MgrPortIdWidth</code>.  In that
case, this parameter is passed to
<a href="module.axi_id_serialize#parameter.MgrPortMaxTxnsPerId"><code>axi_id_serialize</code></a>.</p>
</div><h3 id="parameter.AddrWidth" class="impl"><code class="in-band">AddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Address width of both AXI4+ATOP ports</p>
</div><h3 id="parameter.DataWidth" class="impl"><code class="in-band">DataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Data width of both AXI4+ATOP ports</p>
</div><h3 id="parameter.UserWidth" class="impl"><code class="in-band">UserWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>User signal width of both AXI4+ATOP ports</p>
</div><h3 id="parameter.sbr_port_axi_req_t" class="impl"><code class="in-band">sbr_port_axi_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Request struct type of the AXI4+ATOP subordinate port</p>
</div><h3 id="parameter.sbr_port_axi_rsp_t" class="impl"><code class="in-band">sbr_port_axi_rsp_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Response struct type of the AXI4+ATOP subordinate port</p>
</div><h3 id="parameter.mgr_port_axi_req_t" class="impl"><code class="in-band">mgr_port_axi_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Request struct type of the AXI4+ATOP manager port</p>
</div><h3 id="parameter.mgr_port_axi_rsp_t" class="impl"><code class="in-band">mgr_port_axi_rsp_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Response struct type of the AXI4+ATOP manager port</p>
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Rising-edge clock of both ports</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Asynchronous reset, active low</p>
</div><h3 id="port.sbr_port_req_i" class="impl"><code class="in-band">sbr_port_req_i<span class="type-annotation">: input  sbr_port_axi_req_t</span></code></h3><div class="docblock"
><p>Subordinate port request</p>
</div><h3 id="port.sbr_port_rsp_o" class="impl"><code class="in-band">sbr_port_rsp_o<span class="type-annotation">: output sbr_port_axi_rsp_t</span></code></h3><div class="docblock"
><p>Subordinate port response</p>
</div><h3 id="port.mgr_port_req_o" class="impl"><code class="in-band">mgr_port_req_o<span class="type-annotation">: output mgr_port_axi_req_t</span></code></h3><div class="docblock"
><p>Manager port request</p>
</div><h3 id="port.mgr_port_rsp_i" class="impl"><code class="in-band">mgr_port_rsp_i<span class="type-annotation">: input  mgr_port_axi_rsp_t</span></code></h3><div class="docblock"
><p>Manager port response</p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.sbr_id_t.html">sbr_id_t</a></td><td></td></tr><tr><td><a class="type" href="type.mgr_id_t.html">mgr_id_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.sbr_aw_t.html">sbr_aw_t</a></td><td></td></tr><tr><td><a class="type" href="type.mgr_aw_t.html">mgr_aw_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_t.html">w_t</a></td><td></td></tr><tr><td><a class="type" href="type.sbr_b_t.html">sbr_b_t</a></td><td></td></tr><tr><td><a class="type" href="type.mgr_b_t.html">mgr_b_t</a></td><td></td></tr><tr><td><a class="type" href="type.sbr_ar_t.html">sbr_ar_t</a></td><td></td></tr><tr><td><a class="type" href="type.mgr_ar_t.html">mgr_ar_t</a></td><td></td></tr><tr><td><a class="type" href="type.sbr_r_t.html">sbr_r_t</a></td><td></td></tr><tr><td><a class="type" href="type.mgr_r_t.html">mgr_r_t</a></td><td></td></tr></table>
</section>
</body>
</html>
