{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669660196925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669660196925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 23:59:56 2022 " "Processing started: Mon Nov 28 23:59:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669660196925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1669660196925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1669660196925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1669660197338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1669660197338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208520 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208528 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_8x1-Dataflow " "Found design unit 1: Mux16_8x1-Dataflow" {  } { { "Mux16_8x1.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208528 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_8x1 " "Found entity 1: Mux16_8x1" {  } { { "Mux16_8x1.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter7-struct " "Found design unit 1: Shifter7-struct" {  } { { "Shifter7.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Shifter7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208537 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter7 " "Found entity 1: Shifter7" {  } { { "Shifter7.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Shifter7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-struct " "Found design unit 1: SE10-struct" {  } { { "SE10.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/SE10.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208537 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/SE10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-struct " "Found design unit 1: SE7-struct" {  } { { "SE7.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/SE7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208545 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/SE7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-struct " "Found design unit 1: Register_File-struct" {  } { { "Register_file.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Register_file.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208545 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_16bit-struct " "Found design unit 1: Register_16bit-struct" {  } { { "Register_16bit.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Register_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208545 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_16bit " "Found entity 1: Register_16bit" {  } { { "Register_16bit.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Register_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_3bit-struct " "Found design unit 1: Register_3bit-struct" {  } { { "Register_3bit.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Register_3bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208553 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_3bit " "Found entity 1: Register_3bit" {  } { { "Register_3bit.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Register_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_4x1-Dataflow " "Found design unit 1: Mux16_4x1-Dataflow" {  } { { "Mux16_4x1.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208553 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_4x1 " "Found entity 1: Mux16_4x1" {  } { { "Mux16_4x1.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_2x1-Dataflow " "Found design unit 1: Mux16_2x1-Dataflow" {  } { { "Mux16_2x1.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208561 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_2x1 " "Found entity 1: Mux16_2x1" {  } { { "Mux16_2x1.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_8x1-Dataflow " "Found design unit 1: Mux3_8x1-Dataflow" {  } { { "Mux3_8x1.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208561 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_8x1 " "Found entity 1: Mux3_8x1" {  } { { "Mux3_8x1.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_4x1-Dataflow1 " "Found design unit 1: Mux3_4x1-Dataflow1" {  } { { "Mux3_2x1.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208561 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_4x1 " "Found entity 1: Mux3_4x1" {  } { { "Mux3_2x1.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-struct " "Found design unit 1: Memory-struct" {  } { { "Memory.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208570 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_en-behave " "Found design unit 1: dff_en-behave" {  } { { "dff_en.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/dff_en.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208570 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_en " "Found entity 1: dff_en" {  } { { "dff_en.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/dff_en.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208578 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-Struct " "Found design unit 1: Datapath-Struct" {  } { { "Datapath.vhdl" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208578 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhdl" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behave " "Found design unit 1: FSM-behave" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208587 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_CPU-arch " "Found design unit 1: IITB_CPU-arch" {  } { { "IITB_CPU.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208587 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_CPU " "Found entity 1: IITB_CPU" {  } { { "IITB_CPU.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669660208587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669660208587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1669660208687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IITB_CPU IITB_CPU:add_instance " "Elaborating entity \"IITB_CPU\" for hierarchy \"IITB_CPU:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/DUT.vhdl" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM IITB_CPU:add_instance\|FSM:My_FSM " "Elaborating entity \"FSM\" for hierarchy \"IITB_CPU:add_instance\|FSM:My_FSM\"" {  } { { "IITB_CPU.vhd" "My_FSM" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208695 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruc FSM.vhd(64) " "VHDL Process Statement warning at FSM.vhd(64): signal \"instruc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669660208695 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out FSM.vhd(65) " "VHDL Process Statement warning at FSM.vhd(65): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669660208695 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669660208695 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_flag FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"C_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669660208695 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_flag FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"Z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669660208695 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State FSM.vhd(69) " "VHDL Process Statement warning at FSM.vhd(69): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669660208695 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_flag FSM.vhd(223) " "VHDL Process Statement warning at FSM.vhd(223): signal \"Z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669660208703 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(257) " "VHDL Process Statement warning at FSM.vhd(257): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669660208703 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(262) " "VHDL Process Statement warning at FSM.vhd(262): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669660208703 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(315) " "VHDL Process Statement warning at FSM.vhd(315): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669660208703 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(320) " "VHDL Process Statement warning at FSM.vhd(320): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/FSM.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669660208703 "|IITB_CPU|FSM:My_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath IITB_CPU:add_instance\|Datapath:My_Datapath " "Elaborating entity \"Datapath\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\"" {  } { { "IITB_CPU.vhd" "My_Datapath" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_16bit IITB_CPU:add_instance\|Datapath:My_Datapath\|Register_16bit:T1 " "Elaborating entity \"Register_16bit\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Register_16bit:T1\"" {  } { { "Datapath.vhdl" "T1" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_2x1 IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux16_2x1:Loop_Mux " "Elaborating entity \"Mux16_2x1\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux16_2x1:Loop_Mux\"" {  } { { "Datapath.vhdl" "Loop_Mux" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file IITB_CPU:add_instance\|Datapath:My_Datapath\|Register_file:Reg_File " "Elaborating entity \"Register_file\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Register_file:Reg_File\"" {  } { { "Datapath.vhdl" "Reg_File" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_4x1 IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux3_4x1:A1_Mux " "Elaborating entity \"Mux3_4x1\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux3_4x1:A1_Mux\"" {  } { { "Datapath.vhdl" "A1_Mux" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_8x1 IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux3_8x1:A3_Mux " "Elaborating entity \"Mux3_8x1\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux3_8x1:A3_Mux\"" {  } { { "Datapath.vhdl" "A3_Mux" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_8x1 IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux16_8x1:D3_Mux " "Elaborating entity \"Mux16_8x1\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux16_8x1:D3_Mux\"" {  } { { "Datapath.vhdl" "D3_Mux" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 IITB_CPU:add_instance\|Datapath:My_Datapath\|SE7:T2_SE7 " "Elaborating entity \"SE7\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|SE7:T2_SE7\"" {  } { { "Datapath.vhdl" "T2_SE7" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 IITB_CPU:add_instance\|Datapath:My_Datapath\|SE10:T2_SE10 " "Elaborating entity \"SE10\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|SE10:T2_SE10\"" {  } { { "Datapath.vhdl" "T2_SE10" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter7 IITB_CPU:add_instance\|Datapath:My_Datapath\|Shifter7:T2_shift " "Elaborating entity \"Shifter7\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Shifter7:T2_shift\"" {  } { { "Datapath.vhdl" "T2_shift" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU IITB_CPU:add_instance\|Datapath:My_Datapath\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|ALU:alu1\"" {  } { { "Datapath.vhdl" "alu1" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208787 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum ALU.vhd(40) " "Verilog HDL or VHDL warning at ALU.vhd(40): object \"sum\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/ALU.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1669660208787 "|IITB_CPU|Datapath:My_Datapath|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_4x1 IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux16_4x1:ALU_B_Mux " "Elaborating entity \"Mux16_4x1\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Mux16_4x1:ALU_B_Mux\"" {  } { { "Datapath.vhdl" "ALU_B_Mux" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en IITB_CPU:add_instance\|Datapath:My_Datapath\|dff_en:carry_dff " "Elaborating entity \"dff_en\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|dff_en:carry_dff\"" {  } { { "Datapath.vhdl" "carry_dff" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"IITB_CPU:add_instance\|Datapath:My_Datapath\|Memory:mem\"" {  } { { "Datapath.vhdl" "mem" { Text "D:/github/IITB_CPU/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669660208800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669660209195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 00:00:09 2022 " "Processing ended: Tue Nov 29 00:00:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669660209195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669660209195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669660209195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1669660209195 ""}
