// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _FFT_HH_
#define _FFT_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mult_window.h"
#include "FFT0.h"
#include "bitreverse.h"
#include "FFT_fadd_32ns_32ndEe.h"
#include "FFT_fmul_32ns_32neOg.h"
#include "FFT_xin_M_real.h"
#include "FFT_prod_IN_M_real.h"
#include "FFT_data_OUT0_M_rg8j.h"
#include "FFT_data_OUT1_M_ribs.h"
#include "FFT_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 10,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct FFT : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    FFT(sc_module_name name);
    SC_HAS_PROCESS(FFT);

    ~FFT();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    FFT_xin_M_real* xin_M_real_U;
    FFT_xin_M_real* xin_M_imag_U;
    FFT_prod_IN_M_real* prod_IN_M_real_U;
    FFT_prod_IN_M_real* prod_IN_M_imag_U;
    FFT_data_OUT0_M_rg8j* data_OUT0_M_real_U;
    FFT_data_OUT0_M_rg8j* data_OUT0_M_imag_U;
    FFT_data_OUT1_M_ribs* data_OUT1_M_real_U;
    FFT_data_OUT1_M_ribs* data_OUT1_M_imag_U;
    FFT_data_OUT1_M_ribs* data_OUT2_M_real_U;
    FFT_data_OUT1_M_ribs* data_OUT2_M_imag_U;
    FFT_data_OUT1_M_ribs* data_OUT3_M_real_U;
    FFT_data_OUT1_M_ribs* data_OUT3_M_imag_U;
    FFT_data_OUT1_M_ribs* data_OUT4_M_real_U;
    FFT_data_OUT1_M_ribs* data_OUT4_M_imag_U;
    FFT_data_OUT1_M_ribs* data_OUTfft_M_real_U;
    FFT_data_OUT1_M_ribs* data_OUTfft_M_imag_U;
    FFT_data_OUT1_M_ribs* xout_mag_U;
    FFT_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* FFT_AXILiteS_s_axi_U;
    mult_window* grp_mult_window_fu_2214;
    FFT0* grp_FFT0_fu_2234;
    bitreverse* grp_bitreverse_fu_2290;
    FFT_fadd_32ns_32ndEe<1,5,32,32,32>* FFT_fadd_32ns_32ndEe_U45;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U46;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U47;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<81> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<5> > data_IN_M_real_address0;
    sc_signal< sc_logic > data_IN_M_real_ce0;
    sc_signal< sc_lv<32> > data_IN_M_real_q0;
    sc_signal< sc_lv<5> > data_IN_M_imag_address0;
    sc_signal< sc_logic > data_IN_M_imag_ce0;
    sc_signal< sc_lv<32> > data_IN_M_imag_q0;
    sc_signal< sc_lv<8> > win_mode;
    sc_signal< sc_lv<5> > data_OUT_M_real_address0;
    sc_signal< sc_logic > data_OUT_M_real_ce0;
    sc_signal< sc_logic > data_OUT_M_real_we0;
    sc_signal< sc_lv<5> > data_OUT_M_imag_address0;
    sc_signal< sc_logic > data_OUT_M_imag_ce0;
    sc_signal< sc_logic > data_OUT_M_imag_we0;
    sc_signal< sc_lv<5> > mag_OUT_address0;
    sc_signal< sc_logic > mag_OUT_ce0;
    sc_signal< sc_logic > mag_OUT_we0;
    sc_signal< sc_lv<5> > xin_M_real_address0;
    sc_signal< sc_logic > xin_M_real_ce0;
    sc_signal< sc_logic > xin_M_real_we0;
    sc_signal< sc_lv<32> > xin_M_real_q0;
    sc_signal< sc_lv<32> > xin_M_real_q1;
    sc_signal< sc_lv<5> > xin_M_imag_address0;
    sc_signal< sc_logic > xin_M_imag_ce0;
    sc_signal< sc_logic > xin_M_imag_we0;
    sc_signal< sc_lv<32> > xin_M_imag_q0;
    sc_signal< sc_lv<32> > xin_M_imag_q1;
    sc_signal< sc_lv<5> > prod_IN_M_real_address0;
    sc_signal< sc_logic > prod_IN_M_real_ce0;
    sc_signal< sc_logic > prod_IN_M_real_we0;
    sc_signal< sc_lv<32> > prod_IN_M_real_q0;
    sc_signal< sc_lv<5> > prod_IN_M_real_address1;
    sc_signal< sc_logic > prod_IN_M_real_ce1;
    sc_signal< sc_logic > prod_IN_M_real_we1;
    sc_signal< sc_lv<32> > prod_IN_M_real_q1;
    sc_signal< sc_lv<5> > prod_IN_M_imag_address0;
    sc_signal< sc_logic > prod_IN_M_imag_ce0;
    sc_signal< sc_logic > prod_IN_M_imag_we0;
    sc_signal< sc_lv<32> > prod_IN_M_imag_q0;
    sc_signal< sc_lv<5> > prod_IN_M_imag_address1;
    sc_signal< sc_logic > prod_IN_M_imag_ce1;
    sc_signal< sc_logic > prod_IN_M_imag_we1;
    sc_signal< sc_lv<32> > prod_IN_M_imag_q1;
    sc_signal< sc_lv<5> > data_OUT0_M_real_address0;
    sc_signal< sc_logic > data_OUT0_M_real_ce0;
    sc_signal< sc_logic > data_OUT0_M_real_we0;
    sc_signal< sc_lv<32> > data_OUT0_M_real_q0;
    sc_signal< sc_logic > data_OUT0_M_real_ce1;
    sc_signal< sc_logic > data_OUT0_M_real_we1;
    sc_signal< sc_lv<5> > data_OUT0_M_imag_address0;
    sc_signal< sc_logic > data_OUT0_M_imag_ce0;
    sc_signal< sc_logic > data_OUT0_M_imag_we0;
    sc_signal< sc_lv<32> > data_OUT0_M_imag_q0;
    sc_signal< sc_logic > data_OUT0_M_imag_ce1;
    sc_signal< sc_logic > data_OUT0_M_imag_we1;
    sc_signal< sc_lv<5> > data_OUT1_M_real_address0;
    sc_signal< sc_logic > data_OUT1_M_real_ce0;
    sc_signal< sc_logic > data_OUT1_M_real_we0;
    sc_signal< sc_lv<32> > data_OUT1_M_real_q0;
    sc_signal< sc_lv<5> > data_OUT1_M_imag_address0;
    sc_signal< sc_logic > data_OUT1_M_imag_ce0;
    sc_signal< sc_logic > data_OUT1_M_imag_we0;
    sc_signal< sc_lv<32> > data_OUT1_M_imag_q0;
    sc_signal< sc_lv<5> > data_OUT2_M_real_address0;
    sc_signal< sc_logic > data_OUT2_M_real_ce0;
    sc_signal< sc_logic > data_OUT2_M_real_we0;
    sc_signal< sc_lv<32> > data_OUT2_M_real_q0;
    sc_signal< sc_lv<5> > data_OUT2_M_imag_address0;
    sc_signal< sc_logic > data_OUT2_M_imag_ce0;
    sc_signal< sc_logic > data_OUT2_M_imag_we0;
    sc_signal< sc_lv<32> > data_OUT2_M_imag_q0;
    sc_signal< sc_lv<5> > data_OUT3_M_real_address0;
    sc_signal< sc_logic > data_OUT3_M_real_ce0;
    sc_signal< sc_logic > data_OUT3_M_real_we0;
    sc_signal< sc_lv<32> > data_OUT3_M_real_q0;
    sc_signal< sc_lv<5> > data_OUT3_M_imag_address0;
    sc_signal< sc_logic > data_OUT3_M_imag_ce0;
    sc_signal< sc_logic > data_OUT3_M_imag_we0;
    sc_signal< sc_lv<32> > data_OUT3_M_imag_q0;
    sc_signal< sc_lv<5> > data_OUT4_M_real_address0;
    sc_signal< sc_logic > data_OUT4_M_real_ce0;
    sc_signal< sc_logic > data_OUT4_M_real_we0;
    sc_signal< sc_lv<32> > data_OUT4_M_real_q0;
    sc_signal< sc_lv<5> > data_OUT4_M_imag_address0;
    sc_signal< sc_logic > data_OUT4_M_imag_ce0;
    sc_signal< sc_logic > data_OUT4_M_imag_we0;
    sc_signal< sc_lv<32> > data_OUT4_M_imag_q0;
    sc_signal< sc_lv<5> > data_OUTfft_M_real_address0;
    sc_signal< sc_logic > data_OUTfft_M_real_ce0;
    sc_signal< sc_logic > data_OUTfft_M_real_we0;
    sc_signal< sc_lv<32> > data_OUTfft_M_real_q0;
    sc_signal< sc_lv<5> > data_OUTfft_M_imag_address0;
    sc_signal< sc_logic > data_OUTfft_M_imag_ce0;
    sc_signal< sc_logic > data_OUTfft_M_imag_we0;
    sc_signal< sc_lv<32> > data_OUTfft_M_imag_q0;
    sc_signal< sc_lv<5> > xout_mag_address0;
    sc_signal< sc_logic > xout_mag_ce0;
    sc_signal< sc_logic > xout_mag_we0;
    sc_signal< sc_lv<32> > xout_mag_q0;
    sc_signal< sc_lv<6> > i_0_i_reg_2203;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<8> > win_mode_read_reg_2652;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<1> > icmp_ln99_fu_2314_p2;
    sc_signal< sc_lv<1> > icmp_ln99_reg_2657;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state53_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state54_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state55_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state56_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state57_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state58_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state59_pp0_stage0_iter11;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln99_reg_2657_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln99_reg_2657_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln99_reg_2657_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln99_reg_2657_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln99_reg_2657_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln99_reg_2657_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln99_reg_2657_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln99_reg_2657_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln99_reg_2657_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln99_reg_2657_pp0_iter10_reg;
    sc_signal< sc_lv<6> > i_fu_2320_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln102_fu_2326_p1;
    sc_signal< sc_lv<64> > zext_ln102_reg_2666;
    sc_signal< sc_lv<64> > zext_ln102_reg_2666_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln102_reg_2666_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln102_reg_2666_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln102_reg_2666_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln102_reg_2666_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln102_reg_2666_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln102_reg_2666_pp0_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln102_reg_2666_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln102_reg_2666_pp0_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln102_reg_2666_pp0_iter10_reg;
    sc_signal< sc_lv<32> > data_OUTfft_M_real_1_reg_2681;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > data_OUTfft_M_imag_1_reg_2687;
    sc_signal< sc_lv<32> > grp_fu_2306_p2;
    sc_signal< sc_lv<32> > tmp_i_reg_2693;
    sc_signal< sc_lv<32> > grp_fu_2310_p2;
    sc_signal< sc_lv<32> > tmp_i_24_reg_2698;
    sc_signal< sc_lv<32> > grp_fu_2302_p2;
    sc_signal< sc_lv<32> > tmp_3_i_reg_2703;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_logic > grp_FFT0_fu_2234_ap_ready;
    sc_signal< sc_logic > grp_FFT0_fu_2234_ap_done;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state48;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > grp_mult_window_fu_2214_ap_start;
    sc_signal< sc_logic > grp_mult_window_fu_2214_ap_done;
    sc_signal< sc_logic > grp_mult_window_fu_2214_ap_idle;
    sc_signal< sc_logic > grp_mult_window_fu_2214_ap_ready;
    sc_signal< sc_lv<5> > grp_mult_window_fu_2214_data_IN_M_real_address0;
    sc_signal< sc_logic > grp_mult_window_fu_2214_data_IN_M_real_ce0;
    sc_signal< sc_lv<5> > grp_mult_window_fu_2214_data_IN_M_real_address1;
    sc_signal< sc_logic > grp_mult_window_fu_2214_data_IN_M_real_ce1;
    sc_signal< sc_lv<5> > grp_mult_window_fu_2214_data_IN_M_imag_address0;
    sc_signal< sc_logic > grp_mult_window_fu_2214_data_IN_M_imag_ce0;
    sc_signal< sc_lv<5> > grp_mult_window_fu_2214_data_IN_M_imag_address1;
    sc_signal< sc_logic > grp_mult_window_fu_2214_data_IN_M_imag_ce1;
    sc_signal< sc_lv<5> > grp_mult_window_fu_2214_prod_IN_M_real_2_address0;
    sc_signal< sc_logic > grp_mult_window_fu_2214_prod_IN_M_real_2_ce0;
    sc_signal< sc_logic > grp_mult_window_fu_2214_prod_IN_M_real_2_we0;
    sc_signal< sc_lv<32> > grp_mult_window_fu_2214_prod_IN_M_real_2_d0;
    sc_signal< sc_lv<5> > grp_mult_window_fu_2214_prod_IN_M_real_2_address1;
    sc_signal< sc_logic > grp_mult_window_fu_2214_prod_IN_M_real_2_ce1;
    sc_signal< sc_logic > grp_mult_window_fu_2214_prod_IN_M_real_2_we1;
    sc_signal< sc_lv<32> > grp_mult_window_fu_2214_prod_IN_M_real_2_d1;
    sc_signal< sc_lv<5> > grp_mult_window_fu_2214_prod_IN_M_imag_2_address0;
    sc_signal< sc_logic > grp_mult_window_fu_2214_prod_IN_M_imag_2_ce0;
    sc_signal< sc_logic > grp_mult_window_fu_2214_prod_IN_M_imag_2_we0;
    sc_signal< sc_lv<32> > grp_mult_window_fu_2214_prod_IN_M_imag_2_d0;
    sc_signal< sc_lv<5> > grp_mult_window_fu_2214_prod_IN_M_imag_2_address1;
    sc_signal< sc_logic > grp_mult_window_fu_2214_prod_IN_M_imag_2_ce1;
    sc_signal< sc_logic > grp_mult_window_fu_2214_prod_IN_M_imag_2_we1;
    sc_signal< sc_lv<32> > grp_mult_window_fu_2214_prod_IN_M_imag_2_d1;
    sc_signal< sc_logic > grp_FFT0_fu_2234_ap_start;
    sc_signal< sc_logic > grp_FFT0_fu_2234_ap_idle;
    sc_signal< sc_lv<6> > grp_FFT0_fu_2234_FFT_stage;
    sc_signal< sc_lv<6> > grp_FFT0_fu_2234_pass_check;
    sc_signal< sc_lv<4> > grp_FFT0_fu_2234_index_shift;
    sc_signal< sc_lv<4> > grp_FFT0_fu_2234_pass_shift;
    sc_signal< sc_lv<5> > grp_FFT0_fu_2234_data_IN_M_real_address0;
    sc_signal< sc_logic > grp_FFT0_fu_2234_data_IN_M_real_ce0;
    sc_signal< sc_lv<32> > grp_FFT0_fu_2234_data_IN_M_real_q0;
    sc_signal< sc_lv<5> > grp_FFT0_fu_2234_data_IN_M_imag_address0;
    sc_signal< sc_logic > grp_FFT0_fu_2234_data_IN_M_imag_ce0;
    sc_signal< sc_lv<32> > grp_FFT0_fu_2234_data_IN_M_imag_q0;
    sc_signal< sc_lv<5> > grp_FFT0_fu_2234_data_OUT_M_real_address0;
    sc_signal< sc_logic > grp_FFT0_fu_2234_data_OUT_M_real_ce0;
    sc_signal< sc_logic > grp_FFT0_fu_2234_data_OUT_M_real_we0;
    sc_signal< sc_lv<32> > grp_FFT0_fu_2234_data_OUT_M_real_d0;
    sc_signal< sc_lv<5> > grp_FFT0_fu_2234_data_OUT_M_imag_address0;
    sc_signal< sc_logic > grp_FFT0_fu_2234_data_OUT_M_imag_ce0;
    sc_signal< sc_logic > grp_FFT0_fu_2234_data_OUT_M_imag_we0;
    sc_signal< sc_lv<32> > grp_FFT0_fu_2234_data_OUT_M_imag_d0;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_ap_start;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_ap_done;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_ap_idle;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_ap_ready;
    sc_signal< sc_lv<5> > grp_bitreverse_fu_2290_prod_IN_M_real_address0;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_prod_IN_M_real_ce0;
    sc_signal< sc_lv<5> > grp_bitreverse_fu_2290_prod_IN_M_real_address1;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_prod_IN_M_real_ce1;
    sc_signal< sc_lv<5> > grp_bitreverse_fu_2290_data_OUT0_M_real_address0;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_data_OUT0_M_real_ce0;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_data_OUT0_M_real_we0;
    sc_signal< sc_lv<32> > grp_bitreverse_fu_2290_data_OUT0_M_real_d0;
    sc_signal< sc_lv<5> > grp_bitreverse_fu_2290_data_OUT0_M_real_address1;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_data_OUT0_M_real_ce1;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_data_OUT0_M_real_we1;
    sc_signal< sc_lv<32> > grp_bitreverse_fu_2290_data_OUT0_M_real_d1;
    sc_signal< sc_lv<5> > grp_bitreverse_fu_2290_prod_IN_M_imag_address0;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_prod_IN_M_imag_ce0;
    sc_signal< sc_lv<5> > grp_bitreverse_fu_2290_prod_IN_M_imag_address1;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_prod_IN_M_imag_ce1;
    sc_signal< sc_lv<5> > grp_bitreverse_fu_2290_data_OUT0_M_imag_address0;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_data_OUT0_M_imag_ce0;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_data_OUT0_M_imag_we0;
    sc_signal< sc_lv<32> > grp_bitreverse_fu_2290_data_OUT0_M_imag_d0;
    sc_signal< sc_lv<5> > grp_bitreverse_fu_2290_data_OUT0_M_imag_address1;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_data_OUT0_M_imag_ce1;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_data_OUT0_M_imag_we1;
    sc_signal< sc_lv<32> > grp_bitreverse_fu_2290_data_OUT0_M_imag_d1;
    sc_signal< sc_logic > grp_mult_window_fu_2214_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > grp_FFT0_fu_2234_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > grp_bitreverse_fu_2290_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_logic > ap_CS_fsm_state64;
    sc_signal< sc_logic > ap_CS_fsm_state65;
    sc_signal< sc_logic > ap_CS_fsm_state66;
    sc_signal< sc_logic > ap_CS_fsm_state67;
    sc_signal< sc_logic > ap_CS_fsm_state68;
    sc_signal< sc_logic > ap_CS_fsm_state69;
    sc_signal< sc_logic > ap_CS_fsm_state70;
    sc_signal< sc_logic > ap_CS_fsm_state71;
    sc_signal< sc_logic > ap_CS_fsm_state72;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_logic > ap_CS_fsm_state76;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< sc_logic > ap_CS_fsm_state78;
    sc_signal< sc_logic > ap_CS_fsm_state79;
    sc_signal< sc_logic > ap_CS_fsm_state80;
    sc_signal< sc_logic > ap_CS_fsm_state81;
    sc_signal< sc_logic > ap_CS_fsm_state82;
    sc_signal< sc_logic > ap_CS_fsm_state83;
    sc_signal< sc_logic > ap_CS_fsm_state84;
    sc_signal< sc_logic > ap_CS_fsm_state85;
    sc_signal< sc_logic > ap_CS_fsm_state86;
    sc_signal< sc_logic > ap_CS_fsm_state87;
    sc_signal< sc_logic > ap_CS_fsm_state88;
    sc_signal< sc_logic > ap_CS_fsm_state89;
    sc_signal< sc_logic > ap_CS_fsm_state90;
    sc_signal< sc_logic > ap_CS_fsm_state91;
    sc_signal< sc_logic > ap_CS_fsm_state92;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_lv<81> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<81> ap_ST_fsm_state1;
    static const sc_lv<81> ap_ST_fsm_state2;
    static const sc_lv<81> ap_ST_fsm_state3;
    static const sc_lv<81> ap_ST_fsm_state4;
    static const sc_lv<81> ap_ST_fsm_state5;
    static const sc_lv<81> ap_ST_fsm_state6;
    static const sc_lv<81> ap_ST_fsm_state7;
    static const sc_lv<81> ap_ST_fsm_state8;
    static const sc_lv<81> ap_ST_fsm_state9;
    static const sc_lv<81> ap_ST_fsm_state10;
    static const sc_lv<81> ap_ST_fsm_state11;
    static const sc_lv<81> ap_ST_fsm_state12;
    static const sc_lv<81> ap_ST_fsm_state13;
    static const sc_lv<81> ap_ST_fsm_state14;
    static const sc_lv<81> ap_ST_fsm_state15;
    static const sc_lv<81> ap_ST_fsm_state16;
    static const sc_lv<81> ap_ST_fsm_state17;
    static const sc_lv<81> ap_ST_fsm_state18;
    static const sc_lv<81> ap_ST_fsm_state19;
    static const sc_lv<81> ap_ST_fsm_state20;
    static const sc_lv<81> ap_ST_fsm_state21;
    static const sc_lv<81> ap_ST_fsm_state22;
    static const sc_lv<81> ap_ST_fsm_state23;
    static const sc_lv<81> ap_ST_fsm_state24;
    static const sc_lv<81> ap_ST_fsm_state25;
    static const sc_lv<81> ap_ST_fsm_state26;
    static const sc_lv<81> ap_ST_fsm_state27;
    static const sc_lv<81> ap_ST_fsm_state28;
    static const sc_lv<81> ap_ST_fsm_state29;
    static const sc_lv<81> ap_ST_fsm_state30;
    static const sc_lv<81> ap_ST_fsm_state31;
    static const sc_lv<81> ap_ST_fsm_state32;
    static const sc_lv<81> ap_ST_fsm_state33;
    static const sc_lv<81> ap_ST_fsm_state34;
    static const sc_lv<81> ap_ST_fsm_state35;
    static const sc_lv<81> ap_ST_fsm_state36;
    static const sc_lv<81> ap_ST_fsm_state37;
    static const sc_lv<81> ap_ST_fsm_state38;
    static const sc_lv<81> ap_ST_fsm_state39;
    static const sc_lv<81> ap_ST_fsm_state40;
    static const sc_lv<81> ap_ST_fsm_state41;
    static const sc_lv<81> ap_ST_fsm_state42;
    static const sc_lv<81> ap_ST_fsm_state43;
    static const sc_lv<81> ap_ST_fsm_state44;
    static const sc_lv<81> ap_ST_fsm_state45;
    static const sc_lv<81> ap_ST_fsm_state46;
    static const sc_lv<81> ap_ST_fsm_state47;
    static const sc_lv<81> ap_ST_fsm_pp0_stage0;
    static const sc_lv<81> ap_ST_fsm_state60;
    static const sc_lv<81> ap_ST_fsm_state61;
    static const sc_lv<81> ap_ST_fsm_state62;
    static const sc_lv<81> ap_ST_fsm_state63;
    static const sc_lv<81> ap_ST_fsm_state64;
    static const sc_lv<81> ap_ST_fsm_state65;
    static const sc_lv<81> ap_ST_fsm_state66;
    static const sc_lv<81> ap_ST_fsm_state67;
    static const sc_lv<81> ap_ST_fsm_state68;
    static const sc_lv<81> ap_ST_fsm_state69;
    static const sc_lv<81> ap_ST_fsm_state70;
    static const sc_lv<81> ap_ST_fsm_state71;
    static const sc_lv<81> ap_ST_fsm_state72;
    static const sc_lv<81> ap_ST_fsm_state73;
    static const sc_lv<81> ap_ST_fsm_state74;
    static const sc_lv<81> ap_ST_fsm_state75;
    static const sc_lv<81> ap_ST_fsm_state76;
    static const sc_lv<81> ap_ST_fsm_state77;
    static const sc_lv<81> ap_ST_fsm_state78;
    static const sc_lv<81> ap_ST_fsm_state79;
    static const sc_lv<81> ap_ST_fsm_state80;
    static const sc_lv<81> ap_ST_fsm_state81;
    static const sc_lv<81> ap_ST_fsm_state82;
    static const sc_lv<81> ap_ST_fsm_state83;
    static const sc_lv<81> ap_ST_fsm_state84;
    static const sc_lv<81> ap_ST_fsm_state85;
    static const sc_lv<81> ap_ST_fsm_state86;
    static const sc_lv<81> ap_ST_fsm_state87;
    static const sc_lv<81> ap_ST_fsm_state88;
    static const sc_lv<81> ap_ST_fsm_state89;
    static const sc_lv<81> ap_ST_fsm_state90;
    static const sc_lv<81> ap_ST_fsm_state91;
    static const sc_lv<81> ap_ST_fsm_state92;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_2F;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<64> ap_const_lv64_A;
    static const sc_lv<64> ap_const_lv64_B;
    static const sc_lv<64> ap_const_lv64_C;
    static const sc_lv<64> ap_const_lv64_D;
    static const sc_lv<64> ap_const_lv64_E;
    static const sc_lv<64> ap_const_lv64_F;
    static const sc_lv<64> ap_const_lv64_10;
    static const sc_lv<64> ap_const_lv64_11;
    static const sc_lv<64> ap_const_lv64_12;
    static const sc_lv<64> ap_const_lv64_13;
    static const sc_lv<64> ap_const_lv64_14;
    static const sc_lv<64> ap_const_lv64_15;
    static const sc_lv<64> ap_const_lv64_16;
    static const sc_lv<64> ap_const_lv64_17;
    static const sc_lv<64> ap_const_lv64_18;
    static const sc_lv<64> ap_const_lv64_19;
    static const sc_lv<64> ap_const_lv64_1A;
    static const sc_lv<64> ap_const_lv64_1B;
    static const sc_lv<64> ap_const_lv64_1C;
    static const sc_lv<64> ap_const_lv64_1D;
    static const sc_lv<64> ap_const_lv64_1E;
    static const sc_lv<64> ap_const_lv64_1F;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_43;
    static const sc_lv<32> ap_const_lv32_44;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<6> ap_const_lv6_20;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_CS_fsm_state64();
    void thread_ap_CS_fsm_state65();
    void thread_ap_CS_fsm_state66();
    void thread_ap_CS_fsm_state67();
    void thread_ap_CS_fsm_state68();
    void thread_ap_CS_fsm_state69();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state70();
    void thread_ap_CS_fsm_state71();
    void thread_ap_CS_fsm_state72();
    void thread_ap_CS_fsm_state73();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state76();
    void thread_ap_CS_fsm_state77();
    void thread_ap_CS_fsm_state78();
    void thread_ap_CS_fsm_state79();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state80();
    void thread_ap_CS_fsm_state81();
    void thread_ap_CS_fsm_state82();
    void thread_ap_CS_fsm_state83();
    void thread_ap_CS_fsm_state84();
    void thread_ap_CS_fsm_state85();
    void thread_ap_CS_fsm_state86();
    void thread_ap_CS_fsm_state87();
    void thread_ap_CS_fsm_state88();
    void thread_ap_CS_fsm_state89();
    void thread_ap_CS_fsm_state9();
    void thread_ap_CS_fsm_state90();
    void thread_ap_CS_fsm_state91();
    void thread_ap_CS_fsm_state92();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state48_pp0_stage0_iter0();
    void thread_ap_block_state49_pp0_stage0_iter1();
    void thread_ap_block_state50_pp0_stage0_iter2();
    void thread_ap_block_state51_pp0_stage0_iter3();
    void thread_ap_block_state52_pp0_stage0_iter4();
    void thread_ap_block_state53_pp0_stage0_iter5();
    void thread_ap_block_state54_pp0_stage0_iter6();
    void thread_ap_block_state55_pp0_stage0_iter7();
    void thread_ap_block_state56_pp0_stage0_iter8();
    void thread_ap_block_state57_pp0_stage0_iter9();
    void thread_ap_block_state58_pp0_stage0_iter10();
    void thread_ap_block_state59_pp0_stage0_iter11();
    void thread_ap_condition_pp0_exit_iter0_state48();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_data_IN_M_imag_address0();
    void thread_data_IN_M_imag_ce0();
    void thread_data_IN_M_real_address0();
    void thread_data_IN_M_real_ce0();
    void thread_data_OUT0_M_imag_address0();
    void thread_data_OUT0_M_imag_ce0();
    void thread_data_OUT0_M_imag_ce1();
    void thread_data_OUT0_M_imag_we0();
    void thread_data_OUT0_M_imag_we1();
    void thread_data_OUT0_M_real_address0();
    void thread_data_OUT0_M_real_ce0();
    void thread_data_OUT0_M_real_ce1();
    void thread_data_OUT0_M_real_we0();
    void thread_data_OUT0_M_real_we1();
    void thread_data_OUT1_M_imag_address0();
    void thread_data_OUT1_M_imag_ce0();
    void thread_data_OUT1_M_imag_we0();
    void thread_data_OUT1_M_real_address0();
    void thread_data_OUT1_M_real_ce0();
    void thread_data_OUT1_M_real_we0();
    void thread_data_OUT2_M_imag_address0();
    void thread_data_OUT2_M_imag_ce0();
    void thread_data_OUT2_M_imag_we0();
    void thread_data_OUT2_M_real_address0();
    void thread_data_OUT2_M_real_ce0();
    void thread_data_OUT2_M_real_we0();
    void thread_data_OUT3_M_imag_address0();
    void thread_data_OUT3_M_imag_ce0();
    void thread_data_OUT3_M_imag_we0();
    void thread_data_OUT3_M_real_address0();
    void thread_data_OUT3_M_real_ce0();
    void thread_data_OUT3_M_real_we0();
    void thread_data_OUT4_M_imag_address0();
    void thread_data_OUT4_M_imag_ce0();
    void thread_data_OUT4_M_imag_we0();
    void thread_data_OUT4_M_real_address0();
    void thread_data_OUT4_M_real_ce0();
    void thread_data_OUT4_M_real_we0();
    void thread_data_OUT_M_imag_address0();
    void thread_data_OUT_M_imag_ce0();
    void thread_data_OUT_M_imag_we0();
    void thread_data_OUT_M_real_address0();
    void thread_data_OUT_M_real_ce0();
    void thread_data_OUT_M_real_we0();
    void thread_data_OUTfft_M_imag_address0();
    void thread_data_OUTfft_M_imag_ce0();
    void thread_data_OUTfft_M_imag_we0();
    void thread_data_OUTfft_M_real_address0();
    void thread_data_OUTfft_M_real_ce0();
    void thread_data_OUTfft_M_real_we0();
    void thread_grp_FFT0_fu_2234_FFT_stage();
    void thread_grp_FFT0_fu_2234_ap_start();
    void thread_grp_FFT0_fu_2234_data_IN_M_imag_q0();
    void thread_grp_FFT0_fu_2234_data_IN_M_real_q0();
    void thread_grp_FFT0_fu_2234_index_shift();
    void thread_grp_FFT0_fu_2234_pass_check();
    void thread_grp_FFT0_fu_2234_pass_shift();
    void thread_grp_bitreverse_fu_2290_ap_start();
    void thread_grp_mult_window_fu_2214_ap_start();
    void thread_i_fu_2320_p2();
    void thread_icmp_ln99_fu_2314_p2();
    void thread_mag_OUT_address0();
    void thread_mag_OUT_ce0();
    void thread_mag_OUT_we0();
    void thread_prod_IN_M_imag_address0();
    void thread_prod_IN_M_imag_address1();
    void thread_prod_IN_M_imag_ce0();
    void thread_prod_IN_M_imag_ce1();
    void thread_prod_IN_M_imag_we0();
    void thread_prod_IN_M_imag_we1();
    void thread_prod_IN_M_real_address0();
    void thread_prod_IN_M_real_address1();
    void thread_prod_IN_M_real_ce0();
    void thread_prod_IN_M_real_ce1();
    void thread_prod_IN_M_real_we0();
    void thread_prod_IN_M_real_we1();
    void thread_xin_M_imag_address0();
    void thread_xin_M_imag_ce0();
    void thread_xin_M_imag_we0();
    void thread_xin_M_real_address0();
    void thread_xin_M_real_ce0();
    void thread_xin_M_real_we0();
    void thread_xout_mag_address0();
    void thread_xout_mag_ce0();
    void thread_xout_mag_we0();
    void thread_zext_ln102_fu_2326_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
