# 
# Synthesis run script generated by Vivado
# 

set_param xicom.use_bs_reader 1
create_project -in_memory -part xc7z020clg484-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /tp/xph3app/xph3app604/Projet_3A/Vivado/project_TRNG_3bit/project_TRNG_3bit.cache/wt [current_project]
set_property parent.project_path /tp/xph3app/xph3app604/Projet_3A/Vivado/project_TRNG_3bit/project_TRNG_3bit.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property ip_repo_paths /tp/xph3app/xph3app604/Projet_3A/ip_repo [current_project]
set_property ip_output_repo /tp/xph3app/xph3app604/Projet_3A/Vivado/project_TRNG_3bit/project_TRNG_3bit.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_vhdl -library xil_defaultlib {
  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_TRNG_3bit/project_TRNG_3bit.srcs/sources_1/new/INV_behavorial.vhd
  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_TRNG_3bit/project_TRNG_3bit.srcs/sources_1/new/MUX_Behavorial.vhd
  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_TRNG_3bit/project_TRNG_3bit.srcs/sources_1/new/XOR_behavorial.vhd
  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_TRNG_3bit/project_TRNG_3bit.srcs/sources_1/new/clock_generator_behavorial.vhd
  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_TRNG_3bit/project_TRNG_3bit.srcs/sources_1/new/register_behavorial.vhd
  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_TRNG_3bit/project_TRNG_3bit.srcs/sources_1/imports/vhd/ring_loop.vhd
  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_TRNG_3bit/project_TRNG_3bit.srcs/sources_1/new/ring_top.vhd
}
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc /tp/xph3app/xph3app604/Projet_3A/Vivado/project_TRNG_3bit/project_TRNG_3bit.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc
set_property used_in_implementation false [get_files /tp/xph3app/xph3app604/Projet_3A/Vivado/project_TRNG_3bit/project_TRNG_3bit.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc]


synth_design -top ring_top -part xc7z020clg484-1


write_checkpoint -force -noxdef ring_top.dcp

catch { report_utilization -file ring_top_utilization_synth.rpt -pb ring_top_utilization_synth.pb }
