Area,Delay,Score,Current Run,Episode,Verilog
595.84,2418.77,1,2.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,3.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,4.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,5.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,6.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,7.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,8.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,9.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,10.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,11.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,12.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,13.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,14.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,15.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,16.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,1,17.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,18.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,19.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,20.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,21.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,1,22.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,23.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,24.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,25.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,1,26.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,27.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,28.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,29.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,30.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,1,31.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,32.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,33.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,34.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,35.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,36.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,1,37.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,38.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,39.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,40.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,1,41.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,42.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,43.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,44.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,45.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,46.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,1,47.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,48.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,49.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,50.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,51.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,1,52.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,53.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,54.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,55.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,56.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] carry;
  wire [7:0] c1,c2,c3,c4,c5,c6,c7;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
  assign carry[7:0] = cin;
  assign carry[63:8] = 0;
endmodule"
595.84,2418.77,1,57.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,58.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,59.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,60.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30, c31, c32, c33, c34, c35, c36, c37, c38, c39, c40, c41, c42, c43, c44, c45, c46, c47, c48, c49, c50, c51, c52, c53, c54, c55, c56, c57, c58, c59, c60, c61, c62, c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,61.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [7:0] c;
  adder_8 a1(sum[7:0], c[0], in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c[1], in1[15:8], in2[15:8], c[0]);
  adder_8 a3(sum[23:16], c[2], in1[23:16], in2[23:16], c[1]);
  adder_8 a4(sum[31:24], c[3], in1[31:24], in2[31:24], c[2]);
  adder_8 a5(sum[39:32], c[4], in1[39:32], in2[39:32], c[3]);
  adder_8 a6(sum[47:40], c[5], in1[47:40], in2[47:40], c[4]);
  adder_8 a7(sum[55:48], c[6], in1[55:48], in2[55:48], c[5]);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c[6]);
endmodule"
595.84,2418.77,1,62.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,63.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8;
  adder_8 A1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 A2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 A3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 A4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 A5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 A6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 A7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 A8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,64.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,65.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
                      input [7:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7;
  full_adder_1 FA1(sum[0], c1, in1[0], in2[0], cin);
  full_adder_1 FA2(sum[1], c2, in1[1], in2[1], c1);
  full_adder_1 FA3(sum[2], c3, in1[2], in2[2], c2);
  full_adder_1 FA4(sum[3], c4, in1[3], in2[3], c3);
  full_adder_1 FA5(sum[4], c5, in1[4], in2[4], c4);
  full_adder_1 FA6(sum[5], c6, in1[5], in2[5], c5);
  full_adder_1 FA7(sum[6], c7, in1[6], in2[6], c6);
  full_adder_1 FA8(sum[7], cout, in1[7], in2[7], c7);
endmodule

module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire c1,c2,c3,c4,c5,c6,c7,c8,c9,c10,c11,c12,c13,c14,c15,c16,c17,c18,c19,c20,c21,c22,c23,c24,c25,c26,c27,c28,c29,c30,c31,c32,c33,c34,c35,c36,c37,c38,c39,c40,c41,c42,c43,c44,c45,c46,c47,c48,c49,c50,c51,c52,c53,c54,c55,c56,c57,c58,c59,c60,c61,c62,c63;
  adder_8 a1(sum[7:0], c1, in1[7:0], in2[7:0], cin);
  adder_8 a2(sum[15:8], c2, in1[15:8], in2[15:8], c1);
  adder_8 a3(sum[23:16], c3, in1[23:16], in2[23:16], c2);
  adder_8 a4(sum[31:24], c4, in1[31:24], in2[31:24], c3);
  adder_8 a5(sum[39:32], c5, in1[39:32], in2[39:32], c4);
  adder_8 a6(sum[47:40], c6, in1[47:40], in2[47:40], c5);
  adder_8 a7(sum[55:48], c7, in1[55:48], in2[55:48], c6);
  adder_8 a8(sum[63:56], cout, in1[63:56], in2[63:56], c7);
endmodule"
595.84,2418.77,1,66.0,1,"//Design a 64-bit adder module (defined as adder_64 below).
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The adder_64 module should utilize the 8 bit adder defined below (adder_8) in its implementation.

module full_adder_1(output wire sum,
                     output wire cout,
                     input wire in1, in2, cin);
  wire t1, t2, t3;
  xor(t1, in1, in2);
  xor(sum, t1, cin);
  and(t2, t1, cin);
  and(t3, in1, in2);
  or(cout, t2, t3);
endmodule

module adder_8(output [7:0] sum,
                      output cout,
            