[![tejasddabhankar gitstat](https://github-readme-stats.vercel.app/api?username=tej-dabhankar&theme=gruvbox&layout=compact)](https://github.com/utsavbalar1231)
![Favorite languages](https://github-readme-stats.vercel.app/api/top-langs/?username=tej-dabhankar&theme=gruvbox&layout=compact)
[![GitHub Streak](https://streak-stats.demolab.com?user=tej-dabhankar&theme=gruvbox-duo&hide_border=true)](https://git.io/streak-stats)

 FPGA developer from India. Trying to improve myself to another level.
s
- Currently working on FPGA/SBC Development at [Vicharak](https://vicharak.in).
- Interested in working with RTL Design and Computer Architecture Development.
- How to reach me: [Linkedin](https://www.linkedin.com/in/tejas-dabhankar/) | [Mail](mailto:tejasdabhankar123@gmail.com)
- You can also join me at:[Medium](https://medium.com/@visionvlsi)


<!--![Stars](https://img.shields.io/github/stars/UtsavBalar1231?color=black&logo=github&style=flat)
![Followers](https://img.shields.io/github/followers/UtsavBalar1231?color=black&logo=github&style=flat)-->


