<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NANO100_BSP: SPI Exported Functions</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../M0Banner_v2.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">NANO100_BSP<span id="projectnumber">&#160;V3.04.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano100BN Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">SPI Exported Functions<div class="ingroups"><a class="el" href="../../d5/d3c/group___n_a_n_o100___device___driver.html">NANO100 Device Driver</a> &raquo; <a class="el" href="../../dd/dd9/group___n_a_n_o100___s_p_i___driver.html">SPI Driver</a> &raquo; <a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html">SPI Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for SPI Exported Functions:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.png" border="0" usemap="#ad5_2ddb_2group______n__a__n__o100______s__p__i______e__x__p__o__r__t__e__d______f__u__n__c__t__i__o__n__s" alt=""/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2f250524c0d3e7d98075b7992b939cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2f250524c0d3e7d98075b7992b939cc9">SPI_ABORT_3WIRE_TRANSFER</a>(spi)</td></tr>
<tr class="memdesc:ga2f250524c0d3e7d98075b7992b939cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abort the current transfer in slave 3-wire mode.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2f250524c0d3e7d98075b7992b939cc9">More...</a><br /></td></tr>
<tr class="separator:ga2f250524c0d3e7d98075b7992b939cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9c622d28d4b93b8414a783439c852e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd9c622d28d4b93b8414a783439c852e">SPI_CLR_3WIRE_START_INT_FLAG</a>(spi)</td></tr>
<tr class="memdesc:gabd9c622d28d4b93b8414a783439c852e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the slave 3-wire mode start interrupt flag.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd9c622d28d4b93b8414a783439c852e">More...</a><br /></td></tr>
<tr class="separator:gabd9c622d28d4b93b8414a783439c852e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc919e1780ef049f97d3b4def65e05f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">SPI_CLR_UNIT_TRANS_INT_FLAG</a>(spi)</td></tr>
<tr class="memdesc:gafc919e1780ef049f97d3b4def65e05f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the unit transfer interrupt flag.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">More...</a><br /></td></tr>
<tr class="separator:gafc919e1780ef049f97d3b4def65e05f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga95240de57d0c033276e43bdc5b6b9dcc">SPI_DISABLE_3WIRE_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable slave 3-wire mode.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga95240de57d0c033276e43bdc5b6b9dcc">More...</a><br /></td></tr>
<tr class="separator:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0ca327c37cb730cbd0b6aa4db7f980b5">SPI_ENABLE_3WIRE_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable slave 3-wire mode.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0ca327c37cb730cbd0b6aa4db7f980b5">More...</a><br /></td></tr>
<tr class="separator:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984898177d313359fdd1fcdc0f4bf193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">SPI_GET_RX_FIFO_COUNT</a>(spi)</td></tr>
<tr class="memdesc:ga984898177d313359fdd1fcdc0f4bf193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the count of available data in RX FIFO.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">More...</a><br /></td></tr>
<tr class="separator:ga984898177d313359fdd1fcdc0f4bf193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">SPI_GET_RX_FIFO_EMPTY_FLAG</a>(spi)</td></tr>
<tr class="memdesc:gaaeb40ca921663b20308a0a841ba7ce73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Rx FIFO empty flag.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">More...</a><br /></td></tr>
<tr class="separator:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">SPI_GET_TX_FIFO_EMPTY_FLAG</a>(spi)</td></tr>
<tr class="memdesc:ga3e0bc926739bf60d35df6a774f06cceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Tx FIFO empty flag.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">More...</a><br /></td></tr>
<tr class="separator:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">SPI_GET_TX_FIFO_FULL_FLAG</a>(spi)</td></tr>
<tr class="memdesc:ga5523e2a8d5469337f2ba5605d57d24de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Tx FIFO full flag.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">More...</a><br /></td></tr>
<tr class="separator:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga469836d42d7a1d941fe114c3d8f1564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga469836d42d7a1d941fe114c3d8f1564a">SPI_READ_RX0</a>(spi)</td></tr>
<tr class="memdesc:ga469836d42d7a1d941fe114c3d8f1564a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the datum read from RX0 FIFO.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga469836d42d7a1d941fe114c3d8f1564a">More...</a><br /></td></tr>
<tr class="separator:ga469836d42d7a1d941fe114c3d8f1564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9a80783449307d94d11ad45e5f6525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaef9a80783449307d94d11ad45e5f6525">SPI_READ_RX1</a>(spi)&#160;&#160;&#160;( (spi)-&gt;RX1 )</td></tr>
<tr class="memdesc:gaef9a80783449307d94d11ad45e5f6525"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the datum read from RX1 FIFO.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaef9a80783449307d94d11ad45e5f6525">More...</a><br /></td></tr>
<tr class="separator:gaef9a80783449307d94d11ad45e5f6525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ff198462e20e76b727c8296e3d1f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga25ff198462e20e76b727c8296e3d1f43">SPI_WRITE_TX0</a>(spi,  u32TxData)</td></tr>
<tr class="memdesc:ga25ff198462e20e76b727c8296e3d1f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write datum to TX0 register.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga25ff198462e20e76b727c8296e3d1f43">More...</a><br /></td></tr>
<tr class="separator:ga25ff198462e20e76b727c8296e3d1f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ca7caf3558ea2cac755b9fd398a4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ca7caf3558ea2cac755b9fd398a4b3">SPI_WRITE_TX1</a>(spi,  u32TxData)</td></tr>
<tr class="memdesc:gae7ca7caf3558ea2cac755b9fd398a4b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write datum to TX1 register.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ca7caf3558ea2cac755b9fd398a4b3">More...</a><br /></td></tr>
<tr class="separator:gae7ca7caf3558ea2cac755b9fd398a4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba43788d26efb956679d14396dafdfa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaba43788d26efb956679d14396dafdfa6">SPI_SET_SS0_HIGH</a>(spi)</td></tr>
<tr class="memdesc:gaba43788d26efb956679d14396dafdfa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS0 pin to high state.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaba43788d26efb956679d14396dafdfa6">More...</a><br /></td></tr>
<tr class="separator:gaba43788d26efb956679d14396dafdfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798c7c672fdce53fcb2c91e584599d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga798c7c672fdce53fcb2c91e584599d06">SPI_SET_SS0_LOW</a>(spi)</td></tr>
<tr class="memdesc:ga798c7c672fdce53fcb2c91e584599d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS0 pin to low state.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga798c7c672fdce53fcb2c91e584599d06">More...</a><br /></td></tr>
<tr class="separator:ga798c7c672fdce53fcb2c91e584599d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78502de4abd548279836b349074b385e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga78502de4abd548279836b349074b385e">SPI_SET_SS1_HIGH</a>(spi)</td></tr>
<tr class="memdesc:ga78502de4abd548279836b349074b385e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS1 pin to high state.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga78502de4abd548279836b349074b385e">More...</a><br /></td></tr>
<tr class="separator:ga78502de4abd548279836b349074b385e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb6dbb4862fba3d9cb283154412f5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1eb6dbb4862fba3d9cb283154412f5bb">SPI_SET_SS1_LOW</a>(spi)</td></tr>
<tr class="memdesc:ga1eb6dbb4862fba3d9cb283154412f5bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS1 pin to low state.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1eb6dbb4862fba3d9cb283154412f5bb">More...</a><br /></td></tr>
<tr class="separator:ga1eb6dbb4862fba3d9cb283154412f5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87333fe492621de006e3173c059daff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga87333fe492621de006e3173c059daff7">SPI_SET_SS_LEVEL</a>(spi,  ss0,  ss1)&#160;&#160;&#160;((spi)-&gt;SSR = ((spi)-&gt;SSR &amp; ~(<a class="el" href="../../d5/da0/_nano100_series_8h.html#a74835feceed72dcec4ce2d552625a7e3">SPI_SSR_AUTOSS_Msk</a>|<a class="el" href="../../d5/da0/_nano100_series_8h.html#ace3f423d206a3b88ee42f78cd4bb5b08">SPI_SSR_SS_LVL_Msk</a>|<a class="el" href="../../d5/da0/_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>)) | (((ss1)^1) &lt;&lt; 1) | ((ss0)^1))</td></tr>
<tr class="memdesc:ga87333fe492621de006e3173c059daff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS0, SPIn_SS1 pin to high or low state.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga87333fe492621de006e3173c059daff7">More...</a><br /></td></tr>
<tr class="separator:ga87333fe492621de006e3173c059daff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">SPI_ENABLE_BYTE_REORDER</a>(spi)</td></tr>
<tr class="memdesc:gaa795ff6d2dac96bcc9add693f3446d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable byte reorder function.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">More...</a><br /></td></tr>
<tr class="separator:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">SPI_DISABLE_BYTE_REORDER</a>(spi)</td></tr>
<tr class="memdesc:ga704f049cd3351d0d0f7130a75ca394bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable byte reorder function.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">More...</a><br /></td></tr>
<tr class="separator:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">SPI_SET_SUSPEND_CYCLE</a>(spi,  u32SuspCycle)</td></tr>
<tr class="memdesc:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the length of suspend interval.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">More...</a><br /></td></tr>
<tr class="separator:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950a4385d8641da85456398b268368ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">SPI_SET_LSB_FIRST</a>(spi)</td></tr>
<tr class="memdesc:ga950a4385d8641da85456398b268368ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with LSB first.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">More...</a><br /></td></tr>
<tr class="separator:ga950a4385d8641da85456398b268368ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">SPI_SET_MSB_FIRST</a>(spi)</td></tr>
<tr class="memdesc:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with MSB first.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">More...</a><br /></td></tr>
<tr class="separator:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09ba12aaae1e080cc39237e340dff96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">SPI_IS_BUSY</a>(spi)</td></tr>
<tr class="memdesc:gab09ba12aaae1e080cc39237e340dff96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI busy state.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">More...</a><br /></td></tr>
<tr class="separator:gab09ba12aaae1e080cc39237e340dff96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3a8af4404dca3916553b91766d2adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b3a8af4404dca3916553b91766d2adf">SPI_TRIGGER</a>(spi)</td></tr>
<tr class="memdesc:ga3b3a8af4404dca3916553b91766d2adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the GO_BUSY bit to trigger SPI transfer.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b3a8af4404dca3916553b91766d2adf">More...</a><br /></td></tr>
<tr class="separator:ga3b3a8af4404dca3916553b91766d2adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8f1d37f34c726d1a88c0eaa2fc891078">SPI_DISABLE_DUAL_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI Dual IO function.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8f1d37f34c726d1a88c0eaa2fc891078">More...</a><br /></td></tr>
<tr class="separator:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ca66437b0ff94b2d52640fb9a02432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12ca66437b0ff94b2d52640fb9a02432">SPI_ENABLE_DUAL_INPUT_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga12ca66437b0ff94b2d52640fb9a02432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Dual IO function and set SPI Dual IO direction to input.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12ca66437b0ff94b2d52640fb9a02432">More...</a><br /></td></tr>
<tr class="separator:ga12ca66437b0ff94b2d52640fb9a02432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d97a086b74d7c7bd7ab88b92648352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga40d97a086b74d7c7bd7ab88b92648352">SPI_ENABLE_DUAL_OUTPUT_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga40d97a086b74d7c7bd7ab88b92648352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Dual IO function and set SPI Dual IO direction to output.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga40d97a086b74d7c7bd7ab88b92648352">More...</a><br /></td></tr>
<tr class="separator:ga40d97a086b74d7c7bd7ab88b92648352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">SPI_TRIGGER_RX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger RX PDMA transfer.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">More...</a><br /></td></tr>
<tr class="separator:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">SPI_TRIGGER_TX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX PDMA transfer.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">More...</a><br /></td></tr>
<tr class="separator:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ab536ad8ae455cc2dd56aeac52c613">SPI_ENABLE_2BIT_MODE</a>(spi)</td></tr>
<tr class="memdesc:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable 2-bit transfer mode.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ab536ad8ae455cc2dd56aeac52c613">More...</a><br /></td></tr>
<tr class="separator:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312aec82fa602a0ac22d24b55b281333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga312aec82fa602a0ac22d24b55b281333">SPI_DISABLE_2BIT_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga312aec82fa602a0ac22d24b55b281333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable 2-bit transfer mode.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga312aec82fa602a0ac22d24b55b281333">More...</a><br /></td></tr>
<tr class="separator:ga312aec82fa602a0ac22d24b55b281333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa427c018cf4653aed80691d5b180deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa427c018cf4653aed80691d5b180deb">SPI_GET_STATUS</a>(spi)</td></tr>
<tr class="memdesc:gafa427c018cf4653aed80691d5b180deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the status register value.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa427c018cf4653aed80691d5b180deb">More...</a><br /></td></tr>
<tr class="separator:gafa427c018cf4653aed80691d5b180deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1cace1d20930ddff812b308310ec7353"><td class="memItemLeft" align="right" valign="top">static __INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cace1d20930ddff812b308310ec7353">SPI_SET_DATA_WIDTH</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Width)</td></tr>
<tr class="memdesc:ga1cace1d20930ddff812b308310ec7353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data width of a SPI transaction.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cace1d20930ddff812b308310ec7353">More...</a><br /></td></tr>
<tr class="separator:ga1cace1d20930ddff812b308310ec7353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad923655d26fb14da88c61d4ed0125c44"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:gad923655d26fb14da88c61d4ed0125c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function make SPI module be ready to transfer. By default, the SPI transfer sequence is MSB first and the automatic slave select function is disabled. In Slave mode, the u32BusClock must be NULL and the SPI clock divider setting will be 0.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">More...</a><br /></td></tr>
<tr class="separator:gad923655d26fb14da88c61d4ed0125c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset SPI module and disable SPI peripheral clock.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">More...</a><br /></td></tr>
<tr class="separator:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59c481764af06e5512f4416a91c5da2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae59c481764af06e5512f4416a91c5da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Rx FIFO buffer.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">More...</a><br /></td></tr>
<tr class="separator:gae59c481764af06e5512f4416a91c5da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c25325aceb6a6ed417055225aff01b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gad1c25325aceb6a6ed417055225aff01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Tx FIFO buffer.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">More...</a><br /></td></tr>
<tr class="separator:gad1c25325aceb6a6ed417055225aff01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the automatic slave select function.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">More...</a><br /></td></tr>
<tr class="separator:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b31f9a751c6e784ad0022bc9155153"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</td></tr>
<tr class="memdesc:ga55b31f9a751c6e784ad0022bc9155153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the automatic slave select function. Only available in Master mode.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">More...</a><br /></td></tr>
<tr class="separator:ga55b31f9a751c6e784ad0022bc9155153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI bus clock. Only available in Master mode.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">More...</a><br /></td></tr>
<tr class="separator:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58733a1f2730db4943ee270c5aad39ba"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58733a1f2730db4943ee270c5aad39ba">SPI_EnableFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:ga58733a1f2730db4943ee270c5aad39ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO mode with user-specified Tx FIFO threshold and Rx FIFO threshold configurations.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58733a1f2730db4943ee270c5aad39ba">More...</a><br /></td></tr>
<tr class="separator:ga58733a1f2730db4943ee270c5aad39ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d6219787921363efa7dcd46fdb6846"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga38d6219787921363efa7dcd46fdb6846">SPI_DisableFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga38d6219787921363efa7dcd46fdb6846"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFO mode.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga38d6219787921363efa7dcd46fdb6846">More...</a><br /></td></tr>
<tr class="separator:ga38d6219787921363efa7dcd46fdb6846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a43e332cf4de4b416980eeab502d07"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae3a43e332cf4de4b416980eeab502d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual frequency of SPI bus clock. Only available in Master mode.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">More...</a><br /></td></tr>
<tr class="separator:gae3a43e332cf4de4b416980eeab502d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO related interrupts specified by u32Mask parameter.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">More...</a><br /></td></tr>
<tr class="separator:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFO related interrupts specified by u32Mask parameter.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">More...</a><br /></td></tr>
<tr class="separator:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6203152d82e50dc0a0f8257bf862cb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9f6203152d82e50dc0a0f8257bf862cb">SPI_EnableWakeup</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga9f6203152d82e50dc0a0f8257bf862cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable wake-up function.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9f6203152d82e50dc0a0f8257bf862cb">More...</a><br /></td></tr>
<tr class="separator:ga9f6203152d82e50dc0a0f8257bf862cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf84c991f91bd473bf678093435ff51a5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf84c991f91bd473bf678093435ff51a5">SPI_DisableWakeup</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gaf84c991f91bd473bf678093435ff51a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable wake-up function.  <a href="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf84c991f91bd473bf678093435ff51a5">More...</a><br /></td></tr>
<tr class="separator:gaf84c991f91bd473bf678093435ff51a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga2f250524c0d3e7d98075b7992b939cc9" name="ga2f250524c0d3e7d98075b7992b939cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f250524c0d3e7d98075b7992b939cc9">&#9670;&nbsp;</a></span>SPI_ABORT_3WIRE_TRANSFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ABORT_3WIRE_TRANSFER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Abort the current transfer in slave 3-wire mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00071">71</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gabd9c622d28d4b93b8414a783439c852e" name="gabd9c622d28d4b93b8414a783439c852e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd9c622d28d4b93b8414a783439c852e">&#9670;&nbsp;</a></span>SPI_CLR_3WIRE_START_INT_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CLR_3WIRE_START_INT_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the slave 3-wire mode start interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00079">79</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gafc919e1780ef049f97d3b4def65e05f9" name="gafc919e1780ef049f97d3b4def65e05f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc919e1780ef049f97d3b4def65e05f9">&#9670;&nbsp;</a></span>SPI_CLR_UNIT_TRANS_INT_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CLR_UNIT_TRANS_INT_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the unit transfer interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00087">87</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga312aec82fa602a0ac22d24b55b281333" name="ga312aec82fa602a0ac22d24b55b281333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312aec82fa602a0ac22d24b55b281333">&#9670;&nbsp;</a></span>SPI_DISABLE_2BIT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_2BIT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable 2-bit transfer mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00351">351</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga95240de57d0c033276e43bdc5b6b9dcc" name="ga95240de57d0c033276e43bdc5b6b9dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95240de57d0c033276e43bdc5b6b9dcc">&#9670;&nbsp;</a></span>SPI_DISABLE_3WIRE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_3WIRE_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable slave 3-wire mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00095">95</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga704f049cd3351d0d0f7130a75ca394bf" name="ga704f049cd3351d0d0f7130a75ca394bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga704f049cd3351d0d0f7130a75ca394bf">&#9670;&nbsp;</a></span>SPI_DISABLE_BYTE_REORDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_BYTE_REORDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable byte reorder function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00237">237</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga8f1d37f34c726d1a88c0eaa2fc891078" name="ga8f1d37f34c726d1a88c0eaa2fc891078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f1d37f34c726d1a88c0eaa2fc891078">&#9670;&nbsp;</a></span>SPI_DISABLE_DUAL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_DUAL_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable SPI Dual IO function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00303">303</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gae7ab536ad8ae455cc2dd56aeac52c613" name="gae7ab536ad8ae455cc2dd56aeac52c613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7ab536ad8ae455cc2dd56aeac52c613">&#9670;&nbsp;</a></span>SPI_ENABLE_2BIT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_2BIT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable 2-bit transfer mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00343">343</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga0ca327c37cb730cbd0b6aa4db7f980b5" name="ga0ca327c37cb730cbd0b6aa4db7f980b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca327c37cb730cbd0b6aa4db7f980b5">&#9670;&nbsp;</a></span>SPI_ENABLE_3WIRE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_3WIRE_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable slave 3-wire mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00103">103</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaa795ff6d2dac96bcc9add693f3446d36" name="gaa795ff6d2dac96bcc9add693f3446d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa795ff6d2dac96bcc9add693f3446d36">&#9670;&nbsp;</a></span>SPI_ENABLE_BYTE_REORDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_BYTE_REORDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable byte reorder function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00229">229</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga12ca66437b0ff94b2d52640fb9a02432" name="ga12ca66437b0ff94b2d52640fb9a02432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12ca66437b0ff94b2d52640fb9a02432">&#9670;&nbsp;</a></span>SPI_ENABLE_DUAL_INPUT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_DUAL_INPUT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Dual IO function and set SPI Dual IO direction to input. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00311">311</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga40d97a086b74d7c7bd7ab88b92648352" name="ga40d97a086b74d7c7bd7ab88b92648352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40d97a086b74d7c7bd7ab88b92648352">&#9670;&nbsp;</a></span>SPI_ENABLE_DUAL_OUTPUT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_DUAL_OUTPUT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Dual IO function and set SPI Dual IO direction to output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00319">319</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga984898177d313359fdd1fcdc0f4bf193" name="ga984898177d313359fdd1fcdc0f4bf193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga984898177d313359fdd1fcdc0f4bf193">&#9670;&nbsp;</a></span>SPI_GET_RX_FIFO_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_RX_FIFO_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the count of available data in RX FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The count of available data in RX FIFO. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00111">111</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaaeb40ca921663b20308a0a841ba7ce73" name="gaaeb40ca921663b20308a0a841ba7ce73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeb40ca921663b20308a0a841ba7ce73">&#9670;&nbsp;</a></span>SPI_GET_RX_FIFO_EMPTY_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_RX_FIFO_EMPTY_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the Rx FIFO empty flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Rx FIFO flag </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>Rx FIFO is not empty </td></tr>
    <tr><td class="paramname">1</td><td>Rx FIFO is empty </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00121">121</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gafa427c018cf4653aed80691d5b180deb" name="gafa427c018cf4653aed80691d5b180deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa427c018cf4653aed80691d5b180deb">&#9670;&nbsp;</a></span>SPI_GET_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the status register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status value. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00359">359</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga3e0bc926739bf60d35df6a774f06cceb" name="ga3e0bc926739bf60d35df6a774f06cceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e0bc926739bf60d35df6a774f06cceb">&#9670;&nbsp;</a></span>SPI_GET_TX_FIFO_EMPTY_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_TX_FIFO_EMPTY_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the Tx FIFO empty flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Tx FIFO flag </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>Tx FIFO is not empty </td></tr>
    <tr><td class="paramname">1</td><td>Tx FIFO is empty </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00131">131</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga5523e2a8d5469337f2ba5605d57d24de" name="ga5523e2a8d5469337f2ba5605d57d24de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5523e2a8d5469337f2ba5605d57d24de">&#9670;&nbsp;</a></span>SPI_GET_TX_FIFO_FULL_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_TX_FIFO_FULL_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the Tx FIFO full flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Tx FIFO flag </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>Tx FIFO is not full </td></tr>
    <tr><td class="paramname">1</td><td>Tx FIFO is full </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00141">141</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gab09ba12aaae1e080cc39237e340dff96" name="gab09ba12aaae1e080cc39237e340dff96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab09ba12aaae1e080cc39237e340dff96">&#9670;&nbsp;</a></span>SPI_IS_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IS_BUSY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the SPI busy state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SPI busy status </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>SPI module is not busy </td></tr>
    <tr><td class="paramname">1</td><td>SPI module is busy </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00287">287</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga469836d42d7a1d941fe114c3d8f1564a" name="ga469836d42d7a1d941fe114c3d8f1564a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga469836d42d7a1d941fe114c3d8f1564a">&#9670;&nbsp;</a></span>SPI_READ_RX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_READ_RX0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the datum read from RX0 FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Data in Rx0 register. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00149">149</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaef9a80783449307d94d11ad45e5f6525" name="gaef9a80783449307d94d11ad45e5f6525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef9a80783449307d94d11ad45e5f6525">&#9670;&nbsp;</a></span>SPI_READ_RX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_READ_RX1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;( (spi)-&gt;RX1 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the datum read from RX1 FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Data in Rx1 register. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00156">156</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga950a4385d8641da85456398b268368ae" name="ga950a4385d8641da85456398b268368ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga950a4385d8641da85456398b268368ae">&#9670;&nbsp;</a></span>SPI_SET_LSB_FIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_LSB_FIRST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SPI transfer sequence with LSB first. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00254">254</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga5cbade2af2ae16ff7b5cd4fd834592cb" name="ga5cbade2af2ae16ff7b5cd4fd834592cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cbade2af2ae16ff7b5cd4fd834592cb">&#9670;&nbsp;</a></span>SPI_SET_MSB_FIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_MSB_FIRST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SPI transfer sequence with MSB first. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00262">262</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaba43788d26efb956679d14396dafdfa6" name="gaba43788d26efb956679d14396dafdfa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba43788d26efb956679d14396dafdfa6">&#9670;&nbsp;</a></span>SPI_SET_SS0_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SS0_HIGH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPIn_SS0 pin to high state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disable automatic slave selection function and set SPIn_SS0 pin to high state. Only available in Master mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00183">183</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga798c7c672fdce53fcb2c91e584599d06" name="ga798c7c672fdce53fcb2c91e584599d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga798c7c672fdce53fcb2c91e584599d06">&#9670;&nbsp;</a></span>SPI_SET_SS0_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SS0_LOW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPIn_SS0 pin to low state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disable automatic slave selection function and set SPIn_SS0 pin to low state. Only available in Master mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00192">192</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga78502de4abd548279836b349074b385e" name="ga78502de4abd548279836b349074b385e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78502de4abd548279836b349074b385e">&#9670;&nbsp;</a></span>SPI_SET_SS1_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SS1_HIGH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPIn_SS1 pin to high state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disable automatic slave selection function and set SPIn_SS1 pin to high state. Only available in Master mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00201">201</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga1eb6dbb4862fba3d9cb283154412f5bb" name="ga1eb6dbb4862fba3d9cb283154412f5bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1eb6dbb4862fba3d9cb283154412f5bb">&#9670;&nbsp;</a></span>SPI_SET_SS1_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SS1_LOW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPIn_SS1 pin to low state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disable automatic slave selection function and set SPIn_SS1 pin to low state. Only available in Master mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00210">210</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga87333fe492621de006e3173c059daff7" name="ga87333fe492621de006e3173c059daff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87333fe492621de006e3173c059daff7">&#9670;&nbsp;</a></span>SPI_SET_SS_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SS_LEVEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ss0, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ss1&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((spi)-&gt;SSR = ((spi)-&gt;SSR &amp; ~(<a class="el" href="../../d5/da0/_nano100_series_8h.html#a74835feceed72dcec4ce2d552625a7e3">SPI_SSR_AUTOSS_Msk</a>|<a class="el" href="../../d5/da0/_nano100_series_8h.html#ace3f423d206a3b88ee42f78cd4bb5b08">SPI_SSR_SS_LVL_Msk</a>|<a class="el" href="../../d5/da0/_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>)) | (((ss1)^1) &lt;&lt; 1) | ((ss0)^1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPIn_SS0, SPIn_SS1 pin to high or low state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ss0</td><td>0 = Set SPIn_SS0 to low. 1 = Set SPIn_SS0 to high. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ss1</td><td>0 = Set SPIn_SS1 to low. 1 = Set SPIn_SS1 to high. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disable automatic slave selection function and set SPIn_SS0/SPIn_SS1 pin to specified high/low state. Only available in Master mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00221">221</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga356f36b6fc4c8c03904b3ef0d9ff8660" name="ga356f36b6fc4c8c03904b3ef0d9ff8660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga356f36b6fc4c8c03904b3ef0d9ff8660">&#9670;&nbsp;</a></span>SPI_SET_SUSPEND_CYCLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SUSPEND_CYCLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32SuspCycle&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the length of suspend interval. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32SuspCycle</td><td>decides the length of suspend interval. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00246">246</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga3b3a8af4404dca3916553b91766d2adf" name="ga3b3a8af4404dca3916553b91766d2adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b3a8af4404dca3916553b91766d2adf">&#9670;&nbsp;</a></span>SPI_TRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TRIGGER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the GO_BUSY bit to trigger SPI transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00295">295</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga8b6528bc0f7800dff5dcf54e238e73a0" name="ga8b6528bc0f7800dff5dcf54e238e73a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b6528bc0f7800dff5dcf54e238e73a0">&#9670;&nbsp;</a></span>SPI_TRIGGER_RX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TRIGGER_RX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger RX PDMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00327">327</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga82e6b47e118d5bf3333e49a77ea5bd11" name="ga82e6b47e118d5bf3333e49a77ea5bd11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82e6b47e118d5bf3333e49a77ea5bd11">&#9670;&nbsp;</a></span>SPI_TRIGGER_TX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TRIGGER_TX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger TX PDMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00335">335</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga25ff198462e20e76b727c8296e3d1f43" name="ga25ff198462e20e76b727c8296e3d1f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25ff198462e20e76b727c8296e3d1f43">&#9670;&nbsp;</a></span>SPI_WRITE_TX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WRITE_TX0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32TxData&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write datum to TX0 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32TxData</td><td>is the datum which user attempt to transfer through SPI bus. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00165">165</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gae7ca7caf3558ea2cac755b9fd398a4b3" name="gae7ca7caf3558ea2cac755b9fd398a4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7ca7caf3558ea2cac755b9fd398a4b3">&#9670;&nbsp;</a></span>SPI_WRITE_TX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WRITE_TX1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32TxData&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write datum to TX1 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32TxData</td><td>is the datum which user attempt to transfer through SPI bus. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00174">174</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae59c481764af06e5512f4416a91c5da2" name="gae59c481764af06e5512f4416a91c5da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae59c481764af06e5512f4416a91c5da2">&#9670;&nbsp;</a></span>SPI_ClearRxFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_ClearRxFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Rx FIFO buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00091">91</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gad1c25325aceb6a6ed417055225aff01b" name="gad1c25325aceb6a6ed417055225aff01b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1c25325aceb6a6ed417055225aff01b">&#9670;&nbsp;</a></span>SPI_ClearTxFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_ClearTxFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Tx FIFO buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00101">101</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga8074f716aa1c65ecc93d79062b5d4b1b" name="ga8074f716aa1c65ecc93d79062b5d4b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8074f716aa1c65ecc93d79062b5d4b1b">&#9670;&nbsp;</a></span>SPI_Close()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_Close </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset SPI module and disable SPI peripheral clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00066">66</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga8074f716aa1c65ecc93d79062b5d4b1b_icgraph.png" border="0" usemap="#ad5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga8074f716aa1c65ecc93d79062b5d4b1b_icgraph" alt=""/></div>
</div>

</div>
</div>
<a id="ga58b7eef9f93f8c3d3818d1a4b74f5be6" name="ga58b7eef9f93f8c3d3818d1a4b74f5be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58b7eef9f93f8c3d3818d1a4b74f5be6">&#9670;&nbsp;</a></span>SPI_DisableAutoSS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_DisableAutoSS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the automatic slave select function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00111">111</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga58b7eef9f93f8c3d3818d1a4b74f5be6_icgraph.png" border="0" usemap="#ad5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga58b7eef9f93f8c3d3818d1a4b74f5be6_icgraph" alt=""/></div>
</div>

</div>
</div>
<a id="ga38d6219787921363efa7dcd46fdb6846" name="ga38d6219787921363efa7dcd46fdb6846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38d6219787921363efa7dcd46fdb6846">&#9670;&nbsp;</a></span>SPI_DisableFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_DisableFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable FIFO mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00202">202</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga0450c2c279d9f5254f172d3a6fd7f47b" name="ga0450c2c279d9f5254f172d3a6fd7f47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0450c2c279d9f5254f172d3a6fd7f47b">&#9670;&nbsp;</a></span>SPI_DisableInt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_DisableInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable FIFO related interrupts specified by u32Mask parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>is the combination of all related interrupt enable bits. Each bit corresponds to a interrupt bit. This parameter decides which interrupts will be enabled. Valid values are:<ul>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafcdee9562fdac3dc6db5dbd67f53b4fa">SPI_IE_MASK</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7fec9626224f4bf31a1d318f2fea412c">SPI_SSTA_INTEN_MASK</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa0d3769c378f99dc6e3e278b783f449">SPI_FIFO_TX_INTEN_MASK</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga529ec79afe2917ac1973fde46dfedc54">SPI_FIFO_RX_INTEN_MASK</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaffe1b232d0a5b281022046166f5234fd">SPI_FIFO_RXOVR_INTEN_MASK</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40af81a5621db7a8b7883fff421a65b7">SPI_FIFO_TIMEOUT_INTEN_MASK</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00292">292</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gaf84c991f91bd473bf678093435ff51a5" name="gaf84c991f91bd473bf678093435ff51a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf84c991f91bd473bf678093435ff51a5">&#9670;&nbsp;</a></span>SPI_DisableWakeup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_DisableWakeup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable wake-up function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00328">328</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga55b31f9a751c6e784ad0022bc9155153" name="ga55b31f9a751c6e784ad0022bc9155153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b31f9a751c6e784ad0022bc9155153">&#9670;&nbsp;</a></span>SPI_EnableAutoSS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_EnableAutoSS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32SSPinMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ActiveLevel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the automatic slave select function. Only available in Master mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32SSPinMask</td><td>specifies slave select pins. (SPI_SS) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ActiveLevel</td><td>specifies the active level of slave select signal. Valid values are:<ul>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafa5a08e693d7d19063f00d6bb059edd8">SPI_SS0_ACTIVE_HIGH</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaab001c39c74dbee41b29a2d2ffcf6a21">SPI_SS0_ACTIVE_LOW</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2d6603e733698c2670a3f63f19174f77">SPI_SS1_ACTIVE_HIGH</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae109f6e33219bb160dd5ebc4f448146d">SPI_SS1_ACTIVE_LOW</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00127">127</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga58733a1f2730db4943ee270c5aad39ba" name="ga58733a1f2730db4943ee270c5aad39ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58733a1f2730db4943ee270c5aad39ba">&#9670;&nbsp;</a></span>SPI_EnableFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_EnableFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32TxThreshold</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32RxThreshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO mode with user-specified Tx FIFO threshold and Rx FIFO threshold configurations. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32TxThreshold</td><td>decides the Tx FIFO threshold. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32RxThreshold</td><td>decides the Rx FIFO threshold. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00188">188</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga3d27a219e6d7e2c767775a2ed26fbc4b" name="ga3d27a219e6d7e2c767775a2ed26fbc4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d27a219e6d7e2c767775a2ed26fbc4b">&#9670;&nbsp;</a></span>SPI_EnableInt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_EnableInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO related interrupts specified by u32Mask parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>is the combination of all related interrupt enable bits. Each bit corresponds to a interrupt bit. This parameter decides which interrupts will be enabled. Valid values are:<ul>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafcdee9562fdac3dc6db5dbd67f53b4fa">SPI_IE_MASK</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7fec9626224f4bf31a1d318f2fea412c">SPI_SSTA_INTEN_MASK</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa0d3769c378f99dc6e3e278b783f449">SPI_FIFO_TX_INTEN_MASK</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga529ec79afe2917ac1973fde46dfedc54">SPI_FIFO_RX_INTEN_MASK</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaffe1b232d0a5b281022046166f5234fd">SPI_FIFO_RXOVR_INTEN_MASK</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40af81a5621db7a8b7883fff421a65b7">SPI_FIFO_TIMEOUT_INTEN_MASK</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00257">257</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga9f6203152d82e50dc0a0f8257bf862cb" name="ga9f6203152d82e50dc0a0f8257bf862cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f6203152d82e50dc0a0f8257bf862cb">&#9670;&nbsp;</a></span>SPI_EnableWakeup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_EnableWakeup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable wake-up function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00318">318</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gae3a43e332cf4de4b416980eeab502d07" name="gae3a43e332cf4de4b416980eeab502d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a43e332cf4de4b416980eeab502d07">&#9670;&nbsp;</a></span>SPI_GetBusClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_GetBusClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the actual frequency of SPI bus clock. Only available in Master mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual SPI bus clock frequency. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00212">212</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gae3a43e332cf4de4b416980eeab502d07_cgraph.png" border="0" usemap="#ad5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gae3a43e332cf4de4b416980eeab502d07_cgraph" alt=""/></div>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gae3a43e332cf4de4b416980eeab502d07_icgraph.png" border="0" usemap="#ad5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gae3a43e332cf4de4b416980eeab502d07_icgraph" alt=""/></div>
</div>

</div>
</div>
<a id="gad923655d26fb14da88c61d4ed0125c44" name="gad923655d26fb14da88c61d4ed0125c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad923655d26fb14da88c61d4ed0125c44">&#9670;&nbsp;</a></span>SPI_Open()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_Open </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32MasterSlave</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32SPIMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32DataWidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32BusClock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function make SPI module be ready to transfer. By default, the SPI transfer sequence is MSB first and the automatic slave select function is disabled. In Slave mode, the u32BusClock must be NULL and the SPI clock divider setting will be 0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32MasterSlave</td><td>decides the SPI module is operating in master mode or in slave mode. Valid values are:<ul>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae09a2779c2d141aa6a8f8be6d78fe210">SPI_MASTER</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga943af7f8a98cf5a3f2107ed593215a4b">SPI_SLAVE</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32SPIMode</td><td>decides the transfer timing. Valid values are:<ul>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1ec07ad94d5f6276c1c0b41d0550fe52">SPI_MODE_0</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2af9f45539491c9753960535dc20fde">SPI_MODE_1</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8fa3edd8616f8803490c93f09243a612">SPI_MODE_2</a></li>
<li><a class="el" href="../../d8/dd1/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a091da9f9011457fe28ab25f64c858d">SPI_MODE_3</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32DataWidth</td><td>decides the data width of a SPI transaction. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32BusClock</td><td>is the expected frequency of SPI bus clock in Hz. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual frequency of SPI peripheral clock. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00047">47</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gad923655d26fb14da88c61d4ed0125c44_cgraph.png" border="0" usemap="#ad5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gad923655d26fb14da88c61d4ed0125c44_cgraph" alt=""/></div>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gad923655d26fb14da88c61d4ed0125c44_icgraph.png" border="0" usemap="#ad5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gad923655d26fb14da88c61d4ed0125c44_icgraph" alt=""/></div>
</div>

</div>
</div>
<a id="ga1cace1d20930ddff812b308310ec7353" name="ga1cace1d20930ddff812b308310ec7353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cace1d20930ddff812b308310ec7353">&#9670;&nbsp;</a></span>SPI_SET_DATA_WIDTH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static __INLINE void SPI_SET_DATA_WIDTH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Width</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the data width of a SPI transaction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Width</td><td>is the data width (from 8-32 bits). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00271">271</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga7cee248bcbe05dfae8ab8b3bf89e8f13" name="ga7cee248bcbe05dfae8ab8b3bf89e8f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cee248bcbe05dfae8ab8b3bf89e8f13">&#9670;&nbsp;</a></span>SPI_SetBusClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_SetBusClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32BusClock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SPI bus clock. Only available in Master mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32BusClock</td><td>is the expected frequency of SPI bus clock. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual frequency of SPI peripheral clock. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00138">138</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_cgraph.png" border="0" usemap="#ad5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_cgraph" alt=""/></div>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_icgraph.png" border="0" usemap="#ad5/ddb/group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_icgraph" alt=""/></div>
</div>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 7 2023 14:27:47 for NANO100_BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
