pp	,	V_8
get_resources	,	V_96
dw_handle_msi_irq	,	F_6
qcom_pcie_init_v2	,	F_36
qcom_pcie_init_v0	,	F_27
qcom_pcie_init_v1	,	F_33
slave_bus	,	V_40
PCI_CLASS_BRIDGE_PCI	,	V_85
err_clk_core	,	V_47
devm_phy_optional_get	,	F_56
err_slave	,	V_55
post_init	,	V_79
qcom_pcie_host_init	,	F_41
dev	,	V_23
"elbi"	,	L_41
dw_pcie	,	V_15
iface_clk	,	V_27
PCI_CLASS_REVISION	,	V_84
PCIE20_PARF_PHY_REFCLK	,	V_50
vdda_refclk	,	V_26
"pciephy"	,	L_42
cfg_clk	,	V_62
"core"	,	L_5
qcom_pcie_msi_irq_handler	,	F_5
qcom_pcie	,	V_1
"msi"	,	L_43
size	,	V_83
reset_control_deassert	,	F_31
qcom_pcie_post_init_v2	,	F_37
GFP_KERNEL	,	V_90
device	,	V_22
"qcom-pcie-msi"	,	L_44
"vdda"	,	L_1
dbi_base	,	V_72
usleep_range	,	F_3
devm_regulator_get	,	F_16
pcie_port	,	V_7
ltssm_enable	,	V_18
gpiod_set_value	,	F_2
"cannot deassert phy reset\n"	,	L_22
PCI_EXP_LNKSTA_DLLLA	,	V_75
arg	,	V_6
where	,	V_82
"cannot prepare/enable slave_bus clock\n"	,	L_29
devm_ioremap_resource	,	F_55
PCIE20_ELBI_SYS_CTRL	,	V_11
phy_clk	,	V_29
"cannot deassert core reset\n"	,	L_26
qcom_ep_reset_assert	,	F_1
irq	,	V_5
err_vdda_phy	,	V_44
"cannot prepare/enable core clock\n"	,	L_20
v0	,	V_21
pcie	,	V_2
v1	,	V_36
dw_pcie_setup_rc	,	F_45
v2	,	V_60
platform_device	,	V_87
"axi"	,	L_8
"cannot prepare/enable iface clock\n"	,	L_18
aux_clk	,	V_61
to_qcom_pcie	,	F_43
to_dw_pcie_from_pp	,	F_42
"cannot prepare/enable aux clock\n"	,	L_27
"vdda_refclk"	,	L_3
reset_control_assert	,	F_24
ret	,	V_42
res	,	V_20
err_deinit	,	V_77
PTR_ERR_OR_ZERO	,	F_21
qcom_pcie_deinit_v1	,	F_32
qcom_pcie_deinit_v2	,	F_40
PCIE20_PARF_SYS_CTRL	,	V_69
qcom_pcie_deinit_v0	,	F_23
slave_clk	,	V_64
core_clk	,	V_28
ops	,	V_17
"iface"	,	L_4
PCIE20_PARF_MHI_CLOCK_RESET_CTRL	,	V_70
err_refclk	,	V_43
qcom_pcie_rd_own_conf	,	F_48
aux	,	V_38
err_assert_ahb	,	V_45
qcom_pcie_v2_ltssm_enable	,	F_10
err_master	,	V_54
phy_power_off	,	F_47
dw_pcie_msi_init	,	F_46
dev_err	,	F_29
"bus_slave"	,	L_32
"vdda_phy"	,	L_2
pci	,	V_16
"slave_bus"	,	L_13
pipe_clk	,	V_65
"cannot prepare/enable slave clock\n"	,	L_36
devm_clk_get	,	F_19
"cannot prepare/enable phy clock\n"	,	L_19
dw_pcie_wait_for_link	,	F_14
clk_disable_unprepare	,	F_25
BIT	,	F_11
qcom_pcie_dw_ops	,	V_98
devm_gpiod_get_optional	,	F_53
"dbi"	,	L_40
regulator_enable	,	F_28
phy_init	,	F_59
elbi	,	V_10
ENOMEM	,	V_91
"cannot assert ahb reset\n"	,	L_17
"cannot deassert por reset\n"	,	L_24
PCIE20_CAP	,	V_73
qcom_pcie_get_resources_v2	,	F_35
PCIE20_PARF_LTSSM	,	V_14
err_cfg_clk	,	V_66
"aux"	,	L_11
err_iface	,	V_53
vdda_phy	,	V_25
"cannot enable vdda_refclk regulator\n"	,	L_15
"cannot enable vdda_phy regulator\n"	,	L_16
err_res	,	V_51
"cannot initialize host\n"	,	L_46
val	,	V_9
init	,	V_76
regulator_disable	,	F_26
"cannot deassert pci reset\n"	,	L_23
PCIE20_PARF_PHY_CTRL	,	V_49
of_device_get_match_data	,	F_52
qcom_pcie_establish_link	,	F_12
"perst"	,	L_38
"pipe"	,	L_33
ahb_reset	,	V_32
"cannot deassert axi reset\n"	,	L_25
reset	,	V_3
err_aux	,	V_52
"pci"	,	L_7
"por"	,	L_10
PCIE20_PARF_DBI_BASE_ADDR	,	V_56
CONFIG_PCI_MSI	,	V_57
"cannot prepare/enable master_bus clock\n"	,	L_28
root_bus_nr	,	V_97
err_clk_phy	,	V_46
dw_pcie_host_init	,	F_61
master_bus	,	V_39
PCIE20_PARF_AXI_MSTR_WR_ADDR_HALT_V2	,	V_71
u16	,	T_3
PCI_EXP_LNKSTA	,	V_74
clk_prepare_enable	,	F_30
"cannot prepare/enable cfg clock\n"	,	L_34
qcom_pcie_ops	,	V_93
err	,	V_80
"cannot prepare/enable master clock\n"	,	L_35
platform_get_irq_byname	,	F_57
PCIE20_ELBI_SYS_CTRL_LT_ENABLE	,	V_12
"cfg"	,	L_30
deinit	,	V_81
phy	,	V_78
qcom_pcie_link_up	,	F_38
"ahb"	,	L_9
PCIE20_PARF_AXI_MSTR_WR_ADDR_HALT	,	V_58
IS_ENABLED	,	F_34
"cannot deassert ahb reset\n"	,	L_21
PERST_DELAY_US	,	V_4
pdev	,	V_88
err_master_clk	,	V_67
msi_irq	,	V_99
u32	,	T_2
err_slave_clk	,	V_68
err_deassert_ahb	,	V_48
axi_reset	,	V_31
vdda	,	V_24
pci_reset	,	V_30
"master_bus"	,	L_12
resource	,	V_89
"parf"	,	L_39
PTR_ERR	,	F_18
qcom_pcie_resources_v1	,	V_35
iface	,	V_37
core	,	V_41
qcom_pcie_resources_v2	,	V_59
qcom_ep_reset_deassert	,	F_4
qcom_pcie_resources_v0	,	V_19
dw_pcie_ops	,	V_92
master_clk	,	V_63
phy_power_on	,	F_44
platform_set_drvdata	,	F_60
devm_kzalloc	,	F_51
"bus_master"	,	L_31
qcom_pcie_v0_v1_ltssm_enable	,	F_7
por_reset	,	V_33
devm_reset_control_get	,	F_20
parf	,	V_13
readw	,	F_39
IRQF_SHARED	,	V_100
"cannot enable vdda regulator\n"	,	L_14
qcom_pcie_probe	,	F_50
IORESOURCE_MEM	,	V_95
phy_reset	,	V_34
readl	,	F_8
writel	,	F_9
GPIOD_OUT_LOW	,	V_94
platform_get_resource_byname	,	F_54
irqreturn_t	,	T_1
dw_pcie_read	,	F_49
dw_pcie_link_up	,	F_13
"phy"	,	L_6
"cannot request msi irq\n"	,	L_45
PCIBIOS_SUCCESSFUL	,	V_86
qcom_pcie_get_resources_v0	,	F_15
qcom_pcie_get_resources_v1	,	F_22
"cannot prepare/enable pipe clock\n"	,	L_37
IS_ERR	,	F_17
devm_request_irq	,	F_58
