(---------------------------------------------------------------------)
(                                                                     )
(    DBDOCTOR                                                         )
(                                                                     )
(    Drawing          : FPGA-V23.brd                                  )
(    Software Version : 17.4S017                                      )
(    Date/Time        : Fri Dec 10 14:25:37 2021                      )
(                                                                     )
(---------------------------------------------------------------------)



WARNING: in SYMBOL PIN   refdes = TP52
  pin# 1
  symbol origin = (7.0000 -63.0000)
  WARNING(SPMHA1-97): Illegal drill plating.
Non-Plated hole has connected objects, consider changing to PLATED. Pad stack - THR_CIR_3D8X3D2_NP is NON_PLATED.


WARNING: in SYMBOL PIN   refdes = TP51
  pin# 1
  symbol origin = (49.0000 -63.0000)
  WARNING(SPMHA1-97): Illegal drill plating.
Non-Plated hole has connected objects, consider changing to PLATED. Pad stack - THR_CIR_3D8X3D2_NP is NON_PLATED.


ERROR: in CONNECT LINE (43.1500 -34.4900) - (43.1500 -35.0500)
  class = ETCH
  subclass = BOTTOM 
  ERROR(SPMHA1-415): Line segments cannot overlap.
   Error was fixed.

ERROR: in CONNECT LINE (24.5000 -50.1420) - (24.5000 -49.6900)
  class = ETCH
  subclass = BOTTOM 
  ERROR(SPMHA1-415): Line segments cannot overlap.
   Error was fixed.

Number of Xnets before update: 26        after update: 26
Number of Diff Pairs before update: 5   after update: 5

Regenerating DRC
  Original DRC errors:   259
  Updated DRC errors:    259
  DRC elapsed time:      00:00:01

2 warnings, 2 errors detected, 2 errors  fixed.
