Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Apr  4 20:18:29 2018
| Host         : nk7u running 64-bit Ubuntu 17.10
| Command      : report_control_sets -verbose -file controller_control_sets_placed.rpt
| Design       : controller
| Device       : xc7a35ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    46 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           26 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             577 |          177 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------+--------------------------------------+------------------+----------------+
|   Clock Signal   |              Enable Signal              |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------------+--------------------------------------+------------------+----------------+
|  i_tx_dv_reg_n_0 |                                         | outstream/r_TX_Done                  |                1 |              1 |
|  clk_IBUF_BUFG   | outstream/r_Clk_Count                   |                                      |                1 |              1 |
|  clk_IBUF_BUFG   | L2_inst/FSM_sequential_state[3]_i_1_n_0 |                                      |                3 |              4 |
|  clk_IBUF_BUFG   | printer                                 |                                      |                2 |              4 |
|  clk_IBUF_BUFG   | L1_inst/__63/i__n_0                     |                                      |                1 |              4 |
|  clk_IBUF_BUFG   | FSM_sequential_r_SM_Main[4]_i_1_n_0     |                                      |                4 |              5 |
|  clk_IBUF_BUFG   | L1_inst/carry_out[16]_i_1_n_0           |                                      |                2 |              6 |
|  clk_IBUF_BUFG   | L1_inst/all_block[7]_i_1_n_0            |                                      |                4 |              8 |
|  clk_IBUF_BUFG   | L1_inst/all_block[31]_i_1__0_n_0        |                                      |                3 |              8 |
|  clk_IBUF_BUFG   | L1_inst/all_block[23]_i_1__0_n_0        |                                      |                3 |              8 |
|  clk_IBUF_BUFG   | L1_inst/mru_value[7]_i_1_n_0            |                                      |                2 |              8 |
|  clk_IBUF_BUFG   | L1_inst/all_block[15]_i_1_n_0           |                                      |                4 |              8 |
|  clk_IBUF_BUFG   | pcout                                   |                                      |                7 |              8 |
|  clk_IBUF_BUFG   | L2_inst/mru_value[7]_i_1__0_n_0         |                                      |                3 |              8 |
|  clk_IBUF_BUFG   | tr_in[7]_i_1_n_0                        |                                      |                1 |              8 |
|  clk_IBUF_BUFG   | outstream/r_TX_Data[7]_i_1_n_0          |                                      |                2 |              8 |
|  clk_IBUF_BUFG   | L1_inst/all_lru[15]_i_1_n_0             |                                      |                3 |              8 |
|  clk_IBUF_BUFG   | L1_inst/all_lru[23]_i_1_n_0             |                                      |                3 |              8 |
|  clk_IBUF_BUFG   | L1_inst/all_lru[31]_i_1__0_n_0          |                                      |                3 |              8 |
|  clk_IBUF_BUFG   | L1_inst/all_lru[7]_i_1_n_0              |                                      |                3 |              8 |
|  clk_IBUF_BUFG   | tr_in[15]                               |                                      |                1 |              8 |
|  clk_IBUF_BUFG   | index                                   |                                      |                4 |             11 |
|  clk_IBUF_BUFG   | addr1                                   |                                      |                2 |             12 |
|  clk_IBUF_BUFG   | L1_inst/tag                             |                                      |                3 |             12 |
|  clk_IBUF_BUFG   | L2_inst/tag                             |                                      |                2 |             12 |
|  clk_IBUF_BUFG   | addr2[15]_i_1_n_0                       |                                      |                3 |             12 |
|  clk_IBUF_BUFG   | L2_inst/all_block[5]_i_1_n_0            |                                      |                4 |             14 |
|  clk_IBUF_BUFG   | L2_inst/all_block[47]_i_1_n_0           |                                      |                7 |             14 |
|  clk_IBUF_BUFG   | outstream/r_Clk_Count                   | outstream/r_Clk_Count[13]_i_1__0_n_0 |                5 |             14 |
|  clk_IBUF_BUFG   | L2_inst/all_block[35]_i_1_n_0           |                                      |                4 |             14 |
|  clk_IBUF_BUFG   | r_Clk_Count                             |                                      |                6 |             14 |
|  clk_IBUF_BUFG   | L2_inst/all_block[41]_i_1_n_0           |                                      |                8 |             14 |
|  clk_IBUF_BUFG   | L2_inst/all_block[29]_i_1_n_0           |                                      |                7 |             14 |
|  clk_IBUF_BUFG   | L2_inst/all_block[11]_i_1_n_0           |                                      |                5 |             14 |
|  clk_IBUF_BUFG   | L2_inst/all_block[17]_i_1_n_0           |                                      |                7 |             14 |
|  clk_IBUF_BUFG   | L2_inst/all_block[23]_i_1_n_0           |                                      |                6 |             14 |
|  clk_IBUF_BUFG   | L1_inst/miss_count1                     |                                      |                4 |             16 |
|  clk_IBUF_BUFG   | L2_inst/miss_count2                     |                                      |                4 |             16 |
|  clk_IBUF_BUFG   | L2_inst/hit_count2                      |                                      |                4 |             16 |
|  clk_IBUF_BUFG   | L1_inst/hit_count1                      |                                      |                4 |             16 |
|  eqOp            |                                         |                                      |                7 |             16 |
|  clk_IBUF_BUFG   | waiter                                  | waiter[19]_i_1_n_0                   |                5 |             19 |
|  clk_IBUF_BUFG   | L1_inst/block_in                        |                                      |                4 |             32 |
|  clk_IBUF_BUFG   |                                         |                                      |               19 |             33 |
|  clk_IBUF_BUFG   | L1_inst/mru_in                          |                                      |                7 |             40 |
|  clk_IBUF_BUFG   | L2_inst/block_in                        |                                      |               27 |            120 |
+------------------+-----------------------------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     3 |
| 5      |                     1 |
| 6      |                     1 |
| 8      |                    14 |
| 11     |                     1 |
| 12     |                     4 |
| 14     |                    10 |
| 16+    |                    10 |
+--------+-----------------------+


