以疊接式高速場效電晶體研製毫米波單晶積體電路
計畫編號：97-2221-E-002-144-
執行期限：97 年 8 月 1 日至 98 年 7 月 31 日
主 持 人：王 暉　　國立台灣大學電信所教授
E-mail   ：hueiwang@ew.ee.ntu.edu.tw
計畫參與人員：王  暉、蔡作敏、高瑞智
一 . 中文摘要 (關鍵詞：毫米波，形變式高
速場效電晶體，單晶微波積體電路，疊接電
晶體。)
本計畫將使用低雜訊(Low Noise) 0.15 μm 
PHEMT 的製程實現疊接電晶體的電路架構。由
疊接電晶體的電路架構研製的單晶微波積體電
路，包括了低雜訊放大器、功率放大器、混頻器、
頻率轉換器、振盪器、及被動電路如微波切換器
及相移器等。
我們的研究團隊於前兩個三年計畫中 
¨Research  and  Development  of  Millimeter-wave 
Monolithic  Circuit  (1/3)-(3/3)  (NSC 89-2213-E-
002-178,  90-2213-E-002-049,  94-2213-E-002-
042)¨及 ¨Research and Development of 100-170-
GHz  Millimeter-wave  Monolithic  Circuit  (1/3)-
(3/3)  (NSC 92-2213-E-002-069,  93-2213-E-002-
033, 94-213-E-002-008)¨ 研製了許多從 20-GHz 
到 170-GHz 的毫米波積體電路。這些研究透過
國家系統晶片中心(CIC) 使用由 TRW 或 WIN 
半導體公司的砷化鎵(GaAs)的製程。然而若使
用 0.15 μm PHEMT 製程製作 V- 頻段或 W-頻段
的電路會因為電晶體增益過低而非常困難。若
要使用更高階的製程如 InP 材料或 mHEMT 製
程則會增加成本或材料取得不易，因此使用商
用 Low noise PHEMT 製程研究疊接電晶體的技
術，可以不用高階的製程而獲得高頻的電路增
益。本計畫的研究範圍包括等效電路模型的建
立、疊接電晶體電路設計的方法。設計目標為
130 GHz 的單晶微波積體電路。
Abstract (Keywords : Millimeter-wave, PHEMT, 
MMIC, cascode transistors)
    This  project  proposes  the  development  of 
cascode transistor in low noise 0.15-μm PHEMT 
process.  The circuits using cascode transistors are 
including low noise amplifiers, power amplifiers, 
mixer,  frequency  multipliers,  oscillators  and 
passive  circuits  such  as  switches  and  phase 
shifters.
The  MMIC  component  development  for 
frequency  from  20  to  170  GHz  has  been 
demonstrated  by  our  research  group  in  the 
previous  two  three-year  research  projects 
“Research and Development  of  Millimeter-wave 
Monolithic  Circuit  (1/3)-(3/3)  (NSC 89-2213-E-
002-178,  90-2213-E-002-049,  94-2213-E-002-
042)”  and  “Research  and  Development  of  100-
170-GHz  Millimeter-wave  Monolithic  Circuit 
(1/3)-(3/3) (NSC 92-2213-E-002-069, 93-2213-E-
002-033, 94-213-E-002-008)” founded by Nation 
al Science Council.   The research utilized GaAs 
HEMT  MMIC  process  provided  by  TRW  and 
WIN Semiconductors through CIC.  The design of 
the circuit over V-band or W-band using 0.15-μm 
PHEMT process is difficult due to the low gain at 
high frequency.  Although InP HEMT or mHEMT 
can  provide  higher  gain  above  V-band,  but  the 
cost  will  be  higher  than  conventional  available 
PHEMT  processes.   This  project  will  use  the 
commercial  low noise PHEMT process to study 
the cascode transistors and related circuits above 
V-band.  The research topics include the cascode 
device modeling and the design of MMICs using 
cascode transistors.  The design target is MMICs 
to 130 GHz.  
三 . 研究方法與結果
In this research, the procedures of MMW MMIC 
development are presented as follows.
(1) Establish design goal of each component.  
(2) Device model investigation.  
(3) Passive model library establishment.  
(4) Circuit  topology  trade  study  and  initial 
circuit design.  
(5) Circuit  simulation,  detailed  design  and 
layout.  
(6) Circuit fabrication and evaluation.  
In  this  year,  we  have  followed the  above-
mentioned procedure to develop millimeter-wave 
cascode circuits.  The chip design, simulation and 
layout were completed. The chips have also been 
fabricated and measured.  
2
Yeong-Her  Wang,  “A  26-38GHz  monolithic 
doubly  balanced  mixer,”  IEEE  Microwave  and 
wireless components letters, vol. 18, no.9, pp. 623-
625, Sep. 2008. 
[10] Chin-Ming Lin, Hua-Kuei Lin, Chiung-Feng Lin, 
Yu-Ann  Lai,  Che-  Hung  Lin,  and  Yeong-Her 
Wang,  “A 16-44  GHz compact  doubly  balanced 
monolithic  ring  mixer,”  IEEE  Microwave  and 
Wireless  Components  Letters,  vol.18,  no.  9, 
pp.620-622, Sep. 2008. 
[11]  Hung-Chih  Chuang,  Chih-Ming  Lin,  Che-Hung 
Lin  and  Yeong-Her  Wang,  “A  K-  to  Ka-band 
broadband  doubly  balanced  monolithic  ring 
mixer,”  IEEE  Microwave  and  Wireless  
Components  Letters,  vol.18,  no.6,  pp.401-403, 
Jun. 2008. 
[12] Yu-Ann Lai, Chih-Ming Lin, Che-Hung Lin and 
Yeong-Her  Wang,  “A  New  Ka-Band  doubly 
balanced  mixer  based  on  lange  couplers,”  IEEE 
Microwave and Wireless Components Letters, vol. 
18, no.7, pp.458-460, July 2008. 
[13] Andy Dearn, Liam Devlin, Roni Livney, and Sahar 
Merhav, “An 18 to 40 GHz double balanced mixer 
MMIC,”  IET Seminar on RF and Microwave IC 
Design, pp. 1-5, Feb. 2008. 
Bypass Capacitor
RF Ground
L1
L2
L3
(a)
Bypass Capacitor
RF Ground
Bypass Capacitor
RF Ground
Bypass Capacitor
RF Ground
L4
L5
M2
(b)
(c)
Fig. 1. (a) Layout of the conventional cascode device. 
(b) Parasitics of the common gate transistor in cascode 
device. (c) Proposed layout of cascode devices in this 
project.
Fig. 2. Schematic diagrams of the 24 GHz VGA.
4
