 
****************************************
Report : area
Design : fp32mul_pipe
Version: G-2012.06
Date   : Tue Apr 30 11:44:57 2024
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    CORE90GPSVT (File: /cell_libs/cmos090_50a/CORE90GPSVT_SNPS-AVT_2.1/SIGNOFF/bc_1.10V_m40C_wc_0.90V_105C/PT_LIB/CORE90GPSVT_NomLeak.db)
    CORE90GPHVT (File: /cell_libs/cmos090_50a/CORE90GPHVT_SNPS-AVT_2.1.a/SIGNOFF/bc_1.10V_m40C_wc_0.90V_105C/PT_LIB/CORE90GPHVT_NomLeak.db)

Number of ports:                           98
Number of nets:                          2517
Number of cells:                         2437
Number of combinational cells:           2241
Number of sequential cells:               196
Number of macros:                           0
Number of buf/inv:                        350
Number of references:                     102

Combinational area:       15073.340590
Noncombinational area:    3659.398529
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          18732.739119
Total area:                 undefined
1
