run_diagnosis ./tmax_fail/68_fail/26.fail
 Diagnosis simulation will be performed on 4 threads using words of size 64.
 Warning: Check expected data completed: 0 out of 27 failures were checked
 Warning: The fault_type option default will change from "shared" to "all" in 2017.09 or later.
 Diagnosis summary for failure file ./tmax_fail/68_fail/26.fail
 #failing_pat=27, #failures=27, #defects=2, #faults=92, CPU_time=0.64
 Simulated : #failing_pat=27, #passing_pat=96, #failures=27
 ------------------------------------------------------------------------------
 Defect 1: stuck fault model, #faults=3, #failing_pat=24, #passing_pat=99, #failures=24
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=24, passing=99>
 sa1   DS   g_R1192_U429/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=24, passing=99>
 sa1   DS   g_R1192_U430/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=24, passing=99>
 sa1   DS   g_R1192_U152/ZN   (NAND2_X1)
 sa0   --   g_R1192_U152/A1   (NAND2_X1)
 sa0   --   g_R1192_U152/A2   (NAND2_X1)
 sa0   --   g_R1192_U430/ZN   (NAND2_X1)
 sa0   --   g_R1192_U429/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 Defect 2: stuck fault model, #faults=89, #failing_pat=3, #passing_pat=120, #failures=3
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5140/ZN   (NAND2_X1)
 sa0   --   g_U5140/A1   (NAND2_X1)
 sa0   --   g_U5140/A2   (NAND2_X1)
 sa1   --   g_U3902/A4   (AND4_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5485/ZN   (NAND2_X1)
 sa0   --   g_U5485/A1   (NAND2_X1)
 sa0   --   g_U5485/A2   (NAND2_X1)
 sa1   --   g_U3950/A3   (AND3_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa0   DS   g_U3126/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3950/ZN   (AND3_X1)
 sa1   --   g_U3126/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5479/ZN   (NAND2_X1)
 sa0   --   g_U5479/A1   (NAND2_X1)
 sa0   --   g_U5479/A2   (NAND2_X1)
 sa1   --   g_U3947/A1   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa0   DS   g_U3125/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3947/ZN   (AND2_X1)
 sa1   --   g_U3125/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5476/ZN   (NAND2_X1)
 sa0   --   g_U5476/A1   (NAND2_X1)
 sa0   --   g_U5476/A2   (NAND2_X1)
 sa1   --   g_U3945/A1   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa0   DS   g_U3124/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3945/ZN   (AND2_X1)
 sa1   --   g_U3124/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U123/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa0   DS   g_R395_U123/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U41/ZN   (INV_X1)
 sa0   --   g_R395_U41/A   (INV_X1)
 sa1   --   g_R395_U149/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U44/ZN   (INV_X1)
 sa0   --   g_R395_U44/A   (INV_X1)
 sa1   --   g_R395_U150/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U45/ZN   (INV_X1)
 sa0   --   g_R395_U45/A   (INV_X1)
 sa1   --   g_R395_U155/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U48/ZN   (INV_X1)
 sa0   --   g_R395_U48/A   (INV_X1)
 sa1   --   g_R395_U156/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U49/ZN   (INV_X1)
 sa0   --   g_R395_U49/A   (INV_X1)
 sa1   --   g_R395_U161/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U52/ZN   (INV_X1)
 sa0   --   g_R395_U52/A   (INV_X1)
 sa1   --   g_R395_U162/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U53/ZN   (INV_X1)
 sa0   --   g_R395_U53/A   (INV_X1)
 sa1   --   g_R395_U167/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U56/ZN   (INV_X1)
 sa0   --   g_R395_U56/A   (INV_X1)
 sa1   --   g_R395_U168/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U57/ZN   (INV_X1)
 sa0   --   g_R395_U57/A   (INV_X1)
 sa1   --   g_R395_U173/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U60/ZN   (INV_X1)
 sa0   --   g_R395_U60/A   (INV_X1)
 sa1   --   g_R395_U174/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U78/ZN   (AND2_X1)
 sa1   --   g_R395_U128/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U78/A1   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U133/ZN   (NAND2_X1)
 sa0   --   g_R395_U133/A2   (NAND2_X1)
 sa0   --   g_R395_U133/A1   (NAND2_X1)
 sa0   --   g_R395_U79/ZN   (AND3_X1)
 sa0   --   g_R395_U79/A1   (AND3_X1)
 sa0   --   g_R395_U79/A2   (AND3_X1)
 sa0   --   g_R395_U79/A3   (AND3_X1)
 sa0   --   g_R395_U126/ZN   (NAND2_X1)
 sa0   --   g_R395_U80/ZN   (AND2_X1)
 sa0   --   g_R395_U80/A1   (AND2_X1)
 sa0   --   g_R395_U80/A2   (AND2_X1)
 sa0   --   g_R395_U128/ZN   (NAND2_X1)
 sa0   --   g_R395_U127/ZN   (NAND4_X1)
 sa0   --   g_R395_U132/ZN   (NAND2_X1)
 sa0   --   g_R395_U131/ZN   (NAND2_X1)
 sa1   --   g_R395_U136/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U139/ZN   (NAND2_X1)
 sa0   --   g_R395_U139/A1   (NAND2_X1)
 sa0   --   g_R395_U139/A2   (NAND2_X1)
 sa0   --   g_R395_U82/ZN   (AND2_X1)
 sa0   --   g_R395_U82/A1   (AND2_X1)
 sa0   --   g_R395_U82/A2   (AND2_X1)
 sa0   --   g_R395_U136/ZN   (NAND2_X1)
 sa0   --   g_R395_U137/ZN   (NAND2_X1)
 sa0   --   g_R395_U138/ZN   (NAND2_X1)
 sa1   --   g_R395_U142/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U145/ZN   (NAND2_X1)
 sa0   --   g_R395_U145/A1   (NAND2_X1)
 sa0   --   g_R395_U145/A2   (NAND2_X1)
 sa0   --   g_R395_U84/ZN   (AND2_X1)
 sa0   --   g_R395_U84/A1   (AND2_X1)
 sa0   --   g_R395_U84/A2   (AND2_X1)
 sa0   --   g_R395_U142/ZN   (NAND2_X1)
 sa0   --   g_R395_U143/ZN   (NAND2_X1)
 sa0   --   g_R395_U144/ZN   (NAND2_X1)
 sa1   --   g_R395_U148/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U151/ZN   (NAND2_X1)
 sa0   --   g_R395_U151/A1   (NAND2_X1)
 sa0   --   g_R395_U151/A2   (NAND2_X1)
 sa0   --   g_R395_U86/ZN   (AND2_X1)
 sa0   --   g_R395_U86/A2   (AND2_X1)
 sa0   --   g_R395_U86/A1   (AND2_X1)
 sa0   --   g_R395_U148/ZN   (NAND2_X1)
 sa0   --   g_R395_U150/ZN   (NAND2_X1)
 sa0   --   g_R395_U149/ZN   (NAND2_X1)
 sa1   --   g_R395_U154/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U157/ZN   (NAND2_X1)
 sa0   --   g_R395_U157/A1   (NAND2_X1)
 sa0   --   g_R395_U157/A2   (NAND2_X1)
 sa0   --   g_R395_U88/ZN   (AND2_X1)
 sa0   --   g_R395_U88/A1   (AND2_X1)
 sa0   --   g_R395_U88/A2   (AND2_X1)
 sa0   --   g_R395_U154/ZN   (NAND2_X1)
 sa0   --   g_R395_U155/ZN   (NAND2_X1)
 sa0   --   g_R395_U156/ZN   (NAND2_X1)
 sa1   --   g_R395_U160/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U163/ZN   (NAND2_X1)
 sa0   --   g_R395_U163/A1   (NAND2_X1)
 sa0   --   g_R395_U163/A2   (NAND2_X1)
 sa0   --   g_R395_U90/ZN   (AND2_X1)
 sa0   --   g_R395_U90/A1   (AND2_X1)
 sa0   --   g_R395_U90/A2   (AND2_X1)
 sa0   --   g_R395_U160/ZN   (NAND2_X1)
 sa0   --   g_R395_U161/ZN   (NAND2_X1)
 sa0   --   g_R395_U162/ZN   (NAND2_X1)
 sa1   --   g_R395_U166/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U169/ZN   (NAND2_X1)
 sa0   --   g_R395_U169/A1   (NAND2_X1)
 sa0   --   g_R395_U169/A2   (NAND2_X1)
 sa0   --   g_R395_U92/ZN   (AND2_X1)
 sa0   --   g_R395_U92/A1   (AND2_X1)
 sa0   --   g_R395_U92/A2   (AND2_X1)
 sa0   --   g_R395_U166/ZN   (NAND2_X1)
 sa0   --   g_R395_U167/ZN   (NAND2_X1)
 sa0   --   g_R395_U168/ZN   (NAND2_X1)
 sa1   --   g_R395_U172/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U175/ZN   (NAND2_X1)
 sa0   --   g_R395_U175/A1   (NAND2_X1)
 sa0   --   g_R395_U175/A2   (NAND2_X1)
 sa0   --   g_R395_U94/ZN   (AND2_X1)
 sa0   --   g_R395_U94/A1   (AND2_X1)
 sa0   --   g_R395_U94/A2   (AND2_X1)
 sa0   --   g_R395_U172/ZN   (NAND2_X1)
 sa0   --   g_R395_U173/ZN   (NAND2_X1)
 sa0   --   g_R395_U174/ZN   (NAND2_X1)
 sa1   --   g_R395_U178/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U181/ZN   (NAND2_X1)
 sa0   --   g_R395_U181/A1   (NAND2_X1)
 sa0   --   g_R395_U181/A2   (NAND2_X1)
 sa0   --   g_R395_U96/ZN   (AND2_X1)
 sa0   --   g_R395_U96/A2   (AND2_X1)
 sa0   --   g_R395_U96/A1   (AND2_X1)
 sa0   --   g_R395_U178/ZN   (NAND2_X1)
 sa0   --   g_R395_U180/ZN   (NAND2_X1)
 sa0   --   g_R395_U179/ZN   (NAND2_X1)
 sa1   --   g_R395_U183/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U127/A1   (NAND4_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U131/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U132/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U137/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U138/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U143/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U144/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U179/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_R395_U187/A2   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5473/ZN   (NAND2_X1)
 sa0   --   g_U5473/A1   (NAND2_X1)
 sa0   --   g_U5473/A2   (NAND2_X1)
 sa1   --   g_U3943/A1   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa0   DS   g_U3123/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3943/ZN   (AND2_X1)
 sa1   --   g_U3123/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5470/ZN   (NAND2_X1)
 sa0   --   g_U5470/A1   (NAND2_X1)
 sa0   --   g_U5470/A2   (NAND2_X1)
 sa1   --   g_U3941/A1   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa0   DS   g_U3122/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3941/ZN   (AND2_X1)
 sa1   --   g_U3122/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5467/ZN   (NAND2_X1)
 sa0   --   g_U5467/A1   (NAND2_X1)
 sa0   --   g_U5467/A2   (NAND2_X1)
 sa1   --   g_U3939/A1   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa0   DS   g_U3121/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3939/ZN   (AND2_X1)
 sa1   --   g_U3121/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3084/ZN   (NAND3_X1)
 sa0   --   g_U3084/A2   (NAND3_X1)
 sa0   --   g_U3084/A3   (NAND3_X1)
 sa0   --   g_U3084/A1   (NAND3_X1)
 sa0   --   g_U5544/ZN   (NAND2_X1)
 sa0   --   g_U5546/ZN   (NAND2_X1)
 sa0   --   g_U5545/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5546/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5544/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3095/ZN   (NAND3_X1)
 sa0   --   g_U3095/A2   (NAND3_X1)
 sa0   --   g_U3095/A3   (NAND3_X1)
 sa0   --   g_U3095/A1   (NAND3_X1)
 sa0   --   g_U5580/ZN   (NAND2_X1)
 sa0   --   g_U5582/ZN   (NAND2_X1)
 sa0   --   g_U5581/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5580/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3096/ZN   (NAND3_X1)
 sa0   --   g_U3096/A2   (NAND3_X1)
 sa0   --   g_U3096/A3   (NAND3_X1)
 sa0   --   g_U3096/A1   (NAND3_X1)
 sa0   --   g_U5583/ZN   (NAND2_X1)
 sa0   --   g_U5585/ZN   (NAND2_X1)
 sa0   --   g_U5584/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5583/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3097/ZN   (NAND3_X1)
 sa0   --   g_U3097/A2   (NAND3_X1)
 sa0   --   g_U3097/A3   (NAND3_X1)
 sa0   --   g_U3097/A1   (NAND3_X1)
 sa0   --   g_U5586/ZN   (NAND2_X1)
 sa0   --   g_U5588/ZN   (NAND2_X1)
 sa0   --   g_U5587/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5586/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3098/ZN   (NAND3_X1)
 sa0   --   g_U3098/A2   (NAND3_X1)
 sa0   --   g_U3098/A3   (NAND3_X1)
 sa0   --   g_U3098/A1   (NAND3_X1)
 sa0   --   g_U5589/ZN   (NAND2_X1)
 sa0   --   g_U5591/ZN   (NAND2_X1)
 sa0   --   g_U5590/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5589/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3099/ZN   (NAND3_X1)
 sa0   --   g_U3099/A2   (NAND3_X1)
 sa0   --   g_U3099/A3   (NAND3_X1)
 sa0   --   g_U3099/A1   (NAND3_X1)
 sa0   --   g_U5592/ZN   (NAND2_X1)
 sa0   --   g_U5594/ZN   (NAND2_X1)
 sa0   --   g_U5593/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5592/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3100/ZN   (NAND3_X1)
 sa0   --   g_U3100/A2   (NAND3_X1)
 sa0   --   g_U3100/A3   (NAND3_X1)
 sa0   --   g_U3100/A1   (NAND3_X1)
 sa0   --   g_U5595/ZN   (NAND2_X1)
 sa0   --   g_U5597/ZN   (NAND2_X1)
 sa0   --   g_U5596/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5595/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3101/ZN   (NAND3_X1)
 sa0   --   g_U3101/A2   (NAND3_X1)
 sa0   --   g_U3101/A3   (NAND3_X1)
 sa0   --   g_U3101/A1   (NAND3_X1)
 sa0   --   g_U5598/ZN   (NAND2_X1)
 sa0   --   g_U5600/ZN   (NAND2_X1)
 sa0   --   g_U5599/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5598/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3102/ZN   (NAND3_X1)
 sa0   --   g_U3102/A2   (NAND3_X1)
 sa0   --   g_U3102/A3   (NAND3_X1)
 sa0   --   g_U3102/A1   (NAND3_X1)
 sa0   --   g_U5601/ZN   (NAND2_X1)
 sa0   --   g_U5603/ZN   (NAND2_X1)
 sa0   --   g_U5602/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5601/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3103/ZN   (NAND3_X1)
 sa0   --   g_U3103/A2   (NAND3_X1)
 sa0   --   g_U3103/A3   (NAND3_X1)
 sa0   --   g_U3103/A1   (NAND3_X1)
 sa0   --   g_U5604/ZN   (NAND2_X1)
 sa0   --   g_U5606/ZN   (NAND2_X1)
 sa0   --   g_U5605/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5604/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3104/ZN   (NAND3_X1)
 sa0   --   g_U3104/A2   (NAND3_X1)
 sa0   --   g_U3104/A3   (NAND3_X1)
 sa0   --   g_U3104/A1   (NAND3_X1)
 sa0   --   g_U5519/ZN   (NAND2_X1)
 sa0   --   g_U5521/ZN   (NAND2_X1)
 sa0   --   g_U5520/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5519/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5443/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5464/ZN   (NAND2_X1)
 sa0   --   g_U5464/A1   (NAND2_X1)
 sa0   --   g_U5464/A2   (NAND2_X1)
 sa1   --   g_U3937/A1   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa0   DS   g_U3120/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3937/ZN   (AND2_X1)
 sa1   --   g_U3120/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa0   DS   g_U3117/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5455/ZN   (NAND2_X1)
 sa0   --   g_U5455/A1   (NAND2_X1)
 sa0   --   g_U5455/A2   (NAND2_X1)
 sa1   --   g_U3931/A1   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3931/ZN   (AND2_X1)
 sa1   --   g_U3117/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa0   DS   g_U3118/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5458/ZN   (NAND2_X1)
 sa0   --   g_U5458/A1   (NAND2_X1)
 sa0   --   g_U5458/A2   (NAND2_X1)
 sa1   --   g_U3933/A1   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3933/ZN   (AND2_X1)
 sa1   --   g_U3118/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa0   DS   g_U3119/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U5461/ZN   (NAND2_X1)
 sa0   --   g_U5461/A1   (NAND2_X1)
 sa0   --   g_U5461/A2   (NAND2_X1)
 sa1   --   g_U3935/A1   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=3, passing=120>
 sa1   DS   g_U3935/ZN   (AND2_X1)
 sa1   --   g_U3119/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=75.00%, #explained patterns: <failing=3, passing=119>
 sa0   DS   g_U3424/ZN   (INV_X1)
 sa1   --   g_U3424/A   (INV_X1)
 ------------------------------------------------------------------------------
 match=75.00%, #explained patterns: <failing=3, passing=119>
 sa1   DS   g_U3114/ZN   (NAND2_X1)
 sa0   --   g_U3114/A1   (NAND2_X1)
 sa0   --   g_U3114/A2   (NAND2_X1)
 sa0   --   g_U3926/ZN   (AND2_X1)
 sa0   --   g_U3926/A2   (AND2_X1)
 sa0   --   g_U3926/A1   (AND2_X1)
 sa0   --   g_U5441/ZN   (NAND2_X1)
 sa0   --   g_U5443/ZN   (NAND2_X1)
 sa0   --   g_U5442/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
set_patterns -external ./stil/68_stil/27.stil
 Warning: Current external pattern set is now deleted. (M134)
 End parsing STIL file ./stil/68_stil/27.stil with 0 errors.
 End reading 492 patterns, CPU_time = 0.10 sec, Memory = 0MB
set_messages -log ./diagnosis_report/68_fail/27.diag
