/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.32
Hash     : f86b31a
Date     : Jul 18 2024
Type     : Engineering
Log Time   : Thu Jul 18 22:14:02 2024 GMT

[ 03:14:02 ] Analysis has started
[ 03:14:02 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_18_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-07-18-20-46-51_T11509R123/Validation/RTL_testcases/verilog_random_designs/design76_21_50_top/results_dir/design76_21_50_top/run_1/synth_1_1/analysis/design76_21_50_top_analyzer.cmd
[ 03:14:02 ] Duration: 380 ms. Max utilization: 54 MB
[ 03:14:02 ] Synthesize has started
[ 03:14:02 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_18_2024_09_15_02/bin/yosys -s design76_21_50_top.ys -l design76_21_50_top_synth.log
[ 04:27:51 ] Duration: 4428561 ms. Max utilization: 18100 MB
