$date
	Sun Oct 20 03:37:38 2024
$end
$version
	QuestaSim Version 2023.1
$end
$timescale
	1ns
$end

$scope module shift_reg_tb $end
$var reg 1 ! clk $end
$var reg 1 " data_in $end
$var reg 8 # data_out [7:0] $end
$var reg 1 $ rst_n $end
$var reg 1 % shift_enable $end

$scope module dut $end
$var wire 1 & clk $end
$var wire 1 ' data_in $end
$var wire 1 ( rst_n $end
$var wire 1 ) shift_enable $end
$var reg 8 * data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0)
0(
0&
0!
0"
b0 #
0$
0%
b0 *
$end
#5
1!
1&
#10
0!
0&
#15
1$
1!
1(
1&
1%
1"
1)
1'
#20
0!
0&
#25
0"
1!
0'
1&
#30
0!
0&
#35
1"
1!
1'
1&
b1 *
b1 #
#40
0!
0&
#45
1!
1&
b11 *
b11 #
#50
0!
0&
#55
0"
1!
0'
1&
b110 *
b110 #
#60
0!
0&
#65
1"
1!
1'
1&
b1101 *
b1101 #
#70
0!
0&
#75
0"
1!
0'
1&
b11010 *
b11010 #
#80
0!
0&
#85
1"
1!
1'
1&
b110101 *
b110101 #
#90
0!
0&
#95
0%
1!
0)
1&
#100
0!
0&
