// Seed: 52903245
module module_0 (
    input tri0 id_0,
    output wand id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    output tri id_7,
    input wand id_8,
    output tri0 id_9,
    output wand id_10,
    output tri id_11,
    output wire module_0,
    input uwire id_13,
    input wor id_14,
    input uwire id_15,
    input tri0 id_16,
    input tri id_17
);
  assign id_9 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri id_4
);
  assign id_1 = id_2;
  assign id_0 = 1;
  logic id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1,
      id_3,
      id_4,
      id_2,
      id_1,
      id_4,
      id_1,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3
  );
  assign id_0 = 1;
endmodule
