Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 25 22:36:19 2019
| Host         : DESKTOP-BUGDRN4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file debug_display_calc_FSM_timing_summary_routed.rpt -pb debug_display_calc_FSM_timing_summary_routed.pb -rpx debug_display_calc_FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : debug_display_calc_FSM
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: slowclk/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tdm/divider/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 119 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.154        0.000                      0                  122        0.246        0.000                      0                  122        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.154        0.000                      0                  122        0.246        0.000                      0                  122        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.014ns (23.791%)  route 3.248ns (76.209%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.677     6.431    slowclk/counter[20]
    SLICE_X51Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.555 f  slowclk/counter[25]_i_7/O
                         net (fo=1, routed)           0.405     6.960    slowclk/counter[25]_i_7_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.084 f  slowclk/counter[25]_i_6/O
                         net (fo=1, routed)           0.445     7.529    slowclk/counter[25]_i_6_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.653 f  slowclk/counter[25]_i_3/O
                         net (fo=1, routed)           0.401     8.054    slowclk/counter[25]_i_3_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  slowclk/counter[25]_i_2/O
                         net (fo=26, routed)          1.319     9.498    slowclk/clk_out
    SLICE_X50Y99         FDRE                                         r  slowclk/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.935    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  slowclk/counter_reg[25]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y99         FDRE (Setup_fdre_C_R)       -0.524    14.651    slowclk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.014ns (24.590%)  route 3.110ns (75.410%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.677     6.431    slowclk/counter[20]
    SLICE_X51Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.555 f  slowclk/counter[25]_i_7/O
                         net (fo=1, routed)           0.405     6.960    slowclk/counter[25]_i_7_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.084 f  slowclk/counter[25]_i_6/O
                         net (fo=1, routed)           0.445     7.529    slowclk/counter[25]_i_6_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.653 f  slowclk/counter[25]_i_3/O
                         net (fo=1, routed)           0.401     8.054    slowclk/counter[25]_i_3_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  slowclk/counter[25]_i_2/O
                         net (fo=26, routed)          1.181     9.359    slowclk/clk_out
    SLICE_X50Y98         FDRE                                         r  slowclk/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.935    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  slowclk/counter_reg[21]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    slowclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.014ns (24.590%)  route 3.110ns (75.410%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.677     6.431    slowclk/counter[20]
    SLICE_X51Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.555 f  slowclk/counter[25]_i_7/O
                         net (fo=1, routed)           0.405     6.960    slowclk/counter[25]_i_7_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.084 f  slowclk/counter[25]_i_6/O
                         net (fo=1, routed)           0.445     7.529    slowclk/counter[25]_i_6_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.653 f  slowclk/counter[25]_i_3/O
                         net (fo=1, routed)           0.401     8.054    slowclk/counter[25]_i_3_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  slowclk/counter[25]_i_2/O
                         net (fo=26, routed)          1.181     9.359    slowclk/clk_out
    SLICE_X50Y98         FDRE                                         r  slowclk/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.935    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  slowclk/counter_reg[22]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    slowclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.014ns (24.590%)  route 3.110ns (75.410%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.677     6.431    slowclk/counter[20]
    SLICE_X51Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.555 f  slowclk/counter[25]_i_7/O
                         net (fo=1, routed)           0.405     6.960    slowclk/counter[25]_i_7_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.084 f  slowclk/counter[25]_i_6/O
                         net (fo=1, routed)           0.445     7.529    slowclk/counter[25]_i_6_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.653 f  slowclk/counter[25]_i_3/O
                         net (fo=1, routed)           0.401     8.054    slowclk/counter[25]_i_3_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  slowclk/counter[25]_i_2/O
                         net (fo=26, routed)          1.181     9.359    slowclk/clk_out
    SLICE_X50Y98         FDRE                                         r  slowclk/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.935    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  slowclk/counter_reg[23]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    slowclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.014ns (24.590%)  route 3.110ns (75.410%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.677     6.431    slowclk/counter[20]
    SLICE_X51Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.555 f  slowclk/counter[25]_i_7/O
                         net (fo=1, routed)           0.405     6.960    slowclk/counter[25]_i_7_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.084 f  slowclk/counter[25]_i_6/O
                         net (fo=1, routed)           0.445     7.529    slowclk/counter[25]_i_6_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.653 f  slowclk/counter[25]_i_3/O
                         net (fo=1, routed)           0.401     8.054    slowclk/counter[25]_i_3_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  slowclk/counter[25]_i_2/O
                         net (fo=26, routed)          1.181     9.359    slowclk/clk_out
    SLICE_X50Y98         FDRE                                         r  slowclk/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.935    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  slowclk/counter_reg[24]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    slowclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.014ns (25.507%)  route 2.961ns (74.493%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.677     6.431    slowclk/counter[20]
    SLICE_X51Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.555 f  slowclk/counter[25]_i_7/O
                         net (fo=1, routed)           0.405     6.960    slowclk/counter[25]_i_7_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.084 f  slowclk/counter[25]_i_6/O
                         net (fo=1, routed)           0.445     7.529    slowclk/counter[25]_i_6_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.653 f  slowclk/counter[25]_i_3/O
                         net (fo=1, routed)           0.401     8.054    slowclk/counter[25]_i_3_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  slowclk/counter[25]_i_2/O
                         net (fo=26, routed)          1.033     9.211    slowclk/clk_out
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.935    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[17]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.676    slowclk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.014ns (25.507%)  route 2.961ns (74.493%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.677     6.431    slowclk/counter[20]
    SLICE_X51Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.555 f  slowclk/counter[25]_i_7/O
                         net (fo=1, routed)           0.405     6.960    slowclk/counter[25]_i_7_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.084 f  slowclk/counter[25]_i_6/O
                         net (fo=1, routed)           0.445     7.529    slowclk/counter[25]_i_6_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.653 f  slowclk/counter[25]_i_3/O
                         net (fo=1, routed)           0.401     8.054    slowclk/counter[25]_i_3_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  slowclk/counter[25]_i_2/O
                         net (fo=26, routed)          1.033     9.211    slowclk/clk_out
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.935    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[18]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.676    slowclk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.014ns (25.507%)  route 2.961ns (74.493%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.677     6.431    slowclk/counter[20]
    SLICE_X51Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.555 f  slowclk/counter[25]_i_7/O
                         net (fo=1, routed)           0.405     6.960    slowclk/counter[25]_i_7_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.084 f  slowclk/counter[25]_i_6/O
                         net (fo=1, routed)           0.445     7.529    slowclk/counter[25]_i_6_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.653 f  slowclk/counter[25]_i_3/O
                         net (fo=1, routed)           0.401     8.054    slowclk/counter[25]_i_3_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  slowclk/counter[25]_i_2/O
                         net (fo=26, routed)          1.033     9.211    slowclk/clk_out
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.935    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[19]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.676    slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.014ns (25.507%)  route 2.961ns (74.493%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.677     6.431    slowclk/counter[20]
    SLICE_X51Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.555 f  slowclk/counter[25]_i_7/O
                         net (fo=1, routed)           0.405     6.960    slowclk/counter[25]_i_7_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.084 f  slowclk/counter[25]_i_6/O
                         net (fo=1, routed)           0.445     7.529    slowclk/counter[25]_i_6_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.653 f  slowclk/counter[25]_i_3/O
                         net (fo=1, routed)           0.401     8.054    slowclk/counter[25]_i_3_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  slowclk/counter[25]_i_2/O
                         net (fo=26, routed)          1.033     9.211    slowclk/clk_out
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.935    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[20]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.676    slowclk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.014ns (26.495%)  route 2.813ns (73.505%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.677     6.431    slowclk/counter[20]
    SLICE_X51Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.555 f  slowclk/counter[25]_i_7/O
                         net (fo=1, routed)           0.405     6.960    slowclk/counter[25]_i_7_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.084 f  slowclk/counter[25]_i_6/O
                         net (fo=1, routed)           0.445     7.529    slowclk/counter[25]_i_6_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.653 f  slowclk/counter[25]_i_3/O
                         net (fo=1, routed)           0.401     8.054    slowclk/counter[25]_i_3_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  slowclk/counter[25]_i_2/O
                         net (fo=26, routed)          0.884     9.063    slowclk/clk_out
    SLICE_X50Y96         FDRE                                         r  slowclk/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.511    14.934    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  slowclk/counter_reg[13]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y96         FDRE (Setup_fdre_C_R)       -0.524    14.650    slowclk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.601     1.520    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  tdm/divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.830    tdm/divider/counter_reg_n_0_[0]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.042     1.872 r  tdm/divider/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.872    tdm/divider/counter[0]
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.872     2.037    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[0]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    tdm/divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 slowclk/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  slowclk/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  slowclk/counter_reg[23]/Q
                         net (fo=2, routed)           0.125     1.775    slowclk/counter[23]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  slowclk/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.885    slowclk/counter0_carry__4_n_5
    SLICE_X50Y98         FDRE                                         r  slowclk/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.836     2.001    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  slowclk/counter_reg[23]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.134     1.619    slowclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.565     1.484    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.125     1.774    slowclk/counter[3]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  slowclk/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.884    slowclk/counter0_carry_n_5
    SLICE_X50Y93         FDRE                                         r  slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     2.000    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  slowclk/counter_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.134     1.618    slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.601     1.520    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  tdm/divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  tdm/divider/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.810    tdm/divider/counter_reg_n_0_[7]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  tdm/divider/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.920    tdm/divider/counter0_carry__0_n_5
    SLICE_X6Y89          FDRE                                         r  tdm/divider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.872     2.037    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  tdm/divider/counter_reg[7]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.134     1.654    tdm/divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.565     1.484    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.774    slowclk/counter[11]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  slowclk/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.884    slowclk/counter0_carry__1_n_5
    SLICE_X50Y95         FDRE                                         r  slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     2.000    slowclk/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  slowclk/counter_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134     1.618    slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.602     1.521    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  tdm/divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  tdm/divider/counter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.811    tdm/divider/counter_reg_n_0_[11]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  tdm/divider/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.921    tdm/divider/counter0_carry__1_n_5
    SLICE_X6Y90          FDRE                                         r  tdm/divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.873     2.038    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  tdm/divider/counter_reg[11]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.134     1.655    tdm/divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.601     1.520    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  tdm/divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  tdm/divider/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.811    tdm/divider/counter_reg_n_0_[3]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  tdm/divider/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.921    tdm/divider/counter0_carry_n_5
    SLICE_X6Y88          FDRE                                         r  tdm/divider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.872     2.037    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  tdm/divider/counter_reg[3]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.134     1.654    tdm/divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.602     1.521    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  tdm/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  tdm/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.127     1.812    tdm/divider/counter_reg_n_0_[15]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  tdm/divider/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.922    tdm/divider/counter0_carry__2_n_5
    SLICE_X6Y91          FDRE                                         r  tdm/divider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.873     2.038    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  tdm/divider/counter_reg[15]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.134     1.655    tdm/divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.299ns (71.172%)  route 0.121ns (28.828%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.601     1.520    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  tdm/divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.121     1.782    tdm/divider/counter_reg_n_0_[0]
    SLICE_X6Y88          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.940 r  tdm/divider/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.940    tdm/divider/counter0_carry_n_7
    SLICE_X6Y88          FDRE                                         r  tdm/divider/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.872     2.037    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  tdm/divider/counter_reg[1]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.134     1.670    tdm/divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 debCPU/PB_sync_aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debCPU/PB_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.605     1.524    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  debCPU/PB_sync_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  debCPU/PB_sync_aux_reg/Q
                         net (fo=1, routed)           0.200     1.865    debCPU/PB_sync_aux
    SLICE_X1Y97          FDRE                                         r  debCPU/PB_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.878     2.043    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  debCPU/PB_sync_reg/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.070     1.594    debCPU/PB_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     debCPU/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     debCPU/PB_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     debCPU/PB_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     debCPU/PB_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     debCPU/PB_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     debCPU/PB_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     debCPU/PB_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     debCPU/PB_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     debCPU/PB_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     debCPU/PB_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     debCPU/PB_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     debCPU/PB_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     debCPU/PB_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     debCPU/PB_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     debCPU/PB_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     debCPU/PB_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     debCPU/PB_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     debCPU/PB_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     debCPU/PB_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     debCPU/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     debCPU/PB_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     debCPU/PB_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     debCPU/PB_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     debCPU/PB_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     debCPU/PB_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     debCPU/PB_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     debCPU/PB_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     debCPU/PB_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     debCPU/PB_cnt_reg[3]/C



