============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/SoftWare/FPGA/Anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Maxwiny
   Run Date =   Fri May 19 04:16:00 2023

   Run on =     MAXWINY-FA506QR
============================================================
RUN-1002 : start command "open_project SD_SDRAM_VGA.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll_clk.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll_clk.v(85)
HDL-1007 : analyze verilog file ../../rtl/hdmi_colorbar.v
HDL-1007 : undeclared symbol 'clk_50m', assumed default net type 'wire' in ../../rtl/hdmi_colorbar.v(56)
HDL-1007 : undeclared symbol 'clk_50m_shift', assumed default net type 'wire' in ../../rtl/hdmi_colorbar.v(57)
HDL-1007 : analyze verilog file ../../rtl/vga_ctrl.v
HDL-1007 : analyze verilog file ../../rtl/vga_pic.v
HDL-1007 : analyze verilog file ../../rtl/SD/sd_ctrl.v
HDL-1007 : analyze verilog file ../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../rtl/SD/sd_write.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD_SDRAM_VGA_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/SoftWare/FPGA/Anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model hdmi_colorbar
SYN-5055 WARNING: The kept net sd_ctrl_inst/sd_init_inst/cs_n will be merged to another kept net sd_ctrl_inst/init_cs_n
SYN-5055 WARNING: The kept net sd_ctrl_inst/sd_init_inst/mosi will be merged to another kept net sd_ctrl_inst/init_mosi
SYN-5055 WARNING: The kept net _al_n1 will be merged to another kept net sd_ctrl_inst/rd_cs_n
SYN-5055 WARNING: The kept net sd_ctrl_inst/rd_cs_n will be merged to another kept net sd_ctrl_inst/rd_mosi
SYN-5055 WARNING: The kept net sd_ctrl_inst/rd_mosi will be merged to another kept net sd_ctrl_inst/wr_cs_n
SYN-5055 WARNING: The kept net sd_ctrl_inst/wr_cs_n will be merged to another kept net sd_ctrl_inst/wr_mosi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net hdmi_out_clk_dup_1 driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4027 : Net sd_ctrl_inst/sd_read_inst/sys_clk is clkc1 of pll U_pll_clk/pll_inst.
SYN-4027 : Net sd_clk_dup_1 is clkc2 of pll U_pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U_pll_clk/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U_pll_clk/pll_inst.
SYN-4025 : Tag rtl::Net hdmi_out_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sd_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sd_ctrl_inst/sd_read_inst/sys_clk as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model hdmi_colorbar.
RUN-1001 : There are total 440 instances
RUN-0007 : 177 luts, 99 seqs, 103 mslices, 20 lslices, 36 pads, 0 brams, 0 dsps
RUN-1001 : There are total 497 nets
RUN-1001 : 324 nets have 2 pins
RUN-1001 : 106 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     91      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      8      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   2   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 4
PHY-3001 : Initial placement ...
PHY-3001 : design contains 438 instances, 177 luts, 99 seqs, 123 slices, 27 macros(123 instances: 103 mslices 20 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 117675
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 438.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 73546.7, overlap = 0
PHY-3002 : Step(2): len = 51273.1, overlap = 0
PHY-3002 : Step(3): len = 35614.5, overlap = 0
PHY-3002 : Step(4): len = 26424.6, overlap = 0
PHY-3002 : Step(5): len = 21715, overlap = 0
PHY-3002 : Step(6): len = 18498.1, overlap = 0
PHY-3002 : Step(7): len = 17232.4, overlap = 0
PHY-3002 : Step(8): len = 14270.5, overlap = 0.5
PHY-3002 : Step(9): len = 13711.5, overlap = 1
PHY-3002 : Step(10): len = 13944.6, overlap = 1
PHY-3002 : Step(11): len = 12239.2, overlap = 0
PHY-3002 : Step(12): len = 12570.1, overlap = 0
PHY-3002 : Step(13): len = 12749.4, overlap = 0
PHY-3002 : Step(14): len = 10756.7, overlap = 3.75
PHY-3002 : Step(15): len = 10438.8, overlap = 2
PHY-3002 : Step(16): len = 10472.1, overlap = 1
PHY-3002 : Step(17): len = 9668.8, overlap = 1.625
PHY-3002 : Step(18): len = 9628.6, overlap = 2
PHY-3002 : Step(19): len = 8952, overlap = 10.9375
PHY-3002 : Step(20): len = 9067, overlap = 13.875
PHY-3002 : Step(21): len = 9067, overlap = 13.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.6683e-05
PHY-3002 : Step(22): len = 8958.9, overlap = 17.8438
PHY-3002 : Step(23): len = 8958.9, overlap = 17.8438
PHY-3002 : Step(24): len = 8877.3, overlap = 16.4375
PHY-3002 : Step(25): len = 8877.3, overlap = 16.4375
PHY-3002 : Step(26): len = 8826, overlap = 16.7812
PHY-3002 : Step(27): len = 8826, overlap = 16.7812
PHY-3002 : Step(28): len = 8771.1, overlap = 13.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.3366e-05
PHY-3002 : Step(29): len = 8853.4, overlap = 14.8438
PHY-3002 : Step(30): len = 8853.4, overlap = 14.8438
PHY-3002 : Step(31): len = 8758, overlap = 13.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000146732
PHY-3002 : Step(32): len = 8729.7, overlap = 16.4375
PHY-3002 : Step(33): len = 8729.7, overlap = 16.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.26728e-05
PHY-3002 : Step(34): len = 9624.7, overlap = 36.2188
PHY-3002 : Step(35): len = 9624.7, overlap = 36.2188
PHY-3002 : Step(36): len = 9597.7, overlap = 34.1875
PHY-3002 : Step(37): len = 9628, overlap = 34.4062
PHY-3002 : Step(38): len = 9480.6, overlap = 33.9375
PHY-3002 : Step(39): len = 9547.6, overlap = 25.0938
PHY-3002 : Step(40): len = 9647.8, overlap = 22.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.53457e-05
PHY-3002 : Step(41): len = 9717.2, overlap = 19.3438
PHY-3002 : Step(42): len = 9717.2, overlap = 19.3438
PHY-3002 : Step(43): len = 9696.6, overlap = 19.6562
PHY-3002 : Step(44): len = 9696.6, overlap = 19.6562
PHY-3002 : Step(45): len = 9600.8, overlap = 19.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.06914e-05
PHY-3002 : Step(46): len = 9703, overlap = 17.3125
PHY-3002 : Step(47): len = 9703, overlap = 17.3125
PHY-3002 : Step(48): len = 9595.3, overlap = 19.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000101383
PHY-3002 : Step(49): len = 9706.1, overlap = 16.3125
PHY-3002 : Step(50): len = 9706.1, overlap = 16.3125
PHY-3002 : Step(51): len = 9717.4, overlap = 13.75
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 38.12 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/497.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 11304, over cnt = 25(0%), over = 82, worst = 10
PHY-1001 : End global iterations;  0.023029s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.7%)

PHY-1001 : Congestion index: top1 = 15.50, top5 = 6.05, top10 = 3.46, top15 = 2.31.
PHY-1001 : End incremental global routing;  0.068768s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1770, tnet num: 495, tinst num: 438, tnode num: 2081, tedge num: 2686.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.191779s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (105.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.265355s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (100.1%)

OPT-1001 : Current memory(MB): used = 148, reserve = 119, peak = 148.
OPT-1001 : End physical optimization;  0.269460s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (98.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 177 LUT to BLE ...
SYN-4008 : Packed 177 LUT and 83 SEQ to BLE.
SYN-4003 : Packing 16 remaining SEQ's ...
SYN-4005 : Packed 16 SEQ with LUT/SLICE
SYN-4006 : 83 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "hdmi_colorbar" (AL_USER_NORMAL) with 177/483 primitive instances ...
PHY-3001 : End packing;  0.009568s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (163.3%)

PHY-1001 : Populate physical database on model hdmi_colorbar.
RUN-1001 : There are total 262 instances
RUN-1001 : 111 mslices, 110 lslices, 36 pads, 0 brams, 0 dsps
RUN-1001 : There are total 415 nets
RUN-1001 : 243 nets have 2 pins
RUN-1001 : 102 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 260 instances, 221 slices, 27 macros(123 instances: 103 mslices 20 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 9658.4, Over = 15
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.67755e-05
PHY-3002 : Step(52): len = 9478.4, overlap = 16.25
PHY-3002 : Step(53): len = 9496.6, overlap = 16.25
PHY-3002 : Step(54): len = 9502.4, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.3551e-05
PHY-3002 : Step(55): len = 9451.6, overlap = 15.5
PHY-3002 : Step(56): len = 9496.1, overlap = 14.75
PHY-3002 : Step(57): len = 9542.2, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.7102e-05
PHY-3002 : Step(58): len = 9660.1, overlap = 14.25
PHY-3002 : Step(59): len = 9702.4, overlap = 14.25
PHY-3002 : Step(60): len = 9827.6, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034398s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (272.5%)

PHY-3001 : Trial Legalized: Len = 12978.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(61): len = 10915, overlap = 2.75
PHY-3002 : Step(62): len = 10640.4, overlap = 3.75
PHY-3002 : Step(63): len = 10554.9, overlap = 3.75
PHY-3002 : Step(64): len = 10508.5, overlap = 5.25
PHY-3002 : Step(65): len = 10456.5, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.80558e-05
PHY-3002 : Step(66): len = 10293.7, overlap = 6
PHY-3002 : Step(67): len = 10301.3, overlap = 6
PHY-3002 : Step(68): len = 10326.2, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000136112
PHY-3002 : Step(69): len = 10298.2, overlap = 4.75
PHY-3002 : Step(70): len = 10298.2, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004554s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 11744.4, Over = 0
PHY-3001 : End spreading;  0.002273s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 11744.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17/415.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 13648, over cnt = 24(0%), over = 35, worst = 3
PHY-1002 : len = 13856, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 13928, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 13928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036586s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.1%)

PHY-1001 : Congestion index: top1 = 15.60, top5 = 7.73, top10 = 4.39, top15 = 2.93.
PHY-1001 : End incremental global routing;  0.083116s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1533, tnet num: 413, tinst num: 260, tnode num: 1767, tedge num: 2418.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.164929s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.252412s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.0%)

OPT-1001 : Current memory(MB): used = 150, reserve = 120, peak = 150.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000239s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 305/415.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 13928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001339s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 15.60, top5 = 7.73, top10 = 4.39, top15 = 2.93.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000593s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 15.103448
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.303421s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (97.8%)

RUN-1003 : finish command "place" in  1.902295s wall, 2.250000s user + 1.859375s system = 4.109375s CPU (216.0%)

RUN-1004 : used memory is 138 MB, reserved memory is 108 MB, peak memory is 150 MB
RUN-1002 : start command "export_db SD_SDRAM_VGA_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/SoftWare/FPGA/Anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 262 instances
RUN-1001 : 111 mslices, 110 lslices, 36 pads, 0 brams, 0 dsps
RUN-1001 : There are total 415 nets
RUN-1001 : 243 nets have 2 pins
RUN-1001 : 102 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1533, tnet num: 413, tinst num: 260, tnode num: 1767, tedge num: 2418.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 111 mslices, 110 lslices, 36 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 128 clock pins, and constraint 234 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 13488, over cnt = 25(0%), over = 35, worst = 3
PHY-1002 : len = 13680, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 13760, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 13760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039566s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.5%)

PHY-1001 : Congestion index: top1 = 15.54, top5 = 7.68, top10 = 4.33, top15 = 2.89.
PHY-1001 : End global routing;  0.085236s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (91.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 172, reserve = 142, peak = 186.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net hdmi_out_clk_dup_1 will be merged with clock U_pll_clk/clk0_buf
PHY-1001 : net sd_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sd_ctrl_inst/sd_read_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 439, reserve = 414, peak = 439.
PHY-1001 : End build detailed router design. 3.087691s wall, 3.031250s user + 0.046875s system = 3.078125s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 8784, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.630644s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (101.6%)

PHY-1001 : Current memory(MB): used = 471, reserve = 447, peak = 471.
PHY-1001 : End phase 1; 0.635498s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 67% nets.
PHY-1022 : len = 45544, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 471, reserve = 447, peak = 471.
PHY-1001 : End initial routed; 0.813606s wall, 0.937500s user + 0.093750s system = 1.031250s CPU (126.8%)

PHY-1001 : Current memory(MB): used = 471, reserve = 447, peak = 471.
PHY-1001 : End phase 2; 0.813656s wall, 0.937500s user + 0.093750s system = 1.031250s CPU (126.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 45536, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.008968s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (174.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.038541s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.1%)

PHY-1001 : Current memory(MB): used = 481, reserve = 456, peak = 481.
PHY-1001 : End phase 3; 0.142266s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (98.8%)

PHY-1003 : Routed, final wirelength = 45536
PHY-1001 : Current memory(MB): used = 481, reserve = 456, peak = 481.
PHY-1001 : End export database. 0.005848s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (267.2%)

PHY-1001 : End detail routing;  4.873749s wall, 4.921875s user + 0.171875s system = 5.093750s CPU (104.5%)

RUN-1003 : finish command "route" in  5.212029s wall, 5.250000s user + 0.187500s system = 5.437500s CPU (104.3%)

RUN-1004 : used memory is 419 MB, reserved memory is 393 MB, peak memory is 481 MB
RUN-1002 : start command "report_area -io_info -file SD_SDRAM_VGA_phy.area"
RUN-1001 : standard
***Report Model: hdmi_colorbar Device: EG4S20BG256***

IO Statistics
#IO                        36
  #input                    3
  #output                  33
  #inout                    0

Utilization Statistics
#lut                      424   out of  19600    2.16%
#reg                       99   out of  19600    0.51%
#le                       424
  #lut only               325   out of    424   76.65%
  #reg only                 0   out of    424    0.00%
  #lut&reg                 99   out of    424   23.35%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       36   out of    188   19.15%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                      Fanout
#1        sd_clk_dup_1                         GCLK               pll                U_pll_clk/pll_inst.clkc2    31
#2        U_pll_clk/clk0_buf                   GCLK               pll                U_pll_clk/pll_inst.clkc0    17
#3        sd_ctrl_inst/sd_read_inst/sys_clk    GCLK               pll                U_pll_clk/pll_inst.clkc1    16
#4        sys_clk_dup_1                        GeneralRouting     io                 sys_clk_syn_2.di            1


Detailed IO Report

        Name          Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      sd_miso           INPUT         P1        LVCMOS33          N/A           NONE       IREG    
      sys_clk           INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     sys_rst_n          INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
    hdmi_out_clk       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    hdmi_out_de        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
   hdmi_out_hsync      OUTPUT         J3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[23]     OUTPUT         K6        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[22]     OUTPUT         K3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[21]     OUTPUT         K5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[20]     OUTPUT         L4        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[19]     OUTPUT         M1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[18]     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[17]     OUTPUT         L3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[16]     OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[15]     OUTPUT         H5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[14]     OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[13]     OUTPUT         J6        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[12]     OUTPUT         H3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[11]     OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[10]     OUTPUT         K1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[9]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[8]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[7]      OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[6]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[5]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[4]      OUTPUT         G3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[3]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[2]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[1]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[0]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   hdmi_out_rst_n      OUTPUT        E15        LVCMOS33           8            N/A        NONE    
   hdmi_out_vsync      OUTPUT         J4        LVCMOS33           8            NONE       NONE    
        led            OUTPUT         M3        LVCMOS33           8            NONE       OREG    
       sd_clk          OUTPUT         M9        LVCMOS33           8            NONE       NONE    
      sd_cs_n          OUTPUT         R1        LVCMOS33           8            NONE       NONE    
      sd_mosi          OUTPUT         P2        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------+
|Instance         |Module        |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------+
|top              |hdmi_colorbar |424    |301     |123     |101     |0       |0       |
|  U_pll_clk      |pll_clk       |1      |1       |0       |0       |0       |0       |
|  sd_ctrl_inst   |sd_ctrl       |166    |145     |21      |71      |0       |0       |
|    sd_init_inst |sd_init       |166    |145     |21      |71      |0       |0       |
|  vga_ctrl_inst  |vga_ctrl      |144    |82      |62      |23      |0       |0       |
|  vga_pic_inst   |vga_pic       |105    |65      |40      |5       |0       |0       |
+-------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       206   
    #2         2        57   
    #3         3        28   
    #4         4        17   
    #5        5-10      58   
    #6       11-50      6    
    #7       51-100     1    
  Average     2.72           

RUN-1002 : start command "export_db SD_SDRAM_VGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid SD_SDRAM_VGA_inst.bid"
RUN-1002 : start command "bitgen -bit SD_SDRAM_VGA.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 260
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 415, pip num: 3329
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 611 valid insts, and 11636 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file SD_SDRAM_VGA.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230519_041600.log"
