

================================================================
== Vivado HLS Report for 'C_drain_IO_L1_out_boundary233'
================================================================
* Date:           Mon Jun 14 18:54:52 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.375 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1542|     1542| 5.139 us | 5.139 us |  1542|  1542|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        |- Loop 2  |      513|      513|         3|          1|          1|   512|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      210|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        2|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|      183|     -|
|Register             |        -|      -|      161|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      0|      161|      393|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                  Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_V_U  |C_drain_IO_L1_out_boundary233_local_C_V  |        2|  0|   0|    0|   512|   64|     1|        32768|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                         |        2|  0|   0|    0|   512|   64|     1|        32768|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1036_fu_315_p2              |     +    |      0|  0|  10|          10|           1|
    |add_ln321_fu_369_p2               |     +    |      0|  0|  11|          11|          11|
    |add_ln700_3_fu_349_p2             |     +    |      0|  0|   6|           6|           1|
    |add_ln700_fu_321_p2               |     +    |      0|  0|   6|           5|           1|
    |add_ln974_fu_203_p2               |     +    |      0|  0|  11|          11|           1|
    |c6_V_fu_209_p2                    |     +    |      0|  0|   7|           1|           7|
    |c7_V_fu_264_p2                    |     +    |      0|  0|   6|           1|           5|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1036_fu_309_p2             |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln1038_fu_327_p2             |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln974_fu_197_p2              |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln976_fu_215_p2              |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |buf_data_split_1_V_4_fu_288_p3    |  select  |      0|  0|  32|           1|          32|
    |buf_data_split_1_V_5_fu_295_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln1371_1_fu_229_p3         |  select  |      0|  0|   7|           1|           7|
    |select_ln1371_fu_221_p3           |  select  |      0|  0|   5|           1|           1|
    |select_ln544_4_fu_341_p3          |  select  |      0|  0|   5|           1|           5|
    |select_ln544_fu_333_p3            |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 210|          94|         152|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  33|          6|    1|          6|
    |ap_done                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_p_0122_0_i_phi_fu_146_p4   |   9|          2|    7|         14|
    |ap_phi_mux_p_055_0_i_0_phi_fu_179_p4  |   9|          2|    5|         10|
    |fifo_C_drain_local_in_V_blk_n         |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_blk_n            |   9|          2|    1|          2|
    |indvar_flatten6_reg_164               |   9|          2|   10|         20|
    |indvar_flatten_reg_131                |   9|          2|   11|         22|
    |local_C_V_address0                    |  15|          3|    9|         27|
    |p_0122_0_i_reg_142                    |   9|          2|    7|         14|
    |p_045_0_i_0_reg_186                   |   9|          2|    6|         12|
    |p_055_0_i_0_reg_175                   |   9|          2|    5|         10|
    |p_071_0_i_reg_153                     |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 183|         39|   73|        159|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   5|   0|    5|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |buf_data_split_1_V_4_reg_411          |  32|   0|   32|          0|
    |buf_data_split_1_V_5_reg_416          |  32|   0|   32|          0|
    |icmp_ln1036_reg_421                   |   1|   0|    1|          0|
    |icmp_ln1036_reg_421_pp1_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln974_reg_380                    |   1|   0|    1|          0|
    |icmp_ln974_reg_380_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten6_reg_164               |  10|   0|   10|          0|
    |indvar_flatten_reg_131                |  11|   0|   11|          0|
    |local_C_V_addr_reg_400                |   9|   0|    9|          0|
    |local_C_V_addr_reg_400_pp0_iter1_reg  |   9|   0|    9|          0|
    |p_0122_0_i_reg_142                    |   7|   0|    7|          0|
    |p_045_0_i_0_reg_186                   |   6|   0|    6|          0|
    |p_055_0_i_0_reg_175                   |   5|   0|    5|          0|
    |p_071_0_i_reg_153                     |   5|   0|    5|          0|
    |select_ln1371_1_reg_389               |   7|   0|    7|          0|
    |select_ln544_4_reg_435                |   5|   0|    5|          0|
    |select_ln544_reg_430                  |   6|   0|    6|          0|
    |trunc_ln1371_reg_394                  |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 161|   0|  161|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary233 | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary233 | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary233 | return value |
|ap_done                          | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary233 | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary233 | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary233 | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary233 | return value |
|fifo_C_drain_out_V_V_din         | out |   64|   ap_fifo  |      fifo_C_drain_out_V_V     |    pointer   |
|fifo_C_drain_out_V_V_full_n      |  in |    1|   ap_fifo  |      fifo_C_drain_out_V_V     |    pointer   |
|fifo_C_drain_out_V_V_write       | out |    1|   ap_fifo  |      fifo_C_drain_out_V_V     |    pointer   |
|fifo_C_drain_local_in_V_dout     |  in |   32|   ap_fifo  |    fifo_C_drain_local_in_V    |    pointer   |
|fifo_C_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  |    fifo_C_drain_local_in_V    |    pointer   |
|fifo_C_drain_local_in_V_read     | out |    1|   ap_fifo  |    fifo_C_drain_local_in_V    |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------------+--------------+

