$date
	Thu May 28 22:41:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MealyFSM_TestBench $end
$var wire 1 ! b $end
$var reg 1 " a $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module m1 $end
$var wire 1 " a $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 3 % NextState [2:0] $end
$var reg 3 & PresentState [2:0] $end
$var reg 1 ! b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
0$
0#
0"
x!
$end
#1
1$
#2
1#
#4
0#
#6
b1 &
0!
b10 %
1#
1"
0$
#8
0#
#10
b10 &
1#
#12
0#
#14
1#
#16
b11 %
0#
0"
#18
b0 %
b11 &
1#
#20
0#
#21
b100 %
1"
#22
1!
b10 %
b100 &
1#
#24
0#
#26
b0 &
0!
b0 %
1#
0"
#28
0#
#30
1#
#31
b1 %
1"
#32
0#
#34
b10 %
b1 &
1#
#36
0#
#38
b10 &
1#
#40
0#
#41
b11 %
0"
#42
b0 %
b11 &
1#
#44
0#
#46
1!
b100 &
b10 %
1#
1"
#48
0#
#50
0!
b10 &
1#
#52
0#
#54
1#
#56
0#
#58
1#
#60
0#
#62
1#
#64
0#
#66
1#
#68
0#
#70
1#
#72
0#
#74
1#
#76
0#
#78
1#
#80
0#
#82
1#
#84
0#
#86
1#
#88
0#
#90
1#
#92
0#
#94
1#
#96
0#
#98
1#
#100
0#
#102
1#
#104
0#
#106
1#
#108
0#
#110
1#
#112
0#
#114
1#
#116
0#
#118
1#
#120
0#
#122
1#
#124
0#
#126
1#
#128
0#
#130
1#
#132
0#
#134
1#
#136
0#
#138
1#
#140
0#
#142
1#
#144
0#
#146
1#
#148
0#
#150
1#
#152
0#
#154
1#
#156
0#
#158
1#
#160
0#
#162
1#
#164
0#
#166
1#
#168
0#
#170
1#
#172
0#
#174
1#
#176
0#
#178
1#
#180
0#
#182
1#
#184
0#
#186
1#
#188
0#
#190
1#
#192
0#
#194
1#
#196
0#
#198
1#
#200
0#
