[0;32mI (105) esp_image: segment 1: paddr=00021798 vaddr=3fc8e2ESP-ROM:esp32c3-api1-20210207
Build:Feb  7 2021
rst:0x15 (USB_UART_CHIP_RESET),boot:0xf (SPI_FAST_FLASH_BOOT)
Saved PC:0x40383f90
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fcd5820,len:0x170c
load:0x403cc710,len:0x968
load:0x403ce710,len:0x2fa8
entry 0x403cc710
[0;32mI (24) boot: ESP-IDF v5.1.6-dirty 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Oct 16 2025 01:02:32[0m
[0;32mI (25) boot: chip revision: v0.4[0m
[0;32mI (28) boot.esp32c3: SPI Speed      : 80MHz[0m
[0;32mI (33) boot.esp32c3: SPI Mode       : DIO[0m
[0;32mI (37) boot.esp32c3: SPI Flash Size : 2MB[0m
[0;32mI (42) boot: Enabling RNG early entropy source...[0m
[0;32mI (47) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (58) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (66) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (73) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (81) boot: End of partition table[0m
[0;32mI (85) esp_image: segment 0: paddr=00010020 vaddr=3c040020 size=11770h ( 71536) map[0m
[0;32mI (105) esp_image: segment 1: paddr=00021798 vaddr=3fc8e200 size=01420h (  5152) load[0m
[0;32mI (106) esp_image: segment 2: paddr=00022bc0 vaddr=40380000 size=0d458h ( 54360) load[0m
[0;32mI (121) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=3e064h (254052) map[0m
[0;32mI (163) esp_image: segment 4: paddr=0006e08c vaddr=4038d458 size=00c90h (  3216) load[0m
[0;32mI (168) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (168) boot: Disabling RNG early entropy source...[0m
[0;32mI (183) cpu_start: Unicore app[0m
[0;32mI (183) cpu_start: Pro cpu up.[0m
[0;32mI (191) cpu_start: Pro cpu start user code[0m
[0;32mI (192) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (192) cpu_start: Application information:[0m
[0;32mI (195) cpu_start: Project name:     ESP_MultiFlasher[0m
[0;32mI (200) cpu_start: App version:      1[0m
[0;32mI (205) cpu_start: Compile time:     Oct 16 2025 00:52:28[0m
[0;32mI (211) cpu_start: ELF file SHA256:  016e3559d7713da5...[0m
[0;32mI (217) cpu_start: ESP-IDF:          v5.1.6-dirty[0m
[0;32mI (222) cpu_start: Min chip rev:     v0.3[0m
[0;32mI (227) cpu_start: Max chip rev:     v1.99 [0m
[0;32mI (232) cpu_start: Chip rev:         v0.4[0m
[0;32mI (236) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (244) heap_init: At 3FC90AB0 len 0002F550 (189 KiB): DRAM[0m
[0;32mI (250) heap_init: At 3FCC0000 len 0001C710 (113 KiB): DRAM/RETENTION[0m
[0;32mI (257) heap_init: At 3FCDC710 len 00002950 (10 KiB): DRAM/RETENTION/STACK[0m
[0;32mI (265) heap_init: At 50000010 len 00001FD8 (7 KiB): RTCRAM[0m
[0;32mI (272) spi_flash: detected chip: generic[0m
[0;32mI (275) spi_flash: flash io: dio[0m
[0;33mW (279) spi_flash: Detected size(4096k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (293) sleep: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (299) sleep: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (307) app_start: Starting scheduler on CPU0[0m
[0;32mI (311) main_task: Started on CPU0[0m
[0;32mI (315) main_task: Calling app_main()[0m
[0;32mI (323) MAIN: --- BAT DAU KHOI DONG HE THONG ---[0m
[0;32mI (841) gpio: GPIO[4]| InputEn: 1| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (842) gpio: GPIO[5]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (849) gpio: GPIO[6]| InputEn: 1| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (858) gpio: GPIO[7]| InputEn: 1| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (877) SD_CARD: SD initialized OK![0m
[0;32mI (1431) SD_CARD: Táº£i Metadata hoÃ n táº¥t. Tá»•ng cá»™ng 5 firmware Ä‘Æ°á»£c táº£i.[0m
[0;32mI (1432) MAIN: Dang lay menu tu sd_card module...[0m
[0;32mI (1434) gpio: GPIO[21]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (1444) gpio: GPIO[20]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (1453) gpio: GPIO[10]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (1477) MAIN: Khoi dong hoan tat. Hien thi menu.[0m
[0;31mE (1478) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1488) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1498) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1508) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1518) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1528) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1538) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1548) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1558) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1568) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1578) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1588) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1598) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1608) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1618) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1628) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1638) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1648) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1658) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1668) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1678) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1688) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1698) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1708) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1718) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1728) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1738) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1748) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1758) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1768) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1778) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1788) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1798) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1808) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1818) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1828) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1838) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1848) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1858) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1868) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1878) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1888) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1898) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1908) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1918) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1928) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1938) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1948) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1958) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1968) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1978) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1988) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (1998) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2008) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2018) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2028) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2038) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2048) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2058) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2068) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2078) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2088) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2098) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2108) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2118) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2128) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2138) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2148) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2158) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2168) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2178) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2188) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2198) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2208) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2218) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2228) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2238) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2248) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2258) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2268) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2278) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2288) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2298) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2308) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2318) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2328) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2338) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2348) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2358) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2368) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2378) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2388) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2398) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2408) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2418) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2428) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2438) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2448) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2458) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2468) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2478) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2488) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2498) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2508) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2518) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2528) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2538) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2548) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2558) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2568) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2578) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2588) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2598) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2608) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2618) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2628) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2638) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2648) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2658) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2668) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2678) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2688) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2698) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2708) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2718) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2728) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2738) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2748) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2758) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2768) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2778) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2788) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2798) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2808) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2818) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2828) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2838) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2848) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2858) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2868) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2878) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2888) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2898) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2908) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2918) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2928) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2938) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2948) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2958) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2968) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2978) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2988) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (2998) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3008) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3018) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3028) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3038) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3048) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3058) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3068) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3078) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3088) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3098) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3108) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3118) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3128) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3138) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3148) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3158) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3168) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3178) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3188) uart: uart_read_bytes(1289): uart driver error[0m
[0;31mE (3198) uart: uart_read_bytes(1289): uart driver error[0m
[0;32mI (3208) MAIN: Da chon: Index 0, FW ID: phuc[0m
[0;32mI (3208) MAIN: Bat dau flash firmware: phuc[0m
[0;32mI (3221) SD_CARD: SD initialized OK![0m
[0;32mI (3235) gpio: GPIO[2]| InputEn: 0| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (3235) gpio: GPIO[3]| InputEn: 0| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
[0;32mI (3243) FLASHER: UART connection initialized at baud rate 115200[0m
[0;32mI (3249) MAIN: Flasher da san sang.[0m
[0;32mI (3254) SD_METADATA: Firmware ID phuc found: Path=/phuc/FW.bin, Version=1.0.2[0m
[0;32mI (3261) FLASHER: Reset sequence start...[0m
[0;32mI (3736) FLASHER: Reset sequence done![0m
[0;32mI (4409) FLASHER: Connected to target device.[0m
[0;32mI (9531) FLASHER: Baudrate boosted to 460800[0m
[0;32mI (9531) FLASHER: ==== Writing segment ====[0m
[0;32mI (9531) FLASHER: File: /phuc/BOTL.bin | Offset: 0x00001000[0m
[0;32mI (9557) FLASHER: Segment size: 19152 bytes[0m
[0;32mI (9749) FLASHER: Progress: 21%[0m
[0;32mI (9885) FLASHER: Progress: 42%[0m
[0;32mI (10019) FLASHER: Progress: 64%[0m
[0;32mI (10154) FLASHER: Progress: 85%[0m
[0;32mI (10285) FLASHER: Progress: 100%[0m
[0;32mI (10299) FLASHER: Segment written 19152 / 19152 bytes OK[0m
[0;32mI (10330) FLASHER: MD5 verified OK for segment![0m
[0;32mI (10331) FLASHER: Segment at 0x00001000 written successfully.[0m
[0;32mI (10331) FLASHER: ==== Writing segment ====[0m
[0;32mI (10336) FLASHER: File: /phuc/PART.bin | Offset: 0x00008000[0m
[0;32mI (10364) FLASHER: Segment size: 3072 bytes[0m
[0;32mI (10492) FLASHER: Progress: 100%[0m
[0;32mI (10507) FLASHER: Segment written 3072 / 3072 bytes OK[0m
[0;32mI (10515) FLASHER: MD5 verified OK for segment![0m
[0;32mI (10516) FLASHER: Segment at 0x00008000 written successfully.[0m
[0;32mI (10516) FLASHER: ==== Writing segment ====[0m
[0;32mI (10521) FLASHER: File: /phuc/FW.bin | Offset: 0x00010000[0m
[0;32mI (10548) FLASHER: Segment size: 170512 bytes[0m
[0;32mI (11046) FLASHER: Progress: 2%[0m
[0;32mI (11181) FLASHER: Progress: 4%[0m
[0;32mI (11314) FLASHER: Progress: 7%[0m
[0;32mI (11447) FLASHER: Progress: 9%[0m
[0;32mI (11580) FLASHER: Progress: 12%[0m
[0;32mI (11714) FLASHER: Progress: 14%[0m
[0;32mI (11847) FLASHER: Progress: 16%[0m
[0;32mI (11980) FLASHER: Progress: 19%[0m
[0;32mI (12114) FLASHER: Progress: 21%[0m
[0;32mI (12248) FLASHER: Progress: 24%[0m
[0;32mI (12382) FLASHER: Progress: 26%[0m
[0;32mI (12518) FLASHER: Progress: 28%[0m
[0;32mI (12654) FLASHER: Progress: 31%[0m
[0;32mI (12789) FLASHER: Progress: 33%[0m
[0;32mI (12924) FLASHER: Progress: 36%[0m
[0;32mI (13059) FLASHER: Progress: 38%[0m
[0;32mI (13194) FLASHER: Progress: 40%[0m
[0;32mI (13329) FLASHER: Progress: 43%[0m
[0;32mI (13463) FLASHER: Progress: 45%[0m
[0;32mI (13597) FLASHER: Progress: 48%[0m
[0;32mI (13732) FLASHER: Progress: 50%[0m
[0;32mI (13867) FLASHER: Progress: 52%[0m
[0;32mI (14001) FLASHER: Progress: 55%[0m
[0;32mI (14136) FLASHER: Progress: 57%[0m
[0;32mI (14272) FLASHER: Progress: 60%[0m
[0;32mI (14408) FLASHER: Progress: 62%[0m
[0;32mI (14543) FLASHER: Progress: 64%[0m
[0;32mI (14678) FLASHER: Progress: 67%[0m
[0;32mI (14815) FLASHER: Progress: 69%[0m
[0;32mI (14950) FLASHER: Progress: 72%[0m
[0;32mI (15086) FLASHER: Progress: 74%[0m
[0;32mI (15223) FLASHER: Progress: 76%[0m
[0;32mI (15357) FLASHER: Progress: 79%[0m
[0;32mI (15493) FLASHER: Progress: 81%[0m
[0;32mI (15629) FLASHER: Progress: 84%[0m
[0;32mI (15764) FLASHER: Progress: 86%[0m
[0;32mI (15899) FLASHER: Progress: 88%[0m
[0;32mI (16034) FLASHER: Progress: 91%[0m
[0;32mI (16170) FLASHER: Progress: 93%[0m
[0;32mI (16303) FLASHER: Progress: 96%[0m
[0;32mI (16438) FLASHER: Progress: 98%[0m
[0;32mI (16568) FLASHER: Progress: 100%[0m
[0;32mI (16582) FLASHER: Segment written 170512 / 170512 bytes OK[0m
[0;32mI (16826) FLASHER: MD5 verified OK for segment![0m
[0;32mI (16826) FLASHER: Segment at 0x00010000 written successfully.[0m
[0;32mI (16926) FLASHER: Resetting target to run app...[0m
[0;32mI (17226) FLASHER: Reset sequence start...[0m
[0;32mI (17696) FLASHER: Reset sequence done![0m
[0;32mI (17696) FLASHER: Target restarted in normal mode.[0m
[0;32mI (17696) FLASHER: Full firmware update completed successfully![0m
[0;32mI (17702) SD_CARD: SD Unmounted[0m
[0;32mI (17705) MAIN: Flash hoan tat.[0m
[UART1] xï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½[UART1] xï¿½[UART1] xï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½x[UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½ï¿½xxï¿½xï¿½xï¿½xï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xï¿½ï¿½xxï¿½xï¿½xï¿½xï¿½[UART1] [UART1] xï¿½xï¿½xï¿½xï¿½[UART1] xï¿½ï¿½x[UART1] xï¿½xï¿½[UART1] xx[UART1] [UART1] xï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½x[UART1] ï¿½[UART1] x[UART1] xï¿½[UART1] xxï¿½xxï¿½[UART1] [UART1] xï¿½xx[UART1] ï¿½x[UART1] ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½xï¿½ï¿½[0;32mI (28699) MAIN: Da chon: Index 2, FW ID: qr4_01[0m
[0;32mI (28699) MAIN: Bat dau flash firmware: qr4_01[0m
[0;32mI (28714) gpio: GPIO[7]| InputEn: 1| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (28725) SD_CARD: SD initialized OK![0m
[0;31mE (28739) uart: UART driver already installed[0m
[0;31mE (28739) FLASHER: serial initialization failed.[0m
[0;32mI (28739) MAIN: Flasher da san sang.[0m
[0;32mI (28742) SD_METADATA: Firmware ID qr4_01 found: Path=/qr4_01/FW.bin, Version=v0.1.2[0m
[0;32mI (28751) FLASHER: Reset sequence start...[0m
[0;32mI (29226) FLASHER: Reset sequence done![0m
[0;31mE (31266) FLASHER: Failed to connect to target device.[0m
[0;31mE (31266) MAIN: Flash that bai do loi flasher.[0m
[UART1] wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip i[UART1] d 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)

wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:[UART1] 46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2[UART1] 019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
et[UART1] s Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id [UART1] 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wron[UART1] g chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x[UART1] 0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong [UART1] chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x00[UART1] 05
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong ch[UART1] ip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005[UART1] 
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip[UART1]  id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
[UART1] wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip i[UART1] d 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wr[UART1] ong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id [UART1] 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wron[UART1] g chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x[UART1] 0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong [UART1] chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x00[UART1] 05
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong ch[UART1] ip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)[UART1] 
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_F[UART1] LASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 ([UART1] SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),b[UART1] oot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RT[UART1] C_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 [UART1] (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46
[UART1] 
rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 1[UART1] 2:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul[UART1]  29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x000[UART1] 5
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chi[UART1] p id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005[UART1] 
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip [UART1] id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
w[UART1] rong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id[UART1]  0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wro[UART1] ng chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0[UART1] x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong[UART1]  chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0[UART1] 005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong c[UART1] hip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x000[UART1] 5
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005
wrong chi[UART1] p id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
wrong chip id 0x0005
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
wrong chip id 0x0005
wrong chip id 0x0005[0;32mI (48849) MAIN: Da chon: Index 3, FW ID: qr4_02[0m
[0;32mI (48849) MAIN: Bat dau flash firmware: qr4_02[0m
[0;32mI (48864) SD_CARD: SD initialized OK![0m
[0;31mE (48877) uart: UART driver already installed[0m
[0;31mE (48878) FLASHER: serial initialization failed.[0m
[0;32mI (48878) MAIN: Flasher da san sang.[0m
[0;32mI (48881) SD_METADATA: Firmware ID qr4_02 found: Path=/qr4_02/FW.bin, Version=v0.1.2[0m
[0;32mI (48890) FLASHER: Reset sequence start...[0m
[0;32mI (49364) FLASHER: Reset sequence done![0m
[0;32mI (50041) FLASHER: Connected to target device.[0m
[0;32mI (53581) FLASHER: Baudrate boosted to 460800[0m
[0;32mI (53581) FLASHER: ==== Writing segment ====[0m
[0;32mI (53581) FLASHER: File: /qr4_02/BOTL.bin | Offset: 0x00001000[0m
[0;32mI (53607) FLASHER: Segment size: 17536 bytes[0m
[0;32mI (53803) FLASHER: Progress: 23%[0m
[0;32mI (53944) FLASHER: Progress: 46%[0m
[0;32mI (54094) FLASHER: Progress: 70%[0m
[0;32mI (54242) FLASHER: Progress: 93%[0m
[0;32mI (54368) FLASHER: Progress: 100%[0m
[0;32mI (54382) FLASHER: Segment written 17536 / 17536 bytes OK[0m
[0;32mI (54411) FLASHER: MD5 verified OK for segment![0m
[0;32mI (54412) FLASHER: Segment at 0x00001000 written successfully.[0m
[0;32mI (54412) FLASHER: ==== Writing segment ====[0m
[0;32mI (54417) FLASHER: File: /qr4_02/PART.bin | Offset: 0x00008000[0m
[0;32mI (54445) FLASHER: Segment size: 3072 bytes[0m
[0;32mI (54573) FLASHER: Progress: 100%[0m
[0;32mI (54588) FLASHER: Segment written 3072 / 3072 bytes OK[0m
[0;32mI (54596) FLASHER: MD5 verified OK for segment![0m
[0;32mI (54597) FLASHER: Segment at 0x00008000 written successfully.[0m
[0;32mI (54597) FLASHER: ==== Writing segment ====[0m
[0;32mI (54602) FLASHER: File: /qr4_02/FW.bin | Offset: 0x00010000[0m
[0;32mI (54629) FLASHER: Segment size: 1238384 bytes[0m
[0;32mI (55697) FLASHER: Progress: 0%[0m
[0;32mI (55829) FLASHER: Progress: 0%[0m
[0;32mI (55959) FLASHER: Progress: 0%[0m
[0;32mI (56092) FLASHER: Progress: 1%[0m
[0;32mI (56225) FLASHER: Progress: 1%[0m
[0;32mI (56359) FLASHER: Progress: 1%[0m
[0;32mI (56492) FLASHER: Progress: 2%[0m
[0;32mI (56625) FLASHER: Progress: 2%[0m
[0;32mI (56756) FLASHER: Progress: 2%[0m
[0;32mI (56885) FLASHER: Progress: 3%[0m
[0;32mI (57016) FLASHER: Progress: 3%[0m
[0;32mI (57145) FLASHER: Progress: 3%[0m
[0;32mI (57275) FLASHER: Progress: 4%[0m
[0;32mI (57405) FLASHER: Progress: 4%[0m
[0;32mI (57533) FLASHER: Progress: 4%[0m
[0;32mI (57662) FLASHER: Progress: 5%[0m
[0;32mI (57791) FLASHER: Progress: 5%[0m
[0;32mI (57921) FLASHER: Progress: 5%[0m
[0;32mI (58050) FLASHER: Progress: 6%[0m
[0;32mI (58180) FLASHER: Progress: 6%[0m
[0;32mI (58312) FLASHER: Progress: 6%[0m
[0;32mI (58445) FLASHER: Progress: 7%[0m
[0;32mI (58578) FLASHER: Progress: 7%[0m
[0;32mI (58710) FLASHER: Progress: 7%[0m
[0;32mI (58841) FLASHER: Progress: 8%[0m
[0;32mI (58973) FLASHER: Progress: 8%[0m
[0;32mI (59105) FLASHER: Progress: 8%[0m
[0;32mI (59237) FLASHER: Progress: 9%[0m
[0;32mI (59366) FLASHER: Progress: 9%[0m
[0;32mI (59496) FLASHER: Progress: 9%[0m
[0;32mI (59625) FLASHER: Progress: 10%[0m
[0;32mI (59755) FLASHER: Progress: 10%[0m
[0;32mI (59884) FLASHER: Progress: 10%[0m
[0;32mI (60016) FLASHER: Progress: 11%[0m
[0;32mI (60148) FLASHER: Progress: 11%[0m
[0;32mI (60283) FLASHER: Progress: 11%[0m
[0;32mI (60418) FLASHER: Progress: 12%[0m
[0;32mI (60555) FLASHER: Progress: 12%[0m
[0;32mI (60690) FLASHER: Progress: 12%[0m
[0;32mI (60825) FLASHER: Progress: 13%[0m
[0;32mI (60961) FLASHER: Progress: 13%[0m
[0;32mI (61096) FLASHER: Progress: 13%[0m
[0;32mI (61231) FLASHER: Progress: 14%[0m
[0;32mI (61366) FLASHER: Progress: 14%[0m
[0;32mI (61502) FLASHER: Progress: 14%[0m
[0;32mI (61638) FLASHER: Progress: 15%[0m
[0;32mI (61773) FLASHER: Progress: 15%[0m
[0;32mI (61908) FLASHER: Progress: 15%[0m
[0;32mI (62042) FLASHER: Progress: 16%[0m
[0;32mI (62175) FLASHER: Progress: 16%[0m
[0;32mI (62308) FLASHER: Progress: 16%[0m
[0;32mI (62441) FLASHER: Progress: 17%[0m
[0;32mI (62574) FLASHER: Progress: 17%[0m
[0;32mI (62707) FLASHER: Progress: 17%[0m
[0;32mI (62840) FLASHER: Progress: 18%[0m
[0;32mI (62975) FLASHER: Progress: 18%[0m
[0;32mI (63111) FLASHER: Progress: 18%[0m
[0;32mI (63245) FLASHER: Progress: 19%[0m
[0;32mI (63378) FLASHER: Progress: 19%[0m
[0;32mI (63512) FLASHER: Progress: 19%[0m
[0;32mI (63645) FLASHER: Progress: 20%[0m
[0;32mI (63778) FLASHER: Progress: 20%[0m
[0;32mI (63911) FLASHER: Progress: 20%[0m
[0;32mI (64044) FLASHER: Progress: 21%[0m
[0;32mI (64177) FLASHER: Progress: 21%[0m
[0;32mI (64310) FLASHER: Progress: 21%[0m
[0;32mI (64444) FLASHER: Progress: 22%[0m
[0;32mI (64577) FLASHER: Progress: 22%[0m
[0;32mI (64710) FLASHER: Progress: 22%[0m
[0;32mI (64843) FLASHER: Progress: 23%[0m
[0;32mI (64977) FLASHER: Progress: 23%[0m
[0;32mI (65110) FLASHER: Progress: 23%[0m
[0;32mI (65243) FLASHER: Progress: 24%[0m
[0;32mI (65376) FLASHER: Progress: 24%[0m
[0;32mI (65509) FLASHER: Progress: 24%[0m
[0;32mI (65642) FLASHER: Progress: 25%[0m
[0;32mI (65776) FLASHER: Progress: 25%[0m
[0;32mI (65909) FLASHER: Progress: 25%[0m
[0;32mI (66042) FLASHER: Progress: 26%[0m
[0;32mI (66176) FLASHER: Progress: 26%[0m
[0;32mI (66309) FLASHER: Progress: 26%[0m
[0;32mI (66442) FLASHER: Progress: 27%[0m
[0;32mI (66576) FLASHER: Progress: 27%[0m
[0;32mI (66709) FLASHER: Progress: 27%[0m
[0;32mI (66842) FLASHER: Progress: 28%[0m
[0;32mI (66976) FLASHER: Progress: 28%[0m
[0;32mI (67109) FLASHER: Progress: 28%[0m
[0;32mI (67243) FLASHER: Progress: 29%[0m
[0;32mI (67376) FLASHER: Progress: 29%[0m
[0;32mI (67510) FLASHER: Progress: 29%[0m
[0;32mI (67643) FLASHER: Progress: 30%[0m
[0;32mI (67777) FLASHER: Progress: 30%[0m
[0;32mI (67910) FLASHER: Progress: 30%[0m
[0;32mI (68044) FLASHER: Progress: 31%[0m
[0;32mI (68178) FLASHER: Progress: 31%[0m
[0;32mI (68312) FLASHER: Progress: 31%[0m
[0;32mI (68445) FLASHER: Progress: 32%[0m
[0;32mI (68578) FLASHER: Progress: 32%[0m
[0;32mI (68712) FLASHER: Progress: 32%[0m
[0;32mI (68847) FLASHER: Progress: 33%[0m
[0;32mI (68980) FLASHER: Progress: 33%[0m
[0;32mI (69114) FLASHER: Progress: 33%[0m
[0;32mI (69247) FLASHER: Progress: 34%[0m
[0;32mI (69381) FLASHER: Progress: 34%[0m
[0;32mI (69514) FLASHER: Progress: 34%[0m
[0;32mI (69648) FLASHER: Progress: 35%[0m
[0;32mI (69781) FLASHER: Progress: 35%[0m
[0;32mI (69915) FLASHER: Progress: 35%[0m
[0;32mI (70048) FLASHER: Progress: 36%[0m
[0;32mI (70182) FLASHER: Progress: 36%[0m
[0;32mI (70315) FLASHER: Progress: 36%[0m
[0;32mI (70449) FLASHER: Progress: 37%[0m
[0;32mI (70583) FLASHER: Progress: 37%[0m
[0;32mI (70716) FLASHER: Progress: 37%[0m
[0;32mI (70849) FLASHER: Progress: 38%[0m
[0;32mI (70983) FLASHER: Progress: 38%[0m
[0;32mI (71116) FLASHER: Progress: 38%[0m
[0;32mI (71257) FLASHER: Progress: 39%[0m
[0;32mI (71402) FLASHER: Progress: 39%[0m
[0;32mI (71544) FLASHER: Progress: 39%[0m
[0;32mI (71684) FLASHER: Progress: 40%[0m
[0;32mI (71829) FLASHER: Progress: 40%[0m
[0;32mI (71978) FLASHER: Progress: 40%[0m
[0;32mI (72122) FLASHER: Progress: 41%[0m
[0;32mI (72263) FLASHER: Progress: 41%[0m
[0;32mI (72408) FLASHER: Progress: 41%[0m
[0;32mI (72550) FLASHER: Progress: 42%[0m
[0;32mI (72692) FLASHER: Progress: 42%[0m
[0;32mI (72828) FLASHER: Progress: 42%[0m
[0;32mI (72963) FLASHER: Progress: 42%[0m
[0;32mI (73101) FLASHER: Progress: 43%[0m
[0;32mI (73239) FLASHER: Progress: 43%[0m
[0;32mI (73376) FLASHER: Progress: 43%[0m
[0;32mI (73511) FLASHER: Progress: 44%[0m
[0;32mI (73647) FLASHER: Progress: 44%[0m
[0;32mI (73782) FLASHER: Progress: 44%[0m
[0;32mI (73918) FLASHER: Progress: 45%[0m
[0;32mI (74059) FLASHER: Progress: 45%[0m
[0;32mI (74195) FLASHER: Progress: 45%[0m
[0;32mI (74330) FLASHER: Progress: 46%[0m
[0;32mI (74465) FLASHER: Progress: 46%[0m
[0;32mI (74600) FLASHER: Progress: 46%[0m
[0;32mI (74736) FLASHER: Progress: 47%[0m
[0;32mI (74870) FLASHER: Progress: 47%[0m
[0;32mI (75006) FLASHER: Progress: 47%[0m
[0;32mI (75142) FLASHER: Progress: 48%[0m
[0;32mI (75278) FLASHER: Progress: 48%[0m
[0;32mI (75413) FLASHER: Progress: 48%[0m
[0;32mI (75549) FLASHER: Progress: 49%[0m
[0;32mI (75686) FLASHER: Progress: 49%[0m
[0;32mI (75822) FLASHER: Progress: 49%[0m
[0;32mI (75959) FLASHER: Progress: 50%[0m
[0;32mI (76096) FLASHER: Progress: 50%[0m
[0;32mI (76234) FLASHER: Progress: 50%[0m
[0;32mI (76369) FLASHER: Progress: 51%[0m
[0;32mI (76505) FLASHER: Progress: 51%[0m
[0;32mI (76641) FLASHER: Progress: 51%[0m
[0;32mI (76776) FLASHER: Progress: 52%[0m
[0;32mI (76915) FLASHER: Progress: 52%[0m
[0;32mI (77055) FLASHER: Progress: 52%[0m
[0;32mI (77192) FLASHER: Progress: 53%[0m
[0;32mI (77329) FLASHER: Progress: 53%[0m
[0;32mI (77465) FLASHER: Progress: 53%[0m
[0;32mI (77600) FLASHER: Progress: 54%[0m
[0;32mI (77736) FLASHER: Progress: 54%[0m
[0;32mI (77872) FLASHER: Progress: 54%[0m
[0;32mI (78009) FLASHER: Progress: 55%[0m
[0;32mI (78148) FLASHER: Progress: 55%[0m
[0;32mI (78293) FLASHER: Progress: 55%[0m
[0;32mI (78438) FLASHER: Progress: 56%[0m
[0;32mI (78573) FLASHER: Progress: 56%[0m
[0;32mI (78711) FLASHER: Progress: 56%[0m
[0;32mI (78852) FLASHER: Progress: 57%[0m
[0;32mI (78995) FLASHER: Progress: 57%[0m
[0;32mI (79136) FLASHER: Progress: 57%[0m
[0;32mI (79280) FLASHER: Progress: 58%[0m
[0;32mI (79423) FLASHER: Progress: 58%[0m
[0;32mI (79566) FLASHER: Progress: 58%[0m
[0;32mI (79707) FLASHER: Progress: 59%[0m
[0;32mI (79850) FLASHER: Progress: 59%[0m
[0;32mI (79993) FLASHER: Progress: 59%[0m
[0;32mI (80132) FLASHER: Progress: 60%[0m
[0;32mI (80270) FLASHER: Progress: 60%[0m
[0;32mI (80412) FLASHER: Progress: 60%[0m
[0;32mI (80556) FLASHER: Progress: 61%[0m
[0;32mI (80700) FLASHER: Progress: 61%[0m
[0;32mI (80845) FLASHER: Progress: 61%[0m
[0;32mI (80989) FLASHER: Progress: 62%[0m
[0;32mI (81130) FLASHER: Progress: 62%[0m
[0;32mI (81272) FLASHER: Progress: 62%[0m
[0;32mI (81414) FLASHER: Progress: 63%[0m
[0;32mI (81553) FLASHER: Progress: 63%[0m
[0;32mI (81694) FLASHER: Progress: 63%[0m
[0;32mI (81835) FLASHER: Progress: 64%[0m
[0;32mI (81978) FLASHER: Progress: 64%[0m
[0;32mI (82119) FLASHER: Progress: 64%[0m
[0;32mI (82254) FLASHER: Progress: 65%[0m
[0;32mI (82393) FLASHER: Progress: 65%[0m
[0;32mI (82527) FLASHER: Progress: 65%[0m
[0;32mI (82661) FLASHER: Progress: 66%[0m
[0;32mI (82795) FLASHER: Progress: 66%[0m
[0;32mI (82929) FLASHER: Progress: 66%[0m
[0;32mI (83064) FLASHER: Progress: 67%[0m
[0;32mI (83199) FLASHER: Progress: 67%[0m
[0;32mI (83334) FLASHER: Progress: 67%[0m
[0;32mI (83471) FLASHER: Progress: 68%[0m
[0;32mI (83605) FLASHER: Progress: 68%[0m
[0;32mI (83740) FLASHER: Progress: 68%[0m
[0;32mI (83874) FLASHER: Progress: 69%[0m
[0;32mI (84007) FLASHER: Progress: 69%[0m
[0;32mI (84142) FLASHER: Progress: 69%[0m
[0;32mI (84283) FLASHER: Progress: 70%[0m
[0;32mI (84430) FLASHER: Progress: 70%[0m
[0;32mI (84574) FLASHER: Progress: 70%[0m
[0;32mI (84718) FLASHER: Progress: 71%[0m
[0;32mI (84865) FLASHER: Progress: 71%[0m
[0;32mI (85008) FLASHER: Progress: 71%[0m
[0;32mI (85150) FLASHER: Progress: 72%[0m
[0;32mI (85292) FLASHER: Progress: 72%[0m
[0;32mI (85435) FLASHER: Progress: 72%[0m
[0;32mI (85583) FLASHER: Progress: 73%[0m
[0;32mI (85729) FLASHER: Progress: 73%[0m
[0;32mI (85885) FLASHER: Progress: 73%[0m
[0;32mI (86031) FLASHER: Progress: 74%[0m
[0;32mI (86172) FLASHER: Progress: 74%[0m
[0;32mI (86313) FLASHER: Progress: 74%[0m
[0;32mI (86454) FLASHER: Progress: 75%[0m
[0;32mI (86595) FLASHER: Progress: 75%[0m
[0;32mI (86734) FLASHER: Progress: 75%[0m
[0;32mI (86878) FLASHER: Progress: 76%[0m
[0;32mI (87019) FLASHER: Progress: 76%[0m
[0;32mI (87164) FLASHER: Progress: 76%[0m
[0;32mI (87309) FLASHER: Progress: 77%[0m
[0;32mI (87450) FLASHER: Progress: 77%[0m
[0;32mI (87592) FLASHER: Progress: 77%[0m
[0;32mI (87735) FLASHER: Progress: 78%[0m
[0;32mI (87877) FLASHER: Progress: 78%[0m
[0;32mI (88016) FLASHER: Progress: 78%[0m
[0;32mI (88156) FLASHER: Progress: 79%[0m
[0;32mI (88296) FLASHER: Progress: 79%[0m
[0;32mI (88438) FLASHER: Progress: 79%[0m
[0;32mI (88578) FLASHER: Progress: 80%[0m
[0;32mI (88717) FLASHER: Progress: 80%[0m
[0;32mI (88858) FLASHER: Progress: 80%[0m
[0;32mI (88999) FLASHER: Progress: 81%[0m
[0;32mI (89138) FLASHER: Progress: 81%[0m
[0;32mI (89279) FLASHER: Progress: 81%[0m
[0;32mI (89422) FLASHER: Progress: 82%[0m
[0;32mI (89562) FLASHER: Progress: 82%[0m
[0;32mI (89703) FLASHER: Progress: 82%[0m
[0;32mI (89846) FLASHER: Progress: 83%[0m
[0;32mI (89987) FLASHER: Progress: 83%[0m
[0;32mI (90129) FLASHER: Progress: 83%[0m
[0;32mI (90272) FLASHER: Progress: 84%[0m
[0;32mI (90413) FLASHER: Progress: 84%[0m
[0;32mI (90557) FLASHER: Progress: 84%[0m
[0;32mI (90702) FLASHER: Progress: 85%[0m
[0;32mI (90837) FLASHER: Progress: 85%[0m
[0;32mI (90981) FLASHER: Progress: 85%[0m
[0;32mI (91119) FLASHER: Progress: 85%[0m
[0;32mI (91259) FLASHER: Progress: 86%[0m
[0;32mI (91402) FLASHER: Progress: 86%[0m
[0;32mI (91540) FLASHER: Progress: 86%[0m
[0;32mI (91679) FLASHER: Progress: 87%[0m
[0;32mI (91820) FLASHER: Progress: 87%[0m
[0;32mI (91958) FLASHER: Progress: 87%[0m
[0;32mI (92097) FLASHER: Progress: 88%[0m
[0;32mI (92238) FLASHER: Progress: 88%[0m
[0;32mI (92380) FLASHER: Progress: 88%[0m
[0;32mI (92522) FLASHER: Progress: 89%[0m
[0;32mI (92666) FLASHER: Progress: 89%[0m
[0;32mI (92809) FLASHER: Progress: 89%[0m
[0;32mI (92953) FLASHER: Progress: 90%[0m
[0;32mI (93097) FLASHER: Progress: 90%[0m
[0;32mI (93239) FLASHER: Progress: 90%[0m
[0;32mI (93381) FLASHER: Progress: 91%[0m
[0;32mI (93524) FLASHER: Progress: 91%[0m
[0;32mI (93664) FLASHER: Progress: 91%[0m
[0;32mI (93804) FLASHER: Progress: 92%[0m
[0;32mI (93938) FLASHER: Progress: 92%[0m
[0;32mI (94072) FLASHER: Progress: 92%[0m
[0;32mI (94208) FLASHER: Progress: 93%[0m
[0;32mI (94350) FLASHER: Progress: 93%[0m
[0;32mI (94492) FLASHER: Progress: 93%[0m
[0;32mI (94635) FLASHER: Progress: 94%[0m
[0;32mI (94776) FLASHER: Progress: 94%[0m
[0;32mI (94921) FLASHER: Progress: 94%[0m
[0;32mI (95063) FLASHER: Progress: 95%[0m
[0;32mI (95206) FLASHER: Progress: 95%[0m
[0;32mI (95349) FLASHER: Progress: 95%[0m
[0;32mI (95491) FLASHER: Progress: 96%[0m
[0;32mI (95635) FLASHER: Progress: 96%[0m
[0;32mI (95777) FLASHER: Progress: 96%[0m
[0;32mI (95917) FLASHER: Progress: 97%[0m
[0;32mI (96052) FLASHER: Progress: 97%[0m
[0;32mI (96188) FLASHER: Progress: 97%[0m
[0;32mI (96329) FLASHER: Progress: 98%[0m
[0;32mI (96469) FLASHER: Progress: 98%[0m
[0;32mI (96613) FLASHER: Progress: 98%[0m
[0;32mI (96753) FLASHER: Progress: 99%[0m
[0;32mI (96906) FLASHER: Progress: 99%[0m
[0;32mI (97063) FLASHER: Progress: 99%[0m
[0;32mI (97195) FLASHER: Progress: 100%[0m
[0;32mI (97210) FLASHER: Segment written 1238384 / 1238384 bytes OK[0m
[0;32mI (98949) FLASHER: MD5 verified OK for segment![0m
[0;32mI (98949) FLASHER: Segment at 0x00010000 written successfully.[0m
[0;32mI (99050) FLASHER: Resetting target to run app...[0m
[0;32mI (99350) FLASHER: Reset sequence start...[0m
[0;32mI (99820) FLASHER: Reset sequence done![0m
[0;32mI (99820) FLASHER: Target restarted in normal mode.[0m
[0;32mI (99820) FLASHER: Full firmware update completed successfully![0m
[0;32mI (99826) SD_CARD: SD Unmounted[0m
[0;32mI (99829) MAIN: Flash hoan tat.[0m
[UART1] xï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] xï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] xï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[UART1] ï¿½[UART1] ï¿½[UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] xxï¿½ï¿½[UART1] ï¿½xï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] [UART1] x[UART1] x[UART1] [UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½[UART1] xxxï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½xxï¿½[UART1] ï¿½ï¿½xï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xï¿½[UART1] xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] x[UART1] xxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xxxï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½[UART1] xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] [UART1] ï¿½ï¿½[UART1] ï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] xï¿½ï¿½x[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½[UART1] [UART1] xxxx[UART1] xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] xï¿½[UART1] x[UART1] x[UART1] xï¿½ï¿½xxx[UART1] xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½ï¿½[UART1] ï¿½[UART1] xï¿½ï¿½xx[UART1] ï¿½[UART1] ï¿½x[UART1] [UART1] xxï¿½xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½[UART1] ï¿½ï¿½[UART1] [UART1] [UART1] xï¿½ï¿½xxï¿½ï¿½[UART1] xï¿½xï¿½xï¿½[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½x[UART1] xï¿½ï¿½x[UART1] ï¿½[UART1] [UART1] ï¿½xï¿½x[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½xï¿½xxxï¿½xx[UART1] ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] ï¿½x[UART1] [UART1] [UART1] x[UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] xxï¿½[UART1] ï¿½xï¿½x[UART1] ï¿½ï¿½xï¿½[UART1] ï¿½[UART1] ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½[UART1] xï¿½xx[UART1] ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] x[UART1] [UART1] ï¿½ï¿½x[UART1] xxï¿½ï¿½[UART1] xxï¿½xï¿½xï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] [UART1] ï¿½[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xxxï¿½ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½x[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] [UART1] [UART1] x[UART1] [UART1] xï¿½[UART1] xxxxï¿½[UART1] x[UART1] xï¿½xx[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] xxï¿½ï¿½ï¿½[UART1] xï¿½xï¿½[UART1] ï¿½xxxï¿½ï¿½xx[UART1] ï¿½xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½ï¿½x[UART1] [UART1] ï¿½ï¿½[UART1] xï¿½xx[UART1] xï¿½ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] [UART1] xï¿½xï¿½ï¿½[UART1] [UART1] ï¿½[UART1] ï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½ï¿½ï¿½xï¿½xï¿½xï¿½[UART1] xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½[UART1] ï¿½xï¿½xï¿½xï¿½ï¿½xï¿½xï¿½xï¿½ï¿½xxï¿½ï¿½[UART1] ï¿½xï¿½ï¿½[UART1] [UART1] [UART1] [UART1] ï¿½xx[UART1] ï¿½x[UART1] ï¿½ï¿½ï¿½ï¿½xï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] ï¿½x[UART1] x[UART1] xxï¿½[UART1] ï¿½ï¿½ï¿½[UART1] [UART1] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] x[UART1] ï¿½[UART1] xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] ï¿½xï¿½ï¿½[UART1] xï¿½xï¿½ï¿½xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½x[UART1] ï¿½xxï¿½[UART1] xï¿½ï¿½xï¿½xx[UART1] ï¿½xï¿½ï¿½xxxxï¿½xï¿½ï¿½ï¿½ï¿½xï¿½[UART1] xxxx[UART1] ï¿½[UART1] ï¿½[UART1] xï¿½xxxï¿½ï¿½[UART1] x[UART1] ï¿½[UART1] ï¿½ï¿½ï¿½ï¿½[UART1] ï¿½[UART1] ï¿½x[UART1] ï¿½xï¿½ï¿½xï¿½xï¿½ï¿½x[UART1] x[UART1] [UART1] ï¿½xï¿½xï¿½xï¿½ï¿½[UART1] xï¿½ï¿½[UART1] ï¿½ï¿½[UART1] ï¿½xï¿½[UART1] xï¿½x[UART1] xxï¿½x[UART1] xxx[UART1] ï¿½xï¿½xï¿½[UART1] ï¿½[UART1] [UART1] xx[UART1] [UART1] ï¿½xxï¿½xï¿½xï¿½xï¿½xï¿½xï¿½[UART1] ï¿½xxxxï¿½ï¿½ï¿½[UART1] xï¿½ï¿½xï¿½xï¿½[UART1] ï¿½ï¿½xï¿½xxxï¿½ï¿½xx[UART1] xï¿½xï¿½xï¿½ï¿½[UART1] [UART1] x[0;32mI (166289) MAIN: Da chon: Index 4, FW ID: qr4_03[0m
[0;32mI (166292) MAIN: Bat dau flash firmware: qr4_03[0m
[0;32mI (166310) gpio: GPIO[7]| InputEn: 1| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (166321) SD_CARD: SD initialized OK![0m
[0;31mE (166335) uart: UART driver already installed[0m
[0;31mE (166335) FLASHER: serial initialization failed.[0m
[0;32mI (166335) MAIN: Flasher da san sang.[0m
[0;32mI (166339) SD_METADATA: Firmware ID qr4_03 found: Path=/qr4_03/FW.bin, Version=v0.1.5[0m
[0;32mI (166347) FLASHER: Reset sequence start...[0m
[0;32mI (166822) FLASHER: Reset sequence done![0m
[0;31mE (168864) FLASHER: Failed to connect to target device.[0m
[0;31mE (168864) MAIN: Flash that bai do loi flasher.[0m
[UART1] _drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOO[UART1] T)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x400784
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsi[UART1] p: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESE[UART1] T),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
[UART1] ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
[UART1] load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3f[UART1] ff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,w[UART1] p_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_dr[UART1] v:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)[UART1] 
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3[UART1]  (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x4[UART1] 00805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,le[UART1] n:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
[UART1] load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_d[UART1] rv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:[UART1] 0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLA[UART1] SH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46
[UART1] 
rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
[UART1] entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40[UART1] 078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, cloc[0;32mI (171360) MAIN: Da chon: Index 4, FW ID: qr4_03[0m
[0;32mI (171360) MAIN: Bat dau flash firmware: qr4_03[0m
[0;32mI (171375) SD_CARD: SD initialized OK![0m
[0;31mE (171388) uart: UART driver already installed[0m
[0;31mE (171389) FLASHER: serial initialization failed.[0m
[0;32mI (171389) MAIN: Flasher da san sang.[0m
[0;32mI (171393) SD_METADATA: Firmware ID qr4_03 found: Path=/qr4_03/FW.bin, Version=v0.1.5[0m
[0;32mI (171401) FLASHER: Reset sequence start...[0m
[0;32mI (171876) FLASHER: Reset sequence done![0m
[0;31mE (173916) FLASHER: Failed to connect to target device.[0m
[0;31mE (173916) MAIN: Flash that bai do loi flasher.[0m
[UART1] _drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOO[UART1] T)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x400784
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsi[UART1] p: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESE[UART1] T),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
[UART1] ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
[UART1] load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3f[UART1] ff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,w[UART1] p_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_dr[UART1] v:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)[UART1] 
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3[UART1]  (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x4[UART1] 00805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,le[UART1] n:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
[UART1] load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_d[UART1] rv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:[UART1] 0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLA[UART1] SH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46
[UART1] 
rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
[UART1] entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40[UART1] 078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, cloc[UART1] k div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:[UART1] 0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee[UART1] 
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI[UART1] _FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 1[UART1] 2:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,l[UART1] en:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
[UART1] load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:[UART1] DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00[UART1] ,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SP[UART1] IWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:[UART1] 0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul [UART1] 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x4[UART1] 0080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,l[UART1] en:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x[UART1] 00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d[UART1] _drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configs[UART1] ip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RES[UART1] ET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4[UART1] 
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232[UART1] 
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3[UART1] fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,[UART1] wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_d[UART1] rv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)[UART1] 
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x[UART1] 3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x[UART1] 400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,l[UART1] en:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2[UART1] 
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_[UART1] drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv[UART1] :0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FL[UART1] ASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46[UART1] 

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028[UART1] 
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x4[UART1] 0078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clo[UART1] ck div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv[UART1] :0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee[UART1] 
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SP[UART1] I_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 [UART1] 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,[UART1] len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184[UART1] 
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode[UART1] :DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x0[UART1] 0,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, S[UART1] PIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot[UART1] :0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul[UART1]  29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x[UART1] 40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,[UART1] len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0[UART1] x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,[UART1] d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
config[UART1] sip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RE[UART1] SET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4[UART1] 
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232[UART1] 
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x[UART1] 3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00[UART1] ,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_[UART1] drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT[UART1] )
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0[UART1] x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0[UART1] x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,[UART1] len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2[UART1] 
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd[UART1] _drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_dr[UART1] v:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_F[UART1] LASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46[UART1] 

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028[UART1] 
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x[UART1] 40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, cl[UART1] ock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_dr[UART1] v:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xe[UART1] e
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (S[UART1] PI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019[UART1]  12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400[UART1] ,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184[UART1] 
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mod[UART1] e:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x[UART1] 00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, [UART1] SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boo[UART1] t:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Ju[UART1] l 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0[UART1] x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030[UART1] ,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:[UART1] 0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00[UART1] ,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
confi[UART1] gsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_R[UART1] ESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e[UART1] 4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:1323[UART1] 2
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0[UART1] x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x0[UART1] 0,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q[UART1] _drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOO[UART1] T)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:[UART1] 0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry [UART1] 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000[UART1] ,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:[UART1] 2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,h[UART1] d_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_d[UART1] rv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_[UART1] FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:4[UART1] 6

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:302[UART1] 8
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0[UART1] x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, c[UART1] lock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_d[UART1] rv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0x[UART1] ee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 ([UART1] SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 201[UART1] 9 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x4008040[UART1] 0,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:118[UART1] 4
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mo[UART1] de:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0[UART1] x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0,[UART1]  SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),bo[UART1] ot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets J[UART1] ul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:[UART1] 0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff003[UART1] 0,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv[UART1] :0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x0[UART1] 0,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
conf[UART1] igsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_[UART1] RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805[UART1] e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:132[UART1] 32
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:[UART1] 0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x[UART1] 00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,[UART1] q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BO[UART1] OT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst[UART1] :0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry[UART1]  0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x4007800[UART1] 0,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div[UART1] :2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,[UART1] hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_[UART1] drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST[UART1] _FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:[UART1] 46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:30[UART1] 28
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:[UART1] 0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, [UART1] clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_[UART1] drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0[UART1] xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 [UART1] (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 20[UART1] 19 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x400804[UART1] 00,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:11[UART1] 84
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
m[UART1] ode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:[UART1] 0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0[UART1] , SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),b[UART1] oot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets [UART1] Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load[UART1] :0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff00[UART1] 30,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_dr[UART1] v:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x[UART1] 00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
con[UART1] figsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW[UART1] _RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x40080[UART1] 5e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13[UART1] 232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load[UART1] :0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0[UART1] x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00[UART1] ,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_B[UART1] OOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rs[UART1] t:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entr[UART1] y 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x400780[UART1] 00,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock di[UART1] v:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00[UART1] ,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk[UART1] _drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAS[UART1] T_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21[UART1] :46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3[UART1] 028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load[UART1] :0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO,[UART1]  clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0[UART1] _drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:[UART1] 0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17[UART1]  (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2[UART1] 019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080[UART1] 400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1[UART1] 184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
[UART1] mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv[UART1] :0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: [UART1] 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),[UART1] boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets[UART1]  Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
loa[UART1] d:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0[UART1] 030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_d[UART1] rv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0[UART1] x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
co[UART1] nfigsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (S[UART1] W_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x4008[UART1] 05e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:1[UART1] 3232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
loa[UART1] d:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:[UART1] 0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x0[UART1] 0,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_[UART1] BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

r[UART1] st:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
ent[UART1] ry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078[UART1] 000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock d[UART1] iv:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x0[UART1] 0,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
cl[UART1] k_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FA[UART1] ST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:2[UART1] 1:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:[UART1] 3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
loa[UART1] d:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO[UART1] , clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs[UART1] 0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP[UART1] :0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x1[UART1] 7 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 [UART1] 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x4008[UART1] 0400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:[UART1] 1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00[UART1] 
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_dr[UART1] v:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip:[UART1]  0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET)[UART1] ,boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
et[UART1] s Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
lo[UART1] ad:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff[UART1] 0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_[UART1] drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:[UART1] 0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
c[UART1] onfigsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 ([UART1] SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400[UART1] 805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:[UART1] 13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
lo[UART1] ad:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv[UART1] :0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x[UART1] 00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH[UART1] _BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

[UART1] rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
en[UART1] try 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x4007[UART1] 8000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock [UART1] div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x[UART1] 00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
c[UART1] lk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_F[UART1] AST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:[UART1] 21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len[UART1] :3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
lo[UART1] ad:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DI[UART1] O, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,c[UART1] s0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIW[UART1] P:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x[UART1] 17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29[UART1]  2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x400[UART1] 80400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len[UART1] :1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00[UART1] 
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_d[UART1] rv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip[UART1] : 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET[UART1] ),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
e[UART1] ts Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
l[UART1] oad:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3ff[UART1] f0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp[UART1] _drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv[UART1] :0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
[UART1] configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 [UART1] (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x40[UART1] 0805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len[UART1] :13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
l[UART1] oad:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_dr[UART1] v:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0[UART1] x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLAS[UART1] H_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46
[UART1] 
rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
e[UART1] ntry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x400[UART1] 78000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock[UART1]  div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0[UART1] x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
[UART1] clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_[UART1] FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12[UART1] :21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,le[UART1] n:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
l[UART1] oad:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:D[UART1] IO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,[UART1] cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPI[UART1] WP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0[UART1] x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 2[UART1] 9 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40[UART1] 080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,le[UART1] n:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x0[UART1] 0
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_[UART1] drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsi[UART1] p: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESE[UART1] T),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
[UART1] ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
[UART1] load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3f[UART1] ff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,w[UART1] p_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_dr[UART1] v:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)[UART1] 
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3[UART1]  (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x4[UART1] 00805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,le[UART1] n:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
[UART1] load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_d[UART1] rv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:[UART1] 0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLA[UART1] SH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46
[UART1] 
rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
[UART1] entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40[UART1] 078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, cloc[UART1] k div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:[UART1] 0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee[UART1] 
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI[UART1] _FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 1[UART1] 2:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,l[UART1] en:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
[UART1] load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:[UART1] DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00[UART1] ,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SP[UART1] IWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:[UART1] 0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul [UART1] 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x4[UART1] 0080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,l[UART1] en:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x[UART1] 00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d[UART1] _drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configs[UART1] ip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RES[UART1] ET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4[UART1] 
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232[UART1] 
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3[UART1] fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,[UART1] wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_d[UART1] rv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)[UART1] 
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x[UART1] 3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x[UART1] 400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,l[UART1] en:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2[UART1] 
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_[UART1] drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv[UART1] :0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FL[UART1] ASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46[UART1] 

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028[UART1] 
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x4[UART1] 0078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clo[UART1] ck div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv[UART1] :0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee[UART1] 
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SP[UART1] I_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 [UART1] 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,[UART1] len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184[UART1] 
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode[UART1] :DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x0[UART1] 0,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, S[UART1] PIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot[UART1] :0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul[UART1]  29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x[UART1] 40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,[UART1] len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0[UART1] x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,[UART1] d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
config[UART1] sip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RE[UART1] SET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4[UART1] 
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232[UART1] 
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x[UART1] 3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00[UART1] ,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_[UART1] drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT[UART1] )
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0[UART1] x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0[UART1] x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,[UART1] len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2[UART1] 
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd[UART1] _drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_dr[UART1] v:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_F[UART1] LASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46[UART1] 

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028[UART1] 
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x[UART1] 40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, cl[UART1] ock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_dr[UART1] v:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xe[UART1] e
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (S[UART1] PI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019[UART1]  12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400[UART1] ,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184[UART1] 
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mod[UART1] e:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x[UART1] 00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, [UART1] SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boo[UART1] t:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Ju[UART1] l 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0[UART1] x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030[UART1] ,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:[UART1] 0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00[UART1] ,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
confi[UART1] gsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_R[UART1] ESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e[UART1] 4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:1323[UART1] 2
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0[UART1] x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x0[UART1] 0,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q[UART1] _drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOO[UART1] T)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:[UART1] 0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry [UART1] 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000[UART1] ,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:[UART1] 2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,h[UART1] d_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_d[UART1] rv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_[UART1] FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:4[UART1] 6

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:302[UART1] 8
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0[UART1] x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, c[UART1] lock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_d[UART1] rv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0x[UART1] ee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 ([UART1] SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 201[UART1] 9 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x4008040[UART1] 0,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:118[UART1] 4
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mo[UART1] de:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0[UART1] x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0,[UART1]  SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),bo[UART1] ot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets J[UART1] ul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:[UART1] 0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff003[UART1] 0,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv[UART1] :0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x0[UART1] 0,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
conf[UART1] igsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_[UART1] RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805[UART1] e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:132[UART1] 32
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:[UART1] 0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x[UART1] 00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,[UART1] q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BO[UART1] OT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst[UART1] :0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry[UART1]  0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x4007800[UART1] 0,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div[UART1] :2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,[UART1] hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_[UART1] drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST[UART1] _FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:[UART1] 46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:30[UART1] 28
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:[UART1] 0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, [UART1] clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_[UART1] drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0[UART1] xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 [UART1] (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 20[UART1] 19 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x400804[UART1] 00,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:11[UART1] 84
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
m[UART1] ode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:[UART1] 0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0[UART1] , SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),b[UART1] oot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets [UART1] Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load[UART1] :0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff00[UART1] 30,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_dr[UART1] v:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x[UART1] 00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
con[UART1] figsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW[UART1] _RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x40080[UART1] 5e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13[UART1] 232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load[UART1] :0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0[UART1] x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00[UART1] ,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_B[UART1] OOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rs[UART1] t:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entr[UART1] y 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x400780[UART1] 00,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock di[UART1] v:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00[UART1] ,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk[UART1] _drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAS[UART1] T_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21[UART1] :46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3[UART1] 028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load[UART1] :0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO,[UART1]  clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0[UART1] _drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:[UART1] 0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17[UART1]  (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2[UART1] 019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080[UART1] 400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1[UART1] 184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
[UART1] mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv[UART1] :0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: [UART1] 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),[UART1] boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets[UART1]  Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
loa[UART1] d:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0[UART1] 030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_d[UART1] rv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0[UART1] x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
co[UART1] nfigsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (S[UART1] W_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x4008[UART1] 05e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:1[UART1] 3232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
loa[UART1] d:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:[UART1] 0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x0[UART1] 0,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_[UART1] BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

r[UART1] st:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
ent[UART1] ry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078[UART1] 000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock d[UART1] iv:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x0[UART1] 0,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
cl[UART1] k_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FA[UART1] ST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:2[UART1] 1:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:[UART1] 3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
loa[UART1] d:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO[UART1] , clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs[UART1] 0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP[UART1] :0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x1[UART1] 7 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 [UART1] 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x4008[UART1] 0400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:[UART1] 1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00[UART1] 
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_dr[UART1] v:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip:[UART1]  0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET)[UART1] ,boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
et[UART1] s Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
lo[UART1] ad:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff[UART1] 0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_[UART1] drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:[UART1] 0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
c[UART1] onfigsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 ([UART1] SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400[UART1] 805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:[UART1] 13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
lo[UART1] ad:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv[UART1] :0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x[UART1] 00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH[UART1] _BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

[UART1] rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
en[UART1] try 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x4007[UART1] 8000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock [UART1] div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x[UART1] 00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
c[UART1] lk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_F[UART1] AST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:[UART1] 21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len[UART1] :3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
lo[UART1] ad:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DI[UART1] O, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,c[UART1] s0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIW[UART1] P:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x[UART1] 17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29[UART1]  2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x400[UART1] 80400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len[UART1] :1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00[UART1] 
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_d[UART1] rv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip[UART1] : 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET[UART1] ),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
e[UART1] ts Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
l[UART1] oad:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3ff[UART1] f0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp[UART1] _drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv[UART1] :0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
[UART1] configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 [UART1] (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x40[UART1] 0805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len[UART1] :13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
l[UART1] oad:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_dr[UART1] v:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0[UART1] x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLAS[UART1] H_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46
[UART1] 
rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
e[UART1] ntry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x400[UART1] 78000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock[UART1]  div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0[UART1] x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
[UART1] clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_[UART1] FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12[UART1] :21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,le[UART1] n:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
l[UART1] oad:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:D[UART1] IO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,[UART1] cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPI[UART1] WP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0[UART1] x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 2[UART1] 9 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40[UART1] 080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,le[UART1] n:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x0[UART1] 0
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_[UART1] drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsi[UART1] p: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESE[UART1] T),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
[UART1] ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
[UART1] load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3f[UART1] ff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,w[UART1] p_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_dr[UART1] v:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)[UART1] 
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3[UART1]  (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x4[UART1] 00805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,le[UART1] n:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
[UART1] load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_d[UART1] rv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:[UART1] 0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLA[UART1] SH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46
[UART1] 
rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
[UART1] entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40[UART1] 078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, cloc[UART1] k div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:[UART1] 0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee[UART1] 
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI[UART1] _FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 1[UART1] 2:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,l[UART1] en:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
[UART1] load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:[UART1] DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00[UART1] ,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SP[UART1] IWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:[UART1] 0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul [UART1] 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x4[UART1] 0080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,l[UART1] en:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x[UART1] 00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d[UART1] _drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configs[UART1] ip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RES[UART1] ET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:1184
load:0x40078000,len:13232
load:0x40080400,len:3028
entry 0x400805e4[UART1] 
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x17 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
