### Cores
+ [RISC-V Cores](https://riscv.org/exchange/cores-socs/)
  - Various cores and SoCs that endeavor to implement the RISC-V specification
+ [ao486](https://github.com/alfikpl/ao486) (Aleksander Osman), under [BSD 2-Clause License](https://github.com/alfikpl/ao486/blob/master/LICENSE)
  - The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.
+ [8051](https://www.oreganosystems.at/products/ip-cores/8051-ip-core) (Oregano Systems, Vienna University of Technology)
  - A parameterizable, synthesizable circuit description (VHDL) under LGPL license
+ [Arm DesignStart](https://developer.arm.com/ip-products/designstart) (ARM)
  - $0 license fee and success-based royalty model
  - Fast access to a select mix of Arm IP, including Cortex-M0, Cortex-M3 and Cortex-A5 processors and supporting IP, software and resources for custom silicon designs
+ [Comet](https://gitlab.inria.fr/srokicki/Comet) (IRISA), under [Apache License v2.0](https://gitlab.inria.fr/srokicki/Comet/-/blob/master/LICENSE)
  - A RISC-V 32-bit processor written in C++ for High Level Synthesis (HLS).
+ [Octavo](http://fpgacpu.ca/octavo/) (UToronto, Charles Eric LaForest), under [BSD 2-Clause License](https://github.com/laforest/Octavo/blob/master/LICENSE)
  - A soft-processor aimed at building FPGA overlay architectures
+ [VESPA](http://www.eecg.toronto.edu/VESPA/) (UToronto)
  - A parameterized soft vector processor fully implemented on a DE3 FPGA board

### Manycore
+ [Ventus](https://github.com/THU-DSP-LAB/ventus-gpgpu) (Tsinghua), under [Mulan PSL v2](https://github.com/THU-DSP-LAB/ventus-gpgpu/blob/master/LICENSE)
  - GPGPU processor supporting RISCV-V extension, developed with Chisel HDL.
+ [Vortex](https://github.com/vortexgpgpu/vortex) (Gatech), under [BSD 3-Clause "New" or "Revised" License](https://github.com/vortexgpgpu/vortex/blob/master/LICENSE)
  - Vortex is a full-system RISCV-based GPGPU processor.
+ [OpenPiton](https://github.com/PrincetonUniversity/openpiton) (Princeton)
  - The world's first open source, general purpose, multithreaded manycore processor
  - [OPDB](https://github.com/PrincetonUniversity/OPDB): OpenPiton Design Benchmark adapted from OpenPiton
+ [FGPU](https://github.com/malkadi/FGPU) (Ruhr University of Bochum), under [GNU General Public License v3.0](https://github.com/malkadi/FGPU/blob/master/LICENSE)
  - FGPU is a soft GPU-like architecture for FPGAs. It can be programmed using OpenCL and can be customized according to application needs.
+ [Harmonica 2](https://github.com/cdkersey/harmonica2) (Chad D. Kersey)
  - A configurable multithreaded SIMT processor core desgin
+ [MIAOW](https://github.com/VerticalResearchGroup/miaow) (Madison)
  - An open source GPU based off of the AMD Southern Islands ISA
+ [Nyuzi](https://github.com/jbush001/NyuziProcessor) (Jeff Bush)
  - An experimental GPGPU processor hardware design focused on compute intensive tasks
+ [OpenCelerity](http://opencelerity.org/) (UW, Cornell, UMich, UCSD)
  - Open-Source RISC-V Tiered Accelerator Fabric SoC
+ [OpenScale](http://www.lirmm.fr/ADAC/?page_id=102) (LIRMM)
  - A scalable and open-source NoC-based MPSoC platform
+ [OpTiMSoC](https://github.com/optimsoc/optimsoc) (TUM), under [MIT License](https://github.com/optimsoc/optimsoc/blob/master/COPYING)
  - Open Tiled Manycore System-on-Chip
+ [Patmos](https://github.com/t-crest/patmos) (Technical University of Denmark)
  - A time-predictable VLIW processor, and the processor for the T-CREST project 
+ [Simty](https://gforge.inria.fr/scm/?group_id=8062) (Inria)
  - A synthesizable general-purpose SIMT processor
