[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/AllBinding/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 41
LIB: work
FILE: ${SURELOG_DIR}/tests/AllBinding/enum.sv
n<> u<40> t<Top_level_rule> c<1> l<1:1> el<6:1>
  n<> u<1> t<Null_rule> p<40> s<39> l<1:1>
  n<> u<39> t<Source_text> p<40> c<38> l<1:1> el<5:24>
    n<> u<38> t<Description> p<39> c<37> l<1:1> el<5:24>
      n<> u<37> t<Package_item> p<38> c<36> l<1:1> el<5:24>
        n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<1:1> el<5:24>
          n<> u<35> t<Data_declaration> p<36> c<34> l<1:1> el<5:24>
            n<> u<34> t<Type_declaration> p<35> c<32> l<1:1> el<5:24>
              n<> u<32> t<Data_type> p<34> c<13> s<33> l<1:9> el<5:2>
                n<> u<13> t<Enum_base_type> p<32> c<2> s<19> l<1:14> el<1:24>
                  n<> u<2> t<IntVec_TypeLogic> p<13> s<12> l<1:14> el<1:19>
                  n<> u<12> t<Packed_dimension> p<13> c<11> l<1:19> el<1:24>
                    n<> u<11> t<Constant_range> p<12> c<6> l<1:20> el<1:23>
                      n<> u<6> t<Constant_expression> p<11> c<5> s<10> l<1:20> el<1:21>
                        n<> u<5> t<Constant_primary> p<6> c<4> l<1:20> el<1:21>
                          n<> u<4> t<Primary_literal> p<5> c<3> l<1:20> el<1:21>
                            n<1> u<3> t<INT_CONST> p<4> l<1:20> el<1:21>
                      n<> u<10> t<Constant_expression> p<11> c<9> l<1:22> el<1:23>
                        n<> u<9> t<Constant_primary> p<10> c<8> l<1:22> el<1:23>
                          n<> u<8> t<Primary_literal> p<9> c<7> l<1:22> el<1:23>
                            n<0> u<7> t<INT_CONST> p<8> l<1:22> el<1:23>
                n<> u<19> t<Enum_name_declaration> p<32> c<14> s<25> l<2:5> el<2:36>
                  n<SCR1_MEM_RESP_NOTRDY> u<14> t<STRING_CONST> p<19> s<18> l<2:5> el<2:25>
                  n<> u<18> t<Constant_expression> p<19> c<17> l<2:31> el<2:36>
                    n<> u<17> t<Constant_primary> p<18> c<16> l<2:31> el<2:36>
                      n<> u<16> t<Primary_literal> p<17> c<15> l<2:31> el<2:36>
                        n<2'b00> u<15> t<INT_CONST> p<16> l<2:31> el<2:36>
                n<> u<25> t<Enum_name_declaration> p<32> c<20> s<31> l<3:5> el<3:36>
                  n<SCR1_MEM_RESP_RDY_OK> u<20> t<STRING_CONST> p<25> s<24> l<3:5> el<3:25>
                  n<> u<24> t<Constant_expression> p<25> c<23> l<3:31> el<3:36>
                    n<> u<23> t<Constant_primary> p<24> c<22> l<3:31> el<3:36>
                      n<> u<22> t<Primary_literal> p<23> c<21> l<3:31> el<3:36>
                        n<2'b01> u<21> t<INT_CONST> p<22> l<3:31> el<3:36>
                n<> u<31> t<Enum_name_declaration> p<32> c<26> l<4:5> el<4:36>
                  n<SCR1_MEM_RESP_RDY_ER> u<26> t<STRING_CONST> p<31> s<30> l<4:5> el<4:25>
                  n<> u<30> t<Constant_expression> p<31> c<29> l<4:31> el<4:36>
                    n<> u<29> t<Constant_primary> p<30> c<28> l<4:31> el<4:36>
                      n<> u<28> t<Primary_literal> p<29> c<27> l<4:31> el<4:36>
                        n<2'b10> u<27> t<INT_CONST> p<28> l<4:31> el<4:36>
              n<type_scr1_mem_resp_e> u<33> t<STRING_CONST> p<34> l<5:3> el<5:23>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 30
LIB: work
FILE: ${SURELOG_DIR}/tests/AllBinding/dut.sv
n<> u<29> t<Top_level_rule> c<1> l<1:1> el<6:1>
  n<> u<1> t<Null_rule> p<29> s<28> l<1:1>
  n<> u<28> t<Source_text> p<29> c<27> l<1:1> el<5:10>
    n<> u<27> t<Description> p<28> c<26> l<1:1> el<5:10>
      n<> u<26> t<Module_declaration> p<27> c<14> l<1:1> el<5:10>
        n<> u<14> t<Module_ansi_header> p<26> c<2> s<24> l<1:1> el<1:74>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:11> el<1:11>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:11> el<1:73>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:13> el<1:72>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:13> el<1:41>
                n<> u<5> t<PortDir_Inp> p<10> s<9> l<1:13> el<1:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:21> el<1:41>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:21> el<1:41>
                    n<type_scr1_mem_resp_e> u<7> t<Data_type> p<8> c<6> l<1:21> el<1:41>
                      n<type_scr1_mem_resp_e> u<6> t<STRING_CONST> p<7> l<1:21> el<1:41>
              n<dmem2exu_resp_i> u<11> t<STRING_CONST> p<12> l<1:57> el<1:72>
        n<> u<24> t<Non_port_module_item> p<26> c<23> s<25> l<3:1> el<3:54>
          n<> u<23> t<Module_or_generate_item> p<24> c<22> l<3:1> el<3:54>
            n<> u<22> t<Module_common_item> p<23> c<21> l<3:1> el<3:54>
              n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<3:1> el<3:54>
                n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<3:1> el<3:54>
                  n<> u<19> t<Net_declaration> p<20> c<15> l<3:1> el<3:54>
                    n<type_scr1_mem_resp_e> u<15> t<STRING_CONST> p<19> s<18> l<3:1> el<3:21>
                    n<> u<18> t<Net_decl_assignment_list> p<19> c<17> l<3:37> el<3:53>
                      n<> u<17> t<Net_decl_assignment> p<18> c<16> l<3:37> el<3:53>
                        n<dmem2exu_resp_ii> u<16> t<STRING_CONST> p<17> l<3:37> el<3:53>
        n<> u<25> t<ENDMODULE> p<26> l<5:1> el<5:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/AllBinding/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/AllBinding/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               8
Design                                                 1
EnumConst                                              3
EnumTypespec                                           1
Identifier                                             2
LogicTypespec                                          1
Module                                                 2
ModuleTypespec                                         1
Net                                                    2
Port                                                   1
Range                                                  1
RefTypespec                                            5
SourceFile                                             2
TypedefTypespec                                        1
UnsupportedTypespec                                    3
------------------------------------------------------------
Total:                                                34
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/AllBinding/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (enum.sv), file:${SURELOG_DIR}/tests/AllBinding/enum.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:enum.sv
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/AllBinding/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:1:8, endln:1:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
    |vpiName:work@top
  |vpiImportTypespec:
  \_Net: (work@top.dmem2exu_resp_i), line:1:57, endln:1:72
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@top.dmem2exu_resp_i.type_scr1_mem_resp_e), line:1:21, endln:1:41
      |vpiParent:
      \_Net: (work@top.dmem2exu_resp_i), line:1:57, endln:1:72
      |vpiName:type_scr1_mem_resp_e
      |vpiFullName:work@top.dmem2exu_resp_i.type_scr1_mem_resp_e
      |vpiActual:
      \_TypedefTypespec: (type_scr1_mem_resp_e), line:5:3, endln:5:23
    |vpiName:dmem2exu_resp_i
    |vpiFullName:work@top.dmem2exu_resp_i
  |vpiImportTypespec:
  \_Net: (work@top.dmem2exu_resp_ii), line:3:37, endln:3:53
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@top.dmem2exu_resp_ii.type_scr1_mem_resp_e), line:3:1, endln:3:21
      |vpiParent:
      \_Net: (work@top.dmem2exu_resp_ii), line:3:37, endln:3:53
      |vpiName:type_scr1_mem_resp_e
      |vpiFullName:work@top.dmem2exu_resp_ii.type_scr1_mem_resp_e
      |vpiActual:
      \_TypedefTypespec: (type_scr1_mem_resp_e), line:5:3, endln:5:23
    |vpiName:dmem2exu_resp_ii
    |vpiFullName:work@top.dmem2exu_resp_ii
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.dmem2exu_resp_i), line:1:57, endln:1:72
  |vpiNet:
  \_Net: (work@top.dmem2exu_resp_ii), line:3:37, endln:3:53
  |vpiPort:
  \_Port: (dmem2exu_resp_i), line:1:57, endln:1:72
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
    |vpiName:dmem2exu_resp_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.dmem2exu_resp_i.type_scr1_mem_resp_e), line:1:21, endln:1:41
      |vpiParent:
      \_Port: (dmem2exu_resp_i), line:1:57, endln:1:72
      |vpiName:type_scr1_mem_resp_e
      |vpiFullName:work@top.dmem2exu_resp_i.type_scr1_mem_resp_e
      |vpiActual:
      \_TypedefTypespec: (type_scr1_mem_resp_e), line:5:3, endln:5:23
|vpiTypespec:
\_EnumTypespec: , line:1:9, endln:5:23
  |vpiParent:
  \_Design: (unnamed)
  |vpiBaseTypespec:
  \_RefTypespec: , line:1:14, endln:1:24
    |vpiParent:
    \_EnumTypespec: , line:1:9, endln:5:23
    |vpiActual:
    \_LogicTypespec: , line:1:14, endln:1:19
  |vpiEnumConst:
  \_EnumConst: (SCR1_MEM_RESP_NOTRDY), line:2:5, endln:2:36
    |vpiParent:
    \_EnumTypespec: , line:1:9, endln:5:23
    |vpiName:SCR1_MEM_RESP_NOTRDY
    |BIN:00
    |vpiDecompile:2'b00
    |vpiSize:2
  |vpiEnumConst:
  \_EnumConst: (SCR1_MEM_RESP_RDY_OK), line:3:5, endln:3:36
    |vpiParent:
    \_EnumTypespec: , line:1:9, endln:5:23
    |vpiName:SCR1_MEM_RESP_RDY_OK
    |BIN:01
    |vpiDecompile:2'b01
    |vpiSize:2
  |vpiEnumConst:
  \_EnumConst: (SCR1_MEM_RESP_RDY_ER), line:4:5, endln:4:36
    |vpiParent:
    \_EnumTypespec: , line:1:9, endln:5:23
    |vpiName:SCR1_MEM_RESP_RDY_ER
    |BIN:10
    |vpiDecompile:2'b10
    |vpiSize:2
|vpiTypespec:
\_LogicTypespec: , line:1:14, endln:1:19
  |vpiParent:
  \_Design: (unnamed)
  |vpiRange:
  \_Range: , line:1:19, endln:1:24
    |vpiParent:
    \_LogicTypespec: , line:1:14, endln:1:19
    |vpiLeftRange:
    \_Constant: , line:1:20, endln:1:21
      |vpiParent:
      \_Range: , line:1:19, endln:1:24
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:1:22, endln:1:23
      |vpiParent:
      \_Range: , line:1:19, endln:1:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
|vpiTypespec:
\_TypedefTypespec: (type_scr1_mem_resp_e), line:5:3, endln:5:23
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (type_scr1_mem_resp_e), line:5:3, endln:5:23
    |vpiParent:
    \_TypedefTypespec: (type_scr1_mem_resp_e), line:5:3, endln:5:23
    |vpiName:type_scr1_mem_resp_e
  |vpiTypedefAlias:
  \_RefTypespec: (type_scr1_mem_resp_e), line:1:9, endln:5:2
    |vpiParent:
    \_TypedefTypespec: (type_scr1_mem_resp_e), line:5:3, endln:5:23
    |vpiFullName:type_scr1_mem_resp_e
    |vpiActual:
    \_EnumTypespec: , line:1:9, endln:5:23
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AllBinding/dut.sv, line:1:1, endln:5:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
