Create a module that implements an AND gate.

Give me the complete code.

module top_module(
	input a, 
	input b,
	output out
);
