INFO: [VRFC 10-163] Analyzing VHDL file "W:/Documents/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sim_1/new/displayTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'displayTest'
