Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Sep 26 15:48:31 2018
| Host         : ubuntu running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   110 |
| Unused register locations in slices containing registers |   110 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            3 |
|      8 |           25 |
|     10 |            3 |
|     12 |            1 |
|    16+ |           75 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             576 |          110 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             562 |           98 |
| Yes          | No                    | No                     |            1484 |          202 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             812 |          109 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                         Enable Signal                                                                        |                                                                Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                     | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                 | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                   | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                            | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                        | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                 |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                    |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                              |                1 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/p_1_in[31]                                                                                                       | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/p_1_in[15]                                                                                                       | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/p_1_in[23]                                                                                                       | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                              | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                             | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                              | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                             | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                      |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                      |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                      |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                     | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                             | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                             | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                             | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                              | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                             | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                             | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                             | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                             | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                        | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                          |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                        | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[11]          |                6 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                               |                2 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                               |                4 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                               |                2 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/p_1_in[3]                                                                                                        | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |                4 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                               |                2 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                               |                4 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                               |                2 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                               |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                               |                7 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                               |                3 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                               |                5 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                               |                4 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                               |                4 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |                6 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                               |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                               |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                               |                4 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                          |                8 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                               |                4 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                               |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                               |                6 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                               |                6 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                               |                4 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                               |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                 |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                7 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                               |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                               |                8 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                               |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                               |               10 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                               |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                               |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |               18 |             62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                               |                9 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg_rden                                                                                                     | system_i/led_ip_0/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                               |               10 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                           |                                                                                                                                               |                5 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                          | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                   |                6 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                               |                9 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                6 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                               |                9 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                               |                8 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                               |                9 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                               |                6 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                               |                5 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                               |                7 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                               |                6 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                               |                8 |             70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                            |               11 |             92 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                            |               13 |             92 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                            |               10 |             92 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                          |               21 |            104 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              |                                                                                                                                               |              112 |            580 |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


