# MSSIO

There are 38 general purpose I/O pads—split over two banks within the MSS block referred<br /> to as MSSIO—to support the peripheral devices/standards. MSSIO supports different<br /> peripherals, such as SD, SDIO, eMMC, USB 2.0, I2C, MMUART, SPI and CAN standards and<br /> support for USB 2.0 OTG protocol. MSSIO supports the following features:

-   3.3V – 1.2V \(Nominal\) Operation
    -   PCI/LVTTL/LVCMOS \(3.3V\)
    -   LVCMOS \(2.5V – 1.8V\)
    -   LVCMOS \(1.5V and 1.2V\)
-   Single-ended CMOS/TTL output driver modes and receiver input modes
-   Ratio Receiver with dynamically configurable ON/OFF hysteresis
-   Dynamically configurable ON/OFF clamp
-   Supports hot socket and cold spare
-   Push-pull output driver
-   Support for standard and fast operation for I2C only

The MSSIO are configured through the PolarFire SoC MSS configurator and are programmed<br /> when the MSS module is included in the Libero SoC project. The pin out information is<br /> found in the [PolarFire SoC FPGA Package Pin Assignment Tables](https://www.microchip.com/en-us/products/fpgas-and-plds/system-on-chip-fpgas/polarfire-soc-fpgas#Documentation). In the MSS, MSSIOs are either in Bank 2 or Bank 4 and are used when<br /> the MSSIO peripherals are enabled. The associated VDDI for these banks must be connected<br /> to support the assigned peripheral.

For AC and DC characteristics of MSSIO, see the associated GPIO buffer specifications,<br /> that is, LVCMOS25 in the [PolarFire SoC FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf).

The following tables lists the protocols supported by MSSIO bank.

|Protocol|Mode|Data Rate \(per IO\)|Line-side Max Speed per IO in Kilo/Mega BITS per Sec -<br /> kbps/Mbps|Interface speed \(width\) in kilo/Mega BYTES per Sec -<br /> KBps/MBps|I/O Standard|
|--------|----|--------------------|------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|------------|
|**USB 2.0**|High|Single|60 Mbps|480 MBps \(8-bit\)|LVCMOS 3.3V|
|LVCMOS 2.5V|
|LVCMOS 1.8V|
|**eMMC**|Default speed|Single|26 Mbps|<br /> 3.25 MBps \(1-bit\)<br /> 13 MBps \(4-bit\)<br /> 26 MBps \(8-bit\)<br />|LVCMOS 3.3V|
|LVCMOS 1.8V|
|LVCMOS 1.2V|
|High speed|Single|52 Mbps|<br /> 6.5 MBps \(1-bit\)<br /> 26 MBps \(4-bit\)<br /> 52 MBps \(8-bit\)<br />|LVCMOS 3.3V|
|LVCMOS 1.8V|
|LVCMOS 1.2V|
|High speed DDR|Dual|104 Mbps|<br /> 52 MBps \(4-bit\)<br /> 104 MBps \(8-bit\)<br />|LVCMOS 3.3V|
|LVCMOS 1.8V|
|LVCMOS 1.2V|
|HS200|Single|200 Mbps|<br /> 100 MBps \(4-bit\)<br /> 200 MBps \(8-bit\)<br />|LVCMOS 1.8V|
|LVCMOS 1.2V|
|HS400|Dual|400 Mbps|400 MBps \(8-bit\)|LVCMOS 1.8V|
|LVCMOS 1.2V|
|HS400-ES|Dual|400 Mbps|400 MBps \(8-bit\)|LVCMOS 1.8V|
|LVCMOS 1.2V|
|**SDIO**|Low Speed|Single|400 kbps|200 KBps \(4-bit\)|LVCMOS 3.3V|
|Full Speed|Single|25 Mbps|12.5 MBps \(4-bit\)|LVCMOS 3.3V|
|**SD**|Default speed|Single|25 Mbps|12.5 MBps \(4-bit\)|LVCMOS 3.3V|
|High speed|Single|50 Mbps|25 MBps \(4-bit\)|LVCMOS 3.3V|
|SDR12|Single|25 Mbps|12.5 MBps \(4-bit\)|LVCMOS 1.8V|
|SDR25|Single|50 Mbps|25 MBps \(4-bit\)|LVCMOS 1.8V|
|SDR50|Single|100 Mbps|50 MBps \(4-bit\)|LVCMOS 1.8V|
|DDR50|Dual|100 Mbps|50 MBps \(4-bit\)|LVCMOS 1.8V|
|SDR104|Single|208 Mbps|104 MBps \(4-bit\)|LVCMOS 1.8V|
|**CAN**|—|Single|125 kbs - 1Mbps|15.6 KBps - 125 KBps \(1-bit\)|LVCMOS 3.3V|
|**QSPI**|—|Single|41.6 Mbps|<br /> 10.4 MBps \(2-bit\)<br /> 20.8 MBps \(4-bit\)<br />|LVCMOS 3.3V|
|LVCMOS 2.5V|
|LVCMOS 1.8V|
|LVCMOS 1.5V|
|LVCMOS 1.2V|
|**SPI**|Master|Single|41.6 Mbps|5.2 MBps \(1-bit\)|LVCMOS 3.3V|
|LVCMOS 2.5V|
|LVCMOS 1.8V|
|LVCMOS 1.5V|
|LVCMOS 1.2V|
|Slave|Single|150 Mbps|18.75 MBps \(1-bit\)|LVCMOS 3.3V|
|LVCMOS 2.5V|
|LVCMOS 1.8V|
|LVCMOS 1.5V|
|LVCMOS 1.2V|
|**MMUART**|—|Single|1 Mbps|125 KBps \(1-bit\)|LVCMOS 3.3V|
|LVCMOS 2.5V|
|LVCMOS 1.8V|
|**I2C**|Standard|Single|100 kbps|12.5 KBps \(1-bit\)|LVCMOS 3.3V|
|LVCMOS 1.8V|
|Fast|Single|400 kbps|50 KBps \(1-bit\)|LVCMOS 3.3V|
|LVCMOS 1.8V|

**Important:** Output drive support based on the voltage and not any specific peripheral:

-   LVCMOS33 supports 8, 12, 16, 20 mA
-   LVCMOS25 supports 6, 8, 12, 16 mA
-   LVCMOS18 supports 6, 8, 10, 12 mA
-   LVCMOS12 supports 4, 6, 8 mA

**Parent topic:**[MSS Pins \(For PolarFire SoC and RT PolarFire SoC FPGA Only\)](GUID-5B999592-2043-4A0E-85FB-43673D9B9748.md)

