{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578915865187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578915865203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 13 06:44:25 2020 " "Processing started: Mon Jan 13 06:44:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578915865203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578915865203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parqueo -c Parqueo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Parqueo -c Parqueo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578915865203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578915865890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578915865890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2a4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2a4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2a4-Estructura " "Found design unit 1: dec2a4-Estructura" {  } { { "dec2a4.vhd" "" { Text "C:/Users/CORE I7/Documents/Test/dec2a4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578915880705 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2a4 " "Found entity 1: dec2a4" {  } { { "dec2a4.vhd" "" { Text "C:/Users/CORE I7/Documents/Test/dec2a4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578915880705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578915880705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum4-Estructura " "Found design unit 1: sum4-Estructura" {  } { { "sum4.vhd" "" { Text "C:/Users/CORE I7/Documents/Test/sum4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578915880709 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum4 " "Found entity 1: sum4" {  } { { "sum4.vhd" "" { Text "C:/Users/CORE I7/Documents/Test/sum4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578915880709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578915880709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compara4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compara4-Comportamiento " "Found design unit 1: compara4-Comportamiento" {  } { { "compara4.vhd" "" { Text "C:/Users/CORE I7/Documents/Test/compara4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578915880714 ""} { "Info" "ISGN_ENTITY_NAME" "1 compara4 " "Found entity 1: compara4" {  } { { "compara4.vhd" "" { Text "C:/Users/CORE I7/Documents/Test/compara4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578915880714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578915880714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parqueo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parqueo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parqueo-Estructura " "Found design unit 1: Parqueo-Estructura" {  } { { "Parqueo.vhd" "" { Text "C:/Users/CORE I7/Documents/Test/Parqueo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578915880718 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parqueo " "Found entity 1: Parqueo" {  } { { "Parqueo.vhd" "" { Text "C:/Users/CORE I7/Documents/Test/Parqueo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578915880718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578915880718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Parqueo " "Elaborating entity \"Parqueo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578915880756 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E2 Parqueo.vhd(37) " "Verilog HDL or VHDL warning at Parqueo.vhd(37): object \"E2\" assigned a value but never read" {  } { { "Parqueo.vhd" "" { Text "C:/Users/CORE I7/Documents/Test/Parqueo.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578915880757 "|Parqueo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2a4 dec2a4:demux1 " "Elaborating entity \"dec2a4\" for hierarchy \"dec2a4:demux1\"" {  } { { "Parqueo.vhd" "demux1" { Text "C:/Users/CORE I7/Documents/Test/Parqueo.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578915880758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara4 compara4:comp1 " "Elaborating entity \"compara4\" for hierarchy \"compara4:comp1\"" {  } { { "Parqueo.vhd" "comp1" { Text "C:/Users/CORE I7/Documents/Test/Parqueo.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578915880760 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AiguB compara4.vhd(15) " "Inferred latch for \"AiguB\" at compara4.vhd(15)" {  } { { "compara4.vhd" "" { Text "C:/Users/CORE I7/Documents/Test/compara4.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578915880761 "|Parqueo|compara4:comp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4 sum4:sum1 " "Elaborating entity \"sum4\" for hierarchy \"sum4:sum1\"" {  } { { "Parqueo.vhd" "sum1" { Text "C:/Users/CORE I7/Documents/Test/Parqueo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578915880764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1578915881497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578915881926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578915881926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578915881966 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578915881966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578915881966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578915881966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578915881981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 13 06:44:41 2020 " "Processing ended: Mon Jan 13 06:44:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578915881981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578915881981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578915881981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578915881981 ""}
