#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 11 17:34:14 2022
# Process ID: 8692
# Current directory: G:/VC707/top_enps/top_enps
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21988 G:\VC707\top_enps\top_enps\top_enps.xpr
# Log file: G:/VC707/top_enps/top_enps/vivado.log
# Journal file: G:/VC707/top_enps/top_enps\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/VC707/top_enps/top_enps/top_enps.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 808.582 ; gain = 229.410
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1761-2
Top: top_enps
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1079.922 ; gain = 91.836
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_enps' [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:23]
	Parameter CLK bound to: 200000000 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [G:/VC707/top_enps/top_enps/.Xil/Vivado-8692-DESKTOP-A9E5TQ0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [G:/VC707/top_enps/top_enps/.Xil/Vivado-8692-DESKTOP-A9E5TQ0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/uart_rx.v:1]
	Parameter CLK bound to: 200000000 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 1736 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'rx_process' [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/rx_process.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rx_process' (4#1) [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/rx_process.v:1]
WARNING: [Synth 8-350] instance 'rx_process_i' of module 'rx_process' requires 12 connections, but only 10 given [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:113]
INFO: [Synth 8-6157] synthesizing module 'enps' [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/enps.v:1]
INFO: [Synth 8-6155] done synthesizing module 'enps' (5#1) [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/enps.v:1]
INFO: [Synth 8-6157] synthesizing module 'tx_process' [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/tx_process.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tx_process' (6#1) [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/tx_process.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/uart_tx.v:1]
	Parameter CLK bound to: 200000000 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 1736 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (7#1) [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/uart_tx.v:1]
INFO: [Synth 8-6157] synthesizing module 'key_launch' [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/key_launch.v:1]
	Parameter DELAY_TIME bound to: 2000000 - type: integer 
	Parameter s0 bound to: 1'b0 
	Parameter s1 bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/key_launch.v:25]
INFO: [Synth 8-6155] done synthesizing module 'key_launch' (8#1) [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/key_launch.v:1]
INFO: [Synth 8-6157] synthesizing module 'flash_led' [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/flash_led.v:1]
INFO: [Synth 8-6155] done synthesizing module 'flash_led' (9#1) [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/flash_led.v:1]
WARNING: [Synth 8-3848] Net IR2 in module/entity top_enps does not have driver. [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:54]
WARNING: [Synth 8-3848] Net IR5 in module/entity top_enps does not have driver. [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:55]
INFO: [Synth 8-6155] done synthesizing module 'top_enps' (10#1) [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1127.191 ; gain = 139.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[15] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[14] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[13] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[12] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[11] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[10] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[9] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[8] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[7] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[6] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[5] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[4] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[3] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[2] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[1] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR2[0] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[15] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[14] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[13] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[12] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[11] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[10] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[9] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[8] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[7] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[6] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[5] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[4] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[3] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[2] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[1] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
WARNING: [Synth 8-3295] tying undriven pin enps_i:IR5[0] to constant 0 [G:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/new/top_enps.v:127]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1127.191 ; gain = 139.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1127.191 ; gain = 139.105
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'g:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz_0_i/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_0_i/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [g:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [g:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [g:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [g:/VC707/top_enps/top_enps/top_enps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_enps_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_enps_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1489.895 ; gain = 0.000
Parsing XDC File [G:/VC707/top_enps/top_enps/top_enps.srcs/constrs_1/new/top_enps_pinplan.xdc]
Finished Parsing XDC File [G:/VC707/top_enps/top_enps/top_enps.srcs/constrs_1/new/top_enps_pinplan.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1489.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1574.477 ; gain = 586.391
32 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1574.477 ; gain = 590.953
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 17:50:19 2022...
