#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x560b09d6ddf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560b09d6df80 .scope module, "tb_asyn_rst" "tb_asyn_rst" 3 2;
 .timescale -9 -9;
P_0x560b09d6e110 .param/l "t" 1 3 3, +C4<00000000000000000000000000001010>;
v0x560b09dbb2c0_0 .var "clk", 0 0;
v0x560b09dbb390_0 .var "rst_asyn", 0 0;
v0x560b09dbb460_0 .net "rst_main", 0 0, v0x560b09dbb0b0_0;  1 drivers
S_0x560b09da95e0 .scope module, "DUT" "asyn_rst" 3 11, 4 2 0, S_0x560b09d6df80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "rst_main";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_asyn";
v0x560b09da9810_0 .net "clk", 0 0, v0x560b09dbb2c0_0;  1 drivers
v0x560b09dbaff0_0 .net "rst_asyn", 0 0, v0x560b09dbb390_0;  1 drivers
v0x560b09dbb0b0_0 .var "rst_main", 0 0;
v0x560b09dbb180_0 .var "temp_rst", 0 0;
E_0x560b09da9fc0/0 .event negedge, v0x560b09dbaff0_0;
E_0x560b09da9fc0/1 .event posedge, v0x560b09da9810_0;
E_0x560b09da9fc0 .event/or E_0x560b09da9fc0/0, E_0x560b09da9fc0/1;
    .scope S_0x560b09da95e0;
T_0 ;
    %wait E_0x560b09da9fc0;
    %load/vec4 v0x560b09dbaff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x560b09dbb180_0, 0;
    %assign/vec4 v0x560b09dbb0b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x560b09dbb180_0;
    %concati/vec4 1, 0, 1;
    %split/vec4 1;
    %assign/vec4 v0x560b09dbb180_0, 0;
    %assign/vec4 v0x560b09dbb0b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x560b09d6df80;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b09dbb2c0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x560b09d6df80;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x560b09dbb2c0_0;
    %inv;
    %store/vec4 v0x560b09dbb2c0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560b09d6df80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b09dbb390_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b09dbb390_0, 0, 1;
    %delay 21, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b09dbb390_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b09dbb390_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b09dbb390_0, 0, 1;
    %delay 27, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b09dbb390_0, 0, 1;
    %delay 21, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b09dbb390_0, 0, 1;
    %delay 10, 0;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x560b09d6df80;
T_4 ;
    %vpi_call/w 3 40 "$dumpfile", "tb_asyn_rst.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560b09d6df80 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_asyn_rst.v";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/asyn_rst/asyn_rst.v";
