{
	"inputtext" : ["<NAME>", "<INPUT_BIT1>", "<INPUT_BIT2>", "<CARRY_BIT>", "<SUM_BIT>"],
	"moduleName" : "1-bithalfadder",
	"moduleCode" : "-- VHDL Configurator\n-- 1-Bit Half Adder \n\nlibrary IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;\n\nentity <NAME> is\n\tPort ( <INPUT_BIT1> : in STD_LOGIC;\n\t<INPUT_BIT2> : in STD_LOGIC;\n\t--\n\t<CARRY_BIT> : out STD_LOGIC;\n\t<SUM_BIT> : out STD_LOGIC);\nend <NAME>;\n\narchitecture Behavioral of <NAME> is\n\nbegin\n\n\tHALF_ADDER_PROC: process(<INPUT_BIT1>, <INPUT_BIT2>)\n\tbegin\n\t\tif <INPUT_BIT1> = '1' then\n\t\t\t<SUM_BIT> <= not <INPUT_BIT2>;\n\t\t\t<CARRY_BIT> <= <INPUT_BIT2>;\n\t\telse\n\t\t\t<SUM_BIT> <= <INPUT_BIT2>;\n\t\t\t<CARRY_BIT> <= '0';\n\t\tend if;      \n\tend process;\n\nend Behavioral;"
}
