# McGill ECSE425 Computer Architecture And Organization. <br/> 
Deliverables for Winter 2017 semester <br/>
All deliverables written in VHDL and tested with ModelSim-Altera 10.1d <br/>
Deliverable 1 : Finite State Machine for line comments. <br />
Deliverable 2 : Pipeline for multiple operations in a equation. <br />  
Deliverable 3 : Write-back cache with Main Memory. <br />
Deliverable 4 : 5-stage pipelined processor. <br />
Deliverable 5 : Cache optimizations on 5-stage pipelined processor. <br />
