Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 11 19:44:31 2025
| Host         : DESKTOP-C5JARVU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_fsm_div_timing_summary_routed.rpt -pb top_fsm_div_timing_summary_routed.pb -rpx top_fsm_div_timing_summary_routed.rpx -warn_on_violation
| Design       : top_fsm_div
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.826        0.000                      0                  100        0.131        0.000                      0                  100        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             6.826        0.000                      0                  100        0.131        0.000                      0                  100        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.704ns (26.224%)  route 1.981ns (73.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.703     5.305    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  clk_div1/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.841     6.602    clk_div1/clk_counter[7]
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  clk_div1/clk_counter[13]_i_3/O
                         net (fo=2, routed)           0.438     7.164    clk_div1/clk_counter[13]_i_3_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.702     7.990    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X7Y114         FDRE                                         r  clk_div1/clk_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.582    15.004    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  clk_div1/clk_counter_reg[10]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y114         FDRE (Setup_fdre_C_R)       -0.429    14.816    clk_div1/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.704ns (26.224%)  route 1.981ns (73.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.703     5.305    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  clk_div1/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.841     6.602    clk_div1/clk_counter[7]
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  clk_div1/clk_counter[13]_i_3/O
                         net (fo=2, routed)           0.438     7.164    clk_div1/clk_counter[13]_i_3_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.702     7.990    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X7Y114         FDRE                                         r  clk_div1/clk_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.582    15.004    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  clk_div1/clk_counter_reg[11]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y114         FDRE (Setup_fdre_C_R)       -0.429    14.816    clk_div1/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.704ns (26.224%)  route 1.981ns (73.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.703     5.305    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  clk_div1/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.841     6.602    clk_div1/clk_counter[7]
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  clk_div1/clk_counter[13]_i_3/O
                         net (fo=2, routed)           0.438     7.164    clk_div1/clk_counter[13]_i_3_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.702     7.990    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X7Y114         FDRE                                         r  clk_div1/clk_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.582    15.004    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  clk_div1/clk_counter_reg[12]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y114         FDRE (Setup_fdre_C_R)       -0.429    14.816    clk_div1/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.704ns (26.224%)  route 1.981ns (73.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.703     5.305    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  clk_div1/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.841     6.602    clk_div1/clk_counter[7]
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  clk_div1/clk_counter[13]_i_3/O
                         net (fo=2, routed)           0.438     7.164    clk_div1/clk_counter[13]_i_3_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.702     7.990    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X7Y114         FDRE                                         r  clk_div1/clk_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.582    15.004    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  clk_div1/clk_counter_reg[9]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y114         FDRE (Setup_fdre_C_R)       -0.429    14.816    clk_div1/clk_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.704ns (26.466%)  route 1.956ns (73.534%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.703     5.305    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  clk_div1/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.841     6.602    clk_div1/clk_counter[7]
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  clk_div1/clk_counter[13]_i_3/O
                         net (fo=2, routed)           0.438     7.164    clk_div1/clk_counter[13]_i_3_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.677     7.965    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.582    15.004    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[5]/C
                         clock pessimism              0.301    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429    14.841    clk_div1/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.704ns (26.466%)  route 1.956ns (73.534%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.703     5.305    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  clk_div1/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.841     6.602    clk_div1/clk_counter[7]
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  clk_div1/clk_counter[13]_i_3/O
                         net (fo=2, routed)           0.438     7.164    clk_div1/clk_counter[13]_i_3_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.677     7.965    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.582    15.004    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[6]/C
                         clock pessimism              0.301    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429    14.841    clk_div1/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.704ns (26.466%)  route 1.956ns (73.534%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.703     5.305    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  clk_div1/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.841     6.602    clk_div1/clk_counter[7]
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  clk_div1/clk_counter[13]_i_3/O
                         net (fo=2, routed)           0.438     7.164    clk_div1/clk_counter[13]_i_3_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.677     7.965    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.582    15.004    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[7]/C
                         clock pessimism              0.301    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429    14.841    clk_div1/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.704ns (26.466%)  route 1.956ns (73.534%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.703     5.305    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.761 f  clk_div1/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.841     6.602    clk_div1/clk_counter[7]
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.726 f  clk_div1/clk_counter[13]_i_3/O
                         net (fo=2, routed)           0.438     7.164    clk_div1/clk_counter[13]_i_3_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.677     7.965    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.582    15.004    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  clk_div1/clk_counter_reg[8]/C
                         clock pessimism              0.301    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429    14.841    clk_div1/clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 btn_reset_filter/OUT_SIGNAL_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/d_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.671ns (29.029%)  route 1.640ns (70.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.703     5.305    btn_reset_filter/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  btn_reset_filter/OUT_SIGNAL_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 f  btn_reset_filter/OUT_SIGNAL_ENABLE_reg/Q
                         net (fo=12, routed)          1.096     6.920    fsm/btn_reset_out
    SLICE_X1Y113         LUT3 (Prop_lut3_I0_O)        0.153     7.073 r  fsm/d_out[3]_i_1/O
                         net (fo=4, routed)           0.544     7.617    fsm/d_out[3]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  fsm/d_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.584    15.006    fsm/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  fsm/d_out_reg[2]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X2Y113         FDRE (Setup_fdre_C_R)       -0.727    14.503    fsm/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 btn_reset_filter/OUT_SIGNAL_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/d_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.671ns (29.029%)  route 1.640ns (70.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.703     5.305    btn_reset_filter/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  btn_reset_filter/OUT_SIGNAL_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518     5.823 f  btn_reset_filter/OUT_SIGNAL_ENABLE_reg/Q
                         net (fo=12, routed)          1.096     6.920    fsm/btn_reset_out
    SLICE_X1Y113         LUT3 (Prop_lut3_I0_O)        0.153     7.073 r  fsm/d_out[3]_i_1/O
                         net (fo=4, routed)           0.544     7.617    fsm/d_out[3]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  fsm/d_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.584    15.006    fsm/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  fsm/d_out_reg[3]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X2Y113         FDRE (Setup_fdre_C_R)       -0.727    14.503    fsm/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                  6.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_filter/IN_SIGNAL_SYNC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.592     1.511    btn_reset_filter/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/Q
                         net (fo=1, routed)           0.065     1.718    btn_reset_filter/IN_SIGNAL_SYNC__0[0]
    SLICE_X4Y116         FDRE                                         r  btn_reset_filter/IN_SIGNAL_SYNC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     2.026    btn_reset_filter/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  btn_reset_filter/IN_SIGNAL_SYNC_reg[1]/C
                         clock pessimism             -0.514     1.511    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.075     1.586    btn_reset_filter/IN_SIGNAL_SYNC_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 fsm/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_d_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    fsm/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  fsm/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  fsm/d_out_reg[1]/Q
                         net (fo=1, routed)           0.110     1.764    fsm_d_out[1]
    SLICE_X3Y112         FDRE                                         r  fsm_d_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  fsm_d_out_reg_reg[1]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.066     1.595    fsm_d_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 btn_c_filter/OUT_SIGNAL_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    btn_c_filter/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  btn_c_filter/OUT_SIGNAL_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  btn_c_filter/OUT_SIGNAL_ENABLE_reg/Q
                         net (fo=8, routed)           0.131     1.786    fsm/btn_c_out
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.048     1.834 r  fsm/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    fsm/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  fsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    fsm/clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.107     1.633    fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 fsm/d_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_d_out_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.172%)  route 0.171ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.593     1.512    fsm/clk_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  fsm/d_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  fsm/d_out_reg[0]/Q
                         net (fo=1, routed)           0.171     1.825    fsm_d_out[0]
    SLICE_X3Y112         FDRE                                         r  fsm_d_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  fsm_d_out_reg_reg[0]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.070     1.622    fsm_d_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 btn_c_filter/OUT_SIGNAL_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    btn_c_filter/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  btn_c_filter/OUT_SIGNAL_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  btn_c_filter/OUT_SIGNAL_ENABLE_reg/Q
                         net (fo=8, routed)           0.131     1.786    fsm/btn_c_out
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.045     1.831 r  fsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    fsm/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    fsm/clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.091     1.617    fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 btn_c_filter/OUT_SIGNAL_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_error_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    btn_c_filter/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  btn_c_filter/OUT_SIGNAL_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  btn_c_filter/OUT_SIGNAL_ENABLE_reg/Q
                         net (fo=8, routed)           0.132     1.787    fsm/btn_c_out
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.045     1.832 r  fsm/fsm_error_out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.832    fsm_n_1
    SLICE_X0Y113         FDRE                                         r  fsm_error_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  fsm_error_out_reg_reg/C
                         clock pessimism             -0.504     1.526    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.092     1.618    fsm_error_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 clk_div1/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.131%)  route 0.185ns (49.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    clk_div1/clk_IBUF_BUFG
    SLICE_X7Y112         FDRE                                         r  clk_div1/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  clk_div1/clk_counter_reg[1]/Q
                         net (fo=3, routed)           0.185     1.839    clk_div1/clk_counter[1]
    SLICE_X6Y113         LUT6 (Prop_lut6_I1_O)        0.045     1.884 r  clk_div1/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.884    clk_div1/clk_div_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  clk_div1/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.862     2.028    clk_div1/clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  clk_div1/clk_div_reg/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.120     1.647    clk_div1/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 btn_reset_filter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_filter/OUT_SIGNAL_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.246ns (64.627%)  route 0.135ns (35.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.593     1.512    btn_reset_filter/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  btn_reset_filter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.148     1.660 r  btn_reset_filter/counter_reg[1]/Q
                         net (fo=5, routed)           0.135     1.795    btn_reset_filter/counter_reg[1]
    SLICE_X6Y114         LUT6 (Prop_lut6_I1_O)        0.098     1.893 r  btn_reset_filter/OUT_SIGNAL_i_1__0/O
                         net (fo=1, routed)           0.000     1.893    btn_reset_filter/OUT_SIGNAL_i_1__0_n_0
    SLICE_X6Y114         FDRE                                         r  btn_reset_filter/OUT_SIGNAL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.862     2.028    btn_reset_filter/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  btn_reset_filter/OUT_SIGNAL_reg/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.121     1.648    btn_reset_filter/OUT_SIGNAL_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 btn_reset_filter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_filter/OUT_SIGNAL_ENABLE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.246ns (64.289%)  route 0.137ns (35.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.593     1.512    btn_reset_filter/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  btn_reset_filter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.148     1.660 r  btn_reset_filter/counter_reg[1]/Q
                         net (fo=5, routed)           0.137     1.797    btn_reset_filter/counter_reg[1]
    SLICE_X6Y114         LUT5 (Prop_lut5_I3_O)        0.098     1.895 r  btn_reset_filter/OUT_SIGNAL_ENABLE_i_1__0/O
                         net (fo=1, routed)           0.000     1.895    btn_reset_filter/OUT_SIGNAL_ENABLE0
    SLICE_X6Y114         FDRE                                         r  btn_reset_filter/OUT_SIGNAL_ENABLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.862     2.028    btn_reset_filter/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  btn_reset_filter/OUT_SIGNAL_ENABLE_reg/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.120     1.647    btn_reset_filter/OUT_SIGNAL_ENABLE_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 btn_c_filter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_c_filter/OUT_SIGNAL_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.227ns (63.414%)  route 0.131ns (36.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    btn_c_filter/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  btn_c_filter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  btn_c_filter/counter_reg[1]/Q
                         net (fo=5, routed)           0.131     1.772    btn_c_filter/counter_reg[1]
    SLICE_X1Y113         LUT6 (Prop_lut6_I1_O)        0.099     1.871 r  btn_c_filter/OUT_SIGNAL_i_1/O
                         net (fo=1, routed)           0.000     1.871    btn_c_filter/OUT_SIGNAL_i_1_n_0
    SLICE_X1Y113         FDRE                                         r  btn_c_filter/OUT_SIGNAL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    btn_c_filter/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  btn_c_filter/OUT_SIGNAL_reg/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.092     1.620    btn_c_filter/OUT_SIGNAL_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y112    fsm_d_out_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y112    fsm_d_out_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112    fsm_d_out_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112    fsm_d_out_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    fsm_error_out_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    fsm_valid_out_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y114    btn_c_filter/IN_SIGNAL_SYNC_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y114    btn_c_filter/IN_SIGNAL_SYNC_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y113    btn_c_filter/OUT_SIGNAL_ENABLE_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    fsm_d_out_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    fsm_d_out_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    fsm_d_out_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    fsm_d_out_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    fsm_d_out_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    fsm_d_out_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    fsm_d_out_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    fsm_d_out_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    fsm_error_out_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    fsm_error_out_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    fsm_d_out_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    fsm_d_out_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    fsm_d_out_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    fsm_d_out_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    fsm_d_out_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    fsm_d_out_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    fsm_d_out_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    fsm_d_out_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    fsm_error_out_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    fsm_error_out_reg_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.102ns  (logic 5.302ns (43.812%)  route 6.800ns (56.188%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.533     4.010    seg/SW_IBUF[3]
    SLICE_X2Y111         LUT6 (Prop_lut6_I0_O)        0.124     4.134 r  seg/CATH_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.403     4.537    seg/CATH_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y111         LUT5 (Prop_lut5_I4_O)        0.124     4.661 r  seg/CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.864     8.525    CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.102 r  CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.102    CATH[0]
    T10                                                               r  CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.980ns  (logic 5.544ns (46.275%)  route 6.436ns (53.725%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.545     4.022    seg/SW_IBUF[3]
    SLICE_X1Y112         LUT6 (Prop_lut6_I0_O)        0.124     4.146 r  seg/CATH_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.146    seg/CATH_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y112         MUXF7 (Prop_muxf7_I0_O)      0.212     4.358 r  seg/CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.892     8.249    CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730    11.980 r  CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.980    CATH[1]
    R10                                                               r  CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.869ns  (logic 5.286ns (44.536%)  route 6.583ns (55.464%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.682     4.159    seg/SW_IBUF[3]
    SLICE_X2Y111         LUT6 (Prop_lut6_I0_O)        0.124     4.283 r  seg/CATH_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.395     4.678    seg/CATH_OBUF[5]_inst_i_4_n_0
    SLICE_X1Y111         LUT5 (Prop_lut5_I4_O)        0.124     4.802 r  seg/CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.506     8.308    CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.869 r  CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.869    CATH[5]
    T11                                                               r  CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.103ns  (logic 5.259ns (47.364%)  route 5.844ns (52.636%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.531     4.008    seg/SW_IBUF[3]
    SLICE_X2Y111         LUT6 (Prop_lut6_I0_O)        0.124     4.132 r  seg/CATH_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.171     4.303    seg/CATH_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y111         LUT5 (Prop_lut5_I4_O)        0.124     4.427 r  seg/CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.143     7.569    CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.103 r  CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.103    CATH[4]
    P15                                                               r  CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.498ns  (logic 5.525ns (52.634%)  route 4.972ns (47.366%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.545     4.022    seg/SW_IBUF[3]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.124     4.146 r  seg/CATH_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.146    seg/CATH_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y112         MUXF7 (Prop_muxf7_I0_O)      0.212     4.358 r  seg/CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.428     6.786    CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.712    10.498 r  CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.498    CATH[6]
    L18                                                               r  CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.292ns  (logic 5.283ns (51.334%)  route 5.009ns (48.666%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=9, routed)           2.722     4.207    seg/SW_IBUF[2]
    SLICE_X0Y111         LUT6 (Prop_lut6_I1_O)        0.124     4.331 r  seg/CATH_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     4.764    seg/CATH_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I4_O)        0.124     4.888 r  seg/CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.854     6.742    CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.292 r  CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.292    CATH[3]
    K13                                                               r  CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.080ns  (logic 5.476ns (54.325%)  route 4.604ns (45.675%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.529     4.006    seg/SW_IBUF[3]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.124     4.130 r  seg/CATH_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.130    seg/CATH_OBUF[2]_inst_i_2_n_0
    SLICE_X2Y112         MUXF7 (Prop_muxf7_I0_O)      0.209     4.339 r  seg/CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.075     6.414    CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.666    10.080 r  CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.080    CATH[2]
    K16                                                               r  CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.610ns (57.844%)  route 1.173ns (42.156%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           0.669     0.914    seg/SW_IBUF[0]
    SLICE_X2Y112         LUT6 (Prop_lut6_I1_O)        0.045     0.959 r  seg/CATH_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.959    seg/CATH_OBUF[2]_inst_i_2_n_0
    SLICE_X2Y112         MUXF7 (Prop_muxf7_I0_O)      0.062     1.021 r  seg/CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.504     1.526    CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.257     2.783 r  CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.783    CATH[2]
    K16                                                               r  CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.799ns  (logic 1.586ns (56.685%)  route 1.212ns (43.315%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           0.666     0.911    seg/SW_IBUF[0]
    SLICE_X0Y111         LUT6 (Prop_lut6_I5_O)        0.045     0.956 r  seg/CATH_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.137     1.094    seg/CATH_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I4_O)        0.045     1.139 r  seg/CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.548    CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.799 r  CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.799    CATH[3]
    K13                                                               r  CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.654ns (57.648%)  route 1.215ns (42.352%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           0.558     0.803    seg/SW_IBUF[0]
    SLICE_X0Y112         LUT6 (Prop_lut6_I1_O)        0.045     0.848 r  seg/CATH_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.848    seg/CATH_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y112         MUXF7 (Prop_muxf7_I0_O)      0.062     0.910 r  seg/CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.657     1.567    CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.301     2.868 r  CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.868    CATH[6]
    L18                                                               r  CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.166ns  (logic 1.570ns (49.583%)  route 1.596ns (50.417%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           0.546     0.791    seg/SW_IBUF[0]
    SLICE_X2Y111         LUT6 (Prop_lut6_I5_O)        0.045     0.836 r  seg/CATH_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.052     0.888    seg/CATH_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y111         LUT5 (Prop_lut5_I4_O)        0.045     0.933 r  seg/CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.999     1.932    CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.166 r  CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.166    CATH[4]
    P15                                                               r  CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.486ns  (logic 1.597ns (45.809%)  route 1.889ns (54.191%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           0.639     0.884    seg/SW_IBUF[0]
    SLICE_X2Y111         LUT6 (Prop_lut6_I2_O)        0.045     0.929 r  seg/CATH_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.127     1.056    seg/CATH_OBUF[5]_inst_i_4_n_0
    SLICE_X1Y111         LUT5 (Prop_lut5_I4_O)        0.045     1.101 r  seg/CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.123     2.224    CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.486 r  CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.486    CATH[5]
    T11                                                               r  CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.567ns  (logic 1.613ns (45.217%)  route 1.954ns (54.783%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           0.548     0.793    seg/SW_IBUF[0]
    SLICE_X2Y111         LUT6 (Prop_lut6_I5_O)        0.045     0.838 r  seg/CATH_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.136     0.975    seg/CATH_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y111         LUT5 (Prop_lut5_I4_O)        0.045     1.020 r  seg/CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.270     2.290    CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.567 r  CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.567    CATH[0]
    T10                                                               r  CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.645ns  (logic 1.672ns (45.859%)  route 1.973ns (54.141%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           0.679     0.924    seg/SW_IBUF[0]
    SLICE_X1Y112         LUT6 (Prop_lut6_I4_O)        0.045     0.969 r  seg/CATH_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.969    seg/CATH_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y112         MUXF7 (Prop_muxf7_I0_O)      0.062     1.031 r  seg/CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.295     2.326    CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.319     3.645 r  CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.645    CATH[1]
    R10                                                               r  CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_d_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.789ns  (logic 4.343ns (44.365%)  route 5.446ns (55.635%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  fsm_d_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518     5.825 r  fsm_d_out_reg_reg[2]/Q
                         net (fo=11, routed)          0.912     6.737    seg/fsm_d_out_reg[2]
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  seg/CATH_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.670     7.532    seg/CATH_OBUF[0]_inst_i_2_n_0
    SLICE_X3Y111         LUT5 (Prop_lut5_I0_O)        0.124     7.656 r  seg/CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.864    11.520    CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.097 r  CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.097    CATH[0]
    T10                                                               r  CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.479ns  (logic 4.598ns (48.512%)  route 4.880ns (51.488%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    seg/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  seg/digit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.419     5.726 r  seg/digit_counter_reg[2]/Q
                         net (fo=11, routed)          0.989     6.715    seg/digit_counter[2]
    SLICE_X1Y112         MUXF7 (Prop_muxf7_S_O)       0.449     7.164 r  seg/CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.892    11.056    CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730    14.786 r  CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.786    CATH[1]
    R10                                                               r  CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_d_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.381ns  (logic 4.265ns (45.462%)  route 5.116ns (54.538%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  fsm_d_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  fsm_d_out_reg_reg[1]/Q
                         net (fo=11, routed)          1.177     6.940    seg/fsm_d_out_reg[1]
    SLICE_X1Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.064 r  seg/CATH_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433     7.497    seg/CATH_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y111         LUT5 (Prop_lut5_I2_O)        0.124     7.621 r  seg/CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.506    11.127    CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.688 r  CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.688    CATH[5]
    T11                                                               r  CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.959ns  (logic 4.238ns (47.300%)  route 4.721ns (52.700%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    seg/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  seg/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  seg/digit_counter_reg[0]/Q
                         net (fo=24, routed)          0.909     6.673    seg/digit_counter[0]
    SLICE_X3Y111         LUT6 (Prop_lut6_I4_O)        0.124     6.797 r  seg/CATH_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.669     7.466    seg/CATH_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.124     7.590 r  seg/CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.143    10.733    CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.266 r  CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.266    CATH[4]
    P15                                                               r  CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.631ns  (logic 4.133ns (47.889%)  route 4.498ns (52.112%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    seg/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  seg/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  seg/digit_counter_reg[1]/Q
                         net (fo=23, routed)          0.918     6.682    seg/digit_counter[1]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.124     6.806 r  seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.580    10.385    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    13.939 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.939    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 4.580ns (55.911%)  route 3.612ns (44.089%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    seg/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  seg/digit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.419     5.726 r  seg/digit_counter_reg[2]/Q
                         net (fo=11, routed)          1.184     6.910    seg/digit_counter[2]
    SLICE_X0Y112         MUXF7 (Prop_muxf7_S_O)       0.449     7.359 r  seg/CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.428     9.787    CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.712    13.499 r  CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.499    CATH[6]
    L18                                                               r  CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.974ns  (logic 4.360ns (54.676%)  route 3.614ns (45.324%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    seg/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  seg/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  seg/digit_counter_reg[1]/Q
                         net (fo=23, routed)          0.926     6.689    seg/digit_counter[1]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.152     6.841 r  seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.689     9.530    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.752    13.282 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.282    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.874ns  (logic 4.254ns (54.033%)  route 3.619ns (45.967%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    seg/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  seg/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  seg/digit_counter_reg[1]/Q
                         net (fo=23, routed)          1.095     6.858    seg/digit_counter[1]
    SLICE_X0Y111         LUT6 (Prop_lut6_I3_O)        0.124     6.982 r  seg/CATH_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     7.653    seg/CATH_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.124     7.777 r  seg/CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.854     9.631    CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.181 r  CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.181    CATH[3]
    K13                                                               r  CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 4.460ns (57.811%)  route 3.255ns (42.189%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    seg/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  seg/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  seg/digit_counter_reg[0]/Q
                         net (fo=24, routed)          1.179     6.943    seg/digit_counter[0]
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  seg/CATH_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.067    seg/CATH_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y112         MUXF7 (Prop_muxf7_I1_O)      0.214     7.281 r  seg/CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.075     9.356    CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.666    13.022 r  CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.022    CATH[2]
    K16                                                               r  CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.959ns  (logic 4.116ns (59.143%)  route 2.843ns (40.857%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.705     5.307    seg/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  seg/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  seg/digit_counter_reg[1]/Q
                         net (fo=23, routed)          0.926     6.689    seg/digit_counter[1]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.124     6.813 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.917     8.730    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    12.266 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.266    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_valid_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valid_out_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.362ns (78.781%)  route 0.367ns (21.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  fsm_valid_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  fsm_valid_out_reg_reg/Q
                         net (fo=9, routed)           0.367     2.021    valid_out_LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.243 r  valid_out_LED_OBUF_inst/O
                         net (fo=0)                   0.000     3.243    valid_out_LED
    H17                                                               r  valid_out_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.462ns (71.765%)  route 0.575ns (28.235%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    seg/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  seg/digit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  seg/digit_counter_reg[2]/Q
                         net (fo=11, routed)          0.144     1.786    seg/digit_counter[2]
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.098     1.884 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.431     2.316    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.552 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.552    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_d_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.505ns (70.534%)  route 0.629ns (29.466%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  fsm_d_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  fsm_d_out_reg_reg[2]/Q
                         net (fo=11, routed)          0.161     1.839    seg/fsm_d_out_reg[2]
    SLICE_X0Y111         LUT6 (Prop_lut6_I2_O)        0.045     1.884 r  seg/CATH_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.943    seg/CATH_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I2_O)        0.045     1.988 r  seg/CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.397    CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.648 r  CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.648    CATH[3]
    K13                                                               r  CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_d_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.507ns (70.590%)  route 0.628ns (29.410%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  fsm_d_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  fsm_d_out_reg_reg[0]/Q
                         net (fo=11, routed)          0.124     1.779    seg/fsm_d_out_reg[0]
    SLICE_X2Y112         LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  seg/CATH_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.824    seg/CATH_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y112         MUXF7 (Prop_muxf7_I1_O)      0.064     1.888 r  seg/CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.504     2.392    CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.257     3.650 r  CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.650    CATH[2]
    K16                                                               r  CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_d_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.413ns  (logic 1.552ns (64.316%)  route 0.861ns (35.684%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  fsm_d_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  fsm_d_out_reg_reg[0]/Q
                         net (fo=11, routed)          0.204     1.860    seg/fsm_d_out_reg[0]
    SLICE_X0Y112         LUT6 (Prop_lut6_I1_O)        0.045     1.905 r  seg/CATH_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.905    seg/CATH_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y112         MUXF7 (Prop_muxf7_I1_O)      0.065     1.970 r  seg/CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.657     2.627    CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.301     3.928 r  CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.928    CATH[6]
    L18                                                               r  CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.542ns (62.867%)  route 0.911ns (37.133%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    seg/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  seg/digit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.128     1.642 f  seg/digit_counter_reg[2]/Q
                         net (fo=11, routed)          0.144     1.786    seg/digit_counter[2]
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.101     1.887 r  seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.767     2.654    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     3.967 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.967    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_d_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.443ns (54.437%)  route 1.208ns (45.563%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  fsm_d_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  fsm_d_out_reg_reg[3]/Q
                         net (fo=7, routed)           0.210     1.888    seg/fsm_d_out_reg[3]
    SLICE_X2Y111         LUT5 (Prop_lut5_I1_O)        0.045     1.933 r  seg/CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.999     2.932    CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.166 r  CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.166    CATH[4]
    P15                                                               r  CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.786ns  (logic 1.480ns (53.115%)  route 1.306ns (46.885%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    seg/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  seg/digit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.128     1.642 f  seg/digit_counter_reg[2]/Q
                         net (fo=11, routed)          0.145     1.787    seg/digit_counter[2]
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.098     1.885 r  seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.162     3.047    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     4.301 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.301    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_error_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.892ns  (logic 1.492ns (51.604%)  route 1.400ns (48.396%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  fsm_error_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  fsm_error_out_reg_reg/Q
                         net (fo=9, routed)           0.224     1.879    seg/CATH_OBUF[5]_inst_i_1_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.045     1.924 r  seg/CATH_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.976    seg/CATH_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.045     2.021 r  seg/CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.123     3.144    CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.405 r  CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.405    CATH[5]
    T11                                                               r  CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_d_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.981ns  (logic 1.486ns (49.865%)  route 1.494ns (50.135%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  fsm_d_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  fsm_d_out_reg_reg[3]/Q
                         net (fo=7, routed)           0.225     1.903    seg/fsm_d_out_reg[3]
    SLICE_X3Y111         LUT5 (Prop_lut5_I1_O)        0.045     1.948 r  seg/CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.270     3.218    CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.495 r  CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.495    CATH[0]
    T10                                                               r  CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            fsm/a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.062ns  (logic 1.485ns (36.557%)  route 2.577ns (63.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=9, routed)           2.577     4.062    fsm/SW_IBUF[2]
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.585     5.007    fsm/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[2]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            fsm/b_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.999ns  (logic 1.626ns (40.667%)  route 2.373ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.373     3.850    fsm/SW_IBUF[3]
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.149     3.999 r  fsm/b_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     3.999    fsm/b_reg_0[3]
    SLICE_X0Y112         FDRE                                         r  fsm/b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.585     5.007    fsm/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  fsm/b_reg_reg[3]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            fsm/b_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.609ns (41.642%)  route 2.255ns (58.358%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=9, routed)           2.255     3.740    fsm/SW_IBUF[2]
    SLICE_X0Y112         LUT2 (Prop_lut2_I0_O)        0.124     3.864 r  fsm/b_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.864    fsm/b_reg_0[2]
    SLICE_X0Y112         FDRE                                         r  fsm/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.585     5.007    fsm/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  fsm/b_reg_reg[2]/C

Slack:                    inf
  Source:                 btn_reset_in
                            (input port)
  Destination:            btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.746ns  (logic 1.631ns (43.536%)  route 2.115ns (56.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  btn_reset_in (IN)
                         net (fo=0)                   0.000     0.000    btn_reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  btn_reset_in_IBUF_inst/O
                         net (fo=1, routed)           2.115     3.622    btn_reset_filter/btn_reset_in_IBUF
    SLICE_X4Y116         LUT1 (Prop_lut1_I0_O)        0.124     3.746 r  btn_reset_filter/IN_SIGNAL_SYNC[0]_i_1/O
                         net (fo=1, routed)           0.000     3.746    btn_reset_filter/IN_SIGNAL_SYNC[0]_i_1_n_0
    SLICE_X4Y116         FDRE                                         r  btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.580     5.002    btn_reset_filter/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            fsm/a_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.739ns  (logic 1.480ns (39.571%)  route 2.259ns (60.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=9, routed)           2.259     3.739    fsm/SW_IBUF[1]
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.585     5.007    fsm/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[1]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            fsm/a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.545ns  (logic 1.477ns (41.672%)  route 2.068ns (58.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.068     3.545    fsm/SW_IBUF[3]
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.585     5.007    fsm/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[3]/C

Slack:                    inf
  Source:                 btn_c_in
                            (input port)
  Destination:            btn_c_filter/IN_SIGNAL_SYNC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.404ns  (logic 1.477ns (43.381%)  route 1.927ns (56.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_c_in (IN)
                         net (fo=0)                   0.000     0.000    btn_c_in
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_c_in_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.404    btn_c_filter/D[0]
    SLICE_X2Y114         FDRE                                         r  btn_c_filter/IN_SIGNAL_SYNC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.584     5.006    btn_c_filter/clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  btn_c_filter/IN_SIGNAL_SYNC_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            fsm/b_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.288ns  (logic 1.630ns (49.557%)  route 1.659ns (50.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=9, routed)           1.659     3.138    fsm/SW_IBUF[1]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.150     3.288 r  fsm/b_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.288    fsm/b_reg_0[1]
    SLICE_X1Y111         FDRE                                         r  fsm/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.586     5.008    fsm/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  fsm/b_reg_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            fsm/b_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.214ns  (logic 1.602ns (49.836%)  route 1.612ns (50.164%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.612     3.090    fsm/SW_IBUF[0]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.124     3.214 r  fsm/b_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.214    fsm/b_reg_0[0]
    SLICE_X1Y111         FDRE                                         r  fsm/b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.586     5.008    fsm/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  fsm/b_reg_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            fsm/a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.806ns  (logic 1.478ns (52.655%)  route 1.329ns (47.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.329     2.806    fsm/SW_IBUF[0]
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.585     5.007    fsm/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            fsm/a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.245ns (30.604%)  route 0.557ns (69.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           0.557     0.802    fsm/SW_IBUF[0]
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     2.032    fsm/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            fsm/b_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.290ns (31.414%)  route 0.634ns (68.586%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           0.634     0.880    fsm/SW_IBUF[0]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.045     0.925 r  fsm/b_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.925    fsm/b_reg_0[0]
    SLICE_X1Y111         FDRE                                         r  fsm/b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.869     2.034    fsm/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  fsm/b_reg_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            fsm/b_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.289ns (30.396%)  route 0.663ns (69.604%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=9, routed)           0.663     0.910    fsm/SW_IBUF[1]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.042     0.952 r  fsm/b_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.952    fsm/b_reg_0[1]
    SLICE_X1Y111         FDRE                                         r  fsm/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.869     2.034    fsm/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  fsm/b_reg_reg[1]/C

Slack:                    inf
  Source:                 btn_c_in
                            (input port)
  Destination:            btn_c_filter/IN_SIGNAL_SYNC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.244ns (23.696%)  route 0.787ns (76.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_c_in (IN)
                         net (fo=0)                   0.000     0.000    btn_c_in
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_c_in_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.032    btn_c_filter/D[0]
    SLICE_X2Y114         FDRE                                         r  btn_c_filter/IN_SIGNAL_SYNC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    btn_c_filter/clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  btn_c_filter/IN_SIGNAL_SYNC_reg[0]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            fsm/a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.245ns (21.769%)  route 0.881ns (78.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           0.881     1.126    fsm/SW_IBUF[3]
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     2.032    fsm/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[3]/C

Slack:                    inf
  Source:                 btn_reset_in
                            (input port)
  Destination:            btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.320ns (27.039%)  route 0.862ns (72.961%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  btn_reset_in (IN)
                         net (fo=0)                   0.000     0.000    btn_reset_in
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_reset_in_IBUF_inst/O
                         net (fo=1, routed)           0.862     1.137    btn_reset_filter/btn_reset_in_IBUF
    SLICE_X4Y116         LUT1 (Prop_lut1_I0_O)        0.045     1.182 r  btn_reset_filter/IN_SIGNAL_SYNC[0]_i_1/O
                         net (fo=1, routed)           0.000     1.182    btn_reset_filter/IN_SIGNAL_SYNC[0]_i_1_n_0
    SLICE_X4Y116         FDRE                                         r  btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     2.026    btn_reset_filter/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            fsm/b_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.298ns (24.480%)  route 0.919ns (75.520%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=9, routed)           0.919     1.172    fsm/SW_IBUF[2]
    SLICE_X0Y112         LUT2 (Prop_lut2_I0_O)        0.045     1.217 r  fsm/b_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.217    fsm/b_reg_0[2]
    SLICE_X0Y112         FDRE                                         r  fsm/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     2.032    fsm/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  fsm/b_reg_reg[2]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            fsm/a_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.247ns (19.654%)  route 1.011ns (80.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=9, routed)           1.011     1.259    fsm/SW_IBUF[1]
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     2.032    fsm/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[1]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            fsm/b_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.287ns (22.608%)  route 0.983ns (77.392%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           0.983     1.228    fsm/SW_IBUF[3]
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.042     1.270 r  fsm/b_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.270    fsm/b_reg_0[3]
    SLICE_X0Y112         FDRE                                         r  fsm/b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     2.032    fsm/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  fsm/b_reg_reg[3]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            fsm/a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.253ns (17.973%)  route 1.154ns (82.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=9, routed)           1.154     1.407    fsm/SW_IBUF[2]
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     2.032    fsm/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  fsm/a_reg_reg[2]/C





