static int F_1 ( void * V_1 , T_1 * V_2 , int V_3 , T_1 V_4 ,\r\nT_2 type , T_3 V_5 )\r\n{\r\nT_4 V_6 ;\r\nint V_7 ;\r\nV_6 . V_4 = V_4 ;\r\nV_6 . V_8 = 0 ;\r\nV_7 = (* V_5)( V_1 , & V_6 , V_9 ) ;\r\nF_2 ( V_2 , L_1 , V_6 . V_4 , V_6 . V_8 ) ;\r\nif ( V_7 < 0 )\r\nreturn V_7 ;\r\nreturn 2 ;\r\n}\r\nstatic int F_3 ( void * V_1 , T_1 * V_2 , int V_3 , T_1 V_4 ,\r\nT_2 type , T_3 V_5 )\r\n{\r\nT_4 V_6 ;\r\nint V_7 ;\r\nF_4 ( V_2 , L_1 , & V_6 . V_4 , & V_6 . V_8 ) ;\r\nV_7 = (* V_5)( V_1 , & V_6 , V_10 ) ;\r\nif ( V_7 < 0 )\r\nreturn V_7 ;\r\nreturn 2 ;\r\n}\r\nstatic int F_5 ( void * V_1 , T_1 * V_2 , int V_3 , T_1 V_4 ,\r\nT_2 type , T_3 V_5 )\r\n{\r\nT_4 V_6 ;\r\nint V_11 = 0 ;\r\nint V_12 ;\r\nV_6 . V_4 = V_4 ;\r\nV_6 . V_8 = type & V_13 ;\r\nV_6 . V_14 . V_15 = 0 ;\r\nV_12 = (* V_5)( V_1 , & V_6 , V_9 ) ;\r\nif ( V_12 < 0 )\r\nreturn V_12 ;\r\nif ( V_6 . V_8 == 0 ) {\r\nif ( V_6 . V_14 . V_15 < 0xff ) {\r\nF_6 ( 2 , L_2 , V_16 ) ;\r\nV_6 . V_8 = 1 ;\r\n} else if ( V_6 . V_14 . V_15 < 0xffff ) {\r\nF_6 ( 2 , L_3 , V_16 ) ;\r\nV_6 . V_8 = 2 ;\r\n} else {\r\nF_6 ( 2 , L_4 , V_16 ) ;\r\nV_6 . V_8 = 4 ;\r\n}\r\n}\r\nif ( V_3 < ( 2 + V_6 . V_8 ) ) {\r\nF_7 ( L_5 ,\r\nV_16 ) ;\r\nreturn - 1 ;\r\n}\r\nF_6 ( 2 , L_6 , V_16 ,\r\nV_6 . V_4 , V_6 . V_8 , V_6 . V_14 . V_15 ) ;\r\nswitch ( V_6 . V_8 ) {\r\ncase 1 :\r\nV_11 += F_2 ( V_2 , L_7 , V_6 . V_4 , V_6 . V_8 , ( T_1 ) V_6 . V_14 . V_15 ) ;\r\nbreak;\r\ncase 2 :\r\nif ( type & V_17 )\r\nV_6 . V_14 . V_15 = F_8 ( ( V_18 ) V_6 . V_14 . V_15 ) ;\r\nelse\r\nV_6 . V_14 . V_15 = F_9 ( ( V_18 ) V_6 . V_14 . V_15 ) ;\r\nV_11 += F_2 ( V_2 , L_8 , V_6 . V_4 , V_6 . V_8 , ( V_18 ) V_6 . V_14 . V_15 ) ;\r\nbreak;\r\ncase 4 :\r\nif ( type & V_17 )\r\nF_10 ( & V_6 . V_14 . V_15 ) ;\r\nelse\r\nF_11 ( & V_6 . V_14 . V_15 ) ;\r\nV_11 += F_2 ( V_2 , L_9 , V_6 . V_4 , V_6 . V_8 , V_6 . V_14 . V_15 ) ;\r\nbreak;\r\ndefault:\r\nF_7 ( L_10 ,\r\nV_16 , V_6 . V_8 ) ;\r\nreturn - 1 ;\r\n}\r\nreturn V_6 . V_8 + 2 ;\r\n}\r\nstatic int F_12 ( void * V_1 , T_1 * V_2 , int V_3 , T_1 V_4 ,\r\nT_2 type , T_3 V_5 )\r\n{\r\nT_4 V_6 ;\r\nint V_11 = 0 ;\r\nint V_19 ;\r\nint V_12 ;\r\nV_6 . V_4 = V_4 ;\r\nV_6 . V_8 = V_2 [ 1 ] ;\r\nV_6 . V_14 . V_15 = 0 ;\r\nV_19 = V_6 . V_8 ;\r\nif ( V_3 < ( 2 + V_6 . V_8 ) ) {\r\nF_7 ( L_11\r\nL_12 ,\r\nV_16 , V_6 . V_8 , V_3 ) ;\r\nreturn - 1 ;\r\n}\r\nif ( ( ( type & V_13 ) != V_20 ) && ( ( type & V_13 ) != V_6 . V_8 ) ) {\r\nF_13 ( L_13\r\nL_14 ,\r\nV_16 , type & V_13 , V_6 . V_8 ) ;\r\nif( ( V_6 . V_8 < ( type & V_13 ) ) || ( type & V_17 ) ) {\r\nreturn V_6 . V_8 + 2 ;\r\n} else {\r\nV_19 = type & V_13 ;\r\n}\r\n}\r\nswitch ( V_19 ) {\r\ncase 1 :\r\nV_11 += F_4 ( V_2 + 2 , L_15 , & V_6 . V_14 . V_15 ) ;\r\nbreak;\r\ncase 2 :\r\nV_11 += F_4 ( V_2 + 2 , L_16 , & V_6 . V_14 . V_15 ) ;\r\nif ( type & V_17 )\r\nV_6 . V_14 . V_15 = F_14 ( ( V_18 ) V_6 . V_14 . V_15 ) ;\r\nelse\r\nV_6 . V_14 . V_15 = F_15 ( ( V_18 ) V_6 . V_14 . V_15 ) ;\r\nbreak;\r\ncase 4 :\r\nV_11 += F_4 ( V_2 + 2 , L_17 , & V_6 . V_14 . V_15 ) ;\r\nif ( type & V_17 )\r\nF_16 ( & V_6 . V_14 . V_15 ) ;\r\nelse\r\nF_17 ( & V_6 . V_14 . V_15 ) ;\r\nbreak;\r\ndefault:\r\nF_7 ( L_10 ,\r\nV_16 , V_6 . V_8 ) ;\r\nreturn V_6 . V_8 + 2 ;\r\n}\r\nF_6 ( 2 , L_6 , V_16 ,\r\nV_6 . V_4 , V_6 . V_8 , V_6 . V_14 . V_15 ) ;\r\nV_12 = (* V_5)( V_1 , & V_6 , V_10 ) ;\r\nif ( V_12 < 0 )\r\nreturn V_12 ;\r\nreturn V_6 . V_8 + 2 ;\r\n}\r\nstatic int F_18 ( void * V_1 , T_1 * V_2 , int V_3 , T_1 V_4 ,\r\nT_2 type , T_3 V_5 )\r\n{\r\nchar V_21 [ 33 ] ;\r\nT_4 V_6 ;\r\nint V_12 ;\r\nF_6 ( 2 , L_18 , V_16 ) ;\r\nV_6 . V_4 = V_4 ;\r\nV_6 . V_8 = V_2 [ 1 ] ;\r\nif ( V_6 . V_8 > 32 )\r\nV_6 . V_8 = 32 ;\r\nF_6 ( 2 , L_19 , V_16 ,\r\nV_6 . V_4 , V_6 . V_8 ) ;\r\nif ( V_3 < ( 2 + V_6 . V_8 ) ) {\r\nF_7 ( L_11\r\nL_12 ,\r\nV_16 , V_6 . V_8 , V_3 ) ;\r\nreturn - 1 ;\r\n}\r\nstrncpy ( V_21 , V_2 + 2 , V_6 . V_8 ) ;\r\nF_6 ( 2 , L_20 , V_16 ,\r\n( T_1 ) V_21 [ 0 ] , ( T_1 ) V_21 [ 1 ] ) ;\r\nV_21 [ V_6 . V_8 ] = '\0' ;\r\nV_6 . V_14 . V_22 = V_21 ;\r\nV_12 = (* V_5)( V_1 , & V_6 , V_10 ) ;\r\nif ( V_12 < 0 )\r\nreturn V_12 ;\r\nreturn V_6 . V_8 + 2 ;\r\n}\r\nstatic int F_19 ( void * V_1 , T_1 * V_2 , int V_3 , T_1 V_4 ,\r\nT_2 type , T_3 V_5 )\r\n{\r\nT_4 V_6 ;\r\nV_6 . V_4 = V_4 ;\r\nV_6 . V_8 = V_2 [ 1 ] ;\r\nif ( V_3 < ( 2 + V_6 . V_8 ) ) {\r\nF_7 ( L_11\r\nL_12 ,\r\nV_16 , V_6 . V_8 , V_3 ) ;\r\nreturn - 1 ;\r\n}\r\nF_6 ( 0 , L_21 , V_16 ) ;\r\nreturn V_6 . V_8 + 2 ;\r\n}\r\nint F_2 ( T_1 * V_2 , char * V_23 , ... )\r\n{\r\nT_5 V_24 ;\r\nT_6 args ;\r\nchar * V_6 ;\r\nint V_11 = 0 ;\r\nva_start ( args , V_23 ) ;\r\nfor ( V_6 = V_23 ; * V_6 != '\0' ; V_6 ++ ) {\r\nswitch ( * V_6 ) {\r\ncase 'b' :\r\nV_2 [ V_11 ++ ] = ( T_1 ) va_arg ( args , int ) ;\r\nbreak;\r\ncase 's' :\r\nV_24 . V_15 = ( V_18 ) va_arg ( args , int ) ;\r\nF_20 ( ( V_18 ) V_24 . V_15 , ( V_18 * ) ( V_2 + V_11 ) ) ; V_11 += 2 ;\r\nbreak;\r\ncase 'i' :\r\nV_24 . V_15 = va_arg ( args , V_25 ) ;\r\nF_20 ( V_24 . V_15 , ( V_25 * ) ( V_2 + V_11 ) ) ; V_11 += 4 ;\r\nbreak;\r\n#if 0\r\ncase 'c':\r\narg.c = va_arg(args, char *);\r\nstrcpy(buf+n, arg.c);\r\nn += strlen(arg.c) + 1;\r\nbreak;\r\n#endif\r\ndefault:\r\nva_end ( args ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nva_end ( args ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_4 ( T_1 * V_2 , char * V_23 , ... )\r\n{\r\nT_5 V_24 ;\r\nT_6 args ;\r\nchar * V_6 ;\r\nint V_11 = 0 ;\r\nva_start ( args , V_23 ) ;\r\nfor ( V_6 = V_23 ; * V_6 != '\0' ; V_6 ++ ) {\r\nswitch ( * V_6 ) {\r\ncase 'b' :\r\nV_24 . V_26 = va_arg ( args , V_25 * ) ;\r\n* V_24 . V_26 = V_2 [ V_11 ++ ] ;\r\nbreak;\r\ncase 's' :\r\nV_24 . V_26 = va_arg ( args , V_25 * ) ;\r\n* V_24 . V_26 = F_21 ( ( V_18 * ) ( V_2 + V_11 ) ) ; V_11 += 2 ;\r\nbreak;\r\ncase 'i' :\r\nV_24 . V_26 = va_arg ( args , V_25 * ) ;\r\n* V_24 . V_26 = F_21 ( ( V_25 * ) ( V_2 + V_11 ) ) ; V_11 += 4 ;\r\nbreak;\r\n#if 0\r\ncase 'c':\r\narg.c = va_arg(args, char *);\r\nstrcpy(arg.c, buf+n);\r\nn += strlen(arg.c) + 1;\r\nbreak;\r\n#endif\r\ndefault:\r\nva_end ( args ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nva_end ( args ) ;\r\nreturn 0 ;\r\n}\r\nint F_22 ( void * V_1 , T_1 V_4 , T_1 * V_2 , int V_3 ,\r\nT_7 * V_27 )\r\n{\r\nT_8 * V_28 ;\r\nT_1 V_29 ;\r\nT_1 V_30 ;\r\nint type ;\r\nint V_7 = - 1 ;\r\nint V_11 = 0 ;\r\nF_23 (buf != NULL, return ret;) ;\r\nF_23 (info != NULL, return ret;) ;\r\nV_29 = V_4 & V_27 -> V_31 ;\r\nV_30 = V_4 >> V_27 -> V_32 ;\r\nif ( ( V_30 > V_27 -> V_3 - 1 ) ||\r\n( V_29 > V_27 -> V_33 [ V_30 ] . V_3 - 1 ) )\r\n{\r\nF_6 ( 0 , L_22 ,\r\nV_16 , V_4 ) ;\r\nreturn - 1 ;\r\n}\r\nV_28 = & V_27 -> V_33 [ V_30 ] . V_34 [ V_29 ] ;\r\ntype = V_28 -> type ;\r\nif ( ! V_28 -> V_5 ) {\r\nF_24 ( L_23 , V_16 , V_4 ) ;\r\nreturn - 1 ;\r\n}\r\nV_7 = (* F_25 [ type & V_13 ])( V_1 , V_2 + V_11 , V_3 , V_4 , type ,\r\nV_28 -> V_5 ) ;\r\nreturn V_7 ;\r\n}\r\nstatic int F_26 ( void * V_1 , T_1 * V_2 , int V_3 ,\r\nT_7 * V_27 )\r\n{\r\nT_8 * V_28 ;\r\nT_1 V_29 ;\r\nT_1 V_30 ;\r\nint type ;\r\nint V_7 = - 1 ;\r\nint V_11 = 0 ;\r\nF_23 (buf != NULL, return ret;) ;\r\nF_23 (info != NULL, return ret;) ;\r\nV_29 = V_2 [ V_11 ] & V_27 -> V_31 ;\r\nV_30 = V_2 [ V_11 ] >> V_27 -> V_32 ;\r\nif ( ( V_30 > V_27 -> V_3 - 1 ) ||\r\n( V_29 > V_27 -> V_33 [ V_30 ] . V_3 - 1 ) )\r\n{\r\nF_6 ( 0 , L_22 ,\r\nV_16 , V_2 [ 0 ] ) ;\r\nreturn 2 + V_2 [ V_11 + 1 ] ;\r\n}\r\nV_28 = & V_27 -> V_33 [ V_30 ] . V_34 [ V_29 ] ;\r\ntype = V_28 -> type ;\r\nF_6 ( 3 , L_24 , V_16 ,\r\nV_30 , V_29 , type ) ;\r\nif ( ! V_28 -> V_5 ) {\r\nF_24 ( L_23 ,\r\nV_16 , V_2 [ V_11 ] ) ;\r\nreturn 2 + V_2 [ V_11 + 1 ] ;\r\n}\r\nV_7 = (* F_27 [ type & V_13 ])( V_1 , V_2 + V_11 , V_3 , V_2 [ V_11 ] ,\r\ntype , V_28 -> V_5 ) ;\r\nreturn V_7 ;\r\n}\r\nint F_28 ( void * V_1 , T_1 * V_2 , int V_3 ,\r\nT_7 * V_27 )\r\n{\r\nint V_7 = - 1 ;\r\nint V_11 = 0 ;\r\nF_23 (buf != NULL, return ret;) ;\r\nF_23 (info != NULL, return ret;) ;\r\nwhile ( V_3 > 2 ) {\r\nV_7 = F_26 ( V_1 , V_2 + V_11 , V_3 , V_27 ) ;\r\nif ( V_7 < 0 )\r\nreturn V_7 ;\r\nV_11 += V_7 ;\r\nV_3 -= V_7 ;\r\n}\r\nreturn V_11 ;\r\n}
