# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# File: D:\ArquiI\PDA.csv
# Generated on: Mon Apr 22 16:32:25 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_AA26,5,B5_N2,PIN_AA26,2.5 V,,,,,
halt,Input,PIN_AF30,5,B5_N2,PIN_AF30,2.5 V,,,,,
inst_head.Rd[3],Output,PIN_W25,5,B5_N0,PIN_AE27,,,,,,
inst_head.Rd[2],Output,PIN_T21,5,B5_N1,PIN_G24,,,,,,
inst_head.Rd[1],Output,PIN_T26,5,B5_N0,PIN_AA22,,,,,,
inst_head.Rd[0],Output,PIN_R25,6,B6_N2,PIN_G14,,,,,,
inst_head.cmd[4],Output,PIN_P25,6,B6_N2,PIN_AK18,,,,,,
inst_head.cmd[3],Output,PIN_R24,6,B6_N2,PIN_B7,,,,,,
inst_head.cmd[2],Output,PIN_P21,6,B6_N1,PIN_C11,,,,,,
inst_head.cmd[1],Output,PIN_N24,6,B6_N2,PIN_AB26,,,,,,
inst_head.cmd[0],Output,PIN_N21,6,B6_N1,PIN_AK11,,,,,,
inst_head.immSignal,Output,PIN_K24,6,B6_N0,PIN_D17,,,,,,
inst_head.op[1],Output,PIN_T24,5,B5_N0,PIN_T24,2.5 V,,,,,
inst_head.op[0],Output,PIN_T23,5,B5_N0,PIN_T23,2.5 V,,,,,
reset,Input,PIN_AA25,5,B5_N2,PIN_AA25,2.5 V,,,,,
