`timescale 1ns / 1ps

module tb_top_module;
    reg clk, nrst;
endmodule
