
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.270285                       # Number of seconds simulated
sim_ticks                                270284858000                       # Number of ticks simulated
final_tick                               16714686771000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  44591                       # Simulator instruction rate (inst/s)
host_op_rate                                    58629                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              120523187                       # Simulator tick rate (ticks/s)
host_mem_usage                                2862120                       # Number of bytes of host memory used
host_seconds                                  2242.60                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     131480905                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst               640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         172077248                       # Number of bytes read from this memory
system.physmem.bytes_read::total            172077888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          640                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total             640                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     82446976                       # Number of bytes written to this memory
system.physmem.bytes_written::total          82446976                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 10                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2688707                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2688717                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1288234                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1288234                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 2368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            636651455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               636653822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            2368                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               2368                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         305037347                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              305037347                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         305037347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                2368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           636651455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              941691169                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        2692947                       # number of replacements
system.l2.tagsinuse                       4089.228408                       # Cycle average of tags in use
system.l2.total_refs                          1384636                       # Total number of references to valid blocks.
system.l2.sampled_refs                        2697043                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.513390                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   16445949141500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            12.866521                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.024164                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            4076.337724                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003141                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000006                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.995200                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.998347                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                53442                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   53442                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1339607                       # number of Writeback hits
system.l2.Writeback_hits::total               1339607                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               1056                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1056                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                 54498                       # number of demand (read+write) hits
system.l2.demand_hits::total                    54498                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                54498                       # number of overall hits
system.l2.overall_hits::total                   54498                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            2688620                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2688630                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               87                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  87                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2688707                       # number of demand (read+write) misses
system.l2.demand_misses::total                2688717                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 10                       # number of overall misses
system.l2.overall_misses::cpu.data            2688707                       # number of overall misses
system.l2.overall_misses::total               2688717                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst       551000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 146399962000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    146400513000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      4546000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4546000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst        551000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  146404508000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     146405059000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst       551000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 146404508000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    146405059000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2742062                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2742072                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1339607                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1339607                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1143                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                10                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2743205                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2743215                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               10                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2743205                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2743215                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.980510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.980510                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.076115                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.076115                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.980133                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980134                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.980133                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980134                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst        55100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54451.712031                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54451.714442                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52252.873563                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52252.873563                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst        55100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54451.640882                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54451.643293                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst        55100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54451.640882                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54451.643293                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1288234                       # number of writebacks
system.l2.writebacks::total                   1288234                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       2688620                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2688630                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           87                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             87                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2688707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2688717                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2688707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2688717                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst       429000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 113287353500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 113287782500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3480000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3480000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst       429000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 113290833500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 113291262500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst       429000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 113290833500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 113291262500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.980510                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.980510                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.076115                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.076115                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.980133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980134                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.980133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980134                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst        42900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42135.873980                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42135.876822                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        40000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst        42900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42135.804868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42135.807711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst        42900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42135.804868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42135.807711                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 8609419                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8609419                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            200048                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2963021                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2961930                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.963179                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        540569716                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10056928                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100532438                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8609419                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2961930                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      69672086                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  400096                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              265852822                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  10005342                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    22                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          345781884                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.382196                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.773133                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                276144878     79.86%     79.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7117525      2.06%     81.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 62519481     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            345781884                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.015927                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.185975                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 50471692                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             225544265                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  50992564                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              18573312                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 200048                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              132014255                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 200048                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 72633256                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               190840302                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  26903500                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              55204777                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              131823540                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               27932321                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           158802109                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             402544200                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        402544200                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             158232972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   569137                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  85694988                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24229278                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24355307                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  131667759                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 131639181                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined          161208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       472132                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     345781884                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.380700                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.601415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           235915279     68.23%     68.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            88094029     25.48%     93.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            21772576      6.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       345781884                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 4      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              83054592     63.09%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24229278     18.41%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24355307     18.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              131639181                       # Type of FU issued
system.cpu.iq.rate                           0.243519                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          609060246                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         131828967                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    131481767                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              131639177                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       131492                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           10                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 200048                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                56416254                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              12597371                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           131667759                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             11860                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24229278                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24355307                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                8975692                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          50088                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       149960                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               200048                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             131543513                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24159532                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             95668                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     48514839                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8581311                       # Number of branches executed
system.cpu.iew.exec_stores                   24355307                       # Number of stores executed
system.cpu.iew.exec_rate                     0.243342                       # Inst execution rate
system.cpu.iew.wb_sent                      131481789                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     131481767                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  42008343                       # num instructions producing a value
system.cpu.iew.wb_consumers                  46822799                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.243228                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.897177                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          186854                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            200048                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    345581836                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.380462                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.560637                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    227682819     65.88%     65.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    104317129     30.19%     96.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13581888      3.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    345581836                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              131480905                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       48453083                       # Number of memory references committed
system.cpu.commit.loads                      24097786                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    8581311                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 131480904                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              13581888                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    463667707                       # The number of ROB reads
system.cpu.rob.rob_writes                   263535566                       # The number of ROB writes
system.cpu.timesIdled                         2695641                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       194787832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     131480905                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               5.405697                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.405697                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.184990                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.184990                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                336311245                       # number of integer regfile reads
system.cpu.int_regfile_writes               158233824                       # number of integer regfile writes
system.cpu.misc_regfile_reads                65577049                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                  9.894427                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10005332                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     10                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1000533.200000                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst       9.894427                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.009663                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.009663                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10005332                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10005332                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10005332                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10005332                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10005332                       # number of overall hits
system.cpu.icache.overall_hits::total        10005332                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           10                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            10                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           10                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             10                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           10                       # number of overall misses
system.cpu.icache.overall_misses::total            10                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst       581000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       581000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst       581000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       581000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst       581000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       581000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10005342                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10005342                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10005342                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10005342                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10005342                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10005342                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst        58100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        58100                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst        58100                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        58100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst        58100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        58100                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           10                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           10                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           10                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst       561000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       561000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst       561000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       561000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst       561000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       561000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        56100                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        56100                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        56100                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        56100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        56100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        56100                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                2742181                       # number of replacements
system.cpu.dcache.tagsinuse               1023.590544                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 45771576                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                2743205                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  16.685438                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           16444873571000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    1023.590544                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999600                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999600                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21417425                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21417425                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     24354151                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24354151                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      45771576                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45771576                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     45771576                       # number of overall hits
system.cpu.dcache.overall_hits::total        45771576                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2742085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2742085                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1143                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2743228                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2743228                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2743228                       # number of overall misses
system.cpu.dcache.overall_misses::total       2743228                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 155502309000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 155502309000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     18536000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18536000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 155520845000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 155520845000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 155520845000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 155520845000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     24159510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24159510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     24355294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24355294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     48514804                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48514804                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     48514804                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48514804                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.113499                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.113499                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000047                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.056544                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056544                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.056544                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.056544                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56709.514475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56709.514475                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16216.972878                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16216.972878                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56692.642755                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56692.642755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56692.642755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56692.642755                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1339607                       # number of writebacks
system.cpu.dcache.writebacks::total           1339607                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           23                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2742062                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2742062                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1143                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2743205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2743205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2743205                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2743205                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 150017150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 150017150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     16250000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16250000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 150033400000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 150033400000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 150033400000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 150033400000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.113498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.113498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.056544                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056544                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.056544                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056544                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54709.612693                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54709.612693                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14216.972878                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14216.972878                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54692.740790                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54692.740790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54692.740790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54692.740790                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
