

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 22:55:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.458 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_54_2_fu_152  |cordiccart2pol_Pipeline_VITIS_LOOP_54_2  |       18|       18|  0.180 us|  0.180 us|   16|   16|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1641|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      61|    478|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     53|    -|
|Register         |        -|    -|     634|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     695|   2172|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_54_2_fu_152  |cordiccart2pol_Pipeline_VITIS_LOOP_54_2  |        0|   0|  61|  412|    0|
    |ctlz_16_16_1_1_U11                                  |ctlz_16_16_1_1                           |        0|   0|   0|   19|    0|
    |ctlz_16_16_1_1_U12                                  |ctlz_16_16_1_1                           |        0|   0|   0|   19|    0|
    |fpext_32ns_64_2_no_dsp_1_U7                         |fpext_32ns_64_2_no_dsp_1                 |        0|   0|   0|    0|    0|
    |fpext_32ns_64_2_no_dsp_1_U8                         |fpext_32ns_64_2_no_dsp_1                 |        0|   0|   0|    0|    0|
    |sparsemux_9_3_16_1_1_U9                             |sparsemux_9_3_16_1_1                     |        0|   0|   0|   14|    0|
    |sparsemux_9_3_16_1_1_U10                            |sparsemux_9_3_16_1_1                     |        0|   0|   0|   14|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |Total                                               |                                         |        0|   0|  61|  478|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln41_fu_272_p2       |         +|   0|  0|   12|          11|           5|
    |add_ln42_fu_366_p2       |         +|   0|  0|   12|          11|           5|
    |add_ln85_1_fu_873_p2     |         +|   0|  0|   15|           8|           8|
    |add_ln85_fu_728_p2       |         +|   0|  0|   13|           5|           4|
    |add_ln86_1_fu_785_p2     |         +|   0|  0|   15|           8|           8|
    |add_ln86_fu_694_p2       |         +|   0|  0|   13|           5|           4|
    |sub_ln41_1_fu_256_p2     |         -|   0|  0|   12|          11|          12|
    |sub_ln41_2_fu_278_p2     |         -|   0|  0|   12|           4|          11|
    |sub_ln41_fu_238_p2       |         -|   0|  0|   61|           1|          54|
    |sub_ln42_1_fu_350_p2     |         -|   0|  0|   12|          11|          12|
    |sub_ln42_2_fu_372_p2     |         -|   0|  0|   12|           4|          11|
    |sub_ln42_fu_332_p2       |         -|   0|  0|   61|           1|          54|
    |sub_ln82_fu_632_p2       |         -|   0|  0|   23|           1|          16|
    |sub_ln85_1_fu_864_p2     |         -|   0|  0|   13|           2|           5|
    |sub_ln85_fu_705_p2       |         -|   0|  0|   23|           1|          16|
    |sub_ln86_1_fu_776_p2     |         -|   0|  0|   13|           2|           5|
    |sub_ln86_fu_668_p2       |         -|   0|  0|   23|           1|          16|
    |pi_assign_1_fu_798_p5    |      1003|   0|  0|    2|          64|           9|
    |pi_assign_fu_886_p5      |      1003|   0|  0|    2|          64|           9|
    |and_ln41_1_fu_526_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln41_fu_511_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln42_1_fu_582_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln42_fu_567_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln41_fu_427_p2      |      ashr|   0|  0|  161|          54|          54|
    |ashr_ln42_fu_474_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln41_1_fu_266_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln41_2_fu_292_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln41_3_fu_412_p2    |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln41_4_fu_312_p2    |      icmp|   0|  0|   14|           7|           1|
    |icmp_ln41_fu_251_p2      |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln42_1_fu_360_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln42_2_fu_386_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln42_3_fu_459_p2    |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln42_4_fu_406_p2    |      icmp|   0|  0|   14|           7|           1|
    |icmp_ln42_fu_345_p2      |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln85_fu_700_p2      |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln86_fu_654_p2      |      icmp|   0|  0|   23|          16|           1|
    |or_ln41_fu_516_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln42_fu_572_p2        |        or|   0|  0|    2|           1|           1|
    |r_out                    |    select|   0|  0|   32|           1|           1|
    |select_ln41_1_fu_284_p3  |    select|   0|  0|   11|           1|          11|
    |select_ln41_2_fu_436_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln41_3_fu_452_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln41_4_fu_417_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln41_fu_244_p3    |    select|   0|  0|   54|           1|          54|
    |select_ln42_1_fu_378_p3  |    select|   0|  0|   11|           1|          11|
    |select_ln42_2_fu_483_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln42_3_fu_499_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln42_4_fu_464_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln42_fu_338_p3    |    select|   0|  0|   54|           1|          54|
    |select_ln85_1_fu_856_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln85_fu_710_p3    |    select|   0|  0|   16|           1|          16|
    |select_ln86_1_fu_768_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln86_fu_674_p3    |    select|   0|  0|   16|           1|          16|
    |theta_out                |    select|   0|  0|   32|           1|           1|
    |x_abs_fu_638_p3          |    select|   0|  0|   16|           1|          16|
    |shl_ln41_fu_447_p2       |       shl|   0|  0|   35|          16|          16|
    |shl_ln42_fu_494_p2       |       shl|   0|  0|   35|          16|          16|
    |shl_ln85_fu_828_p2       |       shl|   0|  0|  135|          41|          41|
    |shl_ln86_fu_740_p2       |       shl|   0|  0|  135|          41|          41|
    |xor_ln41_1_fu_520_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln41_fu_506_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln42_1_fu_576_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln42_fu_562_p2       |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1641|         706|         796|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  53|         10|    1|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  53|         10|    1|         10|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln85_reg_1139                                                |   5|   0|    5|          0|
    |add_ln86_reg_1119                                                |   5|   0|    5|          0|
    |ap_CS_fsm                                                        |   9|   0|    9|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_54_2_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln41_1_reg_986                                              |   1|   0|    1|          0|
    |icmp_ln41_2_reg_998                                              |   1|   0|    1|          0|
    |icmp_ln41_4_reg_1010                                             |   1|   0|    1|          0|
    |icmp_ln41_reg_979                                                |   1|   0|    1|          0|
    |icmp_ln42_1_reg_1027                                             |   1|   0|    1|          0|
    |icmp_ln42_2_reg_1039                                             |   1|   0|    1|          0|
    |icmp_ln42_4_reg_1051                                             |   1|   0|    1|          0|
    |icmp_ln42_reg_1020                                               |   1|   0|    1|          0|
    |icmp_ln85_reg_1124                                               |   1|   0|    1|          0|
    |icmp_ln86_reg_1099                                               |   1|   0|    1|          0|
    |select_ln41_1_reg_991                                            |  11|   0|   11|          0|
    |select_ln41_2_reg_1056                                           |  16|   0|   16|          0|
    |select_ln41_3_reg_1061                                           |  16|   0|   16|          0|
    |select_ln41_reg_974                                              |  54|   0|   54|          0|
    |select_ln42_1_reg_1032                                           |  11|   0|   11|          0|
    |select_ln42_2_reg_1066                                           |  16|   0|   16|          0|
    |select_ln42_3_reg_1071                                           |  16|   0|   16|          0|
    |select_ln42_reg_1015                                             |  54|   0|   54|          0|
    |select_ln85_reg_1129                                             |  16|   0|   16|          0|
    |select_ln86_reg_1109                                             |  16|   0|   16|          0|
    |tmp_12_reg_1104                                                  |   1|   0|    1|          0|
    |tmp_2_reg_943                                                    |  11|   0|   11|          0|
    |tmp_4_reg_958                                                    |   1|   0|    1|          0|
    |tmp_6_reg_964                                                    |  11|   0|   11|          0|
    |tmp_8_reg_1093                                                   |   1|   0|    1|          0|
    |tmp_reg_937                                                      |   1|   0|    1|          0|
    |trunc_ln41_1_reg_948                                             |  52|   0|   52|          0|
    |trunc_ln41_3_reg_1004                                            |  16|   0|   16|          0|
    |trunc_ln41_reg_932                                               |  63|   0|   63|          0|
    |trunc_ln42_1_reg_969                                             |  52|   0|   52|          0|
    |trunc_ln42_3_reg_1045                                            |  16|   0|   16|          0|
    |trunc_ln42_reg_953                                               |  63|   0|   63|          0|
    |trunc_ln85_reg_1134                                              |   5|   0|    5|          0|
    |trunc_ln86_reg_1114                                              |   5|   0|    5|          0|
    |x_1_loc_fu_118                                                   |  16|   0|   16|          0|
    |x_abs_reg_1086                                                   |  16|   0|   16|          0|
    |x_reg_1076                                                       |  16|   0|   16|          0|
    |y_ph_reg_1081                                                    |  16|   0|   16|          0|
    |z_1_loc_fu_122                                                   |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 634|   0|  634|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x_in              |   in|   32|     ap_none|            x_in|        scalar|
|y_in              |   in|   32|     ap_none|            y_in|        scalar|
|r_out             |  out|   32|      ap_vld|           r_out|       pointer|
|r_out_ap_vld      |  out|    1|      ap_vld|           r_out|       pointer|
|theta_out         |  out|   32|      ap_vld|       theta_out|       pointer|
|theta_out_ap_vld  |  out|    1|      ap_vld|       theta_out|       pointer|
+------------------+-----+-----+------------+----------------+--------------+

