

Microchip MPLAB XC8 Assembler V2.35 build 20211206165544 
                                                                                               Sat May 14 22:15:52 2022

Microchip MPLAB XC8 C Compiler v2.35 (Free license) build 20211206165544 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	maintext,global,class=CODE,split=1,delta=2
     8                           	psect	text1,local,class=CODE,merge=1,delta=2
     9                           	psect	text2,local,class=CODE,merge=1,delta=2
    10                           	psect	intentry,global,class=CODE,delta=2
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=2,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    13                           	dabs	1,0x7E,2
    14  0000                     
    15                           ; Version 2.40
    16                           ; Generated 17/11/2021 GMT
    17                           ; 
    18                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC16F887 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50  0000                     	;# 
    51  0001                     	;# 
    52  0002                     	;# 
    53  0003                     	;# 
    54  0004                     	;# 
    55  0005                     	;# 
    56  0006                     	;# 
    57  0007                     	;# 
    58  0008                     	;# 
    59  0009                     	;# 
    60  000A                     	;# 
    61  000B                     	;# 
    62  000C                     	;# 
    63  000D                     	;# 
    64  000E                     	;# 
    65  000E                     	;# 
    66  000F                     	;# 
    67  0010                     	;# 
    68  0011                     	;# 
    69  0012                     	;# 
    70  0013                     	;# 
    71  0014                     	;# 
    72  0015                     	;# 
    73  0015                     	;# 
    74  0016                     	;# 
    75  0017                     	;# 
    76  0018                     	;# 
    77  0019                     	;# 
    78  001A                     	;# 
    79  001B                     	;# 
    80  001B                     	;# 
    81  001C                     	;# 
    82  001D                     	;# 
    83  001E                     	;# 
    84  001F                     	;# 
    85  0081                     	;# 
    86  0085                     	;# 
    87  0086                     	;# 
    88  0087                     	;# 
    89  0088                     	;# 
    90  0089                     	;# 
    91  008C                     	;# 
    92  008D                     	;# 
    93  008E                     	;# 
    94  008F                     	;# 
    95  0090                     	;# 
    96  0091                     	;# 
    97  0092                     	;# 
    98  0093                     	;# 
    99  0093                     	;# 
   100  0093                     	;# 
   101  0094                     	;# 
   102  0095                     	;# 
   103  0096                     	;# 
   104  0097                     	;# 
   105  0098                     	;# 
   106  0099                     	;# 
   107  009A                     	;# 
   108  009B                     	;# 
   109  009C                     	;# 
   110  009D                     	;# 
   111  009E                     	;# 
   112  009F                     	;# 
   113  0105                     	;# 
   114  0107                     	;# 
   115  0108                     	;# 
   116  0109                     	;# 
   117  010C                     	;# 
   118  010C                     	;# 
   119  010D                     	;# 
   120  010E                     	;# 
   121  010F                     	;# 
   122  0185                     	;# 
   123  0187                     	;# 
   124  0188                     	;# 
   125  0189                     	;# 
   126  018C                     	;# 
   127  018D                     	;# 
   128  0000                     	;# 
   129  0001                     	;# 
   130  0002                     	;# 
   131  0003                     	;# 
   132  0004                     	;# 
   133  0005                     	;# 
   134  0006                     	;# 
   135  0007                     	;# 
   136  0008                     	;# 
   137  0009                     	;# 
   138  000A                     	;# 
   139  000B                     	;# 
   140  000C                     	;# 
   141  000D                     	;# 
   142  000E                     	;# 
   143  000E                     	;# 
   144  000F                     	;# 
   145  0010                     	;# 
   146  0011                     	;# 
   147  0012                     	;# 
   148  0013                     	;# 
   149  0014                     	;# 
   150  0015                     	;# 
   151  0015                     	;# 
   152  0016                     	;# 
   153  0017                     	;# 
   154  0018                     	;# 
   155  0019                     	;# 
   156  001A                     	;# 
   157  001B                     	;# 
   158  001B                     	;# 
   159  001C                     	;# 
   160  001D                     	;# 
   161  001E                     	;# 
   162  001F                     	;# 
   163  0081                     	;# 
   164  0085                     	;# 
   165  0086                     	;# 
   166  0087                     	;# 
   167  0088                     	;# 
   168  0089                     	;# 
   169  008C                     	;# 
   170  008D                     	;# 
   171  008E                     	;# 
   172  008F                     	;# 
   173  0090                     	;# 
   174  0091                     	;# 
   175  0092                     	;# 
   176  0093                     	;# 
   177  0093                     	;# 
   178  0093                     	;# 
   179  0094                     	;# 
   180  0095                     	;# 
   181  0096                     	;# 
   182  0097                     	;# 
   183  0098                     	;# 
   184  0099                     	;# 
   185  009A                     	;# 
   186  009B                     	;# 
   187  009C                     	;# 
   188  009D                     	;# 
   189  009E                     	;# 
   190  009F                     	;# 
   191  0105                     	;# 
   192  0107                     	;# 
   193  0108                     	;# 
   194  0109                     	;# 
   195  010C                     	;# 
   196  010C                     	;# 
   197  010D                     	;# 
   198  010E                     	;# 
   199  010F                     	;# 
   200  0185                     	;# 
   201  0187                     	;# 
   202  0188                     	;# 
   203  0189                     	;# 
   204  018C                     	;# 
   205  018D                     	;# 
   206  0005                     _PORTAbits	set	5
   207  0013                     _SSPBUF	set	19
   208  0014                     _SSPCONbits	set	20
   209  000B                     _INTCONbits	set	11
   210  0008                     _PORTD	set	8
   211  0007                     _PORTC	set	7
   212  0005                     _PORTA	set	5
   213  0007                     _PORTCbits	set	7
   214  001E                     _ADRESH	set	30
   215  001F                     _ADCON0bits	set	31
   216  000C                     _PIR1bits	set	12
   217  0094                     _SSPSTATbits	set	148
   218  009F                     _ADCON1bits	set	159
   219  008C                     _PIE1bits	set	140
   220  008F                     _OSCCONbits	set	143
   221  0088                     _TRISD	set	136
   222  0087                     _TRISC	set	135
   223  0085                     _TRISA	set	133
   224  0189                     _ANSELH	set	393
   225  0188                     _ANSEL	set	392
   226                           
   227                           	psect	cinit
   228  000F                     start_initialization:	
   229                           ; #config settings
   230                           
   231  000F                     __initialization:
   232                           
   233                           ; Clear objects allocated to COMMON
   234  000F  01F6               	clrf	__pbssCOMMON& (0+127)
   235  0010                     end_of_initialization:	
   236                           ;End of C runtime variable initialization code
   237                           
   238  0010                     __end_of__initialization:
   239  0010  0183               	clrf	3
   240  0011  120A  118A  2860   	ljmp	_main	;jump to C main() function
   241                           
   242                           	psect	bssCOMMON
   243  0076                     __pbssCOMMON:
   244  0076                     _val_pot:
   245  0076                     	ds	1
   246                           
   247                           	psect	cstackCOMMON
   248  0070                     __pcstackCOMMON:
   249  0070                     ?_isr:
   250  0070                     ??_isr:	
   251                           ; 1 bytes @ 0x0
   252                           
   253  0070                     ?_setup:	
   254                           ; 1 bytes @ 0x0
   255                           
   256  0070                     ?_main:	
   257                           ; 1 bytes @ 0x0
   258                           
   259                           
   260                           ; 1 bytes @ 0x0
   261  0070                     	ds	3
   262  0073                     ??_setup:
   263                           
   264                           ; 1 bytes @ 0x3
   265  0073                     	ds	1
   266  0074                     ??_main:
   267                           
   268                           ; 1 bytes @ 0x4
   269  0074                     	ds	2
   270                           
   271                           	psect	maintext
   272  0060                     __pmaintext:	
   273 ;;
   274 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   275 ;;
   276 ;; *************** function _main *****************
   277 ;; Defined at:
   278 ;;		line 83 in file "PostLab11Maestro.c"
   279 ;; Parameters:    Size  Location     Type
   280 ;;		None
   281 ;; Auto vars:     Size  Location     Type
   282 ;;		None
   283 ;; Return value:  Size  Location     Type
   284 ;;                  1    wreg      void 
   285 ;; Registers used:
   286 ;;		wreg, status,2, status,0, pclath, cstack
   287 ;; Tracked objects:
   288 ;;		On entry : B00/0
   289 ;;		On exit  : 0/0
   290 ;;		Unchanged: 0/0
   291 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   292 ;;      Params:         0       0       0       0       0
   293 ;;      Locals:         0       0       0       0       0
   294 ;;      Temps:          2       0       0       0       0
   295 ;;      Totals:         2       0       0       0       0
   296 ;;Total ram usage:        2 bytes
   297 ;; Hardware stack levels required when called: 2
   298 ;; This function calls:
   299 ;;		_setup
   300 ;; This function is called by:
   301 ;;		Startup code after reset
   302 ;; This function uses a non-reentrant model
   303 ;;
   304                           
   305  0060                     _main:	
   306                           ;psect for function _main
   307                           
   308  0060                     l727:	
   309                           ;incstack = 0
   310                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   311                           
   312                           
   313                           ;PostLab11Maestro.c: 84:     setup();
   314  0060  120A  118A  2014  120A  118A  	fcall	_setup
   315  0065                     l729:
   316                           
   317                           ;PostLab11Maestro.c: 86:         if(ADCON0bits.GO == 0){
   318  0065  1283               	bcf	3,5	;RP0=0, select bank0
   319  0066  1303               	bcf	3,6	;RP1=0, select bank0
   320  0067  189F               	btfsc	31,1	;volatile
   321  0068  286A               	goto	u31
   322  0069  286B               	goto	u30
   323  006A                     u31:
   324  006A  2872               	goto	l735
   325  006B                     u30:
   326  006B                     l731:
   327                           
   328                           ;PostLab11Maestro.c: 87:             _delay((unsigned long)((40)*(1000000/4000000.0)));
   329  006B  3003               	movlw	3
   330  006C  00F4               	movwf	??_main
   331  006D                     u67:
   332  006D  0BF4               	decfsz	??_main,f
   333  006E  286D               	goto	u67
   334  006F                     l733:
   335                           
   336                           ;PostLab11Maestro.c: 88:             ADCON0bits.GO = 1;
   337  006F  1283               	bcf	3,5	;RP0=0, select bank0
   338  0070  1303               	bcf	3,6	;RP1=0, select bank0
   339  0071  149F               	bsf	31,1	;volatile
   340  0072                     l735:
   341                           
   342                           ;PostLab11Maestro.c: 90:         PORTAbits.RA7 = 1;
   343  0072  1785               	bsf	5,7	;volatile
   344                           
   345                           ;PostLab11Maestro.c: 91:         SSPBUF = val_pot;
   346  0073  0876               	movf	_val_pot,w
   347  0074  0093               	movwf	19	;volatile
   348  0075                     l61:	
   349                           ;PostLab11Maestro.c: 92:         while(!SSPSTATbits.BF){}
   350                           
   351  0075  1683               	bsf	3,5	;RP0=1, select bank1
   352  0076  1303               	bcf	3,6	;RP1=0, select bank1
   353  0077  1C14               	btfss	20,0	;volatile
   354  0078  287A               	goto	u41
   355  0079  287B               	goto	u40
   356  007A                     u41:
   357  007A  2875               	goto	l61
   358  007B                     u40:
   359  007B                     l63:
   360                           
   361                           ;PostLab11Maestro.c: 94:         PORTAbits.RA7 = 0;
   362  007B  1283               	bcf	3,5	;RP0=0, select bank0
   363  007C  1303               	bcf	3,6	;RP1=0, select bank0
   364  007D  1385               	bcf	5,7	;volatile
   365                           
   366                           ;PostLab11Maestro.c: 95:         PORTAbits.RA6 = 1;
   367  007E  1705               	bsf	5,6	;volatile
   368                           
   369                           ;PostLab11Maestro.c: 96:         PORTAbits.RA7 = 1;
   370  007F  1785               	bsf	5,7	;volatile
   371  0080                     l737:
   372                           
   373                           ;PostLab11Maestro.c: 97:         _delay((unsigned long)((10)*(1000000/4000.0)));
   374  0080  3004               	movlw	4
   375  0081  00F5               	movwf	??_main+1
   376  0082  303D               	movlw	61
   377  0083  00F4               	movwf	??_main
   378  0084                     u77:
   379  0084  0BF4               	decfsz	??_main,f
   380  0085  2884               	goto	u77
   381  0086  0BF5               	decfsz	??_main+1,f
   382  0087  2884               	goto	u77
   383  0088  2889               	nop2
   384  0089                     l739:
   385                           
   386                           ;PostLab11Maestro.c: 98:         PORTAbits.RA7 = 0;
   387  0089  1283               	bcf	3,5	;RP0=0, select bank0
   388  008A  1303               	bcf	3,6	;RP1=0, select bank0
   389  008B  1385               	bcf	5,7	;volatile
   390                           
   391                           ;PostLab11Maestro.c: 101:         SSPBUF = 0xFF;
   392  008C  30FF               	movlw	255
   393  008D  0093               	movwf	19	;volatile
   394  008E                     l64:	
   395                           ;PostLab11Maestro.c: 102:         while(!SSPSTATbits.BF){}
   396                           
   397  008E  1683               	bsf	3,5	;RP0=1, select bank1
   398  008F  1303               	bcf	3,6	;RP1=0, select bank1
   399  0090  1C14               	btfss	20,0	;volatile
   400  0091  2893               	goto	u51
   401  0092  2894               	goto	u50
   402  0093                     u51:
   403  0093  288E               	goto	l64
   404  0094                     u50:
   405  0094                     l741:
   406                           
   407                           ;PostLab11Maestro.c: 103:         PORTD = SSPBUF;
   408  0094  1283               	bcf	3,5	;RP0=0, select bank0
   409  0095  1303               	bcf	3,6	;RP1=0, select bank0
   410  0096  0813               	movf	19,w	;volatile
   411  0097  0088               	movwf	8	;volatile
   412  0098                     l743:
   413                           
   414                           ;PostLab11Maestro.c: 104:         PORTAbits.RA6 = 0;
   415  0098  1305               	bcf	5,6	;volatile
   416  0099  2865               	goto	l729
   417  009A  120A  118A  280C   	ljmp	start
   418  009D                     __end_of_main:
   419                           
   420                           	psect	text1
   421  0014                     __ptext1:	
   422 ;; *************** function _setup *****************
   423 ;; Defined at:
   424 ;;		line 43 in file "PostLab11Maestro.c"
   425 ;; Parameters:    Size  Location     Type
   426 ;;		None
   427 ;; Auto vars:     Size  Location     Type
   428 ;;		None
   429 ;; Return value:  Size  Location     Type
   430 ;;                  1    wreg      void 
   431 ;; Registers used:
   432 ;;		wreg, status,2, status,0
   433 ;; Tracked objects:
   434 ;;		On entry : 0/0
   435 ;;		On exit  : 0/0
   436 ;;		Unchanged: 0/0
   437 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   438 ;;      Params:         0       0       0       0       0
   439 ;;      Locals:         0       0       0       0       0
   440 ;;      Temps:          1       0       0       0       0
   441 ;;      Totals:         1       0       0       0       0
   442 ;;Total ram usage:        1 bytes
   443 ;; Hardware stack levels used: 1
   444 ;; Hardware stack levels required when called: 1
   445 ;; This function calls:
   446 ;;		Nothing
   447 ;; This function is called by:
   448 ;;		_main
   449 ;; This function uses a non-reentrant model
   450 ;;
   451                           
   452  0014                     _setup:	
   453                           ;psect for function _setup
   454                           
   455  0014                     l661:	
   456                           ;incstack = 0
   457                           ; Regs used in _setup: [wreg+status,2+status,0]
   458                           
   459                           
   460                           ;PostLab11Maestro.c: 44:     ANSEL = 0b00000001;
   461  0014  3001               	movlw	1
   462  0015  1683               	bsf	3,5	;RP0=1, select bank3
   463  0016  1703               	bsf	3,6	;RP1=1, select bank3
   464  0017  0088               	movwf	8	;volatile
   465  0018                     l663:
   466                           
   467                           ;PostLab11Maestro.c: 45:     ANSELH = 0;
   468  0018  0189               	clrf	9	;volatile
   469  0019                     l665:
   470                           
   471                           ;PostLab11Maestro.c: 47:     TRISA = 0b00000001;
   472  0019  3001               	movlw	1
   473  001A  1683               	bsf	3,5	;RP0=1, select bank1
   474  001B  1303               	bcf	3,6	;RP1=0, select bank1
   475  001C  0085               	movwf	5	;volatile
   476  001D                     l667:
   477                           
   478                           ;PostLab11Maestro.c: 48:     TRISC = 0b00010000;
   479  001D  3010               	movlw	16
   480  001E  0087               	movwf	7	;volatile
   481  001F                     l669:
   482                           
   483                           ;PostLab11Maestro.c: 49:     PORTCbits.RC4 = 0;
   484  001F  1283               	bcf	3,5	;RP0=0, select bank0
   485  0020  1303               	bcf	3,6	;RP1=0, select bank0
   486  0021  1207               	bcf	7,4	;volatile
   487  0022                     l671:
   488                           
   489                           ;PostLab11Maestro.c: 50:     TRISD = 0;
   490  0022  1683               	bsf	3,5	;RP0=1, select bank1
   491  0023  1303               	bcf	3,6	;RP1=0, select bank1
   492  0024  0188               	clrf	8	;volatile
   493  0025                     l673:
   494                           
   495                           ;PostLab11Maestro.c: 51:     PORTA = 0;
   496  0025  1283               	bcf	3,5	;RP0=0, select bank0
   497  0026  1303               	bcf	3,6	;RP1=0, select bank0
   498  0027  0185               	clrf	5	;volatile
   499  0028                     l675:
   500                           
   501                           ;PostLab11Maestro.c: 52:     PORTC = 0;
   502  0028  0187               	clrf	7	;volatile
   503  0029                     l677:
   504                           
   505                           ;PostLab11Maestro.c: 53:     PORTD = 0;
   506  0029  0188               	clrf	8	;volatile
   507  002A                     l679:
   508                           
   509                           ;PostLab11Maestro.c: 55:     OSCCONbits.IRCF = 0b0100;
   510  002A  1683               	bsf	3,5	;RP0=1, select bank1
   511  002B  1303               	bcf	3,6	;RP1=0, select bank1
   512  002C  080F               	movf	15,w	;volatile
   513  002D  398F               	andlw	-113
   514  002E  3840               	iorlw	64
   515  002F  008F               	movwf	15	;volatile
   516  0030                     l681:
   517                           
   518                           ;PostLab11Maestro.c: 56:     OSCCONbits.SCS = 1;
   519  0030  140F               	bsf	15,0	;volatile
   520  0031                     l683:
   521                           
   522                           ;PostLab11Maestro.c: 58:     INTCONbits.GIE = 1;
   523  0031  178B               	bsf	11,7	;volatile
   524  0032                     l685:
   525                           
   526                           ;PostLab11Maestro.c: 59:     INTCONbits.PEIE = 1;
   527  0032  170B               	bsf	11,6	;volatile
   528  0033                     l687:
   529                           
   530                           ;PostLab11Maestro.c: 60:     PIR1bits.ADIF = 0;
   531  0033  1283               	bcf	3,5	;RP0=0, select bank0
   532  0034  1303               	bcf	3,6	;RP1=0, select bank0
   533  0035  130C               	bcf	12,6	;volatile
   534  0036                     l689:
   535                           
   536                           ;PostLab11Maestro.c: 61:     PIE1bits.ADIE = 1;
   537  0036  1683               	bsf	3,5	;RP0=1, select bank1
   538  0037  1303               	bcf	3,6	;RP1=0, select bank1
   539  0038  170C               	bsf	12,6	;volatile
   540  0039                     l691:
   541                           
   542                           ;PostLab11Maestro.c: 64:     ADCON0bits.ADCS = 0b01;
   543  0039  1283               	bcf	3,5	;RP0=0, select bank0
   544  003A  1303               	bcf	3,6	;RP1=0, select bank0
   545  003B  081F               	movf	31,w	;volatile
   546  003C  393F               	andlw	-193
   547  003D  3840               	iorlw	64
   548  003E  009F               	movwf	31	;volatile
   549  003F                     l693:
   550                           
   551                           ;PostLab11Maestro.c: 65:     ADCON1bits.VCFG0 = 0;
   552  003F  1683               	bsf	3,5	;RP0=1, select bank1
   553  0040  1303               	bcf	3,6	;RP1=0, select bank1
   554  0041  121F               	bcf	31,4	;volatile
   555  0042                     l695:
   556                           
   557                           ;PostLab11Maestro.c: 66:     ADCON1bits.VCFG1 = 0;
   558  0042  129F               	bcf	31,5	;volatile
   559  0043                     l697:
   560                           
   561                           ;PostLab11Maestro.c: 67:     ADCON0bits.CHS = 0b0000;
   562  0043  30C3               	movlw	-61
   563  0044  1283               	bcf	3,5	;RP0=0, select bank0
   564  0045  1303               	bcf	3,6	;RP1=0, select bank0
   565  0046  059F               	andwf	31,f	;volatile
   566  0047                     l699:
   567                           
   568                           ;PostLab11Maestro.c: 68:     ADCON1bits.ADFM = 0;
   569  0047  1683               	bsf	3,5	;RP0=1, select bank1
   570  0048  1303               	bcf	3,6	;RP1=0, select bank1
   571  0049  139F               	bcf	31,7	;volatile
   572  004A                     l701:
   573                           
   574                           ;PostLab11Maestro.c: 69:     ADCON0bits.ADON = 1;
   575  004A  1283               	bcf	3,5	;RP0=0, select bank0
   576  004B  1303               	bcf	3,6	;RP1=0, select bank0
   577  004C  141F               	bsf	31,0	;volatile
   578  004D                     l703:
   579                           
   580                           ;PostLab11Maestro.c: 70:     _delay((unsigned long)((40)*(1000000/4000000.0)));
   581  004D  3003               	movlw	3
   582  004E  00F3               	movwf	??_setup
   583  004F                     u87:
   584  004F  0BF3               	decfsz	??_setup,f
   585  0050  284F               	goto	u87
   586  0051                     l705:
   587                           
   588                           ;PostLab11Maestro.c: 74:     SSPCONbits.SSPM = 0b0000;
   589  0051  30F0               	movlw	-16
   590  0052  1283               	bcf	3,5	;RP0=0, select bank0
   591  0053  1303               	bcf	3,6	;RP1=0, select bank0
   592  0054  0594               	andwf	20,f	;volatile
   593  0055                     l707:
   594                           
   595                           ;PostLab11Maestro.c: 75:     SSPCONbits.CKP = 0;
   596  0055  1214               	bcf	20,4	;volatile
   597  0056                     l709:
   598                           
   599                           ;PostLab11Maestro.c: 76:     SSPCONbits.SSPEN = 1;
   600  0056  1694               	bsf	20,5	;volatile
   601  0057                     l711:
   602                           
   603                           ;PostLab11Maestro.c: 77:     SSPSTATbits.CKE = 1;
   604  0057  1683               	bsf	3,5	;RP0=1, select bank1
   605  0058  1303               	bcf	3,6	;RP1=0, select bank1
   606  0059  1714               	bsf	20,6	;volatile
   607  005A                     l713:
   608                           
   609                           ;PostLab11Maestro.c: 78:     SSPSTATbits.SMP = 1;
   610  005A  1794               	bsf	20,7	;volatile
   611  005B                     l715:
   612                           
   613                           ;PostLab11Maestro.c: 79:     SSPBUF = val_pot;
   614  005B  0876               	movf	_val_pot,w
   615  005C  1283               	bcf	3,5	;RP0=0, select bank0
   616  005D  1303               	bcf	3,6	;RP1=0, select bank0
   617  005E  0093               	movwf	19	;volatile
   618  005F                     l54:
   619  005F  0008               	return
   620  0060                     __end_of_setup:
   621                           
   622                           	psect	text2
   623  009D                     __ptext2:	
   624 ;; *************** function _isr *****************
   625 ;; Defined at:
   626 ;;		line 33 in file "PostLab11Maestro.c"
   627 ;; Parameters:    Size  Location     Type
   628 ;;		None
   629 ;; Auto vars:     Size  Location     Type
   630 ;;		None
   631 ;; Return value:  Size  Location     Type
   632 ;;                  1    wreg      void 
   633 ;; Registers used:
   634 ;;		wreg, status,2, status,0
   635 ;; Tracked objects:
   636 ;;		On entry : 0/0
   637 ;;		On exit  : 0/0
   638 ;;		Unchanged: 0/0
   639 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   640 ;;      Params:         0       0       0       0       0
   641 ;;      Locals:         0       0       0       0       0
   642 ;;      Temps:          3       0       0       0       0
   643 ;;      Totals:         3       0       0       0       0
   644 ;;Total ram usage:        3 bytes
   645 ;; Hardware stack levels used: 1
   646 ;; This function calls:
   647 ;;		Nothing
   648 ;; This function is called by:
   649 ;;		Interrupt level 1
   650 ;; This function uses a non-reentrant model
   651 ;;
   652                           
   653  009D                     _isr:	
   654                           ;psect for function _isr
   655                           
   656  009D                     i1l717:
   657                           
   658                           ;PostLab11Maestro.c: 34:     if(PIR1bits.ADIF){
   659  009D  1283               	bcf	3,5	;RP0=0, select bank0
   660  009E  1303               	bcf	3,6	;RP1=0, select bank0
   661  009F  1F0C               	btfss	12,6	;volatile
   662  00A0  28A2               	goto	u1_21
   663  00A1  28A3               	goto	u1_20
   664  00A2                     u1_21:
   665  00A2  28B1               	goto	i1l51
   666  00A3                     u1_20:
   667  00A3                     i1l719:
   668                           
   669                           ;PostLab11Maestro.c: 35:         if(ADCON0bits.CHS == 0){
   670  00A3  0C1F               	rrf	31,w	;volatile
   671  00A4  00F0               	movwf	??_isr
   672  00A5  0C70               	rrf	??_isr,w
   673  00A6  390F               	andlw	15
   674  00A7  3A00               	xorlw	0
   675  00A8  1D03               	skipz
   676  00A9  28AB               	goto	u2_21
   677  00AA  28AC               	goto	u2_20
   678  00AB                     u2_21:
   679  00AB  28B0               	goto	i1l723
   680  00AC                     u2_20:
   681  00AC                     i1l721:
   682                           
   683                           ;PostLab11Maestro.c: 36:             val_pot = ADRESH;
   684  00AC  081E               	movf	30,w	;volatile
   685  00AD  00F0               	movwf	??_isr
   686  00AE  0870               	movf	??_isr,w
   687  00AF  00F6               	movwf	_val_pot
   688  00B0                     i1l723:
   689                           
   690                           ;PostLab11Maestro.c: 38:         PIR1bits.ADIF = 0;
   691  00B0  130C               	bcf	12,6	;volatile
   692  00B1                     i1l51:
   693  00B1  0872               	movf	??_isr+2,w
   694  00B2  008A               	movwf	10
   695  00B3  0E71               	swapf	??_isr+1,w
   696  00B4  0083               	movwf	3
   697  00B5  0EFE               	swapf	btemp,f
   698  00B6  0E7E               	swapf	btemp,w
   699  00B7  0009               	retfie
   700  00B8                     __end_of_isr:
   701  007E                     btemp	set	126	;btemp
   702  007E                     wtemp0	set	126
   703                           
   704                           	psect	intentry
   705  0004                     __pintentry:	
   706                           ;incstack = 0
   707                           ; Regs used in _isr: [wreg+status,2+status,0]
   708                           
   709  0004                     interrupt_function:
   710  007E                     saved_w	set	btemp
   711  0004  00FE               	movwf	btemp
   712  0005  0E03               	swapf	3,w
   713  0006  00F1               	movwf	??_isr+1
   714  0007  080A               	movf	10,w
   715  0008  00F2               	movwf	??_isr+2
   716  0009  120A  118A  289D   	ljmp	_isr
   717                           
   718                           	psect	idloc
   719                           
   720                           ;Config register IDLOC0 @ 0x2000
   721                           ;	unspecified, using default values
   722  2000                     	org	8192
   723  2000  3FFF               	dw	16383
   724                           
   725                           ;Config register IDLOC1 @ 0x2001
   726                           ;	unspecified, using default values
   727  2001                     	org	8193
   728  2001  3FFF               	dw	16383
   729                           
   730                           ;Config register IDLOC2 @ 0x2002
   731                           ;	unspecified, using default values
   732  2002                     	org	8194
   733  2002  3FFF               	dw	16383
   734                           
   735                           ;Config register IDLOC3 @ 0x2003
   736                           ;	unspecified, using default values
   737  2003                     	org	8195
   738  2003  3FFF               	dw	16383
   739                           
   740                           	psect	config
   741                           
   742                           ;Config register CONFIG1 @ 0x2007
   743                           ;	Oscillator Selection bits
   744                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
   745                           ;	Watchdog Timer Enable bit
   746                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   747                           ;	Power-up Timer Enable bit
   748                           ;	PWRTE = OFF, PWRT disabled
   749                           ;	RE3/MCLR pin function select bit
   750                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
   751                           ;	Code Protection bit
   752                           ;	CP = OFF, Program memory code protection is disabled
   753                           ;	Data Code Protection bit
   754                           ;	CPD = OFF, Data memory code protection is disabled
   755                           ;	Brown Out Reset Selection bits
   756                           ;	BOREN = OFF, BOR disabled
   757                           ;	Internal External Switchover bit
   758                           ;	IESO = OFF, Internal/External Switchover mode is disabled
   759                           ;	Fail-Safe Clock Monitor Enabled bit
   760                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
   761                           ;	Low Voltage Programming Enable bit
   762                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   763                           ;	In-Circuit Debugger Mode bit
   764                           ;	DEBUG = 0x1, unprogrammed default
   765  2007                     	org	8199
   766  2007  20D4               	dw	8404
   767                           
   768                           ;Config register CONFIG2 @ 0x2008
   769                           ;	Brown-out Reset Selection bit
   770                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
   771                           ;	Flash Program Memory Self Write Enable bits
   772                           ;	WRT = OFF, Write protection off
   773  2008                     	org	8200
   774  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      6       7
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _main->_setup

Critical Paths under _isr in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              4 COMMON     2     2      0
                              _setup
 ---------------------------------------------------------------------------------
 (1) _setup                                                1     1      0       0
                                              3 COMMON     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _isr                                                  3     3      0       0
                                              0 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _setup

 _isr (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      6       7       1       50.0%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       7       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50      0       0       5        0.0%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0       7      12        0.0%


Microchip Technology PIC Macro Assembler V2.35 build 20211206165544 
Symbol Table                                                                                   Sat May 14 22:15:52 2022

            _SSPSTATbits 0094                       l61 0075                       l54 005F  
                     l63 007B                       l64 008E                       u30 006B  
                     u31 006A                       u40 007B                       u41 007A  
                     u50 0094                       u51 0093                       u67 006D  
                     u77 0084                       u87 004F                      l701 004A  
                    l711 0057                      l703 004D                      l713 005A  
                    l705 0051                      l715 005B                      l707 0055  
                    l731 006B                      l709 0056                      l661 0014  
                    l741 0094                      l733 006F                      l671 0022  
                    l663 0018                      l743 0098                      l735 0072  
                    l727 0060                      l681 0030                      l673 0025  
                    l665 0019                      l737 0080                      l729 0065  
                    l691 0039                      l683 0031                      l675 0028  
                    l667 001D                      l739 0089                      l693 003F  
                    l685 0032                      l677 0029                      l669 001F  
                    l695 0042                      l687 0033                      l679 002A  
                    l697 0043                      l689 0036                      l699 0047  
                    _isr 009D                     ?_isr 0070                     i1l51 00B1  
                   u1_20 00A3                     u1_21 00A2                     u2_20 00AC  
                   u2_21 00AB                     _main 0060                     btemp 007E  
                   start 000C                    ??_isr 0070                    ?_main 0070  
                  _ANSEL 0188                    i1l721 00AC                    i1l723 00B0  
                  i1l717 009D                    i1l719 00A3                    _PORTA 0005  
                  _PORTC 0007                    _PORTD 0008                    _TRISA 0085  
                  _TRISC 0087                    _TRISD 0088                    _setup 0014  
                  pclath 000A                    status 0003                    wtemp0 007E  
        __initialization 000F             __end_of_main 009D                   ??_main 0074  
                 _ADRESH 001E                   ?_setup 0070                   _ANSELH 0189  
                 _SSPBUF 0013                   saved_w 007E  __end_of__initialization 0010  
         __pcstackCOMMON 0070            __end_of_setup 0060                  ??_setup 0073  
             __pmaintext 0060               __pintentry 0004                  __ptext1 0014  
                __ptext2 009D                  _val_pot 0076     end_of_initialization 0010  
              _PORTAbits 0005                _PORTCbits 0007      start_initialization 000F  
            __end_of_isr 00B8              __pbssCOMMON 0076                ___latbits 0002  
      interrupt_function 0004                 _PIE1bits 008C                 _PIR1bits 000C  
             _ADCON0bits 001F               _ADCON1bits 009F               _INTCONbits 000B  
               intlevel1 0000               _OSCCONbits 008F               _SSPCONbits 0014  
