
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_TrafficLight_0_0/design_1_TrafficLight_0_0.dcp' for cell 'design_1_i/TrafficLight_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3378.656 ; gain = 0.055 ; free physical = 13125 ; free virtual = 17067
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.xdc]
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3647.031 ; gain = 0.000 ; free physical = 12895 ; free virtual = 16837
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3647.031 ; gain = 678.137 ; free physical = 12895 ; free virtual = 16837
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3647.031 ; gain = 0.000 ; free physical = 12861 ; free virtual = 16804

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: edbf95d6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4078.254 ; gain = 431.223 ; free physical = 12469 ; free virtual = 16414

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15d72f5f1

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4376.977 ; gain = 1.191 ; free physical = 12235 ; free virtual = 16181
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 28 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15d72f5f1

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4377.016 ; gain = 1.230 ; free physical = 12235 ; free virtual = 16181
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 187a61dd5

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4377.168 ; gain = 1.383 ; free physical = 12235 ; free virtual = 16180
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 12 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 187a61dd5

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4409.559 ; gain = 33.773 ; free physical = 12235 ; free virtual = 16180
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 8bdc8080

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4409.820 ; gain = 34.035 ; free physical = 12235 ; free virtual = 16180
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8bdc8080

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4409.840 ; gain = 34.055 ; free physical = 12235 ; free virtual = 16180
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              28  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              12  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4409.887 ; gain = 0.027 ; free physical = 12235 ; free virtual = 16180
Ending Logic Optimization Task | Checksum: 8bdc8080

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4409.887 ; gain = 34.102 ; free physical = 12235 ; free virtual = 16180

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8bdc8080

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4409.988 ; gain = 0.066 ; free physical = 12234 ; free virtual = 16180

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8bdc8080

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4409.988 ; gain = 0.000 ; free physical = 12234 ; free virtual = 16180

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4409.996 ; gain = 0.000 ; free physical = 12234 ; free virtual = 16180
Ending Netlist Obfuscation Task | Checksum: 8bdc8080

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4409.996 ; gain = 0.000 ; free physical = 12234 ; free virtual = 16180
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4410.016 ; gain = 762.984 ; free physical = 12234 ; free virtual = 16180
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12170 ; free virtual = 16117
INFO: [Common 17-1381] The checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12174 ; free virtual = 16121
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6c17e98d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12174 ; free virtual = 16121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12174 ; free virtual = 16121

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18c32fe08

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12168 ; free virtual = 16119

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 236d54c74

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.54 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12166 ; free virtual = 16118

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 236d54c74

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.54 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12166 ; free virtual = 16118
Phase 1 Placer Initialization | Checksum: 236d54c74

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12166 ; free virtual = 16118

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 232ff907d

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12199 ; free virtual = 16152

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 262665102

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12198 ; free virtual = 16151

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 262665102

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12198 ; free virtual = 16151

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 26906861a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12457 ; free virtual = 16411

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12453 ; free virtual = 16409

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 26aef1ce9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12452 ; free virtual = 16408
Phase 2.4 Global Placement Core | Checksum: 274c31546

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12451 ; free virtual = 16407
Phase 2 Global Placement | Checksum: 274c31546

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12451 ; free virtual = 16407

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 217a7abb1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12450 ; free virtual = 16406

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cde3533e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12452 ; free virtual = 16407

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19adefa7e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12452 ; free virtual = 16407

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b1921cb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12453 ; free virtual = 16409

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 164965056

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12454 ; free virtual = 16410

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 148dce26b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12454 ; free virtual = 16410

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16f6dbf98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12454 ; free virtual = 16410
Phase 3 Detail Placement | Checksum: 16f6dbf98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12454 ; free virtual = 16410

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18e1f3a22

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.376 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 133c13dcf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12452 ; free virtual = 16409
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 133c13dcf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12452 ; free virtual = 16409
Phase 4.1.1.1 BUFG Insertion | Checksum: 18e1f3a22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12452 ; free virtual = 16409

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.376. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13880d8e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12452 ; free virtual = 16408

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12452 ; free virtual = 16408
Phase 4.1 Post Commit Optimization | Checksum: 13880d8e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12452 ; free virtual = 16408

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13880d8e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12452 ; free virtual = 16408

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13880d8e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12452 ; free virtual = 16408
Phase 4.3 Placer Reporting | Checksum: 13880d8e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12452 ; free virtual = 16408

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12452 ; free virtual = 16408

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12451 ; free virtual = 16408
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1070308f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12451 ; free virtual = 16408
Ending Placer Task | Checksum: e27ed6eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12451 ; free virtual = 16408
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12414 ; free virtual = 16371
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12383 ; free virtual = 16340
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12383 ; free virtual = 16340
INFO: [Common 17-1381] The checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12384 ; free virtual = 16341
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12376 ; free virtual = 16333
INFO: [Common 17-1381] The checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 61ec5bf7 ConstDB: 0 ShapeSum: 80927af4 RouteDB: 0
Post Restoration Checksum: NetGraph: e8a9c5ab | NumContArr: d3b34bb3 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1d567670b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12318 ; free virtual = 16277

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d567670b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12318 ; free virtual = 16277

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d567670b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12318 ; free virtual = 16277
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1778095b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12310 ; free virtual = 16270
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.328 | TNS=0.000  | WHS=-0.130 | THS=-1.859 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 344
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 344
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 116c67c25

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 116c67c25

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266
Phase 3 Initial Routing | Checksum: 1edf09b0a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.512 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2655f176e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266
Phase 4 Rip-up And Reroute | Checksum: 2655f176e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2e5dc8c98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.665 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2e5dc8c98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2e5dc8c98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266
Phase 5 Delay and Skew Optimization | Checksum: 2e5dc8c98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f43e3d93

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.665 | TNS=0.000  | WHS=0.115  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2d258f838

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266
Phase 6 Post Hold Fix | Checksum: 2d258f838

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0518018 %
  Global Horizontal Routing Utilization  = 0.0498621 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fcde97ee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fcde97ee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1680d6355

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.665 | TNS=0.000  | WHS=0.115  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1680d6355

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: d1c2f6e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.242 ; gain = 0.000 ; free physical = 12306 ; free virtual = 16266

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4500.934 ; gain = 0.691 ; free physical = 12306 ; free virtual = 16267
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4634.703 ; gain = 0.000 ; free physical = 12209 ; free virtual = 16172
INFO: [Common 17-1381] The checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu May 22 14:11:04 2025...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3342.344 ; gain = 0.051 ; free physical = 13133 ; free virtual = 17074
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3940.781 ; gain = 15.410 ; free physical = 12539 ; free virtual = 16485
Restored from archive | CPU: 0.150000 secs | Memory: 1.687752 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3940.785 ; gain = 15.426 ; free physical = 12539 ; free virtual = 16485
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3941.133 ; gain = 0.000 ; free physical = 12539 ; free virtual = 16485
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3941.234 ; gain = 1144.270 ; free physical = 12539 ; free virtual = 16485
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 4443.273 ; gain = 501.805 ; free physical = 12063 ; free virtual = 16012
INFO: [Common 17-206] Exiting Vivado at Thu May 22 14:53:24 2025...
