	component wpa2 is
		port (
			address_export                  : out   std_logic_vector(7 downto 0);                     -- export
			altpll_areset_conduit_export    : in    std_logic                     := 'X';             -- export
			altpll_locked_conduit_export    : out   std_logic;                                        -- export
			altpll_phasedone_conduit_export : out   std_logic;                                        -- export
			clk_clk                         : in    std_logic                     := 'X';             -- clk
			control_export                  : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			read_export                     : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			reset_reset_n                   : in    std_logic                     := 'X';             -- reset_n
			write_export                    : out   std_logic_vector(31 downto 0)                     -- export
		);
	end component wpa2;

