/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 160 104)
	(text "LVDS" (rect 62 -1 89 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 88 20 100)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "tx_in" (rect 0 0 18 12)(font "Arial" (font_size 8)))
		(text "tx_in" (rect 4 61 34 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 48 72)(line_width 1))
	)
	(port
		(pt 160 72)
		(output)
		(text "tx_out" (rect 0 0 24 12)(font "Arial" (font_size 8)))
		(text "tx_out" (rect 127 61 163 72)(font "Arial" (font_size 8)))
		(line (pt 160 72)(pt 112 72)(line_width 1))
	)
	(drawing
		(text "tx_in" (rect 21 43 72 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "tx_in" (rect 53 67 136 144)(font "Arial" (color 0 0 0)))
		(text "tx_out" (rect 113 43 262 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "tx_out" (rect 82 67 200 144)(font "Arial" (color 0 0 0)))
		(text " altera_soft_lvds " (rect 86 88 280 186)(font "Arial" ))
		(line (pt 48 32)(pt 112 32)(line_width 1))
		(line (pt 112 32)(pt 112 88)(line_width 1))
		(line (pt 48 88)(pt 112 88)(line_width 1))
		(line (pt 48 32)(pt 48 88)(line_width 1))
		(line (pt 49 52)(pt 49 76)(line_width 1))
		(line (pt 50 52)(pt 50 76)(line_width 1))
		(line (pt 111 52)(pt 111 76)(line_width 1))
		(line (pt 110 52)(pt 110 76)(line_width 1))
		(line (pt 0 0)(pt 160 0)(line_width 1))
		(line (pt 160 0)(pt 160 104)(line_width 1))
		(line (pt 0 104)(pt 160 104)(line_width 1))
		(line (pt 0 0)(pt 0 104)(line_width 1))
	)
)
