library ieee;
use ieee.std_logic_1164.all;
-----------------------------------
entity shift_register is
	
	generic(N_shift	: natural := 11);
	port(
		din : in std_logic_vector(7 downto 0);
		dout: out std_logic;
		rst, clk: in std_logic
	);
end shift_register;

architecture v1 of shift_register is

begin

	process (clk, rst)
		variable q: std_logic_vector(0 to N-1);
	begin
		if(rst = '1') then
			q := (others => '0')
		elsif (rising_edge(clk)) then
			q := din & q(0 to N-2);
		end if;
		dout <= q(N-1);
	end process;

end v1;
