Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Sat May 16 22:39:55 2015
| Host         : Thinkpad-Twist running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    40 |
| Minimum Number of register sites lost to control set restrictions |   121 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              87 |           40 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              77 |           38 |
| Yes          | No                    | No                     |             143 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             164 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                                                           Enable Signal                                                                          |                                                    Set/Reset Signal                                                   | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                                                                                                                  | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                          |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                  | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native                                |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                  | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_32                             |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                  | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Reset_DFF/Using_FPGA.Native                                         |                1 |              1 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/FDRE_I                    | controller_inst/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/R                                             |                1 |              1 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1_reg_0      |                                                                                                                       |                1 |              1 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Out1                      |                                                                                                                       |                1 |              1 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/One_SRL16.SRL16E_I/Clk_En |                                                                                                                       |                1 |              1 |
|  clk_IBUF_BUFG | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/lopt                                     | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Unsigned_Op_reg |                1 |              1 |
|  clk_IBUF_BUFG | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/lopt                                     | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/SR[0]           |                1 |              2 |
|  clk_IBUF_BUFG |                                                                                                                                                                  | controller_inst/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/R                                                         |                2 |              3 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/R                                                                                        | controller_inst/U0/LMB_Rst_reg_n_0                                                                                    |                1 |              3 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/FDRE_I                    |                                                                                                                       |                1 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                                                  | controller_inst/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[6]_i_1_n_0               |                2 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                                                  | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Reset_DFF/R                                                         |                2 |              4 |
|  clk_IBUF_BUFG | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                       |                                                                                                                       |                5 |              6 |
|  clk_IBUF_BUFG | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/lopt                                     | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/R_0             |                2 |              7 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/uart_tx_write                                                                                                                      | controller_inst/U0/LMB_Rst_reg_n_0                                                                                    |                1 |              8 |
|  clk_IBUF_BUFG |                                                                                                                                                                  | controller_inst/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data[7]_i_1_n_0                            |                4 |              8 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write                                                                        | controller_inst/U0/LMB_Rst_reg_n_0                                                                                    |                4 |              8 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/FDRE_I                    | controller_inst/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/S                         |                1 |              8 |
|  clk_IBUF_BUFG |                                                                                                                                                                  | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                   |                6 |             11 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar[6][12]_i_1_n_0                                                         |                                                                                                                       |                3 |             13 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar[5][12]_i_1_n_0                                                         |                                                                                                                       |                4 |             13 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar[4][12]_i_1_n_0                                                         |                                                                                                                       |                4 |             13 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar[1][12]_i_1_n_0                                                         |                                                                                                                       |                4 |             13 |
|  clk_IBUF_BUFG | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/pc_write_I                                                 | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                   |                4 |             13 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar[2][12]_i_1_n_0                                                         |                                                                                                                       |                5 |             13 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar[0][12]_i_1_n_0                                                         |                                                                                                                       |                3 |             13 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar[7][12]_i_1_n_0                                                         |                                                                                                                       |                3 |             13 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar[3][12]_i_1_n_0                                                         |                                                                                                                       |                3 |             13 |
|  clk_IBUF_BUFG |                                                                                                                                                                  | controller_inst/U0/iomodule_0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In[31]_i_1_n_0                                    |                7 |             16 |
|  clk_IBUF_BUFG | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Size_17to32.imm_Reg_reg[15]_0[0]                           | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                   |               10 |             16 |
|  clk_IBUF_BUFG | controller_inst/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo1_write                                                                                                 | controller_inst/U0/LMB_Rst_reg_n_0                                                                                    |                6 |             16 |
|  clk_IBUF_BUFG |                                                                                                                                                                  | controller_inst/U0/LMB_Rst_reg_n_0                                                                                    |               11 |             27 |
|  clk_IBUF_BUFG | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/lopt                                     |                                                                                                                       |               19 |             32 |
|  clk_IBUF_BUFG | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].MUXCY_XOR_I/lopt                                           |                                                                                                                       |               10 |             45 |
|  clk_IBUF_BUFG | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/lopt                                     | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                   |               32 |             81 |
|  clk_IBUF_BUFG |                                                                                                                                                                  |                                                                                                                       |               41 |             88 |
|  clk_IBUF      | controller_inst/U0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                   |                                                                                                                       |               32 |            128 |
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+----------------+


