
Studio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb80  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  0800bd58  0800bd58  0000cd58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be18  0800be18  0000d2e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800be18  0800be18  0000ce18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be20  0800be20  0000d2e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be20  0800be20  0000ce20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800be24  0800be24  0000ce24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002e0  20000000  0800be28  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001528  200002e0  0800c108  0000d2e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001808  0800c108  0000d808  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d2e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023c85  00000000  00000000  0000d310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003baf  00000000  00000000  00030f95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a0  00000000  00000000  00034b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000134c  00000000  00000000  000363e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a145  00000000  00000000  00037734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020ac7  00000000  00000000  00061879  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011769e  00000000  00000000  00082340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001999de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d24  00000000  00000000  00199a24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001a0748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200002e0 	.word	0x200002e0
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800bd40 	.word	0x0800bd40

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200002e4 	.word	0x200002e4
 8000214:	0800bd40 	.word	0x0800bd40

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295
 8000c08:	f000 b988 	b.w	8000f1c <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	9d08      	ldr	r5, [sp, #32]
 8000c2a:	468e      	mov	lr, r1
 8000c2c:	4604      	mov	r4, r0
 8000c2e:	4688      	mov	r8, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14a      	bne.n	8000cca <__udivmoddi4+0xa6>
 8000c34:	428a      	cmp	r2, r1
 8000c36:	4617      	mov	r7, r2
 8000c38:	d962      	bls.n	8000d00 <__udivmoddi4+0xdc>
 8000c3a:	fab2 f682 	clz	r6, r2
 8000c3e:	b14e      	cbz	r6, 8000c54 <__udivmoddi4+0x30>
 8000c40:	f1c6 0320 	rsb	r3, r6, #32
 8000c44:	fa01 f806 	lsl.w	r8, r1, r6
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	40b7      	lsls	r7, r6
 8000c4e:	ea43 0808 	orr.w	r8, r3, r8
 8000c52:	40b4      	lsls	r4, r6
 8000c54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c58:	fa1f fc87 	uxth.w	ip, r7
 8000c5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c60:	0c23      	lsrs	r3, r4, #16
 8000c62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x62>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c78:	f080 80ea 	bcs.w	8000e50 <__udivmoddi4+0x22c>
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	f240 80e7 	bls.w	8000e50 <__udivmoddi4+0x22c>
 8000c82:	3902      	subs	r1, #2
 8000c84:	443b      	add	r3, r7
 8000c86:	1a9a      	subs	r2, r3, r2
 8000c88:	b2a3      	uxth	r3, r4
 8000c8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9a:	459c      	cmp	ip, r3
 8000c9c:	d909      	bls.n	8000cb2 <__udivmoddi4+0x8e>
 8000c9e:	18fb      	adds	r3, r7, r3
 8000ca0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca4:	f080 80d6 	bcs.w	8000e54 <__udivmoddi4+0x230>
 8000ca8:	459c      	cmp	ip, r3
 8000caa:	f240 80d3 	bls.w	8000e54 <__udivmoddi4+0x230>
 8000cae:	443b      	add	r3, r7
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cb6:	eba3 030c 	sub.w	r3, r3, ip
 8000cba:	2100      	movs	r1, #0
 8000cbc:	b11d      	cbz	r5, 8000cc6 <__udivmoddi4+0xa2>
 8000cbe:	40f3      	lsrs	r3, r6
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d905      	bls.n	8000cda <__udivmoddi4+0xb6>
 8000cce:	b10d      	cbz	r5, 8000cd4 <__udivmoddi4+0xb0>
 8000cd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4608      	mov	r0, r1
 8000cd8:	e7f5      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000cda:	fab3 f183 	clz	r1, r3
 8000cde:	2900      	cmp	r1, #0
 8000ce0:	d146      	bne.n	8000d70 <__udivmoddi4+0x14c>
 8000ce2:	4573      	cmp	r3, lr
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xc8>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 8105 	bhi.w	8000ef6 <__udivmoddi4+0x2d2>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	4690      	mov	r8, r2
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e5      	beq.n	8000cc6 <__udivmoddi4+0xa2>
 8000cfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000cfe:	e7e2      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000d00:	2a00      	cmp	r2, #0
 8000d02:	f000 8090 	beq.w	8000e26 <__udivmoddi4+0x202>
 8000d06:	fab2 f682 	clz	r6, r2
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	f040 80a4 	bne.w	8000e58 <__udivmoddi4+0x234>
 8000d10:	1a8a      	subs	r2, r1, r2
 8000d12:	0c03      	lsrs	r3, r0, #16
 8000d14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d18:	b280      	uxth	r0, r0
 8000d1a:	b2bc      	uxth	r4, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d907      	bls.n	8000d42 <__udivmoddi4+0x11e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d38:	d202      	bcs.n	8000d40 <__udivmoddi4+0x11c>
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	f200 80e0 	bhi.w	8000f00 <__udivmoddi4+0x2dc>
 8000d40:	46c4      	mov	ip, r8
 8000d42:	1a9b      	subs	r3, r3, r2
 8000d44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d50:	fb02 f404 	mul.w	r4, r2, r4
 8000d54:	429c      	cmp	r4, r3
 8000d56:	d907      	bls.n	8000d68 <__udivmoddi4+0x144>
 8000d58:	18fb      	adds	r3, r7, r3
 8000d5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d5e:	d202      	bcs.n	8000d66 <__udivmoddi4+0x142>
 8000d60:	429c      	cmp	r4, r3
 8000d62:	f200 80ca 	bhi.w	8000efa <__udivmoddi4+0x2d6>
 8000d66:	4602      	mov	r2, r0
 8000d68:	1b1b      	subs	r3, r3, r4
 8000d6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d6e:	e7a5      	b.n	8000cbc <__udivmoddi4+0x98>
 8000d70:	f1c1 0620 	rsb	r6, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7a:	431f      	orrs	r7, r3
 8000d7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000d80:	fa20 f306 	lsr.w	r3, r0, r6
 8000d84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d92:	fa1f fc87 	uxth.w	ip, r7
 8000d96:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	fa02 f201 	lsl.w	r2, r2, r1
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x1a0>
 8000db0:	193c      	adds	r4, r7, r4
 8000db2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000db6:	f080 809c 	bcs.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	f240 8099 	bls.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	443c      	add	r4, r7
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	fa1f fe83 	uxth.w	lr, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dd8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ddc:	45a4      	cmp	ip, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1ce>
 8000de0:	193c      	adds	r4, r7, r4
 8000de2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000de6:	f080 8082 	bcs.w	8000eee <__udivmoddi4+0x2ca>
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d97f      	bls.n	8000eee <__udivmoddi4+0x2ca>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	443c      	add	r4, r7
 8000df2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df6:	eba4 040c 	sub.w	r4, r4, ip
 8000dfa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dfe:	4564      	cmp	r4, ip
 8000e00:	4673      	mov	r3, lr
 8000e02:	46e1      	mov	r9, ip
 8000e04:	d362      	bcc.n	8000ecc <__udivmoddi4+0x2a8>
 8000e06:	d05f      	beq.n	8000ec8 <__udivmoddi4+0x2a4>
 8000e08:	b15d      	cbz	r5, 8000e22 <__udivmoddi4+0x1fe>
 8000e0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000e0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000e12:	fa04 f606 	lsl.w	r6, r4, r6
 8000e16:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1a:	431e      	orrs	r6, r3
 8000e1c:	40cc      	lsrs	r4, r1
 8000e1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000e22:	2100      	movs	r1, #0
 8000e24:	e74f      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000e26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2a:	0c01      	lsrs	r1, r0, #16
 8000e2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e30:	b280      	uxth	r0, r0
 8000e32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e36:	463b      	mov	r3, r7
 8000e38:	4638      	mov	r0, r7
 8000e3a:	463c      	mov	r4, r7
 8000e3c:	46b8      	mov	r8, r7
 8000e3e:	46be      	mov	lr, r7
 8000e40:	2620      	movs	r6, #32
 8000e42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e46:	eba2 0208 	sub.w	r2, r2, r8
 8000e4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e4e:	e766      	b.n	8000d1e <__udivmoddi4+0xfa>
 8000e50:	4601      	mov	r1, r0
 8000e52:	e718      	b.n	8000c86 <__udivmoddi4+0x62>
 8000e54:	4610      	mov	r0, r2
 8000e56:	e72c      	b.n	8000cb2 <__udivmoddi4+0x8e>
 8000e58:	f1c6 0220 	rsb	r2, r6, #32
 8000e5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000e60:	40b7      	lsls	r7, r6
 8000e62:	40b1      	lsls	r1, r6
 8000e64:	fa20 f202 	lsr.w	r2, r0, r2
 8000e68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e72:	b2bc      	uxth	r4, r7
 8000e74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e78:	0c11      	lsrs	r1, r2, #16
 8000e7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7e:	fb08 f904 	mul.w	r9, r8, r4
 8000e82:	40b0      	lsls	r0, r6
 8000e84:	4589      	cmp	r9, r1
 8000e86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8a:	b280      	uxth	r0, r0
 8000e8c:	d93e      	bls.n	8000f0c <__udivmoddi4+0x2e8>
 8000e8e:	1879      	adds	r1, r7, r1
 8000e90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e94:	d201      	bcs.n	8000e9a <__udivmoddi4+0x276>
 8000e96:	4589      	cmp	r9, r1
 8000e98:	d81f      	bhi.n	8000eda <__udivmoddi4+0x2b6>
 8000e9a:	eba1 0109 	sub.w	r1, r1, r9
 8000e9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea2:	fb09 f804 	mul.w	r8, r9, r4
 8000ea6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eaa:	b292      	uxth	r2, r2
 8000eac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d229      	bcs.n	8000f08 <__udivmoddi4+0x2e4>
 8000eb4:	18ba      	adds	r2, r7, r2
 8000eb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eba:	d2c4      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ebc:	4542      	cmp	r2, r8
 8000ebe:	d2c2      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ec0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec4:	443a      	add	r2, r7
 8000ec6:	e7be      	b.n	8000e46 <__udivmoddi4+0x222>
 8000ec8:	45f0      	cmp	r8, lr
 8000eca:	d29d      	bcs.n	8000e08 <__udivmoddi4+0x1e4>
 8000ecc:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	e796      	b.n	8000e08 <__udivmoddi4+0x1e4>
 8000eda:	eba7 0909 	sub.w	r9, r7, r9
 8000ede:	4449      	add	r1, r9
 8000ee0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee8:	fb09 f804 	mul.w	r8, r9, r4
 8000eec:	e7db      	b.n	8000ea6 <__udivmoddi4+0x282>
 8000eee:	4673      	mov	r3, lr
 8000ef0:	e77f      	b.n	8000df2 <__udivmoddi4+0x1ce>
 8000ef2:	4650      	mov	r0, sl
 8000ef4:	e766      	b.n	8000dc4 <__udivmoddi4+0x1a0>
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e6fd      	b.n	8000cf6 <__udivmoddi4+0xd2>
 8000efa:	443b      	add	r3, r7
 8000efc:	3a02      	subs	r2, #2
 8000efe:	e733      	b.n	8000d68 <__udivmoddi4+0x144>
 8000f00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f04:	443b      	add	r3, r7
 8000f06:	e71c      	b.n	8000d42 <__udivmoddi4+0x11e>
 8000f08:	4649      	mov	r1, r9
 8000f0a:	e79c      	b.n	8000e46 <__udivmoddi4+0x222>
 8000f0c:	eba1 0109 	sub.w	r1, r1, r9
 8000f10:	46c4      	mov	ip, r8
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	e7c4      	b.n	8000ea6 <__udivmoddi4+0x282>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <KalmanInit>:
#include "Kalman.h"

// Initialize Kalman filter matrices and parameters
void KalmanInit(KALMAN *kalman, float32_t Matrix_A[16], float32_t Matrix_B[4], float32_t Q_scalar, float32_t R_scalar)
{
 8000f20:	b5b0      	push	{r4, r5, r7, lr}
 8000f22:	b0d0      	sub	sp, #320	@ 0x140
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000f2a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000f2e:	6018      	str	r0, [r3, #0]
 8000f30:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000f34:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8000f38:	6019      	str	r1, [r3, #0]
 8000f3a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000f3e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000f48:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8000f4c:	ed83 0a00 	vstr	s0, [r3]
 8000f50:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000f54:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000f58:	edc3 0a00 	vstr	s1, [r3]
	// set constance

	//Matrix A
	for (int i = 0; i < 16; i++)
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8000f62:	e018      	b.n	8000f96 <KalmanInit+0x76>
	{
		kalman->A_f32[i] = Matrix_A[i];
 8000f64:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8000f6e:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8000f72:	6812      	ldr	r2, [r2, #0]
 8000f74:	4413      	add	r3, r2
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000f7c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000f80:	6819      	ldr	r1, [r3, #0]
 8000f82:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	440b      	add	r3, r1
 8000f8a:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 8000f8c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000f90:	3301      	adds	r3, #1
 8000f92:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8000f96:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000f9a:	2b0f      	cmp	r3, #15
 8000f9c:	dde2      	ble.n	8000f64 <KalmanInit+0x44>
	}
	arm_mat_init_f32(&kalman->A, 4, 4, kalman->A_f32);
 8000f9e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000fa2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 8000fac:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000fb0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2204      	movs	r2, #4
 8000fb8:	2104      	movs	r1, #4
 8000fba:	f00a fe1f 	bl	800bbfc <arm_mat_init_f32>
	//Matrix A transpose
	arm_mat_init_f32(&kalman->A_t, 4, 4, kalman->A_t_f32);
 8000fbe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000fc2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f103 0088 	add.w	r0, r3, #136	@ 0x88
 8000fcc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000fd0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	3340      	adds	r3, #64	@ 0x40
 8000fd8:	2204      	movs	r2, #4
 8000fda:	2104      	movs	r1, #4
 8000fdc:	f00a fe0e 	bl	800bbfc <arm_mat_init_f32>
	arm_mat_trans_f32(&kalman->A, &kalman->A_t);
 8000fe0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000fe4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 8000fee:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000ff2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	3388      	adds	r3, #136	@ 0x88
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4610      	mov	r0, r2
 8000ffe:	f00a fe15 	bl	800bc2c <arm_mat_trans_f32>

	//Matrix B
	for(int i = 0; i<4; i++)
 8001002:	2300      	movs	r3, #0
 8001004:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001008:	e019      	b.n	800103e <KalmanInit+0x11e>
	{
		kalman->B_f32[i] = Matrix_B[i];
 800100a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001014:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8001018:	6812      	ldr	r2, [r2, #0]
 800101a:	4413      	add	r3, r2
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001022:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001026:	6819      	ldr	r1, [r3, #0]
 8001028:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800102c:	3324      	adds	r3, #36	@ 0x24
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	440b      	add	r3, r1
 8001032:	601a      	str	r2, [r3, #0]
	for(int i = 0; i<4; i++)
 8001034:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001038:	3301      	adds	r3, #1
 800103a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800103e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001042:	2b03      	cmp	r3, #3
 8001044:	dde1      	ble.n	800100a <KalmanInit+0xea>
	}
	arm_mat_init_f32(&kalman->B, 4, 1, kalman->B_f32);
 8001046:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800104a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f103 00d0 	add.w	r0, r3, #208	@ 0xd0
 8001054:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001058:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	3390      	adds	r3, #144	@ 0x90
 8001060:	2201      	movs	r2, #1
 8001062:	2104      	movs	r1, #4
 8001064:	f00a fdca 	bl	800bbfc <arm_mat_init_f32>

	//Matrix G
	float32_t G_new[4] = {0, 0, 1, 0};
 8001068:	f04f 0300 	mov.w	r3, #0
 800106c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8001070:	f04f 0300 	mov.w	r3, #0
 8001074:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001078:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800107c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8001080:	f04f 0300 	mov.w	r3, #0
 8001084:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
	memcpy(kalman->G_f32, G_new, sizeof(G_new));
 8001088:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800108c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	33d8      	adds	r3, #216	@ 0xd8
 8001094:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8001098:	2210      	movs	r2, #16
 800109a:	4618      	mov	r0, r3
 800109c:	f00a fe42 	bl	800bd24 <memcpy>
	arm_mat_init_f32(&kalman->G, 4, 1, kalman->G_f32);
 80010a0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80010a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f103 00e8 	add.w	r0, r3, #232	@ 0xe8
 80010ae:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80010b2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	33d8      	adds	r3, #216	@ 0xd8
 80010ba:	2201      	movs	r2, #1
 80010bc:	2104      	movs	r1, #4
 80010be:	f00a fd9d 	bl	800bbfc <arm_mat_init_f32>

	//Matrix H
	float32_t H_new[4] = {1, 0, 0, 0};
 80010c2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80010c6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80010ca:	f04f 0300 	mov.w	r3, #0
 80010ce:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80010d2:	f04f 0300 	mov.w	r3, #0
 80010d6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80010da:	f04f 0300 	mov.w	r3, #0
 80010de:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	memcpy(kalman->H_f32, H_new, sizeof(H_new));
 80010e2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80010e6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	33f0      	adds	r3, #240	@ 0xf0
 80010ee:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 80010f2:	2210      	movs	r2, #16
 80010f4:	4618      	mov	r0, r3
 80010f6:	f00a fe15 	bl	800bd24 <memcpy>
	arm_mat_init_f32(&kalman->H, 1, 4, kalman->H_f32);
 80010fa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80010fe:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f503 7088 	add.w	r0, r3, #272	@ 0x110
 8001108:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800110c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	33f0      	adds	r3, #240	@ 0xf0
 8001114:	2204      	movs	r2, #4
 8001116:	2101      	movs	r1, #1
 8001118:	f00a fd70 	bl	800bbfc <arm_mat_init_f32>

	//MatrixH traspose
	float32_t H_t_new[4] = {0, 0, 0, 0};
 800111c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
	memcpy(kalman->H_t_f32, H_t_new, sizeof(H_t_new));
 800112a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800112e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001138:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 800113c:	2210      	movs	r2, #16
 800113e:	4618      	mov	r0, r3
 8001140:	f00a fdf0 	bl	800bd24 <memcpy>
	arm_mat_init_f32(&kalman->H_t, 4,1,kalman->H_t_f32);
 8001144:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001148:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f503 708c 	add.w	r0, r3, #280	@ 0x118
 8001152:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001156:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001160:	2201      	movs	r2, #1
 8001162:	2104      	movs	r1, #4
 8001164:	f00a fd4a 	bl	800bbfc <arm_mat_init_f32>
	arm_mat_trans_f32(&kalman->H, &kalman->H_t);
 8001168:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800116c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f503 7288 	add.w	r2, r3, #272	@ 0x110
 8001176:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800117a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 8001184:	4619      	mov	r1, r3
 8001186:	4610      	mov	r0, r2
 8001188:	f00a fd50 	bl	800bc2c <arm_mat_trans_f32>

	//Matrix I
	float32_t I_new[16] =
 800118c:	4bdb      	ldr	r3, [pc, #876]	@ (80014fc <KalmanInit+0x5dc>)
 800118e:	f107 04c8 	add.w	r4, r7, #200	@ 0xc8
 8001192:	461d      	mov	r5, r3
 8001194:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001196:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001198:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800119a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800119c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800119e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011a0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80011a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			1.0, 0.0, 0.0, 0.0,
			0.0, 1.0, 0.0, 0.0,
			0.0, 0.0, 1.0, 0.0,
			0.0, 0.0, 0.0, 1.0,
	};
	memcpy(kalman->I_f32, I_new, sizeof(I_new));
 80011a8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80011ac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 80011b6:	f107 01c8 	add.w	r1, r7, #200	@ 0xc8
 80011ba:	2240      	movs	r2, #64	@ 0x40
 80011bc:	4618      	mov	r0, r3
 80011be:	f00a fdb1 	bl	800bd24 <memcpy>
	arm_mat_init_f32(&kalman->I, 4, 4,kalman->I_f32);
 80011c2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80011c6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f503 70b0 	add.w	r0, r3, #352	@ 0x160
 80011d0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80011d4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 80011de:	2204      	movs	r2, #4
 80011e0:	2104      	movs	r1, #4
 80011e2:	f00a fd0b 	bl	800bbfc <arm_mat_init_f32>

	//Measurement
	float32_t Z_new[1] = {0};
 80011e6:	f04f 0300 	mov.w	r3, #0
 80011ea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	memcpy(kalman->Z_f32, Z_new, sizeof(Z_new));
 80011ee:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80011f2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80011fc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001200:	601a      	str	r2, [r3, #0]
	arm_mat_init_f32(&kalman->Z, 1, 1, kalman->Z_f32);
 8001202:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001206:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f503 70b6 	add.w	r0, r3, #364	@ 0x16c
 8001210:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001214:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800121e:	2201      	movs	r2, #1
 8001220:	2101      	movs	r1, #1
 8001222:	f00a fceb 	bl	800bbfc <arm_mat_init_f32>

	//Matrix X
	float32_t X_init[4] = { 0 };
 8001226:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	609a      	str	r2, [r3, #8]
 8001232:	60da      	str	r2, [r3, #12]
	memcpy(kalman->X_f32, X_init, sizeof(X_init));
 8001234:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001238:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f503 73ba 	add.w	r3, r3, #372	@ 0x174
 8001242:	f107 01b4 	add.w	r1, r7, #180	@ 0xb4
 8001246:	2210      	movs	r2, #16
 8001248:	4618      	mov	r0, r3
 800124a:	f00a fd6b 	bl	800bd24 <memcpy>
	memcpy(kalman->X_pred_f32, X_init, sizeof(X_init));
 800124e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001252:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 800125c:	f107 01b4 	add.w	r1, r7, #180	@ 0xb4
 8001260:	2210      	movs	r2, #16
 8001262:	4618      	mov	r0, r3
 8001264:	f00a fd5e 	bl	800bd24 <memcpy>
	arm_mat_init_f32(&kalman->X, 4, 1, kalman->X_f32);
 8001268:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800126c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f503 70ca 	add.w	r0, r3, #404	@ 0x194
 8001276:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800127a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f503 73ba 	add.w	r3, r3, #372	@ 0x174
 8001284:	2201      	movs	r2, #1
 8001286:	2104      	movs	r1, #4
 8001288:	f00a fcb8 	bl	800bbfc <arm_mat_init_f32>
	arm_mat_init_f32(&kalman->X_pred, 4, 1, kalman->X_pred_f32);
 800128c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001290:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f503 70ce 	add.w	r0, r3, #412	@ 0x19c
 800129a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800129e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 80012a8:	2201      	movs	r2, #1
 80012aa:	2104      	movs	r1, #4
 80012ac:	f00a fca6 	bl	800bbfc <arm_mat_init_f32>

	//Matrix P
	float32_t P_init[16] = {
 80012b0:	4b93      	ldr	r3, [pc, #588]	@ (8001500 <KalmanInit+0x5e0>)
 80012b2:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 80012b6:	461d      	mov	r5, r3
 80012b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012c4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80012c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	    100.0, 0.0, 0.0, 0.0,
	    0.0, 100.0, 0.0, 0.0,
	    0.0, 0.0, 100.0, 0.0,
	    0.0, 0.0, 0.0, 100.0
	};
	memcpy(kalman->P_f32, P_init, sizeof(P_init));
 80012cc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80012d0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f503 73d2 	add.w	r3, r3, #420	@ 0x1a4
 80012da:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 80012de:	2240      	movs	r2, #64	@ 0x40
 80012e0:	4618      	mov	r0, r3
 80012e2:	f00a fd1f 	bl	800bd24 <memcpy>
	memcpy(kalman->P_pred_f32, P_init, sizeof(P_init));
 80012e6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80012ea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80012f4:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 80012f8:	2240      	movs	r2, #64	@ 0x40
 80012fa:	4618      	mov	r0, r3
 80012fc:	f00a fd12 	bl	800bd24 <memcpy>
	arm_mat_init_f32(&kalman->P, 4, 4, kalman->P_f32);
 8001300:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001304:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f503 7009 	add.w	r0, r3, #548	@ 0x224
 800130e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001312:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f503 73d2 	add.w	r3, r3, #420	@ 0x1a4
 800131c:	2204      	movs	r2, #4
 800131e:	2104      	movs	r1, #4
 8001320:	f00a fc6c 	bl	800bbfc <arm_mat_init_f32>
	arm_mat_init_f32(&kalman->P_pred, 4, 4, kalman->P_pred_f32);
 8001324:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001328:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f503 700b 	add.w	r0, r3, #556	@ 0x22c
 8001332:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001336:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8001340:	2204      	movs	r2, #4
 8001342:	2104      	movs	r1, #4
 8001344:	f00a fc5a 	bl	800bbfc <arm_mat_init_f32>

	//Matrix K (kalman gain)
	float32_t K_new[4] = {0};
 8001348:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	60da      	str	r2, [r3, #12]
	memcpy(kalman->K_f32, K_new, sizeof(K_new));
 8001356:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800135a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f503 730d 	add.w	r3, r3, #564	@ 0x234
 8001364:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 8001368:	2210      	movs	r2, #16
 800136a:	4618      	mov	r0, r3
 800136c:	f00a fcda 	bl	800bd24 <memcpy>
	arm_mat_init_f32(&kalman->K, 4, 1, kalman->K_f32);
 8001370:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001374:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f503 7011 	add.w	r0, r3, #580	@ 0x244
 800137e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001382:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f503 730d 	add.w	r3, r3, #564	@ 0x234
 800138c:	2201      	movs	r2, #1
 800138e:	2104      	movs	r1, #4
 8001390:	f00a fc34 	bl	800bbfc <arm_mat_init_f32>

	//Matrix Q
	float32_t Q_new[16] =
 8001394:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001398:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800139c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80013a0:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 80013a4:	6812      	ldr	r2, [r2, #0]
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013ac:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80013b0:	f04f 0200 	mov.w	r2, #0
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013ba:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80013be:	f04f 0200 	mov.w	r2, #0
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013c8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80013cc:	f04f 0200 	mov.w	r2, #0
 80013d0:	60da      	str	r2, [r3, #12]
 80013d2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013d6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80013da:	f04f 0200 	mov.w	r2, #0
 80013de:	611a      	str	r2, [r3, #16]
 80013e0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013e4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80013e8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80013ec:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 80013f0:	6812      	ldr	r2, [r2, #0]
 80013f2:	615a      	str	r2, [r3, #20]
 80013f4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013f8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80013fc:	f04f 0200 	mov.w	r2, #0
 8001400:	619a      	str	r2, [r3, #24]
 8001402:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001406:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800140a:	f04f 0200 	mov.w	r2, #0
 800140e:	61da      	str	r2, [r3, #28]
 8001410:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001414:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001418:	f04f 0200 	mov.w	r2, #0
 800141c:	621a      	str	r2, [r3, #32]
 800141e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001422:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001426:	f04f 0200 	mov.w	r2, #0
 800142a:	625a      	str	r2, [r3, #36]	@ 0x24
 800142c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001430:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001434:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001438:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800143c:	6812      	ldr	r2, [r2, #0]
 800143e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001440:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001444:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800144e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001452:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001456:	f04f 0200 	mov.w	r2, #0
 800145a:	631a      	str	r2, [r3, #48]	@ 0x30
 800145c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001460:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	635a      	str	r2, [r3, #52]	@ 0x34
 800146a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800146e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001472:	f04f 0200 	mov.w	r2, #0
 8001476:	639a      	str	r2, [r3, #56]	@ 0x38
 8001478:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800147c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001480:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001484:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8001488:	6812      	ldr	r2, [r2, #0]
 800148a:	63da      	str	r2, [r3, #60]	@ 0x3c
			Q_scalar, 0.0, 0.0, 0.0,
			0.0, Q_scalar, 0.0, 0.0,
			0.0, 0.0, Q_scalar, 0.0,
			0.0, 0.0, 0.0, Q_scalar
	};
	memcpy(kalman->Q_f32, Q_new, sizeof(Q_new));
 800148c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001490:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f503 7313 	add.w	r3, r3, #588	@ 0x24c
 800149a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800149e:	2240      	movs	r2, #64	@ 0x40
 80014a0:	4618      	mov	r0, r3
 80014a2:	f00a fc3f 	bl	800bd24 <memcpy>
	arm_mat_init_f32(&kalman->Q, 4, 4, kalman->Q_f32);
 80014a6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80014aa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f503 7023 	add.w	r0, r3, #652	@ 0x28c
 80014b4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80014b8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f503 7313 	add.w	r3, r3, #588	@ 0x24c
 80014c2:	2204      	movs	r2, #4
 80014c4:	2104      	movs	r1, #4
 80014c6:	f00a fb99 	bl	800bbfc <arm_mat_init_f32>

	//MatrixR
	float32_t R_new[1] = {R_scalar};
 80014ca:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80014ce:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80014d2:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80014d6:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 80014da:	6812      	ldr	r2, [r2, #0]
 80014dc:	601a      	str	r2, [r3, #0]
	memcpy(kalman->R_f32, R_new, sizeof(R_new));
 80014de:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80014e2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 80014ec:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80014f0:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 80014f4:	6812      	ldr	r2, [r2, #0]
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	e004      	b.n	8001504 <KalmanInit+0x5e4>
 80014fa:	bf00      	nop
 80014fc:	0800bd58 	.word	0x0800bd58
 8001500:	0800bd98 	.word	0x0800bd98
	arm_mat_init_f32(&kalman->R, 1, 1, kalman->R_f32);
 8001504:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001508:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 8001512:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001516:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8001520:	2201      	movs	r2, #1
 8001522:	2101      	movs	r1, #1
 8001524:	f00a fb6a 	bl	800bbfc <arm_mat_init_f32>

	//Matrix of contol input
	float32_t U_new[1] = {0.0};
 8001528:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800152c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001530:	f04f 0200 	mov.w	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
	memcpy(kalman->U_f32, U_new, sizeof(U_new));
 8001536:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800153a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f503 7337 	add.w	r3, r3, #732	@ 0x2dc
 8001544:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001548:	f5a2 7292 	sub.w	r2, r2, #292	@ 0x124
 800154c:	6812      	ldr	r2, [r2, #0]
 800154e:	601a      	str	r2, [r3, #0]
	arm_mat_init_f32(&kalman->U, 1, 1, kalman->U_f32);
 8001550:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001554:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f503 7038 	add.w	r0, r3, #736	@ 0x2e0
 800155e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001562:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f503 7337 	add.w	r3, r3, #732	@ 0x2dc
 800156c:	2201      	movs	r2, #1
 800156e:	2101      	movs	r1, #1
 8001570:	f00a fb44 	bl	800bbfc <arm_mat_init_f32>

}
 8001574:	bf00      	nop
 8001576:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 800157a:	46bd      	mov	sp, r7
 800157c:	bdb0      	pop	{r4, r5, r7, pc}
 800157e:	bf00      	nop

08001580 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001584:	4b0d      	ldr	r3, [pc, #52]	@ (80015bc <modbus_1t5_Timeout+0x3c>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2201      	movs	r2, #1
 800158a:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 800158c:	4b0b      	ldr	r3, [pc, #44]	@ (80015bc <modbus_1t5_Timeout+0x3c>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	691b      	ldr	r3, [r3, #16]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2200      	movs	r2, #0
 8001596:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001598:	4b08      	ldr	r3, [pc, #32]	@ (80015bc <modbus_1t5_Timeout+0x3c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	691b      	ldr	r3, [r3, #16]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <modbus_1t5_Timeout+0x3c>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	691b      	ldr	r3, [r3, #16]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f042 0201 	orr.w	r2, r2, #1
 80015ae:	601a      	str	r2, [r3, #0]
}
 80015b0:	bf00      	nop
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	200002fc 	.word	0x200002fc

080015c0 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 80015c8:	4b04      	ldr	r3, [pc, #16]	@ (80015dc <modbus_3t5_Timeout+0x1c>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2201      	movs	r2, #1
 80015ce:	755a      	strb	r2, [r3, #21]

}
 80015d0:	bf00      	nop
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr
 80015dc:	200002fc 	.word	0x200002fc

080015e0 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f009 f9ad 	bl	800a948 <HAL_UART_GetError>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b20      	cmp	r3, #32
 80015f2:	d101      	bne.n	80015f8 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 80015f4:	f7ff ffc4 	bl	8001580 <modbus_1t5_Timeout>

	}
}
 80015f8:	bf00      	nop
 80015fa:	3708      	adds	r7, #8
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}

08001600 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 800160a:	4a25      	ldr	r2, [pc, #148]	@ (80016a0 <Modbus_init+0xa0>)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8001610:	4b23      	ldr	r3, [pc, #140]	@ (80016a0 <Modbus_init+0xa0>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	683a      	ldr	r2, [r7, #0]
 8001616:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	691b      	ldr	r3, [r3, #16]
 800161c:	4a21      	ldr	r2, [pc, #132]	@ (80016a4 <Modbus_init+0xa4>)
 800161e:	210e      	movs	r1, #14
 8001620:	4618      	mov	r0, r3
 8001622:	f007 fbb5 	bl	8008d90 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	2110      	movs	r1, #16
 800162c:	4618      	mov	r0, r3
 800162e:	f009 f935 	bl	800a89c <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	68db      	ldr	r3, [r3, #12]
 8001636:	4618      	mov	r0, r3
 8001638:	f009 f94c 	bl	800a8d4 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	4a19      	ldr	r2, [pc, #100]	@ (80016a8 <Modbus_init+0xa8>)
 8001642:	2104      	movs	r1, #4
 8001644:	4618      	mov	r0, r3
 8001646:	f008 fbf3 	bl	8009e30 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 800164a:	4b15      	ldr	r3, [pc, #84]	@ (80016a0 <Modbus_init+0xa0>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001650:	4b13      	ldr	r3, [pc, #76]	@ (80016a0 <Modbus_init+0xa0>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	4b12      	ldr	r3, [pc, #72]	@ (80016a0 <Modbus_init+0xa0>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 800165c:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001660:	4413      	add	r3, r2
 8001662:	3302      	adds	r3, #2
 8001664:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001668:	4619      	mov	r1, r3
 800166a:	f008 fd1b 	bl	800a0a4 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 800166e:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <Modbus_init+0xa0>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	691b      	ldr	r3, [r3, #16]
 8001674:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001678:	b2db      	uxtb	r3, r3
 800167a:	2b01      	cmp	r3, #1
 800167c:	d10c      	bne.n	8001698 <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 800167e:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <Modbus_init+0xa0>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	691b      	ldr	r3, [r3, #16]
 8001684:	4618      	mov	r0, r3
 8001686:	f006 faaf 	bl	8007be8 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 800168a:	4b05      	ldr	r3, [pc, #20]	@ (80016a0 <Modbus_init+0xa0>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	691b      	ldr	r3, [r3, #16]
 8001690:	2100      	movs	r1, #0
 8001692:	4618      	mov	r0, r3
 8001694:	f006 fd08 	bl	80080a8 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001698:	bf00      	nop
 800169a:	3708      	adds	r7, #8
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	200002fc 	.word	0x200002fc
 80016a4:	080015c1 	.word	0x080015c1
 80016a8:	080015e1 	.word	0x080015e1

080016ac <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 80016b8:	23ff      	movs	r3, #255	@ 0xff
 80016ba:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 80016bc:	23ff      	movs	r3, #255	@ 0xff
 80016be:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 80016c0:	e013      	b.n	80016ea <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	1c5a      	adds	r2, r3, #1
 80016c6:	607a      	str	r2, [r7, #4]
 80016c8:	781a      	ldrb	r2, [r3, #0]
 80016ca:	7bbb      	ldrb	r3, [r7, #14]
 80016cc:	4053      	eors	r3, r2
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 80016d2:	4a10      	ldr	r2, [pc, #64]	@ (8001714 <CRC16+0x68>)
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	4413      	add	r3, r2
 80016d8:	781a      	ldrb	r2, [r3, #0]
 80016da:	7bfb      	ldrb	r3, [r7, #15]
 80016dc:	4053      	eors	r3, r2
 80016de:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 80016e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001718 <CRC16+0x6c>)
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	4413      	add	r3, r2
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 80016ea:	883b      	ldrh	r3, [r7, #0]
 80016ec:	1e5a      	subs	r2, r3, #1
 80016ee:	803a      	strh	r2, [r7, #0]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d1e6      	bne.n	80016c2 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	b21b      	sxth	r3, r3
 80016f8:	021b      	lsls	r3, r3, #8
 80016fa:	b21a      	sxth	r2, r3
 80016fc:	7bbb      	ldrb	r3, [r7, #14]
 80016fe:	b21b      	sxth	r3, r3
 8001700:	4313      	orrs	r3, r2
 8001702:	b21b      	sxth	r3, r3
 8001704:	b29b      	uxth	r3, r3
}
 8001706:	4618      	mov	r0, r3
 8001708:	3714      	adds	r7, #20
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	20000100 	.word	0x20000100
 8001718:	20000000 	.word	0x20000000

0800171c <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8001722:	4b7e      	ldr	r3, [pc, #504]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	7ddb      	ldrb	r3, [r3, #23]
 8001728:	3b01      	subs	r3, #1
 800172a:	2b03      	cmp	r3, #3
 800172c:	d80a      	bhi.n	8001744 <Modbus_Protocal_Worker+0x28>
 800172e:	a201      	add	r2, pc, #4	@ (adr r2, 8001734 <Modbus_Protocal_Worker+0x18>)
 8001730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001734:	0800174f 	.word	0x0800174f
 8001738:	080018e3 	.word	0x080018e3
 800173c:	080017db 	.word	0x080017db
 8001740:	0800181f 	.word	0x0800181f
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001744:	4b75      	ldr	r3, [pc, #468]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2201      	movs	r2, #1
 800174a:	75da      	strb	r2, [r3, #23]
		break;
 800174c:	e0e1      	b.n	8001912 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 800174e:	4b73      	ldr	r3, [pc, #460]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8001756:	2b00      	cmp	r3, #0
 8001758:	d006      	beq.n	8001768 <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 800175a:	4b70      	ldr	r3, [pc, #448]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2202      	movs	r2, #2
 8001760:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 8001762:	f000 f9cd 	bl	8001b00 <Modbus_Emission>
 8001766:	e018      	b.n	800179a <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 8001768:	4b6c      	ldr	r3, [pc, #432]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	68db      	ldr	r3, [r3, #12]
 800176e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8001772:	4b6a      	ldr	r3, [pc, #424]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800177c:	b29b      	uxth	r3, r3
 800177e:	429a      	cmp	r2, r3
 8001780:	d00b      	beq.n	800179a <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8001782:	4b66      	ldr	r3, [pc, #408]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2200      	movs	r2, #0
 8001788:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 800178a:	4b64      	ldr	r3, [pc, #400]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2200      	movs	r2, #0
 8001790:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 8001792:	4b62      	ldr	r3, [pc, #392]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2203      	movs	r2, #3
 8001798:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 800179a:	4b60      	ldr	r3, [pc, #384]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017a4:	2b20      	cmp	r3, #32
 80017a6:	f040 80ad 	bne.w	8001904 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 80017aa:	4b5c      	ldr	r3, [pc, #368]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2200      	movs	r2, #0
 80017b0:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 80017b4:	4b59      	ldr	r3, [pc, #356]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 80017ba:	4b58      	ldr	r3, [pc, #352]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	4b57      	ldr	r3, [pc, #348]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 80017c6:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80017ca:	4413      	add	r3, r2
 80017cc:	3302      	adds	r3, #2
 80017ce:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80017d2:	4619      	mov	r1, r3
 80017d4:	f008 fc66 	bl	800a0a4 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 80017d8:	e094      	b.n	8001904 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 80017da:	4b50      	ldr	r3, [pc, #320]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	7d1b      	ldrb	r3, [r3, #20]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	f000 8091 	beq.w	8001908 <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 80017e6:	4b4d      	ldr	r3, [pc, #308]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	22fe      	movs	r2, #254	@ 0xfe
 80017ec:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 80017ee:	4b4b      	ldr	r3, [pc, #300]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 80017f8:	4b48      	ldr	r3, [pc, #288]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 8001808:	4b44      	ldr	r3, [pc, #272]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 800180a:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 800180c:	1a8a      	subs	r2, r1, r2
 800180e:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 8001810:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8001814:	4b41      	ldr	r3, [pc, #260]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2204      	movs	r2, #4
 800181a:	75da      	strb	r2, [r3, #23]
		}
		break;
 800181c:	e074      	b.n	8001908 <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 800181e:	4b3f      	ldr	r3, [pc, #252]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8001826:	f113 0f02 	cmn.w	r3, #2
 800182a:	d150      	bne.n	80018ce <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 800182c:	4b3b      	ldr	r3, [pc, #236]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2200      	movs	r2, #0
 8001832:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001834:	4b39      	ldr	r3, [pc, #228]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f203 2272 	addw	r2, r3, #626	@ 0x272
 800183c:	4b37      	ldr	r3, [pc, #220]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001844:	3b02      	subs	r3, #2
 8001846:	4619      	mov	r1, r3
 8001848:	4610      	mov	r0, r2
 800184a:	f7ff ff2f 	bl	80016ac <CRC16>
 800184e:	4603      	mov	r3, r0
 8001850:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001852:	793a      	ldrb	r2, [r7, #4]
 8001854:	4b31      	ldr	r3, [pc, #196]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 8001856:	6819      	ldr	r1, [r3, #0]
 8001858:	4b30      	ldr	r3, [pc, #192]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001860:	3b02      	subs	r3, #2
 8001862:	440b      	add	r3, r1
 8001864:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 8001868:	429a      	cmp	r2, r3
 800186a:	d10c      	bne.n	8001886 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 800186c:	797a      	ldrb	r2, [r7, #5]
 800186e:	4b2b      	ldr	r3, [pc, #172]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 8001870:	6819      	ldr	r1, [r3, #0]
 8001872:	4b2a      	ldr	r3, [pc, #168]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800187a:	3b01      	subs	r3, #1
 800187c:	440b      	add	r3, r1
 800187e:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001882:	429a      	cmp	r2, r3
 8001884:	d004      	beq.n	8001890 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8001886:	4b25      	ldr	r3, [pc, #148]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	22ff      	movs	r2, #255	@ 0xff
 800188c:	759a      	strb	r2, [r3, #22]
				break;
 800188e:	e040      	b.n	8001912 <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001890:	4b22      	ldr	r3, [pc, #136]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 8001898:	4b20      	ldr	r3, [pc, #128]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	429a      	cmp	r2, r3
 80018a0:	d113      	bne.n	80018ca <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80018a2:	4b1e      	ldr	r3, [pc, #120]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 80018aa:	4b1c      	ldr	r3, [pc, #112]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 80018b2:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 80018b4:	4b19      	ldr	r3, [pc, #100]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80018bc:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 80018be:	461a      	mov	r2, r3
 80018c0:	f00a fa30 	bl	800bd24 <memcpy>

			//execute command
			Modbus_frame_response();
 80018c4:	f000 f904 	bl	8001ad0 <Modbus_frame_response>
 80018c8:	e001      	b.n	80018ce <Modbus_Protocal_Worker+0x1b2>
				break;
 80018ca:	bf00      	nop
					}
		break;


	}
}
 80018cc:	e021      	b.n	8001912 <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 80018ce:	4b13      	ldr	r3, [pc, #76]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	7d5b      	ldrb	r3, [r3, #21]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d019      	beq.n	800190c <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 80018d8:	4b10      	ldr	r3, [pc, #64]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	2201      	movs	r2, #1
 80018de:	75da      	strb	r2, [r3, #23]
		break;
 80018e0:	e014      	b.n	800190c <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80018e2:	4b0e      	ldr	r3, [pc, #56]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018ec:	2b20      	cmp	r3, #32
 80018ee:	d10f      	bne.n	8001910 <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 80018f0:	4b0a      	ldr	r3, [pc, #40]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2200      	movs	r2, #0
 80018f6:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 80018fa:	4b08      	ldr	r3, [pc, #32]	@ (800191c <Modbus_Protocal_Worker+0x200>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2201      	movs	r2, #1
 8001900:	75da      	strb	r2, [r3, #23]
		break;
 8001902:	e005      	b.n	8001910 <Modbus_Protocal_Worker+0x1f4>
		break;
 8001904:	bf00      	nop
 8001906:	e004      	b.n	8001912 <Modbus_Protocal_Worker+0x1f6>
		break;
 8001908:	bf00      	nop
 800190a:	e002      	b.n	8001912 <Modbus_Protocal_Worker+0x1f6>
		break;
 800190c:	bf00      	nop
 800190e:	e000      	b.n	8001912 <Modbus_Protocal_Worker+0x1f6>
		break;
 8001910:	bf00      	nop
}
 8001912:	bf00      	nop
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200002fc 	.word	0x200002fc

08001920 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001926:	4b1d      	ldr	r3, [pc, #116]	@ (800199c <modbusWrite1Register+0x7c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	7e5b      	ldrb	r3, [r3, #25]
 800192c:	021b      	lsls	r3, r3, #8
 800192e:	b29b      	uxth	r3, r3
 8001930:	4a1a      	ldr	r2, [pc, #104]	@ (800199c <modbusWrite1Register+0x7c>)
 8001932:	6812      	ldr	r2, [r2, #0]
 8001934:	7e92      	ldrb	r2, [r2, #26]
 8001936:	4413      	add	r3, r2
 8001938:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800193a:	88fa      	ldrh	r2, [r7, #6]
 800193c:	4b17      	ldr	r3, [pc, #92]	@ (800199c <modbusWrite1Register+0x7c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	429a      	cmp	r2, r3
 8001944:	d903      	bls.n	800194e <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001946:	2002      	movs	r0, #2
 8001948:	f000 f8a0 	bl	8001a8c <ModbusErrorReply>
			 return;
 800194c:	e023      	b.n	8001996 <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 800194e:	4b13      	ldr	r3, [pc, #76]	@ (800199c <modbusWrite1Register+0x7c>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	4b12      	ldr	r3, [pc, #72]	@ (800199c <modbusWrite1Register+0x7c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	6859      	ldr	r1, [r3, #4]
 8001958:	88fb      	ldrh	r3, [r7, #6]
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	440b      	add	r3, r1
 800195e:	7ed2      	ldrb	r2, [r2, #27]
 8001960:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 8001962:	4b0e      	ldr	r3, [pc, #56]	@ (800199c <modbusWrite1Register+0x7c>)
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	4b0d      	ldr	r3, [pc, #52]	@ (800199c <modbusWrite1Register+0x7c>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	6859      	ldr	r1, [r3, #4]
 800196c:	88fb      	ldrh	r3, [r7, #6]
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	440b      	add	r3, r1
 8001972:	7f12      	ldrb	r2, [r2, #28]
 8001974:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 8001976:	4b09      	ldr	r3, [pc, #36]	@ (800199c <modbusWrite1Register+0x7c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 800197e:	4b07      	ldr	r3, [pc, #28]	@ (800199c <modbusWrite1Register+0x7c>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 8001984:	2208      	movs	r2, #8
 8001986:	4619      	mov	r1, r3
 8001988:	f00a f9cc 	bl	800bd24 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 800198c:	4b03      	ldr	r3, [pc, #12]	@ (800199c <modbusWrite1Register+0x7c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2205      	movs	r2, #5
 8001992:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	200002fc 	.word	0x200002fc

080019a0 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80019a0:	b590      	push	{r4, r7, lr}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 80019a6:	4b38      	ldr	r3, [pc, #224]	@ (8001a88 <modbusRead1Register+0xe8>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	7edb      	ldrb	r3, [r3, #27]
 80019ac:	021b      	lsls	r3, r3, #8
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	4a35      	ldr	r2, [pc, #212]	@ (8001a88 <modbusRead1Register+0xe8>)
 80019b2:	6812      	ldr	r2, [r2, #0]
 80019b4:	7f12      	ldrb	r2, [r2, #28]
 80019b6:	4413      	add	r3, r2
 80019b8:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 80019ba:	4b33      	ldr	r3, [pc, #204]	@ (8001a88 <modbusRead1Register+0xe8>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	7e5b      	ldrb	r3, [r3, #25]
 80019c0:	021b      	lsls	r3, r3, #8
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	4a30      	ldr	r2, [pc, #192]	@ (8001a88 <modbusRead1Register+0xe8>)
 80019c6:	6812      	ldr	r2, [r2, #0]
 80019c8:	7e92      	ldrb	r2, [r2, #26]
 80019ca:	4413      	add	r3, r2
 80019cc:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 80019ce:	88fb      	ldrh	r3, [r7, #6]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d002      	beq.n	80019da <modbusRead1Register+0x3a>
 80019d4:	88fb      	ldrh	r3, [r7, #6]
 80019d6:	2b7d      	cmp	r3, #125	@ 0x7d
 80019d8:	d903      	bls.n	80019e2 <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 80019da:	2003      	movs	r0, #3
 80019dc:	f000 f856 	bl	8001a8c <ModbusErrorReply>
		 return;
 80019e0:	e04e      	b.n	8001a80 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 80019e2:	88ba      	ldrh	r2, [r7, #4]
 80019e4:	4b28      	ldr	r3, [pc, #160]	@ (8001a88 <modbusRead1Register+0xe8>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d808      	bhi.n	8001a00 <modbusRead1Register+0x60>
 80019ee:	88ba      	ldrh	r2, [r7, #4]
 80019f0:	88fb      	ldrh	r3, [r7, #6]
 80019f2:	4413      	add	r3, r2
 80019f4:	461a      	mov	r2, r3
 80019f6:	4b24      	ldr	r3, [pc, #144]	@ (8001a88 <modbusRead1Register+0xe8>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d903      	bls.n	8001a08 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001a00:	2002      	movs	r0, #2
 8001a02:	f000 f843 	bl	8001a8c <ModbusErrorReply>
		 return;
 8001a06:	e03b      	b.n	8001a80 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001a08:	4b1f      	ldr	r3, [pc, #124]	@ (8001a88 <modbusRead1Register+0xe8>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2203      	movs	r2, #3
 8001a0e:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8001a12:	88fb      	ldrh	r3, [r7, #6]
 8001a14:	b2da      	uxtb	r2, r3
 8001a16:	4b1c      	ldr	r3, [pc, #112]	@ (8001a88 <modbusRead1Register+0xe8>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	0052      	lsls	r2, r2, #1
 8001a1c:	b2d2      	uxtb	r2, r2
 8001a1e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8001a22:	2400      	movs	r4, #0
 8001a24:	e020      	b.n	8001a68 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001a26:	4b18      	ldr	r3, [pc, #96]	@ (8001a88 <modbusRead1Register+0xe8>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	685a      	ldr	r2, [r3, #4]
 8001a2c:	88bb      	ldrh	r3, [r7, #4]
 8001a2e:	4423      	add	r3, r4
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	18d1      	adds	r1, r2, r3
 8001a34:	4b14      	ldr	r3, [pc, #80]	@ (8001a88 <modbusRead1Register+0xe8>)
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	1c63      	adds	r3, r4, #1
 8001a3a:	005b      	lsls	r3, r3, #1
 8001a3c:	7849      	ldrb	r1, [r1, #1]
 8001a3e:	4413      	add	r3, r2
 8001a40:	460a      	mov	r2, r1
 8001a42:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8001a46:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <modbusRead1Register+0xe8>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	685a      	ldr	r2, [r3, #4]
 8001a4c:	88bb      	ldrh	r3, [r7, #4]
 8001a4e:	4423      	add	r3, r4
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	18d1      	adds	r1, r2, r3
 8001a54:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <modbusRead1Register+0xe8>)
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	0063      	lsls	r3, r4, #1
 8001a5a:	3303      	adds	r3, #3
 8001a5c:	7809      	ldrb	r1, [r1, #0]
 8001a5e:	4413      	add	r3, r2
 8001a60:	460a      	mov	r2, r1
 8001a62:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 8001a66:	3401      	adds	r4, #1
 8001a68:	88fb      	ldrh	r3, [r7, #6]
 8001a6a:	429c      	cmp	r4, r3
 8001a6c:	dbdb      	blt.n	8001a26 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 8001a6e:	88fb      	ldrh	r3, [r7, #6]
 8001a70:	3301      	adds	r3, #1
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	4b04      	ldr	r3, [pc, #16]	@ (8001a88 <modbusRead1Register+0xe8>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	0052      	lsls	r2, r2, #1
 8001a7a:	b2d2      	uxtb	r2, r2
 8001a7c:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 8001a80:	370c      	adds	r7, #12
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd90      	pop	{r4, r7, pc}
 8001a86:	bf00      	nop
 8001a88:	200002fc 	.word	0x200002fc

08001a8c <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8001a96:	4b0d      	ldr	r3, [pc, #52]	@ (8001acc <ModbusErrorReply+0x40>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	7e1a      	ldrb	r2, [r3, #24]
 8001a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001acc <ModbusErrorReply+0x40>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001aa4:	b2d2      	uxtb	r2, r2
 8001aa6:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 8001aaa:	4b08      	ldr	r3, [pc, #32]	@ (8001acc <ModbusErrorReply+0x40>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	79fa      	ldrb	r2, [r7, #7]
 8001ab0:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 8001ab4:	4b05      	ldr	r3, [pc, #20]	@ (8001acc <ModbusErrorReply+0x40>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2202      	movs	r2, #2
 8001aba:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 8001abe:	bf00      	nop
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	200002fc 	.word	0x200002fc

08001ad0 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001ad4:	4b09      	ldr	r3, [pc, #36]	@ (8001afc <Modbus_frame_response+0x2c>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	7e1b      	ldrb	r3, [r3, #24]
 8001ada:	2b03      	cmp	r3, #3
 8001adc:	d004      	beq.n	8001ae8 <Modbus_frame_response+0x18>
 8001ade:	2b06      	cmp	r3, #6
 8001ae0:	d105      	bne.n	8001aee <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8001ae2:	f7ff ff1d 	bl	8001920 <modbusWrite1Register>
		break;
 8001ae6:	e006      	b.n	8001af6 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001ae8:	f7ff ff5a 	bl	80019a0 <modbusRead1Register>
		break;
 8001aec:	e003      	b.n	8001af6 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 8001aee:	2001      	movs	r0, #1
 8001af0:	f7ff ffcc 	bl	8001a8c <ModbusErrorReply>
		break;
 8001af4:	bf00      	nop

	}
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	200002fc 	.word	0x200002fc

08001b00 <Modbus_Emission>:

void Modbus_Emission()
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001b06:	4b38      	ldr	r3, [pc, #224]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b10:	2b20      	cmp	r3, #32
 8001b12:	d15d      	bne.n	8001bd0 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001b14:	4b34      	ldr	r3, [pc, #208]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	4b33      	ldr	r3, [pc, #204]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	7812      	ldrb	r2, [r2, #0]
 8001b1e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001b22:	4b31      	ldr	r3, [pc, #196]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 8001b2a:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8001b2c:	4b2e      	ldr	r3, [pc, #184]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 8001b34:	4b2c      	ldr	r3, [pc, #176]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	f00a f8f1 	bl	800bd24 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8001b42:	4b29      	ldr	r3, [pc, #164]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	4b26      	ldr	r3, [pc, #152]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	3203      	adds	r2, #3
 8001b52:	b292      	uxth	r2, r2
 8001b54:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001b58:	4b23      	ldr	r3, [pc, #140]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8001b60:	4b21      	ldr	r3, [pc, #132]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001b68:	3b02      	subs	r3, #2
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4610      	mov	r0, r2
 8001b6e:	f7ff fd9d 	bl	80016ac <CRC16>
 8001b72:	4603      	mov	r3, r0
 8001b74:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8001b76:	4b1c      	ldr	r3, [pc, #112]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001b82:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8001b84:	7939      	ldrb	r1, [r7, #4]
 8001b86:	4413      	add	r3, r2
 8001b88:	460a      	mov	r2, r1
 8001b8a:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8001b8e:	4b16      	ldr	r3, [pc, #88]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	4b15      	ldr	r3, [pc, #84]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001b9a:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8001b9c:	7979      	ldrb	r1, [r7, #5]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	460a      	mov	r2, r1
 8001ba2:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001ba6:	4b10      	ldr	r3, [pc, #64]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bb0:	2b20      	cmp	r3, #32
 8001bb2:	d10d      	bne.n	8001bd0 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8001bba:	4b0b      	ldr	r3, [pc, #44]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001bc2:	4b09      	ldr	r3, [pc, #36]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001bc6:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001bca:	461a      	mov	r2, r3
 8001bcc:	f008 f9ea 	bl	8009fa4 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001bd0:	4b05      	ldr	r3, [pc, #20]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001bd8:	4b03      	ldr	r3, [pc, #12]	@ (8001be8 <Modbus_Emission+0xe8>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	755a      	strb	r2, [r3, #21]

}
 8001be0:	bf00      	nop
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	200002fc 	.word	0x200002fc

08001bec <PIDInit>:


#include "PID.h"

void PIDInit(CONTROLLER* controller, float u_max, float u_min)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	ed87 0a02 	vstr	s0, [r7, #8]
 8001bf8:	edc7 0a01 	vstr	s1, [r7, #4]
	controller -> u_max = u_max;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	68ba      	ldr	r2, [r7, #8]
 8001c00:	611a      	str	r2, [r3, #16]
	controller -> u_min = u_min;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	615a      	str	r2, [r3, #20]
}
 8001c08:	bf00      	nop
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <PIDCompute>:

float PIDCompute(CONTROLLER* controller , float kp, float ki, float kd, float error)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b089      	sub	sp, #36	@ 0x24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6178      	str	r0, [r7, #20]
 8001c1c:	ed87 0a04 	vstr	s0, [r7, #16]
 8001c20:	edc7 0a03 	vstr	s1, [r7, #12]
 8001c24:	ed87 1a02 	vstr	s2, [r7, #8]
 8001c28:	edc7 1a01 	vstr	s3, [r7, #4]

	controller -> kp = kp;
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	601a      	str	r2, [r3, #0]
	controller -> kd = kd;
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	68ba      	ldr	r2, [r7, #8]
 8001c36:	609a      	str	r2, [r3, #8]
	controller -> ki = ki;
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	605a      	str	r2, [r3, #4]

    // Anti-windup: only integrate if not saturated
    if (!((controller->u >= controller->u_max && error > 0) ||
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	ed93 7a03 	vldr	s14, [r3, #12]
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c52:	bfac      	ite	ge
 8001c54:	2301      	movge	r3, #1
 8001c56:	2300      	movlt	r3, #0
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	f083 0301 	eor.w	r3, r3, #1
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d10e      	bne.n	8001c82 <PIDCompute+0x6e>
 8001c64:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c70:	bfcc      	ite	gt
 8001c72:	2301      	movgt	r3, #1
 8001c74:	2300      	movle	r3, #0
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	f083 0301 	eor.w	r3, r3, #1
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d059      	beq.n	8001d36 <PIDCompute+0x122>
          (controller->u <= controller->u_min && error < 0)))
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	ed93 7a03 	vldr	s14, [r3, #12]
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c96:	bf94      	ite	ls
 8001c98:	2301      	movls	r3, #1
 8001c9a:	2300      	movhi	r3, #0
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	f083 0301 	eor.w	r3, r3, #1
 8001ca2:	b2db      	uxtb	r3, r3
    if (!((controller->u >= controller->u_max && error > 0) ||
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d10e      	bne.n	8001cc6 <PIDCompute+0xb2>
          (controller->u <= controller->u_min && error < 0)))
 8001ca8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cb4:	bf4c      	ite	mi
 8001cb6:	2301      	movmi	r3, #1
 8001cb8:	2300      	movpl	r3, #0
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	f083 0301 	eor.w	r3, r3, #1
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d037      	beq.n	8001d36 <PIDCompute+0x122>
    {
        float delta_u = (controller->kp + controller->ki + controller->kd) * error
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	ed93 7a00 	vldr	s14, [r3]
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	edd3 7a01 	vldr	s15, [r3, #4]
 8001cd2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	edd3 7a02 	vldr	s15, [r3, #8]
 8001cdc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ce0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ce4:	ee27 7a27 	vmul.f32	s14, s14, s15
                      - (controller->kp + 2 * controller->kd) * controller->prev_error_one
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	edd3 6a00 	vldr	s13, [r3]
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001cf4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001cf8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	edd3 7a06 	vldr	s15, [r3, #24]
 8001d02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d06:	ee37 7a67 	vsub.f32	s14, s14, s15
                      + (controller->kd * controller->prev_error_two);
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	edd3 7a07 	vldr	s15, [r3, #28]
 8001d16:	ee66 7aa7 	vmul.f32	s15, s13, s15
        float delta_u = (controller->kp + controller->ki + controller->kd) * error
 8001d1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d1e:	edc7 7a07 	vstr	s15, [r7, #28]

        controller->u += delta_u;
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	ed93 7a03 	vldr	s14, [r3, #12]
 8001d28:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	edc3 7a03 	vstr	s15, [r3, #12]
    }

    if (controller->u > controller->u_max) {controller->u = controller->u_max;}
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	ed93 7a03 	vldr	s14, [r3, #12]
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4a:	dd04      	ble.n	8001d56 <PIDCompute+0x142>
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	691a      	ldr	r2, [r3, #16]
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	60da      	str	r2, [r3, #12]
 8001d54:	e00e      	b.n	8001d74 <PIDCompute+0x160>
    else if (controller->u < controller->u_min) {controller->u = controller->u_min;}
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	ed93 7a03 	vldr	s14, [r3, #12]
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d62:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d6a:	d503      	bpl.n	8001d74 <PIDCompute+0x160>
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	695a      	ldr	r2, [r3, #20]
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	60da      	str	r2, [r3, #12]

    // Shift error history
    controller->prev_error_two = controller->prev_error_one;
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	699a      	ldr	r2, [r3, #24]
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	61da      	str	r2, [r3, #28]
    controller->prev_error_one = error;
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	619a      	str	r2, [r3, #24]

    return controller->u;
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	ee07 3a90 	vmov	s15, r3
}
 8001d8a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d8e:	3724      	adds	r7, #36	@ 0x24
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <QEIInit>:
#include "QEI.h"


// Constructor
void QEIInit(QEI *qei, TIM_HandleTypeDef *htim_qei, int32_t ppr, float frequency, int32_t counter_period)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b086      	sub	sp, #24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6178      	str	r0, [r7, #20]
 8001da0:	6139      	str	r1, [r7, #16]
 8001da2:	60fa      	str	r2, [r7, #12]
 8001da4:	ed87 0a02 	vstr	s0, [r7, #8]
 8001da8:	607b      	str	r3, [r7, #4]

	qei->htim_qei = htim_qei;
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	601a      	str	r2, [r3, #0]
	qei->ppr = ppr;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	605a      	str	r2, [r3, #4]
	qei->frequency = frequency;
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	68ba      	ldr	r2, [r7, #8]
 8001dba:	609a      	str	r2, [r3, #8]
	qei->cp = counter_period;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	60da      	str	r2, [r3, #12]

	qei->new_val = 0;
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	629a      	str	r2, [r3, #40]	@ 0x28
	qei->old_val = 0;
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	62da      	str	r2, [r3, #44]	@ 0x2c
	qei->pulses = 0;
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	611a      	str	r2, [r3, #16]
	qei->revs = 0;
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	f04f 0200 	mov.w	r2, #0
 8001dda:	615a      	str	r2, [r3, #20]
	qei->rads = 0;
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	f04f 0200 	mov.w	r2, #0
 8001de2:	619a      	str	r2, [r3, #24]
	qei->radps = 0;
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	f04f 0200 	mov.w	r2, #0
 8001dea:	625a      	str	r2, [r3, #36]	@ 0x24

	HAL_TIM_Encoder_Start(htim_qei,TIM_CHANNEL_ALL);
 8001dec:	213c      	movs	r1, #60	@ 0x3c
 8001dee:	6938      	ldr	r0, [r7, #16]
 8001df0:	f006 fa9c 	bl	800832c <HAL_TIM_Encoder_Start>

}
 8001df4:	bf00      	nop
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	0000      	movs	r0, r0
	...

08001e00 <QEIPosVelUpdate>:

// Function
void QEIPosVelUpdate(QEI *qei)
{
 8001e00:	b5b0      	push	{r4, r5, r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]

	qei -> new_val = __HAL_TIM_GET_COUNTER(qei -> htim_qei);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e10:	461a      	mov	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	629a      	str	r2, [r3, #40]	@ 0x28

	// Wrap around
	qei->diff_count = (qei -> new_val) -  (qei -> old_val);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e1e:	1ad2      	subs	r2, r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	621a      	str	r2, [r3, #32]

	if (qei->diff_count > (qei->cp)/2){ qei->diff_count -= qei->cp;}
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6a1a      	ldr	r2, [r3, #32]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	0fd9      	lsrs	r1, r3, #31
 8001e2e:	440b      	add	r3, r1
 8001e30:	105b      	asrs	r3, r3, #1
 8001e32:	429a      	cmp	r2, r3
 8001e34:	dd07      	ble.n	8001e46 <QEIPosVelUpdate+0x46>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a1a      	ldr	r2, [r3, #32]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	1ad2      	subs	r2, r2, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	621a      	str	r2, [r3, #32]
 8001e44:	e010      	b.n	8001e68 <QEIPosVelUpdate+0x68>
	else if (qei->diff_count < -(qei->cp/2)) { qei->diff_count += qei->cp;}
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a1a      	ldr	r2, [r3, #32]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	68db      	ldr	r3, [r3, #12]
 8001e4e:	0fd9      	lsrs	r1, r3, #31
 8001e50:	440b      	add	r3, r1
 8001e52:	105b      	asrs	r3, r3, #1
 8001e54:	425b      	negs	r3, r3
 8001e56:	429a      	cmp	r2, r3
 8001e58:	da06      	bge.n	8001e68 <QEIPosVelUpdate+0x68>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a1a      	ldr	r2, [r3, #32]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	441a      	add	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	621a      	str	r2, [r3, #32]


	// Pulse Position
	qei -> pulses += qei->diff_count;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	691a      	ldr	r2, [r3, #16]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
 8001e70:	441a      	add	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	611a      	str	r2, [r3, #16]


	// Revolution round
 	qei -> revs = ((float)qei -> pulses / qei -> ppr);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	ee07 3a90 	vmov	s15, r3
 8001e7e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	ee07 3a90 	vmov	s15, r3
 8001e8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	edc3 7a05 	vstr	s15, [r3, #20]

 	// Radian
 	qei -> rads = qei->revs * 2 * M_PI;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e9e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001ea2:	ee17 0a90 	vmov	r0, s15
 8001ea6:	f7fe fb1b 	bl	80004e0 <__aeabi_f2d>
 8001eaa:	a323      	add	r3, pc, #140	@ (adr r3, 8001f38 <QEIPosVelUpdate+0x138>)
 8001eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb0:	f7fe fb6e 	bl	8000590 <__aeabi_dmul>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	4610      	mov	r0, r2
 8001eba:	4619      	mov	r1, r3
 8001ebc:	f7fe fe4a 	bl	8000b54 <__aeabi_d2f>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	619a      	str	r2, [r3, #24]

 	// Angular velocity calculation
 	qei -> radps = ((qei->diff_count * qei->frequency)*2*M_PI/qei->ppr);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6a1b      	ldr	r3, [r3, #32]
 8001eca:	ee07 3a90 	vmov	s15, r3
 8001ece:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001edc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001ee0:	ee17 0a90 	vmov	r0, s15
 8001ee4:	f7fe fafc 	bl	80004e0 <__aeabi_f2d>
 8001ee8:	a313      	add	r3, pc, #76	@ (adr r3, 8001f38 <QEIPosVelUpdate+0x138>)
 8001eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eee:	f7fe fb4f 	bl	8000590 <__aeabi_dmul>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	4614      	mov	r4, r2
 8001ef8:	461d      	mov	r5, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7fe fadc 	bl	80004bc <__aeabi_i2d>
 8001f04:	4602      	mov	r2, r0
 8001f06:	460b      	mov	r3, r1
 8001f08:	4620      	mov	r0, r4
 8001f0a:	4629      	mov	r1, r5
 8001f0c:	f7fe fc6a 	bl	80007e4 <__aeabi_ddiv>
 8001f10:	4602      	mov	r2, r0
 8001f12:	460b      	mov	r3, r1
 8001f14:	4610      	mov	r0, r2
 8001f16:	4619      	mov	r1, r3
 8001f18:	f7fe fe1c 	bl	8000b54 <__aeabi_d2f>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	625a      	str	r2, [r3, #36]	@ 0x24

 	// Update value
 	qei -> old_val = qei -> new_val;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	62da      	str	r2, [r3, #44]	@ 0x2c

}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bdb0      	pop	{r4, r5, r7, pc}
 8001f32:	bf00      	nop
 8001f34:	f3af 8000 	nop.w
 8001f38:	54442d18 	.word	0x54442d18
 8001f3c:	400921fb 	.word	0x400921fb

08001f40 <QEI_Reset>:

void QEI_Reset(QEI *qei)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
    // 1) stop encoder (optional)
    HAL_TIM_Encoder_Stop(qei->htim_qei, TIM_CHANNEL_ALL);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	213c      	movs	r1, #60	@ 0x3c
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f006 fa7a 	bl	8008448 <HAL_TIM_Encoder_Stop>

    // 2) clear the hardware counter
    __HAL_TIM_SET_COUNTER(qei->htim_qei, 0);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	625a      	str	r2, [r3, #36]	@ 0x24

    // 3) clear your software state
    qei->new_val   = 0;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	629a      	str	r2, [r3, #40]	@ 0x28
    qei->old_val   = 0;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->pulses    = 0;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	611a      	str	r2, [r3, #16]
    qei->revs      = 0.0f;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f04f 0200 	mov.w	r2, #0
 8001f76:	615a      	str	r2, [r3, #20]
    qei->rads      = 0.0f;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	f04f 0200 	mov.w	r2, #0
 8001f7e:	619a      	str	r2, [r3, #24]
    qei->radps     = 0.0f;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f04f 0200 	mov.w	r2, #0
 8001f86:	625a      	str	r2, [r3, #36]	@ 0x24

    // 4) restart encoder
    HAL_TIM_Encoder_Start(qei->htim_qei, TIM_CHANNEL_ALL);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	213c      	movs	r1, #60	@ 0x3c
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f006 f9cc 	bl	800832c <HAL_TIM_Encoder_Start>
}
 8001f94:	bf00      	nop
 8001f96:	3708      	adds	r7, #8
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fa2:	f002 f864 	bl	800406e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fa6:	f000 f8f5 	bl	8002194 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001faa:	f000 fd0f 	bl	80029cc <MX_GPIO_Init>
  MX_DMA_Init();
 8001fae:	f000 fccb 	bl	8002948 <MX_DMA_Init>
  MX_TIM1_Init();
 8001fb2:	f000 fa3b 	bl	800242c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001fb6:	f000 fb01 	bl	80025bc <MX_TIM2_Init>
  MX_TIM4_Init();
 8001fba:	f000 fba3 	bl	8002704 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001fbe:	f000 fbf7 	bl	80027b0 <MX_TIM5_Init>
  MX_TIM3_Init();
 8001fc2:	f000 fb49 	bl	8002658 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001fc6:	f000 f931 	bl	800222c <MX_ADC1_Init>
  MX_TIM16_Init();
 8001fca:	f000 fc3f 	bl	800284c <MX_TIM16_Init>
  MX_USART2_UART_Init();
 8001fce:	f000 fc6d 	bl	80028ac <MX_USART2_UART_Init>
  MX_ADC3_Init();
 8001fd2:	f000 f9b3 	bl	800233c <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */
	hmodbus.huart = &huart2;
 8001fd6:	4b49      	ldr	r3, [pc, #292]	@ (80020fc <main+0x160>)
 8001fd8:	4a49      	ldr	r2, [pc, #292]	@ (8002100 <main+0x164>)
 8001fda:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim16;
 8001fdc:	4b47      	ldr	r3, [pc, #284]	@ (80020fc <main+0x160>)
 8001fde:	4a49      	ldr	r2, [pc, #292]	@ (8002104 <main+0x168>)
 8001fe0:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 8001fe2:	4b46      	ldr	r3, [pc, #280]	@ (80020fc <main+0x160>)
 8001fe4:	2215      	movs	r2, #21
 8001fe6:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize = 70;
 8001fe8:	4b44      	ldr	r3, [pc, #272]	@ (80020fc <main+0x160>)
 8001fea:	2246      	movs	r2, #70	@ 0x46
 8001fec:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, registerFrame);
 8001fee:	4946      	ldr	r1, [pc, #280]	@ (8002108 <main+0x16c>)
 8001ff0:	4842      	ldr	r0, [pc, #264]	@ (80020fc <main+0x160>)
 8001ff2:	f7ff fb05 	bl	8001600 <Modbus_init>

	PID_POS_pris.Kp = Kp_pos_pris;
 8001ff6:	4b45      	ldr	r3, [pc, #276]	@ (800210c <main+0x170>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a45      	ldr	r2, [pc, #276]	@ (8002110 <main+0x174>)
 8001ffc:	6193      	str	r3, [r2, #24]
	PID_POS_pris.Ki = Ki_pos_pris;
 8001ffe:	4b45      	ldr	r3, [pc, #276]	@ (8002114 <main+0x178>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a43      	ldr	r2, [pc, #268]	@ (8002110 <main+0x174>)
 8002004:	61d3      	str	r3, [r2, #28]
	PID_POS_pris.Kd = Kd_pos_pris;
 8002006:	4b44      	ldr	r3, [pc, #272]	@ (8002118 <main+0x17c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a41      	ldr	r2, [pc, #260]	@ (8002110 <main+0x174>)
 800200c:	6213      	str	r3, [r2, #32]
	arm_pid_init_f32(&PID_POS_pris, 0);
 800200e:	2100      	movs	r1, #0
 8002010:	483f      	ldr	r0, [pc, #252]	@ (8002110 <main+0x174>)
 8002012:	f009 fdbd 	bl	800bb90 <arm_pid_init_f32>

	PID_POS_re.Kp = Kp_pos_pris;
 8002016:	4b3d      	ldr	r3, [pc, #244]	@ (800210c <main+0x170>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a40      	ldr	r2, [pc, #256]	@ (800211c <main+0x180>)
 800201c:	6193      	str	r3, [r2, #24]
	PID_POS_re.Ki = Ki_pos_pris;
 800201e:	4b3d      	ldr	r3, [pc, #244]	@ (8002114 <main+0x178>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a3e      	ldr	r2, [pc, #248]	@ (800211c <main+0x180>)
 8002024:	61d3      	str	r3, [r2, #28]
	PID_POS_re.Kd = Kd_pos_pris;
 8002026:	4b3c      	ldr	r3, [pc, #240]	@ (8002118 <main+0x17c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a3c      	ldr	r2, [pc, #240]	@ (800211c <main+0x180>)
 800202c:	6213      	str	r3, [r2, #32]
	arm_pid_init_f32(&PID_POS_re, 0);
 800202e:	2100      	movs	r1, #0
 8002030:	483a      	ldr	r0, [pc, #232]	@ (800211c <main+0x180>)
 8002032:	f009 fdad 	bl	800bb90 <arm_pid_init_f32>

	MotorInit(&prismatic_motor, &htim1, TIM_CHANNEL_3, GPIOC, GPIO_PIN_7);
 8002036:	2380      	movs	r3, #128	@ 0x80
 8002038:	9300      	str	r3, [sp, #0]
 800203a:	4b39      	ldr	r3, [pc, #228]	@ (8002120 <main+0x184>)
 800203c:	2208      	movs	r2, #8
 800203e:	4939      	ldr	r1, [pc, #228]	@ (8002124 <main+0x188>)
 8002040:	4839      	ldr	r0, [pc, #228]	@ (8002128 <main+0x18c>)
 8002042:	f001 fab9 	bl	80035b8 <MotorInit>
	MotorInit(&revolute_motor, &htim1, TIM_CHANNEL_2, GPIOC, GPIO_PIN_6);
 8002046:	2340      	movs	r3, #64	@ 0x40
 8002048:	9300      	str	r3, [sp, #0]
 800204a:	4b35      	ldr	r3, [pc, #212]	@ (8002120 <main+0x184>)
 800204c:	2204      	movs	r2, #4
 800204e:	4935      	ldr	r1, [pc, #212]	@ (8002124 <main+0x188>)
 8002050:	4836      	ldr	r0, [pc, #216]	@ (800212c <main+0x190>)
 8002052:	f001 fab1 	bl	80035b8 <MotorInit>

	QEIInit(&prismatic_encoder, &htim4, 8192, 1000, 65536);
 8002056:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800205a:	ed9f 0a35 	vldr	s0, [pc, #212]	@ 8002130 <main+0x194>
 800205e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002062:	4934      	ldr	r1, [pc, #208]	@ (8002134 <main+0x198>)
 8002064:	4834      	ldr	r0, [pc, #208]	@ (8002138 <main+0x19c>)
 8002066:	f7ff fe97 	bl	8001d98 <QEIInit>
	QEIInit(&revolute_encoder, &htim3, 8192, 1000, 65536);
 800206a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800206e:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 8002130 <main+0x194>
 8002072:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002076:	4931      	ldr	r1, [pc, #196]	@ (800213c <main+0x1a0>)
 8002078:	4831      	ldr	r0, [pc, #196]	@ (8002140 <main+0x1a4>)
 800207a:	f7ff fe8d 	bl	8001d98 <QEIInit>

	PIDInit(&prismatic_vel_control, 65535, -65535);
 800207e:	eddf 0a31 	vldr	s1, [pc, #196]	@ 8002144 <main+0x1a8>
 8002082:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8002148 <main+0x1ac>
 8002086:	4831      	ldr	r0, [pc, #196]	@ (800214c <main+0x1b0>)
 8002088:	f7ff fdb0 	bl	8001bec <PIDInit>
	PIDInit(&revolute_vel_control, 65535, -65535);
 800208c:	eddf 0a2d 	vldr	s1, [pc, #180]	@ 8002144 <main+0x1a8>
 8002090:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 8002148 <main+0x1ac>
 8002094:	482e      	ldr	r0, [pc, #184]	@ (8002150 <main+0x1b4>)
 8002096:	f7ff fda9 	bl	8001bec <PIDInit>

	KalmanInit(&prismatic_kalman, A_f32_prismatic, B_f32_prismatic, Q_prismatic,
 800209a:	4b2e      	ldr	r3, [pc, #184]	@ (8002154 <main+0x1b8>)
 800209c:	edd3 7a00 	vldr	s15, [r3]
 80020a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002158 <main+0x1bc>)
 80020a2:	ed93 7a00 	vldr	s14, [r3]
 80020a6:	eef0 0a47 	vmov.f32	s1, s14
 80020aa:	eeb0 0a67 	vmov.f32	s0, s15
 80020ae:	4a2b      	ldr	r2, [pc, #172]	@ (800215c <main+0x1c0>)
 80020b0:	492b      	ldr	r1, [pc, #172]	@ (8002160 <main+0x1c4>)
 80020b2:	482c      	ldr	r0, [pc, #176]	@ (8002164 <main+0x1c8>)
 80020b4:	f7fe ff34 	bl	8000f20 <KalmanInit>
			R_prismatic);
	KalmanInit(&revolute_kalman, A_f32_revolute, B_f32_revolute, Q_revolute,
 80020b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002168 <main+0x1cc>)
 80020ba:	edd3 7a00 	vldr	s15, [r3]
 80020be:	4b2b      	ldr	r3, [pc, #172]	@ (800216c <main+0x1d0>)
 80020c0:	ed93 7a00 	vldr	s14, [r3]
 80020c4:	eef0 0a47 	vmov.f32	s1, s14
 80020c8:	eeb0 0a67 	vmov.f32	s0, s15
 80020cc:	4a28      	ldr	r2, [pc, #160]	@ (8002170 <main+0x1d4>)
 80020ce:	4929      	ldr	r1, [pc, #164]	@ (8002174 <main+0x1d8>)
 80020d0:	4829      	ldr	r0, [pc, #164]	@ (8002178 <main+0x1dc>)
 80020d2:	f7fe ff25 	bl	8000f20 <KalmanInit>
			R_revolute);

	HAL_TIM_Base_Start_IT(&htim5);
 80020d6:	4829      	ldr	r0, [pc, #164]	@ (800217c <main+0x1e0>)
 80020d8:	f005 fd86 	bl	8007be8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 80020dc:	4828      	ldr	r0, [pc, #160]	@ (8002180 <main+0x1e4>)
 80020de:	f005 fd83 	bl	8007be8 <HAL_TIM_Base_Start_IT>

	HAL_ADC_Start_DMA(&hadc1, JOY_RawRead, 20);
 80020e2:	2214      	movs	r2, #20
 80020e4:	4927      	ldr	r1, [pc, #156]	@ (8002184 <main+0x1e8>)
 80020e6:	4828      	ldr	r0, [pc, #160]	@ (8002188 <main+0x1ec>)
 80020e8:	f002 fc2e 	bl	8004948 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc3, Prox_RawRead, 10);
 80020ec:	220a      	movs	r2, #10
 80020ee:	4927      	ldr	r1, [pc, #156]	@ (800218c <main+0x1f0>)
 80020f0:	4827      	ldr	r0, [pc, #156]	@ (8002190 <main+0x1f4>)
 80020f2:	f002 fc29 	bl	8004948 <HAL_ADC_Start_DMA>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		Modbus_Protocal_Worker();
 80020f6:	f7ff fb11 	bl	800171c <Modbus_Protocal_Worker>
 80020fa:	e7fc      	b.n	80020f6 <main+0x15a>
 80020fc:	20000aec 	.word	0x20000aec
 8002100:	20000960 	.word	0x20000960
 8002104:	20000894 	.word	0x20000894
 8002108:	20000fc4 	.word	0x20000fc4
 800210c:	2000020c 	.word	0x2000020c
 8002110:	200010a8 	.word	0x200010a8
 8002114:	20000210 	.word	0x20000210
 8002118:	20000214 	.word	0x20000214
 800211c:	200010cc 	.word	0x200010cc
 8002120:	48000800 	.word	0x48000800
 8002124:	20000498 	.word	0x20000498
 8002128:	2000105c 	.word	0x2000105c
 800212c:	20001078 	.word	0x20001078
 8002130:	447a0000 	.word	0x447a0000
 8002134:	200006fc 	.word	0x200006fc
 8002138:	200010f8 	.word	0x200010f8
 800213c:	20000630 	.word	0x20000630
 8002140:	2000145c 	.word	0x2000145c
 8002144:	c77fff00 	.word	0xc77fff00
 8002148:	477fff00 	.word	0x477fff00
 800214c:	20001128 	.word	0x20001128
 8002150:	20001490 	.word	0x20001490
 8002154:	20000268 	.word	0x20000268
 8002158:	2000026c 	.word	0x2000026c
 800215c:	20000258 	.word	0x20000258
 8002160:	20000218 	.word	0x20000218
 8002164:	20001148 	.word	0x20001148
 8002168:	200002c0 	.word	0x200002c0
 800216c:	200002c4 	.word	0x200002c4
 8002170:	200002b0 	.word	0x200002b0
 8002174:	20000270 	.word	0x20000270
 8002178:	200014b0 	.word	0x200014b0
 800217c:	200007c8 	.word	0x200007c8
 8002180:	20000564 	.word	0x20000564
 8002184:	200017bc 	.word	0x200017bc
 8002188:	20000300 	.word	0x20000300
 800218c:	200017ec 	.word	0x200017ec
 8002190:	2000036c 	.word	0x2000036c

08002194 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b094      	sub	sp, #80	@ 0x50
 8002198:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800219a:	f107 0318 	add.w	r3, r7, #24
 800219e:	2238      	movs	r2, #56	@ 0x38
 80021a0:	2100      	movs	r1, #0
 80021a2:	4618      	mov	r0, r3
 80021a4:	f009 fd92 	bl	800bccc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021a8:	1d3b      	adds	r3, r7, #4
 80021aa:	2200      	movs	r2, #0
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	605a      	str	r2, [r3, #4]
 80021b0:	609a      	str	r2, [r3, #8]
 80021b2:	60da      	str	r2, [r3, #12]
 80021b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80021b6:	2000      	movs	r0, #0
 80021b8:	f004 fc12 	bl	80069e0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021bc:	2302      	movs	r3, #2
 80021be:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021c6:	2340      	movs	r3, #64	@ 0x40
 80021c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021ca:	2302      	movs	r3, #2
 80021cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80021ce:	2302      	movs	r3, #2
 80021d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80021d2:	2304      	movs	r3, #4
 80021d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80021d6:	2355      	movs	r3, #85	@ 0x55
 80021d8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80021da:	2302      	movs	r3, #2
 80021dc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80021de:	2302      	movs	r3, #2
 80021e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80021e2:	2302      	movs	r3, #2
 80021e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021e6:	f107 0318 	add.w	r3, r7, #24
 80021ea:	4618      	mov	r0, r3
 80021ec:	f004 fcac 	bl	8006b48 <HAL_RCC_OscConfig>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <SystemClock_Config+0x66>
  {
    Error_Handler();
 80021f6:	f001 f9d9 	bl	80035ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021fa:	230f      	movs	r3, #15
 80021fc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021fe:	2303      	movs	r3, #3
 8002200:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002202:	2300      	movs	r3, #0
 8002204:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002206:	2300      	movs	r3, #0
 8002208:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800220a:	2300      	movs	r3, #0
 800220c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800220e:	1d3b      	adds	r3, r7, #4
 8002210:	2104      	movs	r1, #4
 8002212:	4618      	mov	r0, r3
 8002214:	f004 ffaa 	bl	800716c <HAL_RCC_ClockConfig>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800221e:	f001 f9c5 	bl	80035ac <Error_Handler>
  }
}
 8002222:	bf00      	nop
 8002224:	3750      	adds	r7, #80	@ 0x50
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
	...

0800222c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08c      	sub	sp, #48	@ 0x30
 8002230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002232:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002236:	2200      	movs	r2, #0
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	605a      	str	r2, [r3, #4]
 800223c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800223e:	1d3b      	adds	r3, r7, #4
 8002240:	2220      	movs	r2, #32
 8002242:	2100      	movs	r1, #0
 8002244:	4618      	mov	r0, r3
 8002246:	f009 fd41 	bl	800bccc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800224a:	4b39      	ldr	r3, [pc, #228]	@ (8002330 <MX_ADC1_Init+0x104>)
 800224c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002250:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002252:	4b37      	ldr	r3, [pc, #220]	@ (8002330 <MX_ADC1_Init+0x104>)
 8002254:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002258:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800225a:	4b35      	ldr	r3, [pc, #212]	@ (8002330 <MX_ADC1_Init+0x104>)
 800225c:	2200      	movs	r2, #0
 800225e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002260:	4b33      	ldr	r3, [pc, #204]	@ (8002330 <MX_ADC1_Init+0x104>)
 8002262:	2200      	movs	r2, #0
 8002264:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002266:	4b32      	ldr	r3, [pc, #200]	@ (8002330 <MX_ADC1_Init+0x104>)
 8002268:	2200      	movs	r2, #0
 800226a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800226c:	4b30      	ldr	r3, [pc, #192]	@ (8002330 <MX_ADC1_Init+0x104>)
 800226e:	2201      	movs	r2, #1
 8002270:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002272:	4b2f      	ldr	r3, [pc, #188]	@ (8002330 <MX_ADC1_Init+0x104>)
 8002274:	2204      	movs	r2, #4
 8002276:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002278:	4b2d      	ldr	r3, [pc, #180]	@ (8002330 <MX_ADC1_Init+0x104>)
 800227a:	2200      	movs	r2, #0
 800227c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800227e:	4b2c      	ldr	r3, [pc, #176]	@ (8002330 <MX_ADC1_Init+0x104>)
 8002280:	2201      	movs	r2, #1
 8002282:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8002284:	4b2a      	ldr	r3, [pc, #168]	@ (8002330 <MX_ADC1_Init+0x104>)
 8002286:	2202      	movs	r2, #2
 8002288:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800228a:	4b29      	ldr	r3, [pc, #164]	@ (8002330 <MX_ADC1_Init+0x104>)
 800228c:	2200      	movs	r2, #0
 800228e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002292:	4b27      	ldr	r3, [pc, #156]	@ (8002330 <MX_ADC1_Init+0x104>)
 8002294:	2200      	movs	r2, #0
 8002296:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002298:	4b25      	ldr	r3, [pc, #148]	@ (8002330 <MX_ADC1_Init+0x104>)
 800229a:	2200      	movs	r2, #0
 800229c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800229e:	4b24      	ldr	r3, [pc, #144]	@ (8002330 <MX_ADC1_Init+0x104>)
 80022a0:	2201      	movs	r2, #1
 80022a2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80022a6:	4b22      	ldr	r3, [pc, #136]	@ (8002330 <MX_ADC1_Init+0x104>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80022ac:	4b20      	ldr	r3, [pc, #128]	@ (8002330 <MX_ADC1_Init+0x104>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80022b4:	481e      	ldr	r0, [pc, #120]	@ (8002330 <MX_ADC1_Init+0x104>)
 80022b6:	f002 f98b 	bl	80045d0 <HAL_ADC_Init>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80022c0:	f001 f974 	bl	80035ac <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80022c4:	2300      	movs	r3, #0
 80022c6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80022c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022cc:	4619      	mov	r1, r3
 80022ce:	4818      	ldr	r0, [pc, #96]	@ (8002330 <MX_ADC1_Init+0x104>)
 80022d0:	f003 fc58 	bl	8005b84 <HAL_ADCEx_MultiModeConfigChannel>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80022da:	f001 f967 	bl	80035ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80022de:	4b15      	ldr	r3, [pc, #84]	@ (8002334 <MX_ADC1_Init+0x108>)
 80022e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80022e2:	2306      	movs	r3, #6
 80022e4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80022e6:	2307      	movs	r3, #7
 80022e8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80022ea:	237f      	movs	r3, #127	@ 0x7f
 80022ec:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80022ee:	2304      	movs	r3, #4
 80022f0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022f6:	1d3b      	adds	r3, r7, #4
 80022f8:	4619      	mov	r1, r3
 80022fa:	480d      	ldr	r0, [pc, #52]	@ (8002330 <MX_ADC1_Init+0x104>)
 80022fc:	f002 fe80 	bl	8005000 <HAL_ADC_ConfigChannel>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002306:	f001 f951 	bl	80035ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800230a:	4b0b      	ldr	r3, [pc, #44]	@ (8002338 <MX_ADC1_Init+0x10c>)
 800230c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800230e:	230c      	movs	r3, #12
 8002310:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002312:	1d3b      	adds	r3, r7, #4
 8002314:	4619      	mov	r1, r3
 8002316:	4806      	ldr	r0, [pc, #24]	@ (8002330 <MX_ADC1_Init+0x104>)
 8002318:	f002 fe72 	bl	8005000 <HAL_ADC_ConfigChannel>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8002322:	f001 f943 	bl	80035ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002326:	bf00      	nop
 8002328:	3730      	adds	r7, #48	@ 0x30
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	20000300 	.word	0x20000300
 8002334:	1d500080 	.word	0x1d500080
 8002338:	21800100 	.word	0x21800100

0800233c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08c      	sub	sp, #48	@ 0x30
 8002340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002342:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002346:	2200      	movs	r2, #0
 8002348:	601a      	str	r2, [r3, #0]
 800234a:	605a      	str	r2, [r3, #4]
 800234c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800234e:	1d3b      	adds	r3, r7, #4
 8002350:	2220      	movs	r2, #32
 8002352:	2100      	movs	r1, #0
 8002354:	4618      	mov	r0, r3
 8002356:	f009 fcb9 	bl	800bccc <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800235a:	4b31      	ldr	r3, [pc, #196]	@ (8002420 <MX_ADC3_Init+0xe4>)
 800235c:	4a31      	ldr	r2, [pc, #196]	@ (8002424 <MX_ADC3_Init+0xe8>)
 800235e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002360:	4b2f      	ldr	r3, [pc, #188]	@ (8002420 <MX_ADC3_Init+0xe4>)
 8002362:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002366:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8002368:	4b2d      	ldr	r3, [pc, #180]	@ (8002420 <MX_ADC3_Init+0xe4>)
 800236a:	2200      	movs	r2, #0
 800236c:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800236e:	4b2c      	ldr	r3, [pc, #176]	@ (8002420 <MX_ADC3_Init+0xe4>)
 8002370:	2200      	movs	r2, #0
 8002372:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8002374:	4b2a      	ldr	r3, [pc, #168]	@ (8002420 <MX_ADC3_Init+0xe4>)
 8002376:	2200      	movs	r2, #0
 8002378:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800237a:	4b29      	ldr	r3, [pc, #164]	@ (8002420 <MX_ADC3_Init+0xe4>)
 800237c:	2200      	movs	r2, #0
 800237e:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002380:	4b27      	ldr	r3, [pc, #156]	@ (8002420 <MX_ADC3_Init+0xe4>)
 8002382:	2204      	movs	r2, #4
 8002384:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8002386:	4b26      	ldr	r3, [pc, #152]	@ (8002420 <MX_ADC3_Init+0xe4>)
 8002388:	2200      	movs	r2, #0
 800238a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800238c:	4b24      	ldr	r3, [pc, #144]	@ (8002420 <MX_ADC3_Init+0xe4>)
 800238e:	2201      	movs	r2, #1
 8002390:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 1;
 8002392:	4b23      	ldr	r3, [pc, #140]	@ (8002420 <MX_ADC3_Init+0xe4>)
 8002394:	2201      	movs	r2, #1
 8002396:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002398:	4b21      	ldr	r3, [pc, #132]	@ (8002420 <MX_ADC3_Init+0xe4>)
 800239a:	2200      	movs	r2, #0
 800239c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002420 <MX_ADC3_Init+0xe4>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80023a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002420 <MX_ADC3_Init+0xe4>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80023ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002420 <MX_ADC3_Init+0xe4>)
 80023ae:	2201      	movs	r2, #1
 80023b0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80023b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002420 <MX_ADC3_Init+0xe4>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 80023ba:	4b19      	ldr	r3, [pc, #100]	@ (8002420 <MX_ADC3_Init+0xe4>)
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80023c2:	4817      	ldr	r0, [pc, #92]	@ (8002420 <MX_ADC3_Init+0xe4>)
 80023c4:	f002 f904 	bl	80045d0 <HAL_ADC_Init>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 80023ce:	f001 f8ed 	bl	80035ac <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80023d2:	2300      	movs	r3, #0
 80023d4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80023d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023da:	4619      	mov	r1, r3
 80023dc:	4810      	ldr	r0, [pc, #64]	@ (8002420 <MX_ADC3_Init+0xe4>)
 80023de:	f003 fbd1 	bl	8005b84 <HAL_ADCEx_MultiModeConfigChannel>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 80023e8:	f001 f8e0 	bl	80035ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80023ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002428 <MX_ADC3_Init+0xec>)
 80023ee:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80023f0:	2306      	movs	r3, #6
 80023f2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80023f4:	2307      	movs	r3, #7
 80023f6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80023f8:	237f      	movs	r3, #127	@ 0x7f
 80023fa:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80023fc:	2304      	movs	r3, #4
 80023fe:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002400:	2300      	movs	r3, #0
 8002402:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002404:	1d3b      	adds	r3, r7, #4
 8002406:	4619      	mov	r1, r3
 8002408:	4805      	ldr	r0, [pc, #20]	@ (8002420 <MX_ADC3_Init+0xe4>)
 800240a:	f002 fdf9 	bl	8005000 <HAL_ADC_ConfigChannel>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 8002414:	f001 f8ca 	bl	80035ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8002418:	bf00      	nop
 800241a:	3730      	adds	r7, #48	@ 0x30
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	2000036c 	.word	0x2000036c
 8002424:	50000400 	.word	0x50000400
 8002428:	32601000 	.word	0x32601000

0800242c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b09c      	sub	sp, #112	@ 0x70
 8002430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002432:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002436:	2200      	movs	r2, #0
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	605a      	str	r2, [r3, #4]
 800243c:	609a      	str	r2, [r3, #8]
 800243e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002440:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002444:	2200      	movs	r2, #0
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	605a      	str	r2, [r3, #4]
 800244a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800244c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	605a      	str	r2, [r3, #4]
 8002456:	609a      	str	r2, [r3, #8]
 8002458:	60da      	str	r2, [r3, #12]
 800245a:	611a      	str	r2, [r3, #16]
 800245c:	615a      	str	r2, [r3, #20]
 800245e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002460:	1d3b      	adds	r3, r7, #4
 8002462:	2234      	movs	r2, #52	@ 0x34
 8002464:	2100      	movs	r1, #0
 8002466:	4618      	mov	r0, r3
 8002468:	f009 fc30 	bl	800bccc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800246c:	4b51      	ldr	r3, [pc, #324]	@ (80025b4 <MX_TIM1_Init+0x188>)
 800246e:	4a52      	ldr	r2, [pc, #328]	@ (80025b8 <MX_TIM1_Init+0x18c>)
 8002470:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 8002472:	4b50      	ldr	r3, [pc, #320]	@ (80025b4 <MX_TIM1_Init+0x188>)
 8002474:	22a9      	movs	r2, #169	@ 0xa9
 8002476:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002478:	4b4e      	ldr	r3, [pc, #312]	@ (80025b4 <MX_TIM1_Init+0x188>)
 800247a:	2200      	movs	r2, #0
 800247c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 800247e:	4b4d      	ldr	r3, [pc, #308]	@ (80025b4 <MX_TIM1_Init+0x188>)
 8002480:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002484:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002486:	4b4b      	ldr	r3, [pc, #300]	@ (80025b4 <MX_TIM1_Init+0x188>)
 8002488:	2200      	movs	r2, #0
 800248a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800248c:	4b49      	ldr	r3, [pc, #292]	@ (80025b4 <MX_TIM1_Init+0x188>)
 800248e:	2200      	movs	r2, #0
 8002490:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002492:	4b48      	ldr	r3, [pc, #288]	@ (80025b4 <MX_TIM1_Init+0x188>)
 8002494:	2200      	movs	r2, #0
 8002496:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002498:	4846      	ldr	r0, [pc, #280]	@ (80025b4 <MX_TIM1_Init+0x188>)
 800249a:	f005 fad1 	bl	8007a40 <HAL_TIM_Base_Init>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80024a4:	f001 f882 	bl	80035ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024ac:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80024ae:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80024b2:	4619      	mov	r1, r3
 80024b4:	483f      	ldr	r0, [pc, #252]	@ (80025b4 <MX_TIM1_Init+0x188>)
 80024b6:	f006 fafb 	bl	8008ab0 <HAL_TIM_ConfigClockSource>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80024c0:	f001 f874 	bl	80035ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80024c4:	483b      	ldr	r0, [pc, #236]	@ (80025b4 <MX_TIM1_Init+0x188>)
 80024c6:	f005 fc07 	bl	8007cd8 <HAL_TIM_PWM_Init>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80024d0:	f001 f86c 	bl	80035ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024d4:	2300      	movs	r3, #0
 80024d6:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80024d8:	2300      	movs	r3, #0
 80024da:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024dc:	2300      	movs	r3, #0
 80024de:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024e0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80024e4:	4619      	mov	r1, r3
 80024e6:	4833      	ldr	r0, [pc, #204]	@ (80025b4 <MX_TIM1_Init+0x188>)
 80024e8:	f007 fac8 	bl	8009a7c <HAL_TIMEx_MasterConfigSynchronization>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80024f2:	f001 f85b 	bl	80035ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024f6:	2360      	movs	r3, #96	@ 0x60
 80024f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80024fa:	2300      	movs	r3, #0
 80024fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024fe:	2300      	movs	r3, #0
 8002500:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002502:	2300      	movs	r3, #0
 8002504:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002506:	2300      	movs	r3, #0
 8002508:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800250a:	2300      	movs	r3, #0
 800250c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800250e:	2300      	movs	r3, #0
 8002510:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002512:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002516:	2200      	movs	r2, #0
 8002518:	4619      	mov	r1, r3
 800251a:	4826      	ldr	r0, [pc, #152]	@ (80025b4 <MX_TIM1_Init+0x188>)
 800251c:	f006 f9b4 	bl	8008888 <HAL_TIM_PWM_ConfigChannel>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002526:	f001 f841 	bl	80035ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800252a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800252e:	2204      	movs	r2, #4
 8002530:	4619      	mov	r1, r3
 8002532:	4820      	ldr	r0, [pc, #128]	@ (80025b4 <MX_TIM1_Init+0x188>)
 8002534:	f006 f9a8 	bl	8008888 <HAL_TIM_PWM_ConfigChannel>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800253e:	f001 f835 	bl	80035ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002542:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002546:	2208      	movs	r2, #8
 8002548:	4619      	mov	r1, r3
 800254a:	481a      	ldr	r0, [pc, #104]	@ (80025b4 <MX_TIM1_Init+0x188>)
 800254c:	f006 f99c 	bl	8008888 <HAL_TIM_PWM_ConfigChannel>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8002556:	f001 f829 	bl	80035ac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800255a:	2300      	movs	r3, #0
 800255c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800255e:	2300      	movs	r3, #0
 8002560:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002566:	2300      	movs	r3, #0
 8002568:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800256a:	2300      	movs	r3, #0
 800256c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800256e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002572:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002574:	2300      	movs	r3, #0
 8002576:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002578:	2300      	movs	r3, #0
 800257a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800257c:	2300      	movs	r3, #0
 800257e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002580:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002584:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002586:	2300      	movs	r3, #0
 8002588:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800258a:	2300      	movs	r3, #0
 800258c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800258e:	2300      	movs	r3, #0
 8002590:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002592:	1d3b      	adds	r3, r7, #4
 8002594:	4619      	mov	r1, r3
 8002596:	4807      	ldr	r0, [pc, #28]	@ (80025b4 <MX_TIM1_Init+0x188>)
 8002598:	f007 fb06 	bl	8009ba8 <HAL_TIMEx_ConfigBreakDeadTime>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 80025a2:	f001 f803 	bl	80035ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80025a6:	4803      	ldr	r0, [pc, #12]	@ (80025b4 <MX_TIM1_Init+0x188>)
 80025a8:	f001 fb76 	bl	8003c98 <HAL_TIM_MspPostInit>

}
 80025ac:	bf00      	nop
 80025ae:	3770      	adds	r7, #112	@ 0x70
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	20000498 	.word	0x20000498
 80025b8:	40012c00 	.word	0x40012c00

080025bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b088      	sub	sp, #32
 80025c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025c2:	f107 0310 	add.w	r3, r7, #16
 80025c6:	2200      	movs	r2, #0
 80025c8:	601a      	str	r2, [r3, #0]
 80025ca:	605a      	str	r2, [r3, #4]
 80025cc:	609a      	str	r2, [r3, #8]
 80025ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025d0:	1d3b      	adds	r3, r7, #4
 80025d2:	2200      	movs	r2, #0
 80025d4:	601a      	str	r2, [r3, #0]
 80025d6:	605a      	str	r2, [r3, #4]
 80025d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025da:	4b1e      	ldr	r3, [pc, #120]	@ (8002654 <MX_TIM2_Init+0x98>)
 80025dc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80025e0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80025e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002654 <MX_TIM2_Init+0x98>)
 80025e4:	22a9      	movs	r2, #169	@ 0xa9
 80025e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002654 <MX_TIM2_Init+0x98>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80025ee:	4b19      	ldr	r3, [pc, #100]	@ (8002654 <MX_TIM2_Init+0x98>)
 80025f0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80025f4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025f6:	4b17      	ldr	r3, [pc, #92]	@ (8002654 <MX_TIM2_Init+0x98>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025fc:	4b15      	ldr	r3, [pc, #84]	@ (8002654 <MX_TIM2_Init+0x98>)
 80025fe:	2200      	movs	r2, #0
 8002600:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002602:	4814      	ldr	r0, [pc, #80]	@ (8002654 <MX_TIM2_Init+0x98>)
 8002604:	f005 fa1c 	bl	8007a40 <HAL_TIM_Base_Init>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800260e:	f000 ffcd 	bl	80035ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002612:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002616:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002618:	f107 0310 	add.w	r3, r7, #16
 800261c:	4619      	mov	r1, r3
 800261e:	480d      	ldr	r0, [pc, #52]	@ (8002654 <MX_TIM2_Init+0x98>)
 8002620:	f006 fa46 	bl	8008ab0 <HAL_TIM_ConfigClockSource>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800262a:	f000 ffbf 	bl	80035ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800262e:	2300      	movs	r3, #0
 8002630:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002632:	2300      	movs	r3, #0
 8002634:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002636:	1d3b      	adds	r3, r7, #4
 8002638:	4619      	mov	r1, r3
 800263a:	4806      	ldr	r0, [pc, #24]	@ (8002654 <MX_TIM2_Init+0x98>)
 800263c:	f007 fa1e 	bl	8009a7c <HAL_TIMEx_MasterConfigSynchronization>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002646:	f000 ffb1 	bl	80035ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800264a:	bf00      	nop
 800264c:	3720      	adds	r7, #32
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	20000564 	.word	0x20000564

08002658 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08c      	sub	sp, #48	@ 0x30
 800265c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800265e:	f107 030c 	add.w	r3, r7, #12
 8002662:	2224      	movs	r2, #36	@ 0x24
 8002664:	2100      	movs	r1, #0
 8002666:	4618      	mov	r0, r3
 8002668:	f009 fb30 	bl	800bccc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800266c:	463b      	mov	r3, r7
 800266e:	2200      	movs	r2, #0
 8002670:	601a      	str	r2, [r3, #0]
 8002672:	605a      	str	r2, [r3, #4]
 8002674:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002676:	4b21      	ldr	r3, [pc, #132]	@ (80026fc <MX_TIM3_Init+0xa4>)
 8002678:	4a21      	ldr	r2, [pc, #132]	@ (8002700 <MX_TIM3_Init+0xa8>)
 800267a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800267c:	4b1f      	ldr	r3, [pc, #124]	@ (80026fc <MX_TIM3_Init+0xa4>)
 800267e:	2200      	movs	r2, #0
 8002680:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002682:	4b1e      	ldr	r3, [pc, #120]	@ (80026fc <MX_TIM3_Init+0xa4>)
 8002684:	2200      	movs	r2, #0
 8002686:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002688:	4b1c      	ldr	r3, [pc, #112]	@ (80026fc <MX_TIM3_Init+0xa4>)
 800268a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800268e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002690:	4b1a      	ldr	r3, [pc, #104]	@ (80026fc <MX_TIM3_Init+0xa4>)
 8002692:	2200      	movs	r2, #0
 8002694:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002696:	4b19      	ldr	r3, [pc, #100]	@ (80026fc <MX_TIM3_Init+0xa4>)
 8002698:	2200      	movs	r2, #0
 800269a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800269c:	2303      	movs	r3, #3
 800269e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80026a0:	2300      	movs	r3, #0
 80026a2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80026a4:	2301      	movs	r3, #1
 80026a6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80026a8:	2300      	movs	r3, #0
 80026aa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80026ac:	2300      	movs	r3, #0
 80026ae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80026b0:	2300      	movs	r3, #0
 80026b2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80026b4:	2301      	movs	r3, #1
 80026b6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80026b8:	2300      	movs	r3, #0
 80026ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80026bc:	2300      	movs	r3, #0
 80026be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80026c0:	f107 030c 	add.w	r3, r7, #12
 80026c4:	4619      	mov	r1, r3
 80026c6:	480d      	ldr	r0, [pc, #52]	@ (80026fc <MX_TIM3_Init+0xa4>)
 80026c8:	f005 fd7c 	bl	80081c4 <HAL_TIM_Encoder_Init>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80026d2:	f000 ff6b 	bl	80035ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026d6:	2300      	movs	r3, #0
 80026d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026da:	2300      	movs	r3, #0
 80026dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026de:	463b      	mov	r3, r7
 80026e0:	4619      	mov	r1, r3
 80026e2:	4806      	ldr	r0, [pc, #24]	@ (80026fc <MX_TIM3_Init+0xa4>)
 80026e4:	f007 f9ca 	bl	8009a7c <HAL_TIMEx_MasterConfigSynchronization>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80026ee:	f000 ff5d 	bl	80035ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80026f2:	bf00      	nop
 80026f4:	3730      	adds	r7, #48	@ 0x30
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	20000630 	.word	0x20000630
 8002700:	40000400 	.word	0x40000400

08002704 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b08c      	sub	sp, #48	@ 0x30
 8002708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800270a:	f107 030c 	add.w	r3, r7, #12
 800270e:	2224      	movs	r2, #36	@ 0x24
 8002710:	2100      	movs	r1, #0
 8002712:	4618      	mov	r0, r3
 8002714:	f009 fada 	bl	800bccc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002718:	463b      	mov	r3, r7
 800271a:	2200      	movs	r2, #0
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	605a      	str	r2, [r3, #4]
 8002720:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002722:	4b21      	ldr	r3, [pc, #132]	@ (80027a8 <MX_TIM4_Init+0xa4>)
 8002724:	4a21      	ldr	r2, [pc, #132]	@ (80027ac <MX_TIM4_Init+0xa8>)
 8002726:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002728:	4b1f      	ldr	r3, [pc, #124]	@ (80027a8 <MX_TIM4_Init+0xa4>)
 800272a:	2200      	movs	r2, #0
 800272c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800272e:	4b1e      	ldr	r3, [pc, #120]	@ (80027a8 <MX_TIM4_Init+0xa4>)
 8002730:	2200      	movs	r2, #0
 8002732:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002734:	4b1c      	ldr	r3, [pc, #112]	@ (80027a8 <MX_TIM4_Init+0xa4>)
 8002736:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800273a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800273c:	4b1a      	ldr	r3, [pc, #104]	@ (80027a8 <MX_TIM4_Init+0xa4>)
 800273e:	2200      	movs	r2, #0
 8002740:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002742:	4b19      	ldr	r3, [pc, #100]	@ (80027a8 <MX_TIM4_Init+0xa4>)
 8002744:	2200      	movs	r2, #0
 8002746:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002748:	2303      	movs	r3, #3
 800274a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800274c:	2300      	movs	r3, #0
 800274e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002750:	2301      	movs	r3, #1
 8002752:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002754:	2300      	movs	r3, #0
 8002756:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002758:	2300      	movs	r3, #0
 800275a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800275c:	2300      	movs	r3, #0
 800275e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002760:	2301      	movs	r3, #1
 8002762:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002764:	2300      	movs	r3, #0
 8002766:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002768:	2300      	movs	r3, #0
 800276a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800276c:	f107 030c 	add.w	r3, r7, #12
 8002770:	4619      	mov	r1, r3
 8002772:	480d      	ldr	r0, [pc, #52]	@ (80027a8 <MX_TIM4_Init+0xa4>)
 8002774:	f005 fd26 	bl	80081c4 <HAL_TIM_Encoder_Init>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800277e:	f000 ff15 	bl	80035ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002782:	2300      	movs	r3, #0
 8002784:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002786:	2300      	movs	r3, #0
 8002788:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800278a:	463b      	mov	r3, r7
 800278c:	4619      	mov	r1, r3
 800278e:	4806      	ldr	r0, [pc, #24]	@ (80027a8 <MX_TIM4_Init+0xa4>)
 8002790:	f007 f974 	bl	8009a7c <HAL_TIMEx_MasterConfigSynchronization>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800279a:	f000 ff07 	bl	80035ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800279e:	bf00      	nop
 80027a0:	3730      	adds	r7, #48	@ 0x30
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	200006fc 	.word	0x200006fc
 80027ac:	40000800 	.word	0x40000800

080027b0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b088      	sub	sp, #32
 80027b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027b6:	f107 0310 	add.w	r3, r7, #16
 80027ba:	2200      	movs	r2, #0
 80027bc:	601a      	str	r2, [r3, #0]
 80027be:	605a      	str	r2, [r3, #4]
 80027c0:	609a      	str	r2, [r3, #8]
 80027c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027c4:	1d3b      	adds	r3, r7, #4
 80027c6:	2200      	movs	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]
 80027ca:	605a      	str	r2, [r3, #4]
 80027cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80027ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002844 <MX_TIM5_Init+0x94>)
 80027d0:	4a1d      	ldr	r2, [pc, #116]	@ (8002848 <MX_TIM5_Init+0x98>)
 80027d2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 80027d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002844 <MX_TIM5_Init+0x94>)
 80027d6:	22a9      	movs	r2, #169	@ 0xa9
 80027d8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027da:	4b1a      	ldr	r3, [pc, #104]	@ (8002844 <MX_TIM5_Init+0x94>)
 80027dc:	2200      	movs	r2, #0
 80027de:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 80027e0:	4b18      	ldr	r3, [pc, #96]	@ (8002844 <MX_TIM5_Init+0x94>)
 80027e2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80027e6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027e8:	4b16      	ldr	r3, [pc, #88]	@ (8002844 <MX_TIM5_Init+0x94>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027ee:	4b15      	ldr	r3, [pc, #84]	@ (8002844 <MX_TIM5_Init+0x94>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80027f4:	4813      	ldr	r0, [pc, #76]	@ (8002844 <MX_TIM5_Init+0x94>)
 80027f6:	f005 f923 	bl	8007a40 <HAL_TIM_Base_Init>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002800:	f000 fed4 	bl	80035ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002804:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002808:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800280a:	f107 0310 	add.w	r3, r7, #16
 800280e:	4619      	mov	r1, r3
 8002810:	480c      	ldr	r0, [pc, #48]	@ (8002844 <MX_TIM5_Init+0x94>)
 8002812:	f006 f94d 	bl	8008ab0 <HAL_TIM_ConfigClockSource>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800281c:	f000 fec6 	bl	80035ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002820:	2300      	movs	r3, #0
 8002822:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002824:	2300      	movs	r3, #0
 8002826:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002828:	1d3b      	adds	r3, r7, #4
 800282a:	4619      	mov	r1, r3
 800282c:	4805      	ldr	r0, [pc, #20]	@ (8002844 <MX_TIM5_Init+0x94>)
 800282e:	f007 f925 	bl	8009a7c <HAL_TIMEx_MasterConfigSynchronization>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002838:	f000 feb8 	bl	80035ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800283c:	bf00      	nop
 800283e:	3720      	adds	r7, #32
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	200007c8 	.word	0x200007c8
 8002848:	40000c00 	.word	0x40000c00

0800284c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002850:	4b14      	ldr	r3, [pc, #80]	@ (80028a4 <MX_TIM16_Init+0x58>)
 8002852:	4a15      	ldr	r2, [pc, #84]	@ (80028a8 <MX_TIM16_Init+0x5c>)
 8002854:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8002856:	4b13      	ldr	r3, [pc, #76]	@ (80028a4 <MX_TIM16_Init+0x58>)
 8002858:	22a9      	movs	r2, #169	@ 0xa9
 800285a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800285c:	4b11      	ldr	r3, [pc, #68]	@ (80028a4 <MX_TIM16_Init+0x58>)
 800285e:	2200      	movs	r2, #0
 8002860:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 8002862:	4b10      	ldr	r3, [pc, #64]	@ (80028a4 <MX_TIM16_Init+0x58>)
 8002864:	f240 4279 	movw	r2, #1145	@ 0x479
 8002868:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800286a:	4b0e      	ldr	r3, [pc, #56]	@ (80028a4 <MX_TIM16_Init+0x58>)
 800286c:	2200      	movs	r2, #0
 800286e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002870:	4b0c      	ldr	r3, [pc, #48]	@ (80028a4 <MX_TIM16_Init+0x58>)
 8002872:	2200      	movs	r2, #0
 8002874:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002876:	4b0b      	ldr	r3, [pc, #44]	@ (80028a4 <MX_TIM16_Init+0x58>)
 8002878:	2200      	movs	r2, #0
 800287a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800287c:	4809      	ldr	r0, [pc, #36]	@ (80028a4 <MX_TIM16_Init+0x58>)
 800287e:	f005 f8df 	bl	8007a40 <HAL_TIM_Base_Init>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8002888:	f000 fe90 	bl	80035ac <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 800288c:	2108      	movs	r1, #8
 800288e:	4805      	ldr	r0, [pc, #20]	@ (80028a4 <MX_TIM16_Init+0x58>)
 8002890:	f005 fba2 	bl	8007fd8 <HAL_TIM_OnePulse_Init>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 800289a:	f000 fe87 	bl	80035ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800289e:	bf00      	nop
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	20000894 	.word	0x20000894
 80028a8:	40014400 	.word	0x40014400

080028ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80028b0:	4b23      	ldr	r3, [pc, #140]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 80028b2:	4a24      	ldr	r2, [pc, #144]	@ (8002944 <MX_USART2_UART_Init+0x98>)
 80028b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 80028b6:	4b22      	ldr	r3, [pc, #136]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 80028b8:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80028bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80028be:	4b20      	ldr	r3, [pc, #128]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 80028c0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80028c4:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80028cc:	4b1c      	ldr	r3, [pc, #112]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 80028ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 80028d6:	220c      	movs	r2, #12
 80028d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028da:	4b19      	ldr	r3, [pc, #100]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 80028dc:	2200      	movs	r2, #0
 80028de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028e0:	4b17      	ldr	r3, [pc, #92]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028e6:	4b16      	ldr	r3, [pc, #88]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80028ec:	4b14      	ldr	r3, [pc, #80]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028f2:	4b13      	ldr	r3, [pc, #76]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028f8:	4811      	ldr	r0, [pc, #68]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 80028fa:	f007 fa39 	bl	8009d70 <HAL_UART_Init>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8002904:	f000 fe52 	bl	80035ac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002908:	2100      	movs	r1, #0
 800290a:	480d      	ldr	r0, [pc, #52]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 800290c:	f009 f875 	bl	800b9fa <HAL_UARTEx_SetTxFifoThreshold>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8002916:	f000 fe49 	bl	80035ac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800291a:	2100      	movs	r1, #0
 800291c:	4808      	ldr	r0, [pc, #32]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 800291e:	f009 f8aa 	bl	800ba76 <HAL_UARTEx_SetRxFifoThreshold>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d001      	beq.n	800292c <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8002928:	f000 fe40 	bl	80035ac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800292c:	4804      	ldr	r0, [pc, #16]	@ (8002940 <MX_USART2_UART_Init+0x94>)
 800292e:	f009 f82b 	bl	800b988 <HAL_UARTEx_DisableFifoMode>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8002938:	f000 fe38 	bl	80035ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800293c:	bf00      	nop
 800293e:	bd80      	pop	{r7, pc}
 8002940:	20000960 	.word	0x20000960
 8002944:	40004400 	.word	0x40004400

08002948 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800294e:	4b1e      	ldr	r3, [pc, #120]	@ (80029c8 <MX_DMA_Init+0x80>)
 8002950:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002952:	4a1d      	ldr	r2, [pc, #116]	@ (80029c8 <MX_DMA_Init+0x80>)
 8002954:	f043 0304 	orr.w	r3, r3, #4
 8002958:	6493      	str	r3, [r2, #72]	@ 0x48
 800295a:	4b1b      	ldr	r3, [pc, #108]	@ (80029c8 <MX_DMA_Init+0x80>)
 800295c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800295e:	f003 0304 	and.w	r3, r3, #4
 8002962:	607b      	str	r3, [r7, #4]
 8002964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002966:	4b18      	ldr	r3, [pc, #96]	@ (80029c8 <MX_DMA_Init+0x80>)
 8002968:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800296a:	4a17      	ldr	r2, [pc, #92]	@ (80029c8 <MX_DMA_Init+0x80>)
 800296c:	f043 0301 	orr.w	r3, r3, #1
 8002970:	6493      	str	r3, [r2, #72]	@ 0x48
 8002972:	4b15      	ldr	r3, [pc, #84]	@ (80029c8 <MX_DMA_Init+0x80>)
 8002974:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002976:	f003 0301 	and.w	r3, r3, #1
 800297a:	603b      	str	r3, [r7, #0]
 800297c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800297e:	2200      	movs	r2, #0
 8002980:	2100      	movs	r1, #0
 8002982:	200b      	movs	r0, #11
 8002984:	f003 fae1 	bl	8005f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002988:	200b      	movs	r0, #11
 800298a:	f003 faf8 	bl	8005f7e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800298e:	2200      	movs	r2, #0
 8002990:	2100      	movs	r1, #0
 8002992:	200c      	movs	r0, #12
 8002994:	f003 fad9 	bl	8005f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002998:	200c      	movs	r0, #12
 800299a:	f003 faf0 	bl	8005f7e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800299e:	2200      	movs	r2, #0
 80029a0:	2100      	movs	r1, #0
 80029a2:	200d      	movs	r0, #13
 80029a4:	f003 fad1 	bl	8005f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80029a8:	200d      	movs	r0, #13
 80029aa:	f003 fae8 	bl	8005f7e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80029ae:	2200      	movs	r2, #0
 80029b0:	2100      	movs	r1, #0
 80029b2:	200e      	movs	r0, #14
 80029b4:	f003 fac9 	bl	8005f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80029b8:	200e      	movs	r0, #14
 80029ba:	f003 fae0 	bl	8005f7e <HAL_NVIC_EnableIRQ>

}
 80029be:	bf00      	nop
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	40021000 	.word	0x40021000

080029cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b08a      	sub	sp, #40	@ 0x28
 80029d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d2:	f107 0314 	add.w	r3, r7, #20
 80029d6:	2200      	movs	r2, #0
 80029d8:	601a      	str	r2, [r3, #0]
 80029da:	605a      	str	r2, [r3, #4]
 80029dc:	609a      	str	r2, [r3, #8]
 80029de:	60da      	str	r2, [r3, #12]
 80029e0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029e2:	4b5b      	ldr	r3, [pc, #364]	@ (8002b50 <MX_GPIO_Init+0x184>)
 80029e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e6:	4a5a      	ldr	r2, [pc, #360]	@ (8002b50 <MX_GPIO_Init+0x184>)
 80029e8:	f043 0304 	orr.w	r3, r3, #4
 80029ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029ee:	4b58      	ldr	r3, [pc, #352]	@ (8002b50 <MX_GPIO_Init+0x184>)
 80029f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029f2:	f003 0304 	and.w	r3, r3, #4
 80029f6:	613b      	str	r3, [r7, #16]
 80029f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80029fa:	4b55      	ldr	r3, [pc, #340]	@ (8002b50 <MX_GPIO_Init+0x184>)
 80029fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029fe:	4a54      	ldr	r2, [pc, #336]	@ (8002b50 <MX_GPIO_Init+0x184>)
 8002a00:	f043 0320 	orr.w	r3, r3, #32
 8002a04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a06:	4b52      	ldr	r3, [pc, #328]	@ (8002b50 <MX_GPIO_Init+0x184>)
 8002a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a0a:	f003 0320 	and.w	r3, r3, #32
 8002a0e:	60fb      	str	r3, [r7, #12]
 8002a10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a12:	4b4f      	ldr	r3, [pc, #316]	@ (8002b50 <MX_GPIO_Init+0x184>)
 8002a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a16:	4a4e      	ldr	r2, [pc, #312]	@ (8002b50 <MX_GPIO_Init+0x184>)
 8002a18:	f043 0301 	orr.w	r3, r3, #1
 8002a1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a1e:	4b4c      	ldr	r3, [pc, #304]	@ (8002b50 <MX_GPIO_Init+0x184>)
 8002a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	60bb      	str	r3, [r7, #8]
 8002a28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a2a:	4b49      	ldr	r3, [pc, #292]	@ (8002b50 <MX_GPIO_Init+0x184>)
 8002a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a2e:	4a48      	ldr	r2, [pc, #288]	@ (8002b50 <MX_GPIO_Init+0x184>)
 8002a30:	f043 0302 	orr.w	r3, r3, #2
 8002a34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a36:	4b46      	ldr	r3, [pc, #280]	@ (8002b50 <MX_GPIO_Init+0x184>)
 8002a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	607b      	str	r3, [r7, #4]
 8002a40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002a42:	2200      	movs	r2, #0
 8002a44:	2120      	movs	r1, #32
 8002a46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a4a:	f003 ff7f 	bl	800694c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10, GPIO_PIN_RESET);
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f44f 6198 	mov.w	r1, #1216	@ 0x4c0
 8002a54:	483f      	ldr	r0, [pc, #252]	@ (8002b54 <MX_GPIO_Init+0x188>)
 8002a56:	f003 ff79 	bl	800694c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002a5a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002a60:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002a64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a66:	2300      	movs	r3, #0
 8002a68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a6a:	f107 0314 	add.w	r3, r7, #20
 8002a6e:	4619      	mov	r1, r3
 8002a70:	4838      	ldr	r0, [pc, #224]	@ (8002b54 <MX_GPIO_Init+0x188>)
 8002a72:	f003 fdd1 	bl	8006618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a76:	2308      	movs	r3, #8
 8002a78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a82:	f107 0314 	add.w	r3, r7, #20
 8002a86:	4619      	mov	r1, r3
 8002a88:	4832      	ldr	r0, [pc, #200]	@ (8002b54 <MX_GPIO_Init+0x188>)
 8002a8a:	f003 fdc5 	bl	8006618 <HAL_GPIO_Init>

  /*Configure GPIO pins : RUN_Joy_Pin Save_Joy_Pin */
  GPIO_InitStruct.Pin = RUN_Joy_Pin|Save_Joy_Pin;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a92:	2300      	movs	r3, #0
 8002a94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a96:	2301      	movs	r3, #1
 8002a98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a9a:	f107 0314 	add.w	r3, r7, #20
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002aa4:	f003 fdb8 	bl	8006618 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002aa8:	2320      	movs	r3, #32
 8002aaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aac:	2301      	movs	r3, #1
 8002aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002ab8:	f107 0314 	add.w	r3, r7, #20
 8002abc:	4619      	mov	r1, r3
 8002abe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ac2:	f003 fda9 	bl	8006618 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002ac6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002aca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002acc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002ad0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ad6:	f107 0314 	add.w	r3, r7, #20
 8002ada:	4619      	mov	r1, r3
 8002adc:	481e      	ldr	r0, [pc, #120]	@ (8002b58 <MX_GPIO_Init+0x18c>)
 8002ade:	f003 fd9b 	bl	8006618 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8002ae2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002ae6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aec:	2300      	movs	r3, #0
 8002aee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002af0:	f107 0314 	add.w	r3, r7, #20
 8002af4:	4619      	mov	r1, r3
 8002af6:	4818      	ldr	r0, [pc, #96]	@ (8002b58 <MX_GPIO_Init+0x18c>)
 8002af8:	f003 fd8e 	bl	8006618 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8002afc:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002b00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b02:	2301      	movs	r3, #1
 8002b04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b06:	2300      	movs	r3, #0
 8002b08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b0e:	f107 0314 	add.w	r3, r7, #20
 8002b12:	4619      	mov	r1, r3
 8002b14:	480f      	ldr	r0, [pc, #60]	@ (8002b54 <MX_GPIO_Init+0x188>)
 8002b16:	f003 fd7f 	bl	8006618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b20:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002b24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b26:	2300      	movs	r3, #0
 8002b28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b2a:	f107 0314 	add.w	r3, r7, #20
 8002b2e:	4619      	mov	r1, r3
 8002b30:	4808      	ldr	r0, [pc, #32]	@ (8002b54 <MX_GPIO_Init+0x188>)
 8002b32:	f003 fd71 	bl	8006618 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002b36:	2200      	movs	r2, #0
 8002b38:	2100      	movs	r1, #0
 8002b3a:	2028      	movs	r0, #40	@ 0x28
 8002b3c:	f003 fa05 	bl	8005f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002b40:	2028      	movs	r0, #40	@ 0x28
 8002b42:	f003 fa1c 	bl	8005f7e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002b46:	bf00      	nop
 8002b48:	3728      	adds	r7, #40	@ 0x28
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	40021000 	.word	0x40021000
 8002b54:	48000800 	.word	0x48000800
 8002b58:	48000400 	.word	0x48000400

08002b5c <Prismatic_CasCadeControl>:

/* USER CODE BEGIN 4 */
void Prismatic_CasCadeControl() {
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
	error_pos_pris = target_position_prismatic - ball_screw_pos;
 8002b62:	4b6a      	ldr	r3, [pc, #424]	@ (8002d0c <Prismatic_CasCadeControl+0x1b0>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7fd fcba 	bl	80004e0 <__aeabi_f2d>
 8002b6c:	4b68      	ldr	r3, [pc, #416]	@ (8002d10 <Prismatic_CasCadeControl+0x1b4>)
 8002b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b72:	f7fd fb55 	bl	8000220 <__aeabi_dsub>
 8002b76:	4602      	mov	r2, r0
 8002b78:	460b      	mov	r3, r1
 8002b7a:	4610      	mov	r0, r2
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	f7fd ffe9 	bl	8000b54 <__aeabi_d2f>
 8002b82:	4603      	mov	r3, r0
 8002b84:	4a63      	ldr	r2, [pc, #396]	@ (8002d14 <Prismatic_CasCadeControl+0x1b8>)
 8002b86:	6013      	str	r3, [r2, #0]

	output_pos_pris = arm_pid_f32(&PID_POS_pris, error_pos_pris);
 8002b88:	4b62      	ldr	r3, [pc, #392]	@ (8002d14 <Prismatic_CasCadeControl+0x1b8>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a62      	ldr	r2, [pc, #392]	@ (8002d18 <Prismatic_CasCadeControl+0x1bc>)
 8002b8e:	60fa      	str	r2, [r7, #12]
 8002b90:	60bb      	str	r3, [r7, #8]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	ed93 7a00 	vldr	s14, [r3]
 8002b98:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b9c:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	edd3 6a01 	vldr	s13, [r3, #4]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	edd3 7a03 	vldr	s15, [r3, #12]
 8002bac:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8002bb0:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	edd3 6a02 	vldr	s13, [r3, #8]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	edd3 7a04 	vldr	s15, [r3, #16]
 8002bc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bc4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8002bce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bd2:	edc7 7a01 	vstr	s15, [r7, #4]

    /* Update state */
    S->state[1] = S->state[0];
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	68da      	ldr	r2, [r3, #12]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	68ba      	ldr	r2, [r7, #8]
 8002be2:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a4b      	ldr	r2, [pc, #300]	@ (8002d1c <Prismatic_CasCadeControl+0x1c0>)
 8002bee:	6013      	str	r3, [r2, #0]

	if (output_pos_pris > 300) {
 8002bf0:	4b4a      	ldr	r3, [pc, #296]	@ (8002d1c <Prismatic_CasCadeControl+0x1c0>)
 8002bf2:	edd3 7a00 	vldr	s15, [r3]
 8002bf6:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8002d20 <Prismatic_CasCadeControl+0x1c4>
 8002bfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c02:	dd03      	ble.n	8002c0c <Prismatic_CasCadeControl+0xb0>
		output_pos_pris = 300;
 8002c04:	4b45      	ldr	r3, [pc, #276]	@ (8002d1c <Prismatic_CasCadeControl+0x1c0>)
 8002c06:	4a47      	ldr	r2, [pc, #284]	@ (8002d24 <Prismatic_CasCadeControl+0x1c8>)
 8002c08:	601a      	str	r2, [r3, #0]
 8002c0a:	e00c      	b.n	8002c26 <Prismatic_CasCadeControl+0xca>
	} else if (output_pos_pris < -300) {
 8002c0c:	4b43      	ldr	r3, [pc, #268]	@ (8002d1c <Prismatic_CasCadeControl+0x1c0>)
 8002c0e:	edd3 7a00 	vldr	s15, [r3]
 8002c12:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8002d28 <Prismatic_CasCadeControl+0x1cc>
 8002c16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c1e:	d502      	bpl.n	8002c26 <Prismatic_CasCadeControl+0xca>
		output_pos_pris = -300;
 8002c20:	4b3e      	ldr	r3, [pc, #248]	@ (8002d1c <Prismatic_CasCadeControl+0x1c0>)
 8002c22:	4a42      	ldr	r2, [pc, #264]	@ (8002d2c <Prismatic_CasCadeControl+0x1d0>)
 8002c24:	601a      	str	r2, [r3, #0]
	}

	error_velo_pris = output_pos_pris - ball_screw_vel;
 8002c26:	4b3d      	ldr	r3, [pc, #244]	@ (8002d1c <Prismatic_CasCadeControl+0x1c0>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7fd fc58 	bl	80004e0 <__aeabi_f2d>
 8002c30:	4b3f      	ldr	r3, [pc, #252]	@ (8002d30 <Prismatic_CasCadeControl+0x1d4>)
 8002c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c36:	f7fd faf3 	bl	8000220 <__aeabi_dsub>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	4610      	mov	r0, r2
 8002c40:	4619      	mov	r1, r3
 8002c42:	f7fd ff87 	bl	8000b54 <__aeabi_d2f>
 8002c46:	4603      	mov	r3, r0
 8002c48:	4a3a      	ldr	r2, [pc, #232]	@ (8002d34 <Prismatic_CasCadeControl+0x1d8>)
 8002c4a:	6013      	str	r3, [r2, #0]

	output_velo_pris = PIDCompute(&prismatic_vel_control, Kp_velo_pris,
 8002c4c:	4b3a      	ldr	r3, [pc, #232]	@ (8002d38 <Prismatic_CasCadeControl+0x1dc>)
 8002c4e:	edd3 7a00 	vldr	s15, [r3]
 8002c52:	4b3a      	ldr	r3, [pc, #232]	@ (8002d3c <Prismatic_CasCadeControl+0x1e0>)
 8002c54:	ed93 7a00 	vldr	s14, [r3]
 8002c58:	4b39      	ldr	r3, [pc, #228]	@ (8002d40 <Prismatic_CasCadeControl+0x1e4>)
 8002c5a:	edd3 6a00 	vldr	s13, [r3]
 8002c5e:	4b35      	ldr	r3, [pc, #212]	@ (8002d34 <Prismatic_CasCadeControl+0x1d8>)
 8002c60:	ed93 6a00 	vldr	s12, [r3]
 8002c64:	eef0 1a46 	vmov.f32	s3, s12
 8002c68:	eeb0 1a66 	vmov.f32	s2, s13
 8002c6c:	eef0 0a47 	vmov.f32	s1, s14
 8002c70:	eeb0 0a67 	vmov.f32	s0, s15
 8002c74:	4833      	ldr	r0, [pc, #204]	@ (8002d44 <Prismatic_CasCadeControl+0x1e8>)
 8002c76:	f7fe ffcd 	bl	8001c14 <PIDCompute>
 8002c7a:	eef0 7a40 	vmov.f32	s15, s0
 8002c7e:	4b32      	ldr	r3, [pc, #200]	@ (8002d48 <Prismatic_CasCadeControl+0x1ec>)
 8002c80:	edc3 7a00 	vstr	s15, [r3]
			Ki_velo_pris, Kd_velo_pris, error_velo_pris);

	// Motor control
	if (ball_screw_pos >= target_position_prismatic - 0.25
 8002c84:	4b21      	ldr	r3, [pc, #132]	@ (8002d0c <Prismatic_CasCadeControl+0x1b0>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7fd fc29 	bl	80004e0 <__aeabi_f2d>
 8002c8e:	f04f 0200 	mov.w	r2, #0
 8002c92:	4b2e      	ldr	r3, [pc, #184]	@ (8002d4c <Prismatic_CasCadeControl+0x1f0>)
 8002c94:	f7fd fac4 	bl	8000220 <__aeabi_dsub>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	4610      	mov	r0, r2
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8002d10 <Prismatic_CasCadeControl+0x1b4>)
 8002ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca6:	f7fd feef 	bl	8000a88 <__aeabi_dcmple>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d01d      	beq.n	8002cec <Prismatic_CasCadeControl+0x190>
			&& ball_screw_pos <= target_position_prismatic + 0.25) {
 8002cb0:	4b16      	ldr	r3, [pc, #88]	@ (8002d0c <Prismatic_CasCadeControl+0x1b0>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f7fd fc13 	bl	80004e0 <__aeabi_f2d>
 8002cba:	f04f 0200 	mov.w	r2, #0
 8002cbe:	4b23      	ldr	r3, [pc, #140]	@ (8002d4c <Prismatic_CasCadeControl+0x1f0>)
 8002cc0:	f7fd fab0 	bl	8000224 <__adddf3>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	4610      	mov	r0, r2
 8002cca:	4619      	mov	r1, r3
 8002ccc:	4b10      	ldr	r3, [pc, #64]	@ (8002d10 <Prismatic_CasCadeControl+0x1b4>)
 8002cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd2:	f7fd fee3 	bl	8000a9c <__aeabi_dcmpge>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d007      	beq.n	8002cec <Prismatic_CasCadeControl+0x190>
		MotorSet(&prismatic_motor, 1000, 0);
 8002cdc:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8002d50 <Prismatic_CasCadeControl+0x1f4>
 8002ce0:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 8002d54 <Prismatic_CasCadeControl+0x1f8>
 8002ce4:	481c      	ldr	r0, [pc, #112]	@ (8002d58 <Prismatic_CasCadeControl+0x1fc>)
 8002ce6:	f000 fc8f 	bl	8003608 <MotorSet>
 8002cea:	e00a      	b.n	8002d02 <Prismatic_CasCadeControl+0x1a6>
	} else {
		MotorSet(&prismatic_motor, 1000, output_velo_pris);
 8002cec:	4b16      	ldr	r3, [pc, #88]	@ (8002d48 <Prismatic_CasCadeControl+0x1ec>)
 8002cee:	edd3 7a00 	vldr	s15, [r3]
 8002cf2:	eef0 0a67 	vmov.f32	s1, s15
 8002cf6:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 8002d54 <Prismatic_CasCadeControl+0x1f8>
 8002cfa:	4817      	ldr	r0, [pc, #92]	@ (8002d58 <Prismatic_CasCadeControl+0x1fc>)
 8002cfc:	f000 fc84 	bl	8003608 <MotorSet>
	}
}
 8002d00:	bf00      	nop
 8002d02:	bf00      	nop
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	20001094 	.word	0x20001094
 8002d10:	20001448 	.word	0x20001448
 8002d14:	200010a4 	.word	0x200010a4
 8002d18:	200010a8 	.word	0x200010a8
 8002d1c:	200010a0 	.word	0x200010a0
 8002d20:	43960000 	.word	0x43960000
 8002d24:	43960000 	.word	0x43960000
 8002d28:	c3960000 	.word	0xc3960000
 8002d2c:	c3960000 	.word	0xc3960000
 8002d30:	20001450 	.word	0x20001450
 8002d34:	2000109c 	.word	0x2000109c
 8002d38:	20000200 	.word	0x20000200
 8002d3c:	20000204 	.word	0x20000204
 8002d40:	20000208 	.word	0x20000208
 8002d44:	20001128 	.word	0x20001128
 8002d48:	20001098 	.word	0x20001098
 8002d4c:	3fd00000 	.word	0x3fd00000
 8002d50:	00000000 	.word	0x00000000
 8002d54:	447a0000 	.word	0x447a0000
 8002d58:	2000105c 	.word	0x2000105c

08002d5c <Revolute_CasCadeControl>:

void Revolute_CasCadeControl() {
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
	error_pos_re = target_position_revolute - revolute_encoder.rads;
 8002d62:	4b3e      	ldr	r3, [pc, #248]	@ (8002e5c <Revolute_CasCadeControl+0x100>)
 8002d64:	ed93 7a00 	vldr	s14, [r3]
 8002d68:	4b3d      	ldr	r3, [pc, #244]	@ (8002e60 <Revolute_CasCadeControl+0x104>)
 8002d6a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d72:	4b3c      	ldr	r3, [pc, #240]	@ (8002e64 <Revolute_CasCadeControl+0x108>)
 8002d74:	edc3 7a00 	vstr	s15, [r3]

	output_pos_re = arm_pid_f32(&PID_POS_re, error_pos_re);
 8002d78:	4b3a      	ldr	r3, [pc, #232]	@ (8002e64 <Revolute_CasCadeControl+0x108>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a3a      	ldr	r2, [pc, #232]	@ (8002e68 <Revolute_CasCadeControl+0x10c>)
 8002d7e:	60fa      	str	r2, [r7, #12]
 8002d80:	60bb      	str	r3, [r7, #8]
    out = (S->A0 * in) +
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	ed93 7a00 	vldr	s14, [r3]
 8002d88:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d8c:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	edd3 6a01 	vldr	s13, [r3, #4]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8002da0:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	edd3 6a02 	vldr	s13, [r3, #8]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	edd3 7a04 	vldr	s15, [r3, #16]
 8002db0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002db4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8002dbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dc2:	edc7 7a01 	vstr	s15, [r7, #4]
    S->state[1] = S->state[0];
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	68da      	ldr	r2, [r3, #12]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	68ba      	ldr	r2, [r7, #8]
 8002dd2:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	615a      	str	r2, [r3, #20]
    return (out);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a23      	ldr	r2, [pc, #140]	@ (8002e6c <Revolute_CasCadeControl+0x110>)
 8002dde:	6013      	str	r3, [r2, #0]
//		output_pos_re = 300;
//	} else if (output_pos_re < -300) {
//		output_pos_re = -300;
//	}

	error_velo_re = output_pos_re - revolute_encoder.radps;
 8002de0:	4b22      	ldr	r3, [pc, #136]	@ (8002e6c <Revolute_CasCadeControl+0x110>)
 8002de2:	ed93 7a00 	vldr	s14, [r3]
 8002de6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e60 <Revolute_CasCadeControl+0x104>)
 8002de8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002dec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002df0:	4b1f      	ldr	r3, [pc, #124]	@ (8002e70 <Revolute_CasCadeControl+0x114>)
 8002df2:	edc3 7a00 	vstr	s15, [r3]

	output_velo_re = PIDCompute(&revolute_vel_control, Kp_velo_re,
 8002df6:	4b1f      	ldr	r3, [pc, #124]	@ (8002e74 <Revolute_CasCadeControl+0x118>)
 8002df8:	edd3 7a00 	vldr	s15, [r3]
 8002dfc:	4b1e      	ldr	r3, [pc, #120]	@ (8002e78 <Revolute_CasCadeControl+0x11c>)
 8002dfe:	ed93 7a00 	vldr	s14, [r3]
 8002e02:	4b1e      	ldr	r3, [pc, #120]	@ (8002e7c <Revolute_CasCadeControl+0x120>)
 8002e04:	edd3 6a00 	vldr	s13, [r3]
 8002e08:	4b19      	ldr	r3, [pc, #100]	@ (8002e70 <Revolute_CasCadeControl+0x114>)
 8002e0a:	ed93 6a00 	vldr	s12, [r3]
 8002e0e:	eef0 1a46 	vmov.f32	s3, s12
 8002e12:	eeb0 1a66 	vmov.f32	s2, s13
 8002e16:	eef0 0a47 	vmov.f32	s1, s14
 8002e1a:	eeb0 0a67 	vmov.f32	s0, s15
 8002e1e:	4818      	ldr	r0, [pc, #96]	@ (8002e80 <Revolute_CasCadeControl+0x124>)
 8002e20:	f7fe fef8 	bl	8001c14 <PIDCompute>
 8002e24:	eef0 7a40 	vmov.f32	s15, s0
 8002e28:	4b16      	ldr	r3, [pc, #88]	@ (8002e84 <Revolute_CasCadeControl+0x128>)
 8002e2a:	edc3 7a00 	vstr	s15, [r3]
			Ki_velo_re, Kd_velo_re, error_velo_re);

	// Motor control
	output_revolute = -1.0 * output_velo_re;
 8002e2e:	4b15      	ldr	r3, [pc, #84]	@ (8002e84 <Revolute_CasCadeControl+0x128>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7fd fb54 	bl	80004e0 <__aeabi_f2d>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	460b      	mov	r3, r1
 8002e3c:	4610      	mov	r0, r2
 8002e3e:	4619      	mov	r1, r3
 8002e40:	f7fd fe88 	bl	8000b54 <__aeabi_d2f>
 8002e44:	4603      	mov	r3, r0
 8002e46:	ee07 3a90 	vmov	s15, r3
 8002e4a:	eef1 7a67 	vneg.f32	s15, s15
 8002e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8002e88 <Revolute_CasCadeControl+0x12c>)
 8002e50:	edc3 7a00 	vstr	s15, [r3]
}
 8002e54:	bf00      	nop
 8002e56:	3710      	adds	r7, #16
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	20001458 	.word	0x20001458
 8002e60:	2000145c 	.word	0x2000145c
 8002e64:	200017a0 	.word	0x200017a0
 8002e68:	200010cc 	.word	0x200010cc
 8002e6c:	2000179c 	.word	0x2000179c
 8002e70:	200017a8 	.word	0x200017a8
 8002e74:	200002c8 	.word	0x200002c8
 8002e78:	200002cc 	.word	0x200002cc
 8002e7c:	200002d0 	.word	0x200002d0
 8002e80:	20001490 	.word	0x20001490
 8002e84:	200017a4 	.word	0x200017a4
 8002e88:	200010f4 	.word	0x200010f4
 8002e8c:	00000000 	.word	0x00000000

08002e90 <ball_screw_converter>:

void ball_screw_converter() {
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
	ball_screw_pos = (prismatic_encoder.rads * (16.00f / (2.0f * M_PI)));
 8002e94:	4b12      	ldr	r3, [pc, #72]	@ (8002ee0 <ball_screw_converter+0x50>)
 8002e96:	699b      	ldr	r3, [r3, #24]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7fd fb21 	bl	80004e0 <__aeabi_f2d>
 8002e9e:	a30e      	add	r3, pc, #56	@ (adr r3, 8002ed8 <ball_screw_converter+0x48>)
 8002ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea4:	f7fd fb74 	bl	8000590 <__aeabi_dmul>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	460b      	mov	r3, r1
 8002eac:	490d      	ldr	r1, [pc, #52]	@ (8002ee4 <ball_screw_converter+0x54>)
 8002eae:	e9c1 2300 	strd	r2, r3, [r1]
	ball_screw_vel = prismatic_radps_lowpass * (16.0f / (2.0f * M_PI));
 8002eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ee8 <ball_screw_converter+0x58>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7fd fb12 	bl	80004e0 <__aeabi_f2d>
 8002ebc:	a306      	add	r3, pc, #24	@ (adr r3, 8002ed8 <ball_screw_converter+0x48>)
 8002ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec2:	f7fd fb65 	bl	8000590 <__aeabi_dmul>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	460b      	mov	r3, r1
 8002eca:	4908      	ldr	r1, [pc, #32]	@ (8002eec <ball_screw_converter+0x5c>)
 8002ecc:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002ed0:	bf00      	nop
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	f3af 8000 	nop.w
 8002ed8:	6dc9c883 	.word	0x6dc9c883
 8002edc:	40045f30 	.word	0x40045f30
 8002ee0:	200010f8 	.word	0x200010f8
 8002ee4:	20001448 	.word	0x20001448
 8002ee8:	20001434 	.word	0x20001434
 8002eec:	20001450 	.word	0x20001450

08002ef0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13) {
 8002efa:	88fb      	ldrh	r3, [r7, #6]
 8002efc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f00:	d105      	bne.n	8002f0e <HAL_GPIO_EXTI_Callback+0x1e>
		current_state = STATE_ERROR;
 8002f02:	4b14      	ldr	r3, [pc, #80]	@ (8002f54 <HAL_GPIO_EXTI_Callback+0x64>)
 8002f04:	2206      	movs	r2, #6
 8002f06:	701a      	strb	r2, [r3, #0]
		registerFrame[1].U16 = STATUS_IDLE;
 8002f08:	4b13      	ldr	r3, [pc, #76]	@ (8002f58 <HAL_GPIO_EXTI_Callback+0x68>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	805a      	strh	r2, [r3, #2]
	}
	if (GPIO_Pin == GPIO_PIN_12) {
 8002f0e:	88fb      	ldrh	r3, [r7, #6]
 8002f10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f14:	d111      	bne.n	8002f3a <HAL_GPIO_EXTI_Callback+0x4a>
		output_prismatic = (output_prismatic == 65535) ? -65535 : 65535;
 8002f16:	4b11      	ldr	r3, [pc, #68]	@ (8002f5c <HAL_GPIO_EXTI_Callback+0x6c>)
 8002f18:	edd3 7a00 	vldr	s15, [r3]
 8002f1c:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002f60 <HAL_GPIO_EXTI_Callback+0x70>
 8002f20:	eef4 7a47 	vcmp.f32	s15, s14
 8002f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f28:	d101      	bne.n	8002f2e <HAL_GPIO_EXTI_Callback+0x3e>
 8002f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002f64 <HAL_GPIO_EXTI_Callback+0x74>)
 8002f2c:	e000      	b.n	8002f30 <HAL_GPIO_EXTI_Callback+0x40>
 8002f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f68 <HAL_GPIO_EXTI_Callback+0x78>)
 8002f30:	4a0a      	ldr	r2, [pc, #40]	@ (8002f5c <HAL_GPIO_EXTI_Callback+0x6c>)
 8002f32:	6013      	str	r3, [r2, #0]
//		MotorSet(&prismatic_motor, 1000, output_prismatic);
		limit_r = 1;
 8002f34:	4b0d      	ldr	r3, [pc, #52]	@ (8002f6c <HAL_GPIO_EXTI_Callback+0x7c>)
 8002f36:	2201      	movs	r2, #1
 8002f38:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == GPIO_PIN_11) {
 8002f3a:	88fb      	ldrh	r3, [r7, #6]
 8002f3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f40:	d102      	bne.n	8002f48 <HAL_GPIO_EXTI_Callback+0x58>
		limit_l = 1;
 8002f42:	4b0b      	ldr	r3, [pc, #44]	@ (8002f70 <HAL_GPIO_EXTI_Callback+0x80>)
 8002f44:	2201      	movs	r2, #1
 8002f46:	701a      	strb	r2, [r3, #0]
//		revolute_flag = (revlolute_flag == 0) ? 1 : 0;
	}
//	if (GPIO_Pin == GPIO_PIN_0) {
//		revolute_flag = (revolute_flag == 1) ? 0 : 1;
//	}
}
 8002f48:	bf00      	nop
 8002f4a:	370c      	adds	r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	20001050 	.word	0x20001050
 8002f58:	20000fc4 	.word	0x20000fc4
 8002f5c:	200010f0 	.word	0x200010f0
 8002f60:	477fff00 	.word	0x477fff00
 8002f64:	c77fff00 	.word	0xc77fff00
 8002f68:	477fff00 	.word	0x477fff00
 8002f6c:	20001798 	.word	0x20001798
 8002f70:	20001799 	.word	0x20001799

08002f74 <map>:

long map(long x, long in_min, long in_max, long out_min, long out_max) {
 8002f74:	b480      	push	{r7}
 8002f76:	b085      	sub	sp, #20
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
 8002f80:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	69b9      	ldr	r1, [r7, #24]
 8002f8a:	683a      	ldr	r2, [r7, #0]
 8002f8c:	1a8a      	subs	r2, r1, r2
 8002f8e:	fb03 f202 	mul.w	r2, r3, r2
 8002f92:	6879      	ldr	r1, [r7, #4]
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	1acb      	subs	r3, r1, r3
 8002f98:	fb92 f2f3 	sdiv	r2, r2, r3
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	4413      	add	r3, r2
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3714      	adds	r7, #20
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr
 8002fac:	0000      	movs	r0, r0
	...

08002fb0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002fb0:	b5b0      	push	{r4, r5, r7, lr}
 8002fb2:	b08a      	sub	sp, #40	@ 0x28
 8002fb4:	af02      	add	r7, sp, #8
 8002fb6:	6078      	str	r0, [r7, #4]

	// sensor timer 1000 hz
	if (htim == &htim2) {
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4aaf      	ldr	r2, [pc, #700]	@ (8003278 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	f040 8138 	bne.w	8003232 <HAL_TIM_PeriodElapsedCallback+0x282>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002fc2:	2120      	movs	r1, #32
 8002fc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fc8:	f003 fcd8 	bl	800697c <HAL_GPIO_TogglePin>
//		MotorSet(&revolute_motor, 1000, 65535);
		QEIPosVelUpdate(&prismatic_encoder);
 8002fcc:	48ab      	ldr	r0, [pc, #684]	@ (800327c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8002fce:	f7fe ff17 	bl	8001e00 <QEIPosVelUpdate>
		QEIPosVelUpdate(&revolute_encoder);
 8002fd2:	48ab      	ldr	r0, [pc, #684]	@ (8003280 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002fd4:	f7fe ff14 	bl	8001e00 <QEIPosVelUpdate>
		//Joy Calculate

		// filter
		int32_t sum_x = 0, sum_y = 0;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	61fb      	str	r3, [r7, #28]
 8002fdc:	2300      	movs	r3, #0
 8002fde:	61bb      	str	r3, [r7, #24]
		for (int i = 0; i < 20; i++) {
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	617b      	str	r3, [r7, #20]
 8002fe4:	e018      	b.n	8003018 <HAL_TIM_PeriodElapsedCallback+0x68>
			if ((i & 1) == 0)
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	f003 0301 	and.w	r3, r3, #1
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d108      	bne.n	8003002 <HAL_TIM_PeriodElapsedCallback+0x52>
				sum_x += JOY_RawRead[i];
 8002ff0:	4aa4      	ldr	r2, [pc, #656]	@ (8003284 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	61fb      	str	r3, [r7, #28]
 8003000:	e007      	b.n	8003012 <HAL_TIM_PeriodElapsedCallback+0x62>
			else
				sum_y += JOY_RawRead[i];
 8003002:	4aa0      	ldr	r2, [pc, #640]	@ (8003284 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800300a:	461a      	mov	r2, r3
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	4413      	add	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
		for (int i = 0; i < 20; i++) {
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	3301      	adds	r3, #1
 8003016:	617b      	str	r3, [r7, #20]
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	2b13      	cmp	r3, #19
 800301c:	dde3      	ble.n	8002fe6 <HAL_TIM_PeriodElapsedCallback+0x36>
		}

		int32_t raw_x = sum_x / 10;
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	4a99      	ldr	r2, [pc, #612]	@ (8003288 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8003022:	fb82 1203 	smull	r1, r2, r2, r3
 8003026:	1092      	asrs	r2, r2, #2
 8003028:	17db      	asrs	r3, r3, #31
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	613b      	str	r3, [r7, #16]
		int32_t raw_y = sum_y / 10;
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	4a95      	ldr	r2, [pc, #596]	@ (8003288 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8003032:	fb82 1203 	smull	r1, r2, r2, r3
 8003036:	1092      	asrs	r2, r2, #2
 8003038:	17db      	asrs	r3, r3, #31
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	60fb      	str	r3, [r7, #12]

		if (raw_x < 1700 && raw_x > 1500) {
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8003044:	4293      	cmp	r3, r2
 8003046:	dc07      	bgt.n	8003058 <HAL_TIM_PeriodElapsedCallback+0xa8>
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800304e:	4293      	cmp	r3, r2
 8003050:	dd02      	ble.n	8003058 <HAL_TIM_PeriodElapsedCallback+0xa8>
			raw_x = 4096 / 2;
 8003052:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003056:	613b      	str	r3, [r7, #16]
		}
		if (raw_y < 1700 && raw_y > 1500) {
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 800305e:	4293      	cmp	r3, r2
 8003060:	dc07      	bgt.n	8003072 <HAL_TIM_PeriodElapsedCallback+0xc2>
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8003068:	4293      	cmp	r3, r2
 800306a:	dd02      	ble.n	8003072 <HAL_TIM_PeriodElapsedCallback+0xc2>
			raw_y = 4096 / 2;
 800306c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003070:	60fb      	str	r3, [r7, #12]
		}

		Joy_x = map(raw_x, RAW_MIN, RAW_MAX, OUT_MIN, OUT_MAX);
 8003072:	2364      	movs	r3, #100	@ 0x64
 8003074:	9300      	str	r3, [sp, #0]
 8003076:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 800307a:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800307e:	2100      	movs	r1, #0
 8003080:	6938      	ldr	r0, [r7, #16]
 8003082:	f7ff ff77 	bl	8002f74 <map>
 8003086:	4603      	mov	r3, r0
 8003088:	b21a      	sxth	r2, r3
 800308a:	4b80      	ldr	r3, [pc, #512]	@ (800328c <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800308c:	801a      	strh	r2, [r3, #0]
		Joy_y = map(raw_y, RAW_MIN, RAW_MAX, OUT_MIN, OUT_MAX);
 800308e:	2364      	movs	r3, #100	@ 0x64
 8003090:	9300      	str	r3, [sp, #0]
 8003092:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8003096:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800309a:	2100      	movs	r1, #0
 800309c:	68f8      	ldr	r0, [r7, #12]
 800309e:	f7ff ff69 	bl	8002f74 <map>
 80030a2:	4603      	mov	r3, r0
 80030a4:	b21a      	sxth	r2, r3
 80030a6:	4b7a      	ldr	r3, [pc, #488]	@ (8003290 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80030a8:	801a      	strh	r2, [r3, #0]

		// Joy button
		Joy_run = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 80030aa:	2101      	movs	r1, #1
 80030ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030b0:	f003 fc34 	bl	800691c <HAL_GPIO_ReadPin>
 80030b4:	4603      	mov	r3, r0
 80030b6:	461a      	mov	r2, r3
 80030b8:	4b76      	ldr	r3, [pc, #472]	@ (8003294 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80030ba:	701a      	strb	r2, [r3, #0]
		Joy_save = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 80030bc:	2102      	movs	r1, #2
 80030be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030c2:	f003 fc2b 	bl	800691c <HAL_GPIO_ReadPin>
 80030c6:	4603      	mov	r3, r0
 80030c8:	461a      	mov	r2, r3
 80030ca:	4b73      	ldr	r3, [pc, #460]	@ (8003298 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80030cc:	701a      	strb	r2, [r3, #0]

		// Low pass filter
		prismatic_radps_lowpass = prismatic_radps_lowpass_prev
				+ alpha
						* (prismatic_encoder.radps
 80030ce:	4b6b      	ldr	r3, [pc, #428]	@ (800327c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80030d0:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
								- prismatic_radps_lowpass_prev);
 80030d4:	4b71      	ldr	r3, [pc, #452]	@ (800329c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80030d6:	edd3 7a00 	vldr	s15, [r3]
 80030da:	ee77 7a67 	vsub.f32	s15, s14, s15
						* (prismatic_encoder.radps
 80030de:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 80032a0 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 80030e2:	ee27 7a87 	vmul.f32	s14, s15, s14
				+ alpha
 80030e6:	4b6d      	ldr	r3, [pc, #436]	@ (800329c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80030e8:	edd3 7a00 	vldr	s15, [r3]
 80030ec:	ee77 7a27 	vadd.f32	s15, s14, s15
		prismatic_radps_lowpass = prismatic_radps_lowpass_prev
 80030f0:	4b6c      	ldr	r3, [pc, #432]	@ (80032a4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80030f2:	edc3 7a00 	vstr	s15, [r3]

		prismatic_acceleration = ((prismatic_radps_lowpass
				- prismatic_radps_lowpass_prev) / dt);
 80030f6:	4b6b      	ldr	r3, [pc, #428]	@ (80032a4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80030f8:	ed93 7a00 	vldr	s14, [r3]
 80030fc:	4b67      	ldr	r3, [pc, #412]	@ (800329c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80030fe:	edd3 7a00 	vldr	s15, [r3]
 8003102:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003106:	eddf 6a68 	vldr	s13, [pc, #416]	@ 80032a8 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 800310a:	eec7 7a26 	vdiv.f32	s15, s14, s13
		prismatic_acceleration = ((prismatic_radps_lowpass
 800310e:	4b67      	ldr	r3, [pc, #412]	@ (80032ac <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8003110:	edc3 7a00 	vstr	s15, [r3]
		prismatic_radps_lowpass_prev = prismatic_radps_lowpass;
 8003114:	4b63      	ldr	r3, [pc, #396]	@ (80032a4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a60      	ldr	r2, [pc, #384]	@ (800329c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800311a:	6013      	str	r3, [r2, #0]
		prismatic_acceleration_lowpass = prismatic_acceleration_lowpass_prev
				+ alpha
						* (prismatic_acceleration
								- prismatic_acceleration_lowpass_prev);
 800311c:	4b63      	ldr	r3, [pc, #396]	@ (80032ac <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800311e:	ed93 7a00 	vldr	s14, [r3]
 8003122:	4b63      	ldr	r3, [pc, #396]	@ (80032b0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8003124:	edd3 7a00 	vldr	s15, [r3]
 8003128:	ee77 7a67 	vsub.f32	s15, s14, s15
						* (prismatic_acceleration
 800312c:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 80032a0 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 8003130:	ee27 7a87 	vmul.f32	s14, s15, s14
				+ alpha
 8003134:	4b5e      	ldr	r3, [pc, #376]	@ (80032b0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8003136:	edd3 7a00 	vldr	s15, [r3]
 800313a:	ee77 7a27 	vadd.f32	s15, s14, s15
		prismatic_acceleration_lowpass = prismatic_acceleration_lowpass_prev
 800313e:	4b5d      	ldr	r3, [pc, #372]	@ (80032b4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8003140:	edc3 7a00 	vstr	s15, [r3]

		ball_screw_converter();
 8003144:	f7ff fea4 	bl	8002e90 <ball_screw_converter>

		// Prox shimttrigger
		if (Prox_RawRead[0] > 4000) {
 8003148:	4b5b      	ldr	r3, [pc, #364]	@ (80032b8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800314a:	881b      	ldrh	r3, [r3, #0]
 800314c:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8003150:	d903      	bls.n	800315a <HAL_TIM_PeriodElapsedCallback+0x1aa>
			revolute_flag = 1;
 8003152:	4b5a      	ldr	r3, [pc, #360]	@ (80032bc <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003154:	2201      	movs	r2, #1
 8003156:	701a      	strb	r2, [r3, #0]
 8003158:	e006      	b.n	8003168 <HAL_TIM_PeriodElapsedCallback+0x1b8>
		} else if (Prox_RawRead[0] < 50) {
 800315a:	4b57      	ldr	r3, [pc, #348]	@ (80032b8 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800315c:	881b      	ldrh	r3, [r3, #0]
 800315e:	2b31      	cmp	r3, #49	@ 0x31
 8003160:	d802      	bhi.n	8003168 <HAL_TIM_PeriodElapsedCallback+0x1b8>
			revolute_flag = 0;
 8003162:	4b56      	ldr	r3, [pc, #344]	@ (80032bc <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8003164:	2200      	movs	r2, #0
 8003166:	701a      	strb	r2, [r3, #0]
		}

		//button

		button_emer =
				(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET) ? 1 : 0;
 8003168:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800316c:	4854      	ldr	r0, [pc, #336]	@ (80032c0 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800316e:	f003 fbd5 	bl	800691c <HAL_GPIO_ReadPin>
 8003172:	4603      	mov	r3, r0
 8003174:	2b01      	cmp	r3, #1
 8003176:	bf0c      	ite	eq
 8003178:	2301      	moveq	r3, #1
 800317a:	2300      	movne	r3, #0
 800317c:	b2db      	uxtb	r3, r3
 800317e:	461a      	mov	r2, r3
		button_emer =
 8003180:	4b50      	ldr	r3, [pc, #320]	@ (80032c4 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8003182:	701a      	strb	r2, [r3, #0]

		button_reset =
				(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_SET
 8003184:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003188:	484f      	ldr	r0, [pc, #316]	@ (80032c8 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800318a:	f003 fbc7 	bl	800691c <HAL_GPIO_ReadPin>
 800318e:	4603      	mov	r3, r0
						&& button_emer == 1) ? 1 : 0;
 8003190:	2b01      	cmp	r3, #1
 8003192:	d105      	bne.n	80031a0 <HAL_TIM_PeriodElapsedCallback+0x1f0>
 8003194:	4b4b      	ldr	r3, [pc, #300]	@ (80032c4 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d101      	bne.n	80031a0 <HAL_TIM_PeriodElapsedCallback+0x1f0>
 800319c:	2301      	movs	r3, #1
 800319e:	e000      	b.n	80031a2 <HAL_TIM_PeriodElapsedCallback+0x1f2>
 80031a0:	2300      	movs	r3, #0
		button_reset =
 80031a2:	b2da      	uxtb	r2, r3
 80031a4:	4b49      	ldr	r3, [pc, #292]	@ (80032cc <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80031a6:	701a      	strb	r2, [r3, #0]

		button_run =
				(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET
 80031a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80031ac:	4846      	ldr	r0, [pc, #280]	@ (80032c8 <HAL_TIM_PeriodElapsedCallback+0x318>)
 80031ae:	f003 fbb5 	bl	800691c <HAL_GPIO_ReadPin>
 80031b2:	4603      	mov	r3, r0
						&& button_emer) ? 1 : 0;
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d105      	bne.n	80031c4 <HAL_TIM_PeriodElapsedCallback+0x214>
 80031b8:	4b42      	ldr	r3, [pc, #264]	@ (80032c4 <HAL_TIM_PeriodElapsedCallback+0x314>)
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d001      	beq.n	80031c4 <HAL_TIM_PeriodElapsedCallback+0x214>
 80031c0:	2301      	movs	r3, #1
 80031c2:	e000      	b.n	80031c6 <HAL_TIM_PeriodElapsedCallback+0x216>
 80031c4:	2300      	movs	r3, #0
		button_run =
 80031c6:	b2da      	uxtb	r2, r3
 80031c8:	4b41      	ldr	r3, [pc, #260]	@ (80032d0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 80031ca:	701a      	strb	r2, [r3, #0]

//		Prismatic_CasCadeControl();
//		Joystick_COntrol();

//		MotorSet(&prismatic_motor, 1000, output_prismatic);
		MotorSet(&revolute_motor, 1000, output_revolute);
 80031cc:	4b41      	ldr	r3, [pc, #260]	@ (80032d4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80031ce:	edd3 7a00 	vldr	s15, [r3]
 80031d2:	eef0 0a67 	vmov.f32	s1, s15
 80031d6:	ed9f 0a40 	vldr	s0, [pc, #256]	@ 80032d8 <HAL_TIM_PeriodElapsedCallback+0x328>
 80031da:	4840      	ldr	r0, [pc, #256]	@ (80032dc <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80031dc:	f000 fa14 	bl	8003608 <MotorSet>

		// Protocal

		// Heart beat protocal 0.5 sec
		if (heartbeat_counter > 500) {
 80031e0:	4b3f      	ldr	r3, [pc, #252]	@ (80032e0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80031e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e6:	f240 11f5 	movw	r1, #501	@ 0x1f5
 80031ea:	428a      	cmp	r2, r1
 80031ec:	f173 0300 	sbcs.w	r3, r3, #0
 80031f0:	d311      	bcc.n	8003216 <HAL_TIM_PeriodElapsedCallback+0x266>
			heartbeat_counter = 0;
 80031f2:	493b      	ldr	r1, [pc, #236]	@ (80032e0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80031f4:	f04f 0200 	mov.w	r2, #0
 80031f8:	f04f 0300 	mov.w	r3, #0
 80031fc:	e9c1 2300 	strd	r2, r3, [r1]
			registerFrame[0].U16 = (registerFrame[0].U16 == 0) ? 22881 : 0;
 8003200:	4b38      	ldr	r3, [pc, #224]	@ (80032e4 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8003202:	881b      	ldrh	r3, [r3, #0]
 8003204:	b29b      	uxth	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	d102      	bne.n	8003210 <HAL_TIM_PeriodElapsedCallback+0x260>
 800320a:	f645 1261 	movw	r2, #22881	@ 0x5961
 800320e:	e000      	b.n	8003212 <HAL_TIM_PeriodElapsedCallback+0x262>
 8003210:	2200      	movs	r2, #0
 8003212:	4b34      	ldr	r3, [pc, #208]	@ (80032e4 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8003214:	801a      	strh	r2, [r3, #0]
		}
		heartbeat_counter++;
 8003216:	4b32      	ldr	r3, [pc, #200]	@ (80032e0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8003218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800321c:	1c54      	adds	r4, r2, #1
 800321e:	f143 0500 	adc.w	r5, r3, #0
 8003222:	4b2f      	ldr	r3, [pc, #188]	@ (80032e0 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8003224:	e9c3 4500 	strd	r4, r5, [r3]

		tim2_counter++;
 8003228:	4b2f      	ldr	r3, [pc, #188]	@ (80032e8 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	3301      	adds	r3, #1
 800322e:	4a2e      	ldr	r2, [pc, #184]	@ (80032e8 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8003230:	6013      	str	r3, [r2, #0]

	}

	// state timer 1000 hz
	if (htim == &htim5) {
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a2d      	ldr	r2, [pc, #180]	@ (80032ec <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8003236:	4293      	cmp	r3, r2
 8003238:	f040 817a 	bne.w	8003530 <HAL_TIM_PeriodElapsedCallback+0x580>
		// ตรวจสอบคำสั่งหยุดฉุกเฉิน (มีความสำคัญสูงสุด)
		if (registerFrame[1].U16 & STATUS_STOP) {
 800323c:	4b29      	ldr	r3, [pc, #164]	@ (80032e4 <HAL_TIM_PeriodElapsedCallback+0x334>)
 800323e:	885b      	ldrh	r3, [r3, #2]
 8003240:	b29b      	uxth	r3, r3
 8003242:	f003 0310 	and.w	r3, r3, #16
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00a      	beq.n	8003260 <HAL_TIM_PeriodElapsedCallback+0x2b0>
			current_state = STATE_STOPPING;
 800324a:	4b29      	ldr	r3, [pc, #164]	@ (80032f0 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800324c:	2205      	movs	r2, #5
 800324e:	701a      	strb	r2, [r3, #0]
			registerFrame[1].U16 &= ~(STATUS_HOME | STATUS_JOG | STATUS_POINT
 8003250:	4b24      	ldr	r3, [pc, #144]	@ (80032e4 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8003252:	885b      	ldrh	r3, [r3, #2]
 8003254:	b29b      	uxth	r3, r3
 8003256:	f023 030f 	bic.w	r3, r3, #15
 800325a:	b29a      	uxth	r2, r3
 800325c:	4b21      	ldr	r3, [pc, #132]	@ (80032e4 <HAL_TIM_PeriodElapsedCallback+0x334>)
 800325e:	805a      	strh	r2, [r3, #2]
					| STATUS_GO_TO_TARGET); // ลบคำสั่งอื่นๆ
		}

		if (registerFrame[1].U16 & STATUS_HOME) {
 8003260:	4b20      	ldr	r3, [pc, #128]	@ (80032e4 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8003262:	885b      	ldrh	r3, [r3, #2]
 8003264:	b29b      	uxth	r3, r3
 8003266:	f003 0301 	and.w	r3, r3, #1
 800326a:	2b00      	cmp	r3, #0
 800326c:	d042      	beq.n	80032f4 <HAL_TIM_PeriodElapsedCallback+0x344>
			current_state = STATE_HOMING;
 800326e:	4b20      	ldr	r3, [pc, #128]	@ (80032f0 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8003270:	2201      	movs	r2, #1
 8003272:	701a      	strb	r2, [r3, #0]
 8003274:	e067      	b.n	8003346 <HAL_TIM_PeriodElapsedCallback+0x396>
 8003276:	bf00      	nop
 8003278:	20000564 	.word	0x20000564
 800327c:	200010f8 	.word	0x200010f8
 8003280:	2000145c 	.word	0x2000145c
 8003284:	200017bc 	.word	0x200017bc
 8003288:	66666667 	.word	0x66666667
 800328c:	200017e4 	.word	0x200017e4
 8003290:	200017e6 	.word	0x200017e6
 8003294:	200017e8 	.word	0x200017e8
 8003298:	200017e9 	.word	0x200017e9
 800329c:	20001430 	.word	0x20001430
 80032a0:	3cf98536 	.word	0x3cf98536
 80032a4:	20001434 	.word	0x20001434
 80032a8:	3a83126f 	.word	0x3a83126f
 80032ac:	20001438 	.word	0x20001438
 80032b0:	20001440 	.word	0x20001440
 80032b4:	2000143c 	.word	0x2000143c
 80032b8:	200017ec 	.word	0x200017ec
 80032bc:	2000148c 	.word	0x2000148c
 80032c0:	48000800 	.word	0x48000800
 80032c4:	20001803 	.word	0x20001803
 80032c8:	48000400 	.word	0x48000400
 80032cc:	20001800 	.word	0x20001800
 80032d0:	20001801 	.word	0x20001801
 80032d4:	200010f4 	.word	0x200010f4
 80032d8:	447a0000 	.word	0x447a0000
 80032dc:	20001078 	.word	0x20001078
 80032e0:	200017b0 	.word	0x200017b0
 80032e4:	20000fc4 	.word	0x20000fc4
 80032e8:	200017b8 	.word	0x200017b8
 80032ec:	200007c8 	.word	0x200007c8
 80032f0:	20001050 	.word	0x20001050
		} else if (registerFrame[1].U16 & STATUS_JOG) {
 80032f4:	4b92      	ldr	r3, [pc, #584]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80032f6:	885b      	ldrh	r3, [r3, #2]
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d006      	beq.n	8003310 <HAL_TIM_PeriodElapsedCallback+0x360>
			current_state = STATE_JOGGING;
 8003302:	4b90      	ldr	r3, [pc, #576]	@ (8003544 <HAL_TIM_PeriodElapsedCallback+0x594>)
 8003304:	2202      	movs	r2, #2
 8003306:	701a      	strb	r2, [r3, #0]
			registerFrame[10].U16 = STATUS_JOG;
 8003308:	4b8d      	ldr	r3, [pc, #564]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800330a:	2202      	movs	r2, #2
 800330c:	829a      	strh	r2, [r3, #20]
 800330e:	e01a      	b.n	8003346 <HAL_TIM_PeriodElapsedCallback+0x396>
		} else if (registerFrame[1].U16 & STATUS_POINT) {
 8003310:	4b8b      	ldr	r3, [pc, #556]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8003312:	885b      	ldrh	r3, [r3, #2]
 8003314:	b29b      	uxth	r3, r3
 8003316:	f003 0304 	and.w	r3, r3, #4
 800331a:	2b00      	cmp	r3, #0
 800331c:	d006      	beq.n	800332c <HAL_TIM_PeriodElapsedCallback+0x37c>
			current_state = STATE_POINT_MOVING;
 800331e:	4b89      	ldr	r3, [pc, #548]	@ (8003544 <HAL_TIM_PeriodElapsedCallback+0x594>)
 8003320:	2203      	movs	r2, #3
 8003322:	701a      	strb	r2, [r3, #0]
			registerFrame[10].U16 = STATUS_POINT;
 8003324:	4b86      	ldr	r3, [pc, #536]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8003326:	2204      	movs	r2, #4
 8003328:	829a      	strh	r2, [r3, #20]
 800332a:	e00c      	b.n	8003346 <HAL_TIM_PeriodElapsedCallback+0x396>
		} else if (registerFrame[1].U16 & STATUS_GO_TO_TARGET) {
 800332c:	4b84      	ldr	r3, [pc, #528]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800332e:	885b      	ldrh	r3, [r3, #2]
 8003330:	b29b      	uxth	r3, r3
 8003332:	f003 0308 	and.w	r3, r3, #8
 8003336:	2b00      	cmp	r3, #0
 8003338:	d005      	beq.n	8003346 <HAL_TIM_PeriodElapsedCallback+0x396>
			current_state = STATE_GO_TO_TARGET;
 800333a:	4b82      	ldr	r3, [pc, #520]	@ (8003544 <HAL_TIM_PeriodElapsedCallback+0x594>)
 800333c:	2204      	movs	r2, #4
 800333e:	701a      	strb	r2, [r3, #0]
			registerFrame[10].U16 = STATUS_GO_TO_TARGET;
 8003340:	4b7f      	ldr	r3, [pc, #508]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8003342:	2208      	movs	r2, #8
 8003344:	829a      	strh	r2, [r3, #20]
		}

		if (registerFrame[4].U16 == 1 && registerFrame[5].U16 == 0) {
 8003346:	4b7e      	ldr	r3, [pc, #504]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8003348:	891b      	ldrh	r3, [r3, #8]
 800334a:	b29b      	uxth	r3, r3
 800334c:	2b01      	cmp	r3, #1
 800334e:	d108      	bne.n	8003362 <HAL_TIM_PeriodElapsedCallback+0x3b2>
 8003350:	4b7b      	ldr	r3, [pc, #492]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8003352:	895b      	ldrh	r3, [r3, #10]
 8003354:	b29b      	uxth	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d103      	bne.n	8003362 <HAL_TIM_PeriodElapsedCallback+0x3b2>
			//Pen Up Servo On
			registerFrame[3].U16 = 1 << 0;
 800335a:	4b79      	ldr	r3, [pc, #484]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800335c:	2201      	movs	r2, #1
 800335e:	80da      	strh	r2, [r3, #6]
 8003360:	e002      	b.n	8003368 <HAL_TIM_PeriodElapsedCallback+0x3b8>
		} else {
			//Pen Doen Servo Off
			registerFrame[3].U16 = 1 << 1;
 8003362:	4b77      	ldr	r3, [pc, #476]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8003364:	2202      	movs	r2, #2
 8003366:	80da      	strh	r2, [r3, #6]
		}

		if (button_reset == 1 ){
 8003368:	4b77      	ldr	r3, [pc, #476]	@ (8003548 <HAL_TIM_PeriodElapsedCallback+0x598>)
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d102      	bne.n	8003376 <HAL_TIM_PeriodElapsedCallback+0x3c6>
			registerFrame[1].U16 = STATUS_HOME;
 8003370:	4b73      	ldr	r3, [pc, #460]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8003372:	2201      	movs	r2, #1
 8003374:	805a      	strh	r2, [r3, #2]
		}

		switch (current_state) {
 8003376:	4b73      	ldr	r3, [pc, #460]	@ (8003544 <HAL_TIM_PeriodElapsedCallback+0x594>)
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	3b01      	subs	r3, #1
 800337c:	2b05      	cmp	r3, #5
 800337e:	f200 80d7 	bhi.w	8003530 <HAL_TIM_PeriodElapsedCallback+0x580>
 8003382:	a201      	add	r2, pc, #4	@ (adr r2, 8003388 <HAL_TIM_PeriodElapsedCallback+0x3d8>)
 8003384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003388:	080033a1 	.word	0x080033a1
 800338c:	080033e9 	.word	0x080033e9
 8003390:	08003433 	.word	0x08003433
 8003394:	0800347d 	.word	0x0800347d
 8003398:	080034eb 	.word	0x080034eb
 800339c:	08003503 	.word	0x08003503
//				QEI_Reset(&prismatic_encoder);
//				QEIInit(&prismatic_encoder, &htim4, 8192, 1000, 65536);
//				point_flag = 3;
//				limit_r = 0;
//			}
			if (revolute_flag != 1) {
 80033a0:	4b6a      	ldr	r3, [pc, #424]	@ (800354c <HAL_TIM_PeriodElapsedCallback+0x59c>)
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d003      	beq.n	80033b0 <HAL_TIM_PeriodElapsedCallback+0x400>
				output_revolute = -65535;
 80033a8:	4b69      	ldr	r3, [pc, #420]	@ (8003550 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 80033aa:	4a6a      	ldr	r2, [pc, #424]	@ (8003554 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 80033ac:	601a      	str	r2, [r3, #0]
 80033ae:	e017      	b.n	80033e0 <HAL_TIM_PeriodElapsedCallback+0x430>
			} else if (revolute_flag == 1) {
 80033b0:	4b66      	ldr	r3, [pc, #408]	@ (800354c <HAL_TIM_PeriodElapsedCallback+0x59c>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d113      	bne.n	80033e0 <HAL_TIM_PeriodElapsedCallback+0x430>

				waiting_state = 0;
 80033b8:	4b67      	ldr	r3, [pc, #412]	@ (8003558 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	701a      	strb	r2, [r3, #0]
				output_revolute = 0;
 80033be:	4b64      	ldr	r3, [pc, #400]	@ (8003550 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 80033c0:	f04f 0200 	mov.w	r2, #0
 80033c4:	601a      	str	r2, [r3, #0]
				QEI_Reset(&revolute_encoder);
 80033c6:	4865      	ldr	r0, [pc, #404]	@ (800355c <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 80033c8:	f7fe fdba 	bl	8001f40 <QEI_Reset>
				QEIInit(&revolute_encoder, &htim3, 8192, 1000, 65536);
 80033cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80033d0:	ed9f 0a63 	vldr	s0, [pc, #396]	@ 8003560 <HAL_TIM_PeriodElapsedCallback+0x5b0>
 80033d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80033d8:	4962      	ldr	r1, [pc, #392]	@ (8003564 <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 80033da:	4860      	ldr	r0, [pc, #384]	@ (800355c <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 80033dc:	f7fe fcdc 	bl	8001d98 <QEIInit>
			}
			registerFrame[10].U16 = STATUS_HOME;
 80033e0:	4b57      	ldr	r3, [pc, #348]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80033e2:	2201      	movs	r2, #1
 80033e4:	829a      	strh	r2, [r3, #20]
			break;
 80033e6:	e0a3      	b.n	8003530 <HAL_TIM_PeriodElapsedCallback+0x580>

		case STATE_JOGGING:
			//Call joystick mode
			joy_flag = 1;
 80033e8:	4b5f      	ldr	r3, [pc, #380]	@ (8003568 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 80033ea:	2201      	movs	r2, #1
 80033ec:	601a      	str	r2, [r3, #0]
		//	error_velo_pris = Joy_x - ball_screw_vel;
		//	output_velo_pris = PIDCompute(&prismatic_vel_control, Kp_velo_pris,
		//			Ki_velo_pris, Kd_velo_pris, error_velo_pris);
		//	MotorSet(&prismatic_motor, 1000, output_velo_pris);
			//Joy y -> Revolute
			error_velo_re = (Joy_y / 100.0) * 65535;
 80033ee:	4b5f      	ldr	r3, [pc, #380]	@ (800356c <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 80033f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7fd f861 	bl	80004bc <__aeabi_i2d>
 80033fa:	f04f 0200 	mov.w	r2, #0
 80033fe:	4b5c      	ldr	r3, [pc, #368]	@ (8003570 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8003400:	f7fd f9f0 	bl	80007e4 <__aeabi_ddiv>
 8003404:	4602      	mov	r2, r0
 8003406:	460b      	mov	r3, r1
 8003408:	4610      	mov	r0, r2
 800340a:	4619      	mov	r1, r3
 800340c:	a34a      	add	r3, pc, #296	@ (adr r3, 8003538 <HAL_TIM_PeriodElapsedCallback+0x588>)
 800340e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003412:	f7fd f8bd 	bl	8000590 <__aeabi_dmul>
 8003416:	4602      	mov	r2, r0
 8003418:	460b      	mov	r3, r1
 800341a:	4610      	mov	r0, r2
 800341c:	4619      	mov	r1, r3
 800341e:	f7fd fb99 	bl	8000b54 <__aeabi_d2f>
 8003422:	4603      	mov	r3, r0
 8003424:	4a53      	ldr	r2, [pc, #332]	@ (8003574 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8003426:	6013      	str	r3, [r2, #0]
			output_revolute = output_velo_re;
 8003428:	4b53      	ldr	r3, [pc, #332]	@ (8003578 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a48      	ldr	r2, [pc, #288]	@ (8003550 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 800342e:	6013      	str	r3, [r2, #0]
			break;
 8003430:	e07e      	b.n	8003530 <HAL_TIM_PeriodElapsedCallback+0x580>

		case STATE_POINT_MOVING:
			target_position_prismatic = registerFrame[64].U16 / 10;
 8003432:	4b43      	ldr	r3, [pc, #268]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8003434:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8003438:	b29b      	uxth	r3, r3
 800343a:	4a50      	ldr	r2, [pc, #320]	@ (800357c <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 800343c:	fba2 2303 	umull	r2, r3, r2, r3
 8003440:	08db      	lsrs	r3, r3, #3
 8003442:	b29b      	uxth	r3, r3
 8003444:	ee07 3a90 	vmov	s15, r3
 8003448:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800344c:	4b4c      	ldr	r3, [pc, #304]	@ (8003580 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 800344e:	edc3 7a00 	vstr	s15, [r3]
			target_position_revolute = (registerFrame[65].U16 / 10) * 2;
 8003452:	4b3b      	ldr	r3, [pc, #236]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8003454:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8003458:	b29b      	uxth	r3, r3
 800345a:	4a48      	ldr	r2, [pc, #288]	@ (800357c <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 800345c:	fba2 2303 	umull	r2, r3, r2, r3
 8003460:	08db      	lsrs	r3, r3, #3
 8003462:	b29b      	uxth	r3, r3
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	ee07 3a90 	vmov	s15, r3
 800346a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800346e:	4b45      	ldr	r3, [pc, #276]	@ (8003584 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8003470:	edc3 7a00 	vstr	s15, [r3]
//			target_position_revolute = (target_position_revolute > 360) ? 360 : target_position_revolute;
			point_flag = 1;
 8003474:	4b44      	ldr	r3, [pc, #272]	@ (8003588 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8003476:	2201      	movs	r2, #1
 8003478:	601a      	str	r2, [r3, #0]
			break;
 800347a:	e059      	b.n	8003530 <HAL_TIM_PeriodElapsedCallback+0x580>

		case STATE_GO_TO_TARGET:

			Revolute_CasCadeControl();
 800347c:	f7ff fc6e 	bl	8002d5c <Revolute_CasCadeControl>
			Prismatic_CasCadeControl();
 8003480:	f7ff fb6c 	bl	8002b5c <Prismatic_CasCadeControl>
			registerFrame[11].U16 = (int) (ball_screw_pos * 10);
 8003484:	4b41      	ldr	r3, [pc, #260]	@ (800358c <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 8003486:	e9d3 0100 	ldrd	r0, r1, [r3]
 800348a:	f04f 0200 	mov.w	r2, #0
 800348e:	4b40      	ldr	r3, [pc, #256]	@ (8003590 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8003490:	f7fd f87e 	bl	8000590 <__aeabi_dmul>
 8003494:	4602      	mov	r2, r0
 8003496:	460b      	mov	r3, r1
 8003498:	4610      	mov	r0, r2
 800349a:	4619      	mov	r1, r3
 800349c:	f7fd fb12 	bl	8000ac4 <__aeabi_d2iz>
 80034a0:	4603      	mov	r3, r0
 80034a2:	b29a      	uxth	r2, r3
 80034a4:	4b26      	ldr	r3, [pc, #152]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80034a6:	82da      	strh	r2, [r3, #22]
			//			registerFrame[12].U16 = (int) (revolute_kalman_rads * (180 / M_PI)
			//					* 10);
			registerFrame[13].U16 = (int) (ball_screw_vel * 10);
 80034a8:	4b3a      	ldr	r3, [pc, #232]	@ (8003594 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 80034aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034ae:	f04f 0200 	mov.w	r2, #0
 80034b2:	4b37      	ldr	r3, [pc, #220]	@ (8003590 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80034b4:	f7fd f86c 	bl	8000590 <__aeabi_dmul>
 80034b8:	4602      	mov	r2, r0
 80034ba:	460b      	mov	r3, r1
 80034bc:	4610      	mov	r0, r2
 80034be:	4619      	mov	r1, r3
 80034c0:	f7fd fb00 	bl	8000ac4 <__aeabi_d2iz>
 80034c4:	4603      	mov	r3, r0
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80034ca:	835a      	strh	r2, [r3, #26]
			//			registerFrame[14].U16 = (int) (revolute_kalman_radps * (180 / M_PI)
			//					* 10);
			registerFrame[15].U16 = (int) (prismatic_acceleration_lowpass * 10);
 80034cc:	4b32      	ldr	r3, [pc, #200]	@ (8003598 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 80034ce:	edd3 7a00 	vldr	s15, [r3]
 80034d2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80034d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034de:	ee17 3a90 	vmov	r3, s15
 80034e2:	b29a      	uxth	r2, r3
 80034e4:	4b16      	ldr	r3, [pc, #88]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80034e6:	83da      	strh	r2, [r3, #30]
			//					- prev_revolute_vel) / 0.001) * 10);
//			if (prismatic_kalman_rads < 0.2 && revolute_kalman_rads <= 0.2) {
//				current_state = STATE_STOPPING;
//				point_flag = 0;
//			}
			break;
 80034e8:	e022      	b.n	8003530 <HAL_TIM_PeriodElapsedCallback+0x580>
		case STATE_STOPPING:
			// ขั้นตอนหยุดฉุกเฉิน
			//			stop_all_motors();
			registerFrame[10].U16 = STATUS_STOP;
 80034ea:	4b15      	ldr	r3, [pc, #84]	@ (8003540 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80034ec:	2210      	movs	r2, #16
 80034ee:	829a      	strh	r2, [r3, #20]
			output_revolute = 0;
 80034f0:	4b17      	ldr	r3, [pc, #92]	@ (8003550 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 80034f2:	f04f 0200 	mov.w	r2, #0
 80034f6:	601a      	str	r2, [r3, #0]
			output_prismatic = 0;
 80034f8:	4b28      	ldr	r3, [pc, #160]	@ (800359c <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 80034fa:	f04f 0200 	mov.w	r2, #0
 80034fe:	601a      	str	r2, [r3, #0]
			break;
 8003500:	e016      	b.n	8003530 <HAL_TIM_PeriodElapsedCallback+0x580>

		case STATE_ERROR:
			//when emergency trick
			output_revolute = 0;
 8003502:	4b13      	ldr	r3, [pc, #76]	@ (8003550 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8003504:	f04f 0200 	mov.w	r2, #0
 8003508:	601a      	str	r2, [r3, #0]
			output_prismatic = 0;
 800350a:	4b24      	ldr	r3, [pc, #144]	@ (800359c <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 800350c:	f04f 0200 	mov.w	r2, #0
 8003510:	601a      	str	r2, [r3, #0]
			MotorSet(&prismatic_motor, 1000, 0);
 8003512:	eddf 0a23 	vldr	s1, [pc, #140]	@ 80035a0 <HAL_TIM_PeriodElapsedCallback+0x5f0>
 8003516:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 8003560 <HAL_TIM_PeriodElapsedCallback+0x5b0>
 800351a:	4822      	ldr	r0, [pc, #136]	@ (80035a4 <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 800351c:	f000 f874 	bl	8003608 <MotorSet>
			MotorSet(&revolute_motor, 1000, 0);
 8003520:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 80035a0 <HAL_TIM_PeriodElapsedCallback+0x5f0>
 8003524:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8003560 <HAL_TIM_PeriodElapsedCallback+0x5b0>
 8003528:	481f      	ldr	r0, [pc, #124]	@ (80035a8 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 800352a:	f000 f86d 	bl	8003608 <MotorSet>
//			registerFrame[1].U16 = STATUS_ERROR;
			break;
 800352e:	bf00      	nop
		}
	}
}
 8003530:	bf00      	nop
 8003532:	3720      	adds	r7, #32
 8003534:	46bd      	mov	sp, r7
 8003536:	bdb0      	pop	{r4, r5, r7, pc}
 8003538:	00000000 	.word	0x00000000
 800353c:	40efffe0 	.word	0x40efffe0
 8003540:	20000fc4 	.word	0x20000fc4
 8003544:	20001050 	.word	0x20001050
 8003548:	20001800 	.word	0x20001800
 800354c:	2000148c 	.word	0x2000148c
 8003550:	200010f4 	.word	0x200010f4
 8003554:	c77fff00 	.word	0xc77fff00
 8003558:	20001802 	.word	0x20001802
 800355c:	2000145c 	.word	0x2000145c
 8003560:	447a0000 	.word	0x447a0000
 8003564:	20000630 	.word	0x20000630
 8003568:	20001054 	.word	0x20001054
 800356c:	200017e6 	.word	0x200017e6
 8003570:	40590000 	.word	0x40590000
 8003574:	200017a8 	.word	0x200017a8
 8003578:	200017a4 	.word	0x200017a4
 800357c:	cccccccd 	.word	0xcccccccd
 8003580:	20001094 	.word	0x20001094
 8003584:	20001458 	.word	0x20001458
 8003588:	20001058 	.word	0x20001058
 800358c:	20001448 	.word	0x20001448
 8003590:	40240000 	.word	0x40240000
 8003594:	20001450 	.word	0x20001450
 8003598:	2000143c 	.word	0x2000143c
 800359c:	200010f0 	.word	0x200010f0
 80035a0:	00000000 	.word	0x00000000
 80035a4:	2000105c 	.word	0x2000105c
 80035a8:	20001078 	.word	0x20001078

080035ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035ac:	b480      	push	{r7}
 80035ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035b0:	b672      	cpsid	i
}
 80035b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80035b4:	bf00      	nop
 80035b6:	e7fd      	b.n	80035b4 <Error_Handler+0x8>

080035b8 <MotorInit>:
#include "motor.h"

void MotorInit(MOTOR* MOTOR, TIM_HandleTypeDef* htimx, uint16_t tim_chx, GPIO_TypeDef* gpiox, uint16_t motor_pin)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	603b      	str	r3, [r7, #0]
 80035c4:	4613      	mov	r3, r2
 80035c6:	80fb      	strh	r3, [r7, #6]
	MOTOR->htimx = htimx;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	68ba      	ldr	r2, [r7, #8]
 80035cc:	601a      	str	r2, [r3, #0]
	MOTOR->cpu_freq = 170e6;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	4a0c      	ldr	r2, [pc, #48]	@ (8003604 <MotorInit+0x4c>)
 80035d2:	615a      	str	r2, [r3, #20]
	MOTOR->tim_chx = tim_chx;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	88fa      	ldrh	r2, [r7, #6]
 80035d8:	815a      	strh	r2, [r3, #10]
	MOTOR->OC = 0;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	619a      	str	r2, [r3, #24]
	MOTOR->gpiox = gpiox;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	683a      	ldr	r2, [r7, #0]
 80035e4:	605a      	str	r2, [r3, #4]
	MOTOR->motor_pin = motor_pin;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8b3a      	ldrh	r2, [r7, #24]
 80035ea:	811a      	strh	r2, [r3, #8]

	HAL_TIM_Base_Start(htimx);
 80035ec:	68b8      	ldr	r0, [r7, #8]
 80035ee:	f004 fa8b 	bl	8007b08 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 80035f2:	88fb      	ldrh	r3, [r7, #6]
 80035f4:	4619      	mov	r1, r3
 80035f6:	68b8      	ldr	r0, [r7, #8]
 80035f8:	f004 fbdc 	bl	8007db4 <HAL_TIM_PWM_Start>
}
 80035fc:	bf00      	nop
 80035fe:	3710      	adds	r7, #16
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	0a21fe80 	.word	0x0a21fe80

08003608 <MotorSet>:

void MotorSet(MOTOR* MOTOR, float freq, float val)
{
 8003608:	b5b0      	push	{r4, r5, r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	ed87 0a02 	vstr	s0, [r7, #8]
 8003614:	edc7 0a01 	vstr	s1, [r7, #4]
	if (freq == 0)
 8003618:	edd7 7a02 	vldr	s15, [r7, #8]
 800361c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003624:	d137      	bne.n	8003696 <MotorSet+0x8e>
	{
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, 0);  // Fixed
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	895b      	ldrh	r3, [r3, #10]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d105      	bne.n	800363a <MotorSet+0x32>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2200      	movs	r2, #0
 8003636:	635a      	str	r2, [r3, #52]	@ 0x34
		// Apply value to TIM
		__HAL_TIM_SET_PRESCALER(MOTOR->htimx, MOTOR->prescaler);
		__HAL_TIM_SET_AUTORELOAD(MOTOR->htimx, MOTOR->overflow);
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, MOTOR->OC);
	}
}
 8003638:	e104      	b.n	8003844 <MotorSet+0x23c>
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, 0);  // Fixed
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	895b      	ldrh	r3, [r3, #10]
 800363e:	2b04      	cmp	r3, #4
 8003640:	d105      	bne.n	800364e <MotorSet+0x46>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	2300      	movs	r3, #0
 800364a:	6393      	str	r3, [r2, #56]	@ 0x38
 800364c:	e0fa      	b.n	8003844 <MotorSet+0x23c>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	895b      	ldrh	r3, [r3, #10]
 8003652:	2b08      	cmp	r3, #8
 8003654:	d105      	bne.n	8003662 <MotorSet+0x5a>
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	2300      	movs	r3, #0
 800365e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003660:	e0f0      	b.n	8003844 <MotorSet+0x23c>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	895b      	ldrh	r3, [r3, #10]
 8003666:	2b0c      	cmp	r3, #12
 8003668:	d105      	bne.n	8003676 <MotorSet+0x6e>
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	2300      	movs	r3, #0
 8003672:	6413      	str	r3, [r2, #64]	@ 0x40
 8003674:	e0e6      	b.n	8003844 <MotorSet+0x23c>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	895b      	ldrh	r3, [r3, #10]
 800367a:	2b10      	cmp	r3, #16
 800367c:	d105      	bne.n	800368a <MotorSet+0x82>
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	2300      	movs	r3, #0
 8003686:	6493      	str	r3, [r2, #72]	@ 0x48
 8003688:	e0dc      	b.n	8003844 <MotorSet+0x23c>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	2300      	movs	r3, #0
 8003692:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003694:	e0d6      	b.n	8003844 <MotorSet+0x23c>
		MOTOR->period_cyc = (uint32_t) (MOTOR->cpu_freq / freq);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	ee07 3a90 	vmov	s15, r3
 800369e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036a2:	ed97 7a02 	vldr	s14, [r7, #8]
 80036a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ae:	ee17 2a90 	vmov	r2, s15
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	60da      	str	r2, [r3, #12]
		MOTOR->prescaler = (uint16_t) ((MOTOR->period_cyc + 65535 - 1)/65535.00) - 1;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80036be:	33fe      	adds	r3, #254	@ 0xfe
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7fc feeb 	bl	800049c <__aeabi_ui2d>
 80036c6:	a362      	add	r3, pc, #392	@ (adr r3, 8003850 <MotorSet+0x248>)
 80036c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036cc:	f7fd f88a 	bl	80007e4 <__aeabi_ddiv>
 80036d0:	4602      	mov	r2, r0
 80036d2:	460b      	mov	r3, r1
 80036d4:	4610      	mov	r0, r2
 80036d6:	4619      	mov	r1, r3
 80036d8:	f7fd fa1c 	bl	8000b14 <__aeabi_d2uiz>
 80036dc:	4603      	mov	r3, r0
 80036de:	b29b      	uxth	r3, r3
 80036e0:	3b01      	subs	r3, #1
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	821a      	strh	r2, [r3, #16]
		MOTOR->overflow = (uint16_t) ((MOTOR->cpu_freq/ (float)(MOTOR->prescaler+1) / freq) - 1);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	695b      	ldr	r3, [r3, #20]
 80036ec:	ee07 3a90 	vmov	s15, r3
 80036f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	8a1b      	ldrh	r3, [r3, #16]
 80036f8:	3301      	adds	r3, #1
 80036fa:	ee07 3a90 	vmov	s15, r3
 80036fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003702:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003706:	ed97 7a02 	vldr	s14, [r7, #8]
 800370a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800370e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003712:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003716:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800371a:	ee17 3a90 	vmov	r3, s15
 800371e:	b29a      	uxth	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	825a      	strh	r2, [r3, #18]
		MOTOR->OC = (uint16_t) (MOTOR->overflow * fabs(val) / 65535.00);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8a5b      	ldrh	r3, [r3, #18]
 8003728:	4618      	mov	r0, r3
 800372a:	f7fc fec7 	bl	80004bc <__aeabi_i2d>
 800372e:	4604      	mov	r4, r0
 8003730:	460d      	mov	r5, r1
 8003732:	edd7 7a01 	vldr	s15, [r7, #4]
 8003736:	eef0 7ae7 	vabs.f32	s15, s15
 800373a:	ee17 0a90 	vmov	r0, s15
 800373e:	f7fc fecf 	bl	80004e0 <__aeabi_f2d>
 8003742:	4602      	mov	r2, r0
 8003744:	460b      	mov	r3, r1
 8003746:	4620      	mov	r0, r4
 8003748:	4629      	mov	r1, r5
 800374a:	f7fc ff21 	bl	8000590 <__aeabi_dmul>
 800374e:	4602      	mov	r2, r0
 8003750:	460b      	mov	r3, r1
 8003752:	4610      	mov	r0, r2
 8003754:	4619      	mov	r1, r3
 8003756:	a33e      	add	r3, pc, #248	@ (adr r3, 8003850 <MotorSet+0x248>)
 8003758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375c:	f7fd f842 	bl	80007e4 <__aeabi_ddiv>
 8003760:	4602      	mov	r2, r0
 8003762:	460b      	mov	r3, r1
 8003764:	4610      	mov	r0, r2
 8003766:	4619      	mov	r1, r3
 8003768:	f7fd f9d4 	bl	8000b14 <__aeabi_d2uiz>
 800376c:	4603      	mov	r3, r0
 800376e:	b29b      	uxth	r3, r3
 8003770:	461a      	mov	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	619a      	str	r2, [r3, #24]
		if (val >= 0) {HAL_GPIO_WritePin(MOTOR->gpiox, MOTOR->motor_pin, GPIO_PIN_RESET);}
 8003776:	edd7 7a01 	vldr	s15, [r7, #4]
 800377a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800377e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003782:	db08      	blt.n	8003796 <MotorSet+0x18e>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6858      	ldr	r0, [r3, #4]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	891b      	ldrh	r3, [r3, #8]
 800378c:	2200      	movs	r2, #0
 800378e:	4619      	mov	r1, r3
 8003790:	f003 f8dc 	bl	800694c <HAL_GPIO_WritePin>
 8003794:	e007      	b.n	80037a6 <MotorSet+0x19e>
		else {HAL_GPIO_WritePin(MOTOR->gpiox, MOTOR->motor_pin, GPIO_PIN_SET);}
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6858      	ldr	r0, [r3, #4]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	891b      	ldrh	r3, [r3, #8]
 800379e:	2201      	movs	r2, #1
 80037a0:	4619      	mov	r1, r3
 80037a2:	f003 f8d3 	bl	800694c <HAL_GPIO_WritePin>
		__HAL_TIM_SET_PRESCALER(MOTOR->htimx, MOTOR->prescaler);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	8a1a      	ldrh	r2, [r3, #16]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	629a      	str	r2, [r3, #40]	@ 0x28
		__HAL_TIM_SET_AUTORELOAD(MOTOR->htimx, MOTOR->overflow);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	8a5a      	ldrh	r2, [r3, #18]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	8a5a      	ldrh	r2, [r3, #18]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, MOTOR->OC);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	895b      	ldrh	r3, [r3, #10]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d106      	bne.n	80037de <MotorSet+0x1d6>
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68fa      	ldr	r2, [r7, #12]
 80037d8:	6992      	ldr	r2, [r2, #24]
 80037da:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80037dc:	e032      	b.n	8003844 <MotorSet+0x23c>
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, MOTOR->OC);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	895b      	ldrh	r3, [r3, #10]
 80037e2:	2b04      	cmp	r3, #4
 80037e4:	d106      	bne.n	80037f4 <MotorSet+0x1ec>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	699b      	ldr	r3, [r3, #24]
 80037f0:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80037f2:	e027      	b.n	8003844 <MotorSet+0x23c>
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, MOTOR->OC);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	895b      	ldrh	r3, [r3, #10]
 80037f8:	2b08      	cmp	r3, #8
 80037fa:	d106      	bne.n	800380a <MotorSet+0x202>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	699b      	ldr	r3, [r3, #24]
 8003806:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8003808:	e01c      	b.n	8003844 <MotorSet+0x23c>
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, MOTOR->OC);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	895b      	ldrh	r3, [r3, #10]
 800380e:	2b0c      	cmp	r3, #12
 8003810:	d106      	bne.n	8003820 <MotorSet+0x218>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800381e:	e011      	b.n	8003844 <MotorSet+0x23c>
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, MOTOR->OC);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	895b      	ldrh	r3, [r3, #10]
 8003824:	2b10      	cmp	r3, #16
 8003826:	d106      	bne.n	8003836 <MotorSet+0x22e>
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	699b      	ldr	r3, [r3, #24]
 8003832:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8003834:	e006      	b.n	8003844 <MotorSet+0x23c>
		__HAL_TIM_SET_COMPARE(MOTOR->htimx, MOTOR->tim_chx, MOTOR->OC);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	699b      	ldr	r3, [r3, #24]
 8003840:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003842:	e7ff      	b.n	8003844 <MotorSet+0x23c>
 8003844:	bf00      	nop
 8003846:	3710      	adds	r7, #16
 8003848:	46bd      	mov	sp, r7
 800384a:	bdb0      	pop	{r4, r5, r7, pc}
 800384c:	f3af 8000 	nop.w
 8003850:	00000000 	.word	0x00000000
 8003854:	40efffe0 	.word	0x40efffe0

08003858 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800385e:	4b0f      	ldr	r3, [pc, #60]	@ (800389c <HAL_MspInit+0x44>)
 8003860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003862:	4a0e      	ldr	r2, [pc, #56]	@ (800389c <HAL_MspInit+0x44>)
 8003864:	f043 0301 	orr.w	r3, r3, #1
 8003868:	6613      	str	r3, [r2, #96]	@ 0x60
 800386a:	4b0c      	ldr	r3, [pc, #48]	@ (800389c <HAL_MspInit+0x44>)
 800386c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800386e:	f003 0301 	and.w	r3, r3, #1
 8003872:	607b      	str	r3, [r7, #4]
 8003874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003876:	4b09      	ldr	r3, [pc, #36]	@ (800389c <HAL_MspInit+0x44>)
 8003878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800387a:	4a08      	ldr	r2, [pc, #32]	@ (800389c <HAL_MspInit+0x44>)
 800387c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003880:	6593      	str	r3, [r2, #88]	@ 0x58
 8003882:	4b06      	ldr	r3, [pc, #24]	@ (800389c <HAL_MspInit+0x44>)
 8003884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800388a:	603b      	str	r3, [r7, #0]
 800388c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800388e:	f003 f94b 	bl	8006b28 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003892:	bf00      	nop
 8003894:	3708      	adds	r7, #8
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	40021000 	.word	0x40021000

080038a0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b0a0      	sub	sp, #128	@ 0x80
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038a8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80038ac:	2200      	movs	r2, #0
 80038ae:	601a      	str	r2, [r3, #0]
 80038b0:	605a      	str	r2, [r3, #4]
 80038b2:	609a      	str	r2, [r3, #8]
 80038b4:	60da      	str	r2, [r3, #12]
 80038b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80038b8:	f107 0318 	add.w	r3, r7, #24
 80038bc:	2254      	movs	r2, #84	@ 0x54
 80038be:	2100      	movs	r1, #0
 80038c0:	4618      	mov	r0, r3
 80038c2:	f008 fa03 	bl	800bccc <memset>
  if(hadc->Instance==ADC1)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038ce:	d167      	bne.n	80039a0 <HAL_ADC_MspInit+0x100>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80038d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038d4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80038d6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80038da:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80038dc:	f107 0318 	add.w	r3, r7, #24
 80038e0:	4618      	mov	r0, r3
 80038e2:	f003 fe5f 	bl	80075a4 <HAL_RCCEx_PeriphCLKConfig>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80038ec:	f7ff fe5e 	bl	80035ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80038f0:	4b63      	ldr	r3, [pc, #396]	@ (8003a80 <HAL_ADC_MspInit+0x1e0>)
 80038f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038f4:	4a62      	ldr	r2, [pc, #392]	@ (8003a80 <HAL_ADC_MspInit+0x1e0>)
 80038f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80038fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038fc:	4b60      	ldr	r3, [pc, #384]	@ (8003a80 <HAL_ADC_MspInit+0x1e0>)
 80038fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003900:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003904:	617b      	str	r3, [r7, #20]
 8003906:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003908:	4b5d      	ldr	r3, [pc, #372]	@ (8003a80 <HAL_ADC_MspInit+0x1e0>)
 800390a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800390c:	4a5c      	ldr	r2, [pc, #368]	@ (8003a80 <HAL_ADC_MspInit+0x1e0>)
 800390e:	f043 0304 	orr.w	r3, r3, #4
 8003912:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003914:	4b5a      	ldr	r3, [pc, #360]	@ (8003a80 <HAL_ADC_MspInit+0x1e0>)
 8003916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003918:	f003 0304 	and.w	r3, r3, #4
 800391c:	613b      	str	r3, [r7, #16]
 800391e:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN7
    PC2     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8003920:	2306      	movs	r3, #6
 8003922:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003924:	2303      	movs	r3, #3
 8003926:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003928:	2300      	movs	r3, #0
 800392a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800392c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003930:	4619      	mov	r1, r3
 8003932:	4854      	ldr	r0, [pc, #336]	@ (8003a84 <HAL_ADC_MspInit+0x1e4>)
 8003934:	f002 fe70 	bl	8006618 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8003938:	4b53      	ldr	r3, [pc, #332]	@ (8003a88 <HAL_ADC_MspInit+0x1e8>)
 800393a:	4a54      	ldr	r2, [pc, #336]	@ (8003a8c <HAL_ADC_MspInit+0x1ec>)
 800393c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800393e:	4b52      	ldr	r3, [pc, #328]	@ (8003a88 <HAL_ADC_MspInit+0x1e8>)
 8003940:	2205      	movs	r2, #5
 8003942:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003944:	4b50      	ldr	r3, [pc, #320]	@ (8003a88 <HAL_ADC_MspInit+0x1e8>)
 8003946:	2200      	movs	r2, #0
 8003948:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800394a:	4b4f      	ldr	r3, [pc, #316]	@ (8003a88 <HAL_ADC_MspInit+0x1e8>)
 800394c:	2200      	movs	r2, #0
 800394e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003950:	4b4d      	ldr	r3, [pc, #308]	@ (8003a88 <HAL_ADC_MspInit+0x1e8>)
 8003952:	2280      	movs	r2, #128	@ 0x80
 8003954:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003956:	4b4c      	ldr	r3, [pc, #304]	@ (8003a88 <HAL_ADC_MspInit+0x1e8>)
 8003958:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800395c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800395e:	4b4a      	ldr	r3, [pc, #296]	@ (8003a88 <HAL_ADC_MspInit+0x1e8>)
 8003960:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003964:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003966:	4b48      	ldr	r3, [pc, #288]	@ (8003a88 <HAL_ADC_MspInit+0x1e8>)
 8003968:	2220      	movs	r2, #32
 800396a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800396c:	4b46      	ldr	r3, [pc, #280]	@ (8003a88 <HAL_ADC_MspInit+0x1e8>)
 800396e:	2200      	movs	r2, #0
 8003970:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003972:	4845      	ldr	r0, [pc, #276]	@ (8003a88 <HAL_ADC_MspInit+0x1e8>)
 8003974:	f002 fb1e 	bl	8005fb4 <HAL_DMA_Init>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 800397e:	f7ff fe15 	bl	80035ac <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a40      	ldr	r2, [pc, #256]	@ (8003a88 <HAL_ADC_MspInit+0x1e8>)
 8003986:	655a      	str	r2, [r3, #84]	@ 0x54
 8003988:	4a3f      	ldr	r2, [pc, #252]	@ (8003a88 <HAL_ADC_MspInit+0x1e8>)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800398e:	2200      	movs	r2, #0
 8003990:	2100      	movs	r1, #0
 8003992:	2012      	movs	r0, #18
 8003994:	f002 fad9 	bl	8005f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003998:	2012      	movs	r0, #18
 800399a:	f002 faf0 	bl	8005f7e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC3_MspInit 1 */

    /* USER CODE END ADC3_MspInit 1 */
  }

}
 800399e:	e06b      	b.n	8003a78 <HAL_ADC_MspInit+0x1d8>
  else if(hadc->Instance==ADC3)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a3a      	ldr	r2, [pc, #232]	@ (8003a90 <HAL_ADC_MspInit+0x1f0>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d166      	bne.n	8003a78 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80039aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80039ae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80039b0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80039b4:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039b6:	f107 0318 	add.w	r3, r7, #24
 80039ba:	4618      	mov	r0, r3
 80039bc:	f003 fdf2 	bl	80075a4 <HAL_RCCEx_PeriphCLKConfig>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d001      	beq.n	80039ca <HAL_ADC_MspInit+0x12a>
      Error_Handler();
 80039c6:	f7ff fdf1 	bl	80035ac <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 80039ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003a80 <HAL_ADC_MspInit+0x1e0>)
 80039cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ce:	4a2c      	ldr	r2, [pc, #176]	@ (8003a80 <HAL_ADC_MspInit+0x1e0>)
 80039d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003a80 <HAL_ADC_MspInit+0x1e0>)
 80039d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039de:	60fb      	str	r3, [r7, #12]
 80039e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039e2:	4b27      	ldr	r3, [pc, #156]	@ (8003a80 <HAL_ADC_MspInit+0x1e0>)
 80039e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e6:	4a26      	ldr	r2, [pc, #152]	@ (8003a80 <HAL_ADC_MspInit+0x1e0>)
 80039e8:	f043 0302 	orr.w	r3, r3, #2
 80039ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039ee:	4b24      	ldr	r3, [pc, #144]	@ (8003a80 <HAL_ADC_MspInit+0x1e0>)
 80039f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	60bb      	str	r3, [r7, #8]
 80039f8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80039fa:	2301      	movs	r3, #1
 80039fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039fe:	2303      	movs	r3, #3
 8003a00:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a02:	2300      	movs	r3, #0
 8003a04:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a06:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	4821      	ldr	r0, [pc, #132]	@ (8003a94 <HAL_ADC_MspInit+0x1f4>)
 8003a0e:	f002 fe03 	bl	8006618 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel4;
 8003a12:	4b21      	ldr	r3, [pc, #132]	@ (8003a98 <HAL_ADC_MspInit+0x1f8>)
 8003a14:	4a21      	ldr	r2, [pc, #132]	@ (8003a9c <HAL_ADC_MspInit+0x1fc>)
 8003a16:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8003a18:	4b1f      	ldr	r3, [pc, #124]	@ (8003a98 <HAL_ADC_MspInit+0x1f8>)
 8003a1a:	2225      	movs	r2, #37	@ 0x25
 8003a1c:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8003a98 <HAL_ADC_MspInit+0x1f8>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a24:	4b1c      	ldr	r3, [pc, #112]	@ (8003a98 <HAL_ADC_MspInit+0x1f8>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8003a2a:	4b1b      	ldr	r3, [pc, #108]	@ (8003a98 <HAL_ADC_MspInit+0x1f8>)
 8003a2c:	2280      	movs	r2, #128	@ 0x80
 8003a2e:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003a30:	4b19      	ldr	r3, [pc, #100]	@ (8003a98 <HAL_ADC_MspInit+0x1f8>)
 8003a32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a36:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003a38:	4b17      	ldr	r3, [pc, #92]	@ (8003a98 <HAL_ADC_MspInit+0x1f8>)
 8003a3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a3e:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8003a40:	4b15      	ldr	r3, [pc, #84]	@ (8003a98 <HAL_ADC_MspInit+0x1f8>)
 8003a42:	2220      	movs	r2, #32
 8003a44:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8003a46:	4b14      	ldr	r3, [pc, #80]	@ (8003a98 <HAL_ADC_MspInit+0x1f8>)
 8003a48:	2200      	movs	r2, #0
 8003a4a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8003a4c:	4812      	ldr	r0, [pc, #72]	@ (8003a98 <HAL_ADC_MspInit+0x1f8>)
 8003a4e:	f002 fab1 	bl	8005fb4 <HAL_DMA_Init>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d001      	beq.n	8003a5c <HAL_ADC_MspInit+0x1bc>
      Error_Handler();
 8003a58:	f7ff fda8 	bl	80035ac <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	4a0e      	ldr	r2, [pc, #56]	@ (8003a98 <HAL_ADC_MspInit+0x1f8>)
 8003a60:	655a      	str	r2, [r3, #84]	@ 0x54
 8003a62:	4a0d      	ldr	r2, [pc, #52]	@ (8003a98 <HAL_ADC_MspInit+0x1f8>)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8003a68:	2200      	movs	r2, #0
 8003a6a:	2100      	movs	r1, #0
 8003a6c:	202f      	movs	r0, #47	@ 0x2f
 8003a6e:	f002 fa6c 	bl	8005f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8003a72:	202f      	movs	r0, #47	@ 0x2f
 8003a74:	f002 fa83 	bl	8005f7e <HAL_NVIC_EnableIRQ>
}
 8003a78:	bf00      	nop
 8003a7a:	3780      	adds	r7, #128	@ 0x80
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	40021000 	.word	0x40021000
 8003a84:	48000800 	.word	0x48000800
 8003a88:	200003d8 	.word	0x200003d8
 8003a8c:	40020030 	.word	0x40020030
 8003a90:	50000400 	.word	0x50000400
 8003a94:	48000400 	.word	0x48000400
 8003a98:	20000438 	.word	0x20000438
 8003a9c:	40020044 	.word	0x40020044

08003aa0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b086      	sub	sp, #24
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a34      	ldr	r2, [pc, #208]	@ (8003b80 <HAL_TIM_Base_MspInit+0xe0>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d114      	bne.n	8003adc <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003ab2:	4b34      	ldr	r3, [pc, #208]	@ (8003b84 <HAL_TIM_Base_MspInit+0xe4>)
 8003ab4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ab6:	4a33      	ldr	r2, [pc, #204]	@ (8003b84 <HAL_TIM_Base_MspInit+0xe4>)
 8003ab8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003abc:	6613      	str	r3, [r2, #96]	@ 0x60
 8003abe:	4b31      	ldr	r3, [pc, #196]	@ (8003b84 <HAL_TIM_Base_MspInit+0xe4>)
 8003ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ac2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ac6:	617b      	str	r3, [r7, #20]
 8003ac8:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003aca:	2200      	movs	r2, #0
 8003acc:	2100      	movs	r1, #0
 8003ace:	2019      	movs	r0, #25
 8003ad0:	f002 fa3b 	bl	8005f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003ad4:	2019      	movs	r0, #25
 8003ad6:	f002 fa52 	bl	8005f7e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM16_MspInit 1 */

    /* USER CODE END TIM16_MspInit 1 */
  }

}
 8003ada:	e04c      	b.n	8003b76 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM2)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ae4:	d114      	bne.n	8003b10 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003ae6:	4b27      	ldr	r3, [pc, #156]	@ (8003b84 <HAL_TIM_Base_MspInit+0xe4>)
 8003ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aea:	4a26      	ldr	r2, [pc, #152]	@ (8003b84 <HAL_TIM_Base_MspInit+0xe4>)
 8003aec:	f043 0301 	orr.w	r3, r3, #1
 8003af0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003af2:	4b24      	ldr	r3, [pc, #144]	@ (8003b84 <HAL_TIM_Base_MspInit+0xe4>)
 8003af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	613b      	str	r3, [r7, #16]
 8003afc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003afe:	2200      	movs	r2, #0
 8003b00:	2100      	movs	r1, #0
 8003b02:	201c      	movs	r0, #28
 8003b04:	f002 fa21 	bl	8005f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b08:	201c      	movs	r0, #28
 8003b0a:	f002 fa38 	bl	8005f7e <HAL_NVIC_EnableIRQ>
}
 8003b0e:	e032      	b.n	8003b76 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM5)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a1c      	ldr	r2, [pc, #112]	@ (8003b88 <HAL_TIM_Base_MspInit+0xe8>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d114      	bne.n	8003b44 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8003b84 <HAL_TIM_Base_MspInit+0xe4>)
 8003b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b1e:	4a19      	ldr	r2, [pc, #100]	@ (8003b84 <HAL_TIM_Base_MspInit+0xe4>)
 8003b20:	f043 0308 	orr.w	r3, r3, #8
 8003b24:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b26:	4b17      	ldr	r3, [pc, #92]	@ (8003b84 <HAL_TIM_Base_MspInit+0xe4>)
 8003b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b2a:	f003 0308 	and.w	r3, r3, #8
 8003b2e:	60fb      	str	r3, [r7, #12]
 8003b30:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003b32:	2200      	movs	r2, #0
 8003b34:	2100      	movs	r1, #0
 8003b36:	2032      	movs	r0, #50	@ 0x32
 8003b38:	f002 fa07 	bl	8005f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003b3c:	2032      	movs	r0, #50	@ 0x32
 8003b3e:	f002 fa1e 	bl	8005f7e <HAL_NVIC_EnableIRQ>
}
 8003b42:	e018      	b.n	8003b76 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM16)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a10      	ldr	r2, [pc, #64]	@ (8003b8c <HAL_TIM_Base_MspInit+0xec>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d113      	bne.n	8003b76 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003b84 <HAL_TIM_Base_MspInit+0xe4>)
 8003b50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b52:	4a0c      	ldr	r2, [pc, #48]	@ (8003b84 <HAL_TIM_Base_MspInit+0xe4>)
 8003b54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b58:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8003b84 <HAL_TIM_Base_MspInit+0xe4>)
 8003b5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b62:	60bb      	str	r3, [r7, #8]
 8003b64:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003b66:	2200      	movs	r2, #0
 8003b68:	2100      	movs	r1, #0
 8003b6a:	2019      	movs	r0, #25
 8003b6c:	f002 f9ed 	bl	8005f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003b70:	2019      	movs	r0, #25
 8003b72:	f002 fa04 	bl	8005f7e <HAL_NVIC_EnableIRQ>
}
 8003b76:	bf00      	nop
 8003b78:	3718      	adds	r7, #24
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	40012c00 	.word	0x40012c00
 8003b84:	40021000 	.word	0x40021000
 8003b88:	40000c00 	.word	0x40000c00
 8003b8c:	40014400 	.word	0x40014400

08003b90 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b08c      	sub	sp, #48	@ 0x30
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b98:	f107 031c 	add.w	r3, r7, #28
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	601a      	str	r2, [r3, #0]
 8003ba0:	605a      	str	r2, [r3, #4]
 8003ba2:	609a      	str	r2, [r3, #8]
 8003ba4:	60da      	str	r2, [r3, #12]
 8003ba6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a36      	ldr	r2, [pc, #216]	@ (8003c88 <HAL_TIM_Encoder_MspInit+0xf8>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d131      	bne.n	8003c16 <HAL_TIM_Encoder_MspInit+0x86>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003bb2:	4b36      	ldr	r3, [pc, #216]	@ (8003c8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8003bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb6:	4a35      	ldr	r2, [pc, #212]	@ (8003c8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8003bb8:	f043 0302 	orr.w	r3, r3, #2
 8003bbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bbe:	4b33      	ldr	r3, [pc, #204]	@ (8003c8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8003bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	61bb      	str	r3, [r7, #24]
 8003bc8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bca:	4b30      	ldr	r3, [pc, #192]	@ (8003c8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8003bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bce:	4a2f      	ldr	r2, [pc, #188]	@ (8003c8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8003bd0:	f043 0301 	orr.w	r3, r3, #1
 8003bd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bd6:	4b2d      	ldr	r3, [pc, #180]	@ (8003c8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8003bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	617b      	str	r3, [r7, #20]
 8003be0:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003be2:	23c0      	movs	r3, #192	@ 0xc0
 8003be4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be6:	2302      	movs	r3, #2
 8003be8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bea:	2300      	movs	r3, #0
 8003bec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bf6:	f107 031c 	add.w	r3, r7, #28
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c00:	f002 fd0a 	bl	8006618 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003c04:	2200      	movs	r2, #0
 8003c06:	2100      	movs	r1, #0
 8003c08:	201d      	movs	r0, #29
 8003c0a:	f002 f99e 	bl	8005f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003c0e:	201d      	movs	r0, #29
 8003c10:	f002 f9b5 	bl	8005f7e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003c14:	e034      	b.n	8003c80 <HAL_TIM_Encoder_MspInit+0xf0>
  else if(htim_encoder->Instance==TIM4)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a1d      	ldr	r2, [pc, #116]	@ (8003c90 <HAL_TIM_Encoder_MspInit+0x100>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d12f      	bne.n	8003c80 <HAL_TIM_Encoder_MspInit+0xf0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003c20:	4b1a      	ldr	r3, [pc, #104]	@ (8003c8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8003c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c24:	4a19      	ldr	r2, [pc, #100]	@ (8003c8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8003c26:	f043 0304 	orr.w	r3, r3, #4
 8003c2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c2c:	4b17      	ldr	r3, [pc, #92]	@ (8003c8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8003c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c30:	f003 0304 	and.w	r3, r3, #4
 8003c34:	613b      	str	r3, [r7, #16]
 8003c36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c38:	4b14      	ldr	r3, [pc, #80]	@ (8003c8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8003c3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c3c:	4a13      	ldr	r2, [pc, #76]	@ (8003c8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8003c3e:	f043 0302 	orr.w	r3, r3, #2
 8003c42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c44:	4b11      	ldr	r3, [pc, #68]	@ (8003c8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8003c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	60fb      	str	r3, [r7, #12]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c50:	23c0      	movs	r3, #192	@ 0xc0
 8003c52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c54:	2302      	movs	r3, #2
 8003c56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003c60:	2302      	movs	r3, #2
 8003c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c64:	f107 031c 	add.w	r3, r7, #28
 8003c68:	4619      	mov	r1, r3
 8003c6a:	480a      	ldr	r0, [pc, #40]	@ (8003c94 <HAL_TIM_Encoder_MspInit+0x104>)
 8003c6c:	f002 fcd4 	bl	8006618 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003c70:	2200      	movs	r2, #0
 8003c72:	2100      	movs	r1, #0
 8003c74:	201e      	movs	r0, #30
 8003c76:	f002 f968 	bl	8005f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003c7a:	201e      	movs	r0, #30
 8003c7c:	f002 f97f 	bl	8005f7e <HAL_NVIC_EnableIRQ>
}
 8003c80:	bf00      	nop
 8003c82:	3730      	adds	r7, #48	@ 0x30
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	40000400 	.word	0x40000400
 8003c8c:	40021000 	.word	0x40021000
 8003c90:	40000800 	.word	0x40000800
 8003c94:	48000400 	.word	0x48000400

08003c98 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b088      	sub	sp, #32
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ca0:	f107 030c 	add.w	r3, r7, #12
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	601a      	str	r2, [r3, #0]
 8003ca8:	605a      	str	r2, [r3, #4]
 8003caa:	609a      	str	r2, [r3, #8]
 8003cac:	60da      	str	r2, [r3, #12]
 8003cae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a12      	ldr	r2, [pc, #72]	@ (8003d00 <HAL_TIM_MspPostInit+0x68>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d11d      	bne.n	8003cf6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cba:	4b12      	ldr	r3, [pc, #72]	@ (8003d04 <HAL_TIM_MspPostInit+0x6c>)
 8003cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cbe:	4a11      	ldr	r2, [pc, #68]	@ (8003d04 <HAL_TIM_MspPostInit+0x6c>)
 8003cc0:	f043 0301 	orr.w	r3, r3, #1
 8003cc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8003d04 <HAL_TIM_MspPostInit+0x6c>)
 8003cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cca:	f003 0301 	and.w	r3, r3, #1
 8003cce:	60bb      	str	r3, [r7, #8]
 8003cd0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003cd2:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8003cd6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cd8:	2302      	movs	r3, #2
 8003cda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003ce4:	2306      	movs	r3, #6
 8003ce6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ce8:	f107 030c 	add.w	r3, r7, #12
 8003cec:	4619      	mov	r1, r3
 8003cee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003cf2:	f002 fc91 	bl	8006618 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003cf6:	bf00      	nop
 8003cf8:	3720      	adds	r7, #32
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	40012c00 	.word	0x40012c00
 8003d04:	40021000 	.word	0x40021000

08003d08 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b09e      	sub	sp, #120	@ 0x78
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d10:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003d14:	2200      	movs	r2, #0
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	605a      	str	r2, [r3, #4]
 8003d1a:	609a      	str	r2, [r3, #8]
 8003d1c:	60da      	str	r2, [r3, #12]
 8003d1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d20:	f107 0310 	add.w	r3, r7, #16
 8003d24:	2254      	movs	r2, #84	@ 0x54
 8003d26:	2100      	movs	r1, #0
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f007 ffcf 	bl	800bccc <memset>
  if(huart->Instance==USART2)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a4d      	ldr	r2, [pc, #308]	@ (8003e68 <HAL_UART_MspInit+0x160>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	f040 8092 	bne.w	8003e5e <HAL_UART_MspInit+0x156>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003d3a:	2302      	movs	r3, #2
 8003d3c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d42:	f107 0310 	add.w	r3, r7, #16
 8003d46:	4618      	mov	r0, r3
 8003d48:	f003 fc2c 	bl	80075a4 <HAL_RCCEx_PeriphCLKConfig>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d001      	beq.n	8003d56 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003d52:	f7ff fc2b 	bl	80035ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003d56:	4b45      	ldr	r3, [pc, #276]	@ (8003e6c <HAL_UART_MspInit+0x164>)
 8003d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d5a:	4a44      	ldr	r2, [pc, #272]	@ (8003e6c <HAL_UART_MspInit+0x164>)
 8003d5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d60:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d62:	4b42      	ldr	r3, [pc, #264]	@ (8003e6c <HAL_UART_MspInit+0x164>)
 8003d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d6a:	60fb      	str	r3, [r7, #12]
 8003d6c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d6e:	4b3f      	ldr	r3, [pc, #252]	@ (8003e6c <HAL_UART_MspInit+0x164>)
 8003d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d72:	4a3e      	ldr	r2, [pc, #248]	@ (8003e6c <HAL_UART_MspInit+0x164>)
 8003d74:	f043 0301 	orr.w	r3, r3, #1
 8003d78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d7a:	4b3c      	ldr	r3, [pc, #240]	@ (8003e6c <HAL_UART_MspInit+0x164>)
 8003d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d7e:	f003 0301 	and.w	r3, r3, #1
 8003d82:	60bb      	str	r3, [r7, #8]
 8003d84:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003d86:	230c      	movs	r3, #12
 8003d88:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d92:	2300      	movs	r3, #0
 8003d94:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003d96:	2307      	movs	r3, #7
 8003d98:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d9a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003d9e:	4619      	mov	r1, r3
 8003da0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003da4:	f002 fc38 	bl	8006618 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8003da8:	4b31      	ldr	r3, [pc, #196]	@ (8003e70 <HAL_UART_MspInit+0x168>)
 8003daa:	4a32      	ldr	r2, [pc, #200]	@ (8003e74 <HAL_UART_MspInit+0x16c>)
 8003dac:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003dae:	4b30      	ldr	r3, [pc, #192]	@ (8003e70 <HAL_UART_MspInit+0x168>)
 8003db0:	221a      	movs	r2, #26
 8003db2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003db4:	4b2e      	ldr	r3, [pc, #184]	@ (8003e70 <HAL_UART_MspInit+0x168>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003dba:	4b2d      	ldr	r3, [pc, #180]	@ (8003e70 <HAL_UART_MspInit+0x168>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003dc0:	4b2b      	ldr	r3, [pc, #172]	@ (8003e70 <HAL_UART_MspInit+0x168>)
 8003dc2:	2280      	movs	r2, #128	@ 0x80
 8003dc4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003dc6:	4b2a      	ldr	r3, [pc, #168]	@ (8003e70 <HAL_UART_MspInit+0x168>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003dcc:	4b28      	ldr	r3, [pc, #160]	@ (8003e70 <HAL_UART_MspInit+0x168>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003dd2:	4b27      	ldr	r3, [pc, #156]	@ (8003e70 <HAL_UART_MspInit+0x168>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003dd8:	4b25      	ldr	r3, [pc, #148]	@ (8003e70 <HAL_UART_MspInit+0x168>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003dde:	4824      	ldr	r0, [pc, #144]	@ (8003e70 <HAL_UART_MspInit+0x168>)
 8003de0:	f002 f8e8 	bl	8005fb4 <HAL_DMA_Init>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8003dea:	f7ff fbdf 	bl	80035ac <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a1f      	ldr	r2, [pc, #124]	@ (8003e70 <HAL_UART_MspInit+0x168>)
 8003df2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003df6:	4a1e      	ldr	r2, [pc, #120]	@ (8003e70 <HAL_UART_MspInit+0x168>)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8003dfc:	4b1e      	ldr	r3, [pc, #120]	@ (8003e78 <HAL_UART_MspInit+0x170>)
 8003dfe:	4a1f      	ldr	r2, [pc, #124]	@ (8003e7c <HAL_UART_MspInit+0x174>)
 8003e00:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003e02:	4b1d      	ldr	r3, [pc, #116]	@ (8003e78 <HAL_UART_MspInit+0x170>)
 8003e04:	221b      	movs	r2, #27
 8003e06:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e08:	4b1b      	ldr	r3, [pc, #108]	@ (8003e78 <HAL_UART_MspInit+0x170>)
 8003e0a:	2210      	movs	r2, #16
 8003e0c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8003e78 <HAL_UART_MspInit+0x170>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003e14:	4b18      	ldr	r3, [pc, #96]	@ (8003e78 <HAL_UART_MspInit+0x170>)
 8003e16:	2280      	movs	r2, #128	@ 0x80
 8003e18:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e1a:	4b17      	ldr	r3, [pc, #92]	@ (8003e78 <HAL_UART_MspInit+0x170>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e20:	4b15      	ldr	r3, [pc, #84]	@ (8003e78 <HAL_UART_MspInit+0x170>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003e26:	4b14      	ldr	r3, [pc, #80]	@ (8003e78 <HAL_UART_MspInit+0x170>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003e2c:	4b12      	ldr	r3, [pc, #72]	@ (8003e78 <HAL_UART_MspInit+0x170>)
 8003e2e:	2200      	movs	r2, #0
 8003e30:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003e32:	4811      	ldr	r0, [pc, #68]	@ (8003e78 <HAL_UART_MspInit+0x170>)
 8003e34:	f002 f8be 	bl	8005fb4 <HAL_DMA_Init>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d001      	beq.n	8003e42 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8003e3e:	f7ff fbb5 	bl	80035ac <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4a0c      	ldr	r2, [pc, #48]	@ (8003e78 <HAL_UART_MspInit+0x170>)
 8003e46:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003e48:	4a0b      	ldr	r2, [pc, #44]	@ (8003e78 <HAL_UART_MspInit+0x170>)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003e4e:	2200      	movs	r2, #0
 8003e50:	2100      	movs	r1, #0
 8003e52:	2026      	movs	r0, #38	@ 0x26
 8003e54:	f002 f879 	bl	8005f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003e58:	2026      	movs	r0, #38	@ 0x26
 8003e5a:	f002 f890 	bl	8005f7e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003e5e:	bf00      	nop
 8003e60:	3778      	adds	r7, #120	@ 0x78
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	40004400 	.word	0x40004400
 8003e6c:	40021000 	.word	0x40021000
 8003e70:	20000a2c 	.word	0x20000a2c
 8003e74:	40020008 	.word	0x40020008
 8003e78:	20000a8c 	.word	0x20000a8c
 8003e7c:	4002001c 	.word	0x4002001c

08003e80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e80:	b480      	push	{r7}
 8003e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003e84:	bf00      	nop
 8003e86:	e7fd      	b.n	8003e84 <NMI_Handler+0x4>

08003e88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e8c:	bf00      	nop
 8003e8e:	e7fd      	b.n	8003e8c <HardFault_Handler+0x4>

08003e90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e94:	bf00      	nop
 8003e96:	e7fd      	b.n	8003e94 <MemManage_Handler+0x4>

08003e98 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e9c:	bf00      	nop
 8003e9e:	e7fd      	b.n	8003e9c <BusFault_Handler+0x4>

08003ea0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ea4:	bf00      	nop
 8003ea6:	e7fd      	b.n	8003ea4 <UsageFault_Handler+0x4>

08003ea8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003eac:	bf00      	nop
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr

08003eb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003eb6:	b480      	push	{r7}
 8003eb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003eba:	bf00      	nop
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ec8:	bf00      	nop
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr

08003ed2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ed2:	b580      	push	{r7, lr}
 8003ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ed6:	f000 f91d 	bl	8004114 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003eda:	bf00      	nop
 8003edc:	bd80      	pop	{r7, pc}
	...

08003ee0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003ee4:	4802      	ldr	r0, [pc, #8]	@ (8003ef0 <DMA1_Channel1_IRQHandler+0x10>)
 8003ee6:	f002 fa48 	bl	800637a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003eea:	bf00      	nop
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	20000a2c 	.word	0x20000a2c

08003ef4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003ef8:	4802      	ldr	r0, [pc, #8]	@ (8003f04 <DMA1_Channel2_IRQHandler+0x10>)
 8003efa:	f002 fa3e 	bl	800637a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003efe:	bf00      	nop
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	20000a8c 	.word	0x20000a8c

08003f08 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003f0c:	4802      	ldr	r0, [pc, #8]	@ (8003f18 <DMA1_Channel3_IRQHandler+0x10>)
 8003f0e:	f002 fa34 	bl	800637a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003f12:	bf00      	nop
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	200003d8 	.word	0x200003d8

08003f1c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003f20:	4802      	ldr	r0, [pc, #8]	@ (8003f2c <DMA1_Channel4_IRQHandler+0x10>)
 8003f22:	f002 fa2a 	bl	800637a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8003f26:	bf00      	nop
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	20000438 	.word	0x20000438

08003f30 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003f34:	4802      	ldr	r0, [pc, #8]	@ (8003f40 <ADC1_2_IRQHandler+0x10>)
 8003f36:	f000 fddb 	bl	8004af0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003f3a:	bf00      	nop
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	20000300 	.word	0x20000300

08003f44 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003f48:	4803      	ldr	r0, [pc, #12]	@ (8003f58 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8003f4a:	f004 fb24 	bl	8008596 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8003f4e:	4803      	ldr	r0, [pc, #12]	@ (8003f5c <TIM1_UP_TIM16_IRQHandler+0x18>)
 8003f50:	f004 fb21 	bl	8008596 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003f54:	bf00      	nop
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	20000498 	.word	0x20000498
 8003f5c:	20000894 	.word	0x20000894

08003f60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003f64:	4802      	ldr	r0, [pc, #8]	@ (8003f70 <TIM2_IRQHandler+0x10>)
 8003f66:	f004 fb16 	bl	8008596 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003f6a:	bf00      	nop
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	20000564 	.word	0x20000564

08003f74 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003f78:	4802      	ldr	r0, [pc, #8]	@ (8003f84 <TIM3_IRQHandler+0x10>)
 8003f7a:	f004 fb0c 	bl	8008596 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003f7e:	bf00      	nop
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	20000630 	.word	0x20000630

08003f88 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003f8c:	4802      	ldr	r0, [pc, #8]	@ (8003f98 <TIM4_IRQHandler+0x10>)
 8003f8e:	f004 fb02 	bl	8008596 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003f92:	bf00      	nop
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	200006fc 	.word	0x200006fc

08003f9c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003fa0:	4802      	ldr	r0, [pc, #8]	@ (8003fac <USART2_IRQHandler+0x10>)
 8003fa2:	f006 f8cb 	bl	800a13c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003fa6:	bf00      	nop
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	20000960 	.word	0x20000960

08003fb0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003fb4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003fb8:	f002 fcfa 	bl	80069b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003fbc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003fc0:	f002 fcf6 	bl	80069b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003fc4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003fc8:	f002 fcf2 	bl	80069b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003fcc:	bf00      	nop
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8003fd4:	4802      	ldr	r0, [pc, #8]	@ (8003fe0 <ADC3_IRQHandler+0x10>)
 8003fd6:	f000 fd8b 	bl	8004af0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8003fda:	bf00      	nop
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	2000036c 	.word	0x2000036c

08003fe4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003fe8:	4802      	ldr	r0, [pc, #8]	@ (8003ff4 <TIM5_IRQHandler+0x10>)
 8003fea:	f004 fad4 	bl	8008596 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003fee:	bf00      	nop
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	200007c8 	.word	0x200007c8

08003ff8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003ffc:	4b06      	ldr	r3, [pc, #24]	@ (8004018 <SystemInit+0x20>)
 8003ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004002:	4a05      	ldr	r2, [pc, #20]	@ (8004018 <SystemInit+0x20>)
 8004004:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004008:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800400c:	bf00      	nop
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	e000ed00 	.word	0xe000ed00

0800401c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800401c:	480d      	ldr	r0, [pc, #52]	@ (8004054 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800401e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004020:	f7ff ffea 	bl	8003ff8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004024:	480c      	ldr	r0, [pc, #48]	@ (8004058 <LoopForever+0x6>)
  ldr r1, =_edata
 8004026:	490d      	ldr	r1, [pc, #52]	@ (800405c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004028:	4a0d      	ldr	r2, [pc, #52]	@ (8004060 <LoopForever+0xe>)
  movs r3, #0
 800402a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800402c:	e002      	b.n	8004034 <LoopCopyDataInit>

0800402e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800402e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004030:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004032:	3304      	adds	r3, #4

08004034 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004034:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004036:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004038:	d3f9      	bcc.n	800402e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800403a:	4a0a      	ldr	r2, [pc, #40]	@ (8004064 <LoopForever+0x12>)
  ldr r4, =_ebss
 800403c:	4c0a      	ldr	r4, [pc, #40]	@ (8004068 <LoopForever+0x16>)
  movs r3, #0
 800403e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004040:	e001      	b.n	8004046 <LoopFillZerobss>

08004042 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004042:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004044:	3204      	adds	r2, #4

08004046 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004046:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004048:	d3fb      	bcc.n	8004042 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800404a:	f007 fe47 	bl	800bcdc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800404e:	f7fd ffa5 	bl	8001f9c <main>

08004052 <LoopForever>:

LoopForever:
    b LoopForever
 8004052:	e7fe      	b.n	8004052 <LoopForever>
  ldr   r0, =_estack
 8004054:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004058:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800405c:	200002e0 	.word	0x200002e0
  ldr r2, =_sidata
 8004060:	0800be28 	.word	0x0800be28
  ldr r2, =_sbss
 8004064:	200002e0 	.word	0x200002e0
  ldr r4, =_ebss
 8004068:	20001808 	.word	0x20001808

0800406c <ADC4_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800406c:	e7fe      	b.n	800406c <ADC4_IRQHandler>

0800406e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800406e:	b580      	push	{r7, lr}
 8004070:	b082      	sub	sp, #8
 8004072:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004074:	2300      	movs	r3, #0
 8004076:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004078:	2003      	movs	r0, #3
 800407a:	f001 ff5b 	bl	8005f34 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800407e:	2000      	movs	r0, #0
 8004080:	f000 f80e 	bl	80040a0 <HAL_InitTick>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d002      	beq.n	8004090 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	71fb      	strb	r3, [r7, #7]
 800408e:	e001      	b.n	8004094 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004090:	f7ff fbe2 	bl	8003858 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004094:	79fb      	ldrb	r3, [r7, #7]

}
 8004096:	4618      	mov	r0, r3
 8004098:	3708      	adds	r7, #8
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
	...

080040a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80040a8:	2300      	movs	r3, #0
 80040aa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80040ac:	4b16      	ldr	r3, [pc, #88]	@ (8004108 <HAL_InitTick+0x68>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d022      	beq.n	80040fa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80040b4:	4b15      	ldr	r3, [pc, #84]	@ (800410c <HAL_InitTick+0x6c>)
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	4b13      	ldr	r3, [pc, #76]	@ (8004108 <HAL_InitTick+0x68>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80040c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80040c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c8:	4618      	mov	r0, r3
 80040ca:	f001 ff66 	bl	8005f9a <HAL_SYSTICK_Config>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d10f      	bne.n	80040f4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2b0f      	cmp	r3, #15
 80040d8:	d809      	bhi.n	80040ee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040da:	2200      	movs	r2, #0
 80040dc:	6879      	ldr	r1, [r7, #4]
 80040de:	f04f 30ff 	mov.w	r0, #4294967295
 80040e2:	f001 ff32 	bl	8005f4a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80040e6:	4a0a      	ldr	r2, [pc, #40]	@ (8004110 <HAL_InitTick+0x70>)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6013      	str	r3, [r2, #0]
 80040ec:	e007      	b.n	80040fe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	73fb      	strb	r3, [r7, #15]
 80040f2:	e004      	b.n	80040fe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	73fb      	strb	r3, [r7, #15]
 80040f8:	e001      	b.n	80040fe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80040fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004100:	4618      	mov	r0, r3
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	200002dc 	.word	0x200002dc
 800410c:	200002d4 	.word	0x200002d4
 8004110:	200002d8 	.word	0x200002d8

08004114 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004114:	b480      	push	{r7}
 8004116:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004118:	4b05      	ldr	r3, [pc, #20]	@ (8004130 <HAL_IncTick+0x1c>)
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	4b05      	ldr	r3, [pc, #20]	@ (8004134 <HAL_IncTick+0x20>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4413      	add	r3, r2
 8004122:	4a03      	ldr	r2, [pc, #12]	@ (8004130 <HAL_IncTick+0x1c>)
 8004124:	6013      	str	r3, [r2, #0]
}
 8004126:	bf00      	nop
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr
 8004130:	20001804 	.word	0x20001804
 8004134:	200002dc 	.word	0x200002dc

08004138 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004138:	b480      	push	{r7}
 800413a:	af00      	add	r7, sp, #0
  return uwTick;
 800413c:	4b03      	ldr	r3, [pc, #12]	@ (800414c <HAL_GetTick+0x14>)
 800413e:	681b      	ldr	r3, [r3, #0]
}
 8004140:	4618      	mov	r0, r3
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop
 800414c:	20001804 	.word	0x20001804

08004150 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	431a      	orrs	r2, r3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	609a      	str	r2, [r3, #8]
}
 800416a:	bf00      	nop
 800416c:	370c      	adds	r7, #12
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr

08004176 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004176:	b480      	push	{r7}
 8004178:	b083      	sub	sp, #12
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
 800417e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	431a      	orrs	r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	609a      	str	r2, [r3, #8]
}
 8004190:	bf00      	nop
 8004192:	370c      	adds	r7, #12
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr

0800419c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b087      	sub	sp, #28
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	607a      	str	r2, [r7, #4]
 80041c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	3360      	adds	r3, #96	@ 0x60
 80041ca:	461a      	mov	r2, r3
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	4413      	add	r3, r2
 80041d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	4b08      	ldr	r3, [pc, #32]	@ (80041fc <LL_ADC_SetOffset+0x44>)
 80041da:	4013      	ands	r3, r2
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80041e2:	683a      	ldr	r2, [r7, #0]
 80041e4:	430a      	orrs	r2, r1
 80041e6:	4313      	orrs	r3, r2
 80041e8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80041f0:	bf00      	nop
 80041f2:	371c      	adds	r7, #28
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr
 80041fc:	03fff000 	.word	0x03fff000

08004200 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004200:	b480      	push	{r7}
 8004202:	b085      	sub	sp, #20
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	3360      	adds	r3, #96	@ 0x60
 800420e:	461a      	mov	r2, r3
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	4413      	add	r3, r2
 8004216:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004220:	4618      	mov	r0, r3
 8004222:	3714      	adds	r7, #20
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800422c:	b480      	push	{r7}
 800422e:	b087      	sub	sp, #28
 8004230:	af00      	add	r7, sp, #0
 8004232:	60f8      	str	r0, [r7, #12]
 8004234:	60b9      	str	r1, [r7, #8]
 8004236:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	3360      	adds	r3, #96	@ 0x60
 800423c:	461a      	mov	r2, r3
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	4413      	add	r3, r2
 8004244:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	431a      	orrs	r2, r3
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004256:	bf00      	nop
 8004258:	371c      	adds	r7, #28
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr

08004262 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004262:	b480      	push	{r7}
 8004264:	b087      	sub	sp, #28
 8004266:	af00      	add	r7, sp, #0
 8004268:	60f8      	str	r0, [r7, #12]
 800426a:	60b9      	str	r1, [r7, #8]
 800426c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	3360      	adds	r3, #96	@ 0x60
 8004272:	461a      	mov	r2, r3
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	4413      	add	r3, r2
 800427a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	431a      	orrs	r2, r3
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800428c:	bf00      	nop
 800428e:	371c      	adds	r7, #28
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004298:	b480      	push	{r7}
 800429a:	b087      	sub	sp, #28
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	3360      	adds	r3, #96	@ 0x60
 80042a8:	461a      	mov	r2, r3
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	431a      	orrs	r2, r3
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80042c2:	bf00      	nop
 80042c4:	371c      	adds	r7, #28
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr

080042ce <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80042ce:	b480      	push	{r7}
 80042d0:	b083      	sub	sp, #12
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]
 80042d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	695b      	ldr	r3, [r3, #20]
 80042dc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	431a      	orrs	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	615a      	str	r2, [r3, #20]
}
 80042e8:	bf00      	nop
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004304:	2b00      	cmp	r3, #0
 8004306:	d101      	bne.n	800430c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004308:	2301      	movs	r3, #1
 800430a:	e000      	b.n	800430e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800430c:	2300      	movs	r3, #0
}
 800430e:	4618      	mov	r0, r3
 8004310:	370c      	adds	r7, #12
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr

0800431a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800431a:	b480      	push	{r7}
 800431c:	b087      	sub	sp, #28
 800431e:	af00      	add	r7, sp, #0
 8004320:	60f8      	str	r0, [r7, #12]
 8004322:	60b9      	str	r1, [r7, #8]
 8004324:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	3330      	adds	r3, #48	@ 0x30
 800432a:	461a      	mov	r2, r3
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	0a1b      	lsrs	r3, r3, #8
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	f003 030c 	and.w	r3, r3, #12
 8004336:	4413      	add	r3, r2
 8004338:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	f003 031f 	and.w	r3, r3, #31
 8004344:	211f      	movs	r1, #31
 8004346:	fa01 f303 	lsl.w	r3, r1, r3
 800434a:	43db      	mvns	r3, r3
 800434c:	401a      	ands	r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	0e9b      	lsrs	r3, r3, #26
 8004352:	f003 011f 	and.w	r1, r3, #31
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	f003 031f 	and.w	r3, r3, #31
 800435c:	fa01 f303 	lsl.w	r3, r1, r3
 8004360:	431a      	orrs	r2, r3
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004366:	bf00      	nop
 8004368:	371c      	adds	r7, #28
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr

08004372 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004372:	b480      	push	{r7}
 8004374:	b083      	sub	sp, #12
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800437e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004382:	2b00      	cmp	r3, #0
 8004384:	d101      	bne.n	800438a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8004386:	2301      	movs	r3, #1
 8004388:	e000      	b.n	800438c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800438a:	2300      	movs	r3, #0
}
 800438c:	4618      	mov	r0, r3
 800438e:	370c      	adds	r7, #12
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr

08004398 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004398:	b480      	push	{r7}
 800439a:	b087      	sub	sp, #28
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	3314      	adds	r3, #20
 80043a8:	461a      	mov	r2, r3
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	0e5b      	lsrs	r3, r3, #25
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	f003 0304 	and.w	r3, r3, #4
 80043b4:	4413      	add	r3, r2
 80043b6:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	0d1b      	lsrs	r3, r3, #20
 80043c0:	f003 031f 	and.w	r3, r3, #31
 80043c4:	2107      	movs	r1, #7
 80043c6:	fa01 f303 	lsl.w	r3, r1, r3
 80043ca:	43db      	mvns	r3, r3
 80043cc:	401a      	ands	r2, r3
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	0d1b      	lsrs	r3, r3, #20
 80043d2:	f003 031f 	and.w	r3, r3, #31
 80043d6:	6879      	ldr	r1, [r7, #4]
 80043d8:	fa01 f303 	lsl.w	r3, r1, r3
 80043dc:	431a      	orrs	r2, r3
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80043e2:	bf00      	nop
 80043e4:	371c      	adds	r7, #28
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr
	...

080043f0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b085      	sub	sp, #20
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004408:	43db      	mvns	r3, r3
 800440a:	401a      	ands	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f003 0318 	and.w	r3, r3, #24
 8004412:	4908      	ldr	r1, [pc, #32]	@ (8004434 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004414:	40d9      	lsrs	r1, r3
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	400b      	ands	r3, r1
 800441a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800441e:	431a      	orrs	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004426:	bf00      	nop
 8004428:	3714      	adds	r7, #20
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	0007ffff 	.word	0x0007ffff

08004438 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f003 031f 	and.w	r3, r3, #31
}
 8004448:	4618      	mov	r0, r3
 800444a:	370c      	adds	r7, #12
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8004464:	4618      	mov	r0, r3
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004480:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	6093      	str	r3, [r2, #8]
}
 8004488:	bf00      	nop
 800448a:	370c      	adds	r7, #12
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr

08004494 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004494:	b480      	push	{r7}
 8004496:	b083      	sub	sp, #12
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80044a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044a8:	d101      	bne.n	80044ae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80044aa:	2301      	movs	r3, #1
 80044ac:	e000      	b.n	80044b0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	370c      	adds	r7, #12
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr

080044bc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80044cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044d0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80044d8:	bf00      	nop
 80044da:	370c      	adds	r7, #12
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b083      	sub	sp, #12
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044f8:	d101      	bne.n	80044fe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80044fa:	2301      	movs	r3, #1
 80044fc:	e000      	b.n	8004500 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80044fe:	2300      	movs	r3, #0
}
 8004500:	4618      	mov	r0, r3
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr

0800450c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800451c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004520:	f043 0201 	orr.w	r2, r3, #1
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004528:	bf00      	nop
 800452a:	370c      	adds	r7, #12
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr

08004534 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	f003 0301 	and.w	r3, r3, #1
 8004544:	2b01      	cmp	r3, #1
 8004546:	d101      	bne.n	800454c <LL_ADC_IsEnabled+0x18>
 8004548:	2301      	movs	r3, #1
 800454a:	e000      	b.n	800454e <LL_ADC_IsEnabled+0x1a>
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	370c      	adds	r7, #12
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr

0800455a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800455a:	b480      	push	{r7}
 800455c:	b083      	sub	sp, #12
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800456a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800456e:	f043 0204 	orr.w	r2, r3, #4
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004576:	bf00      	nop
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr

08004582 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004582:	b480      	push	{r7}
 8004584:	b083      	sub	sp, #12
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 0304 	and.w	r3, r3, #4
 8004592:	2b04      	cmp	r3, #4
 8004594:	d101      	bne.n	800459a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004596:	2301      	movs	r3, #1
 8004598:	e000      	b.n	800459c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800459a:	2300      	movs	r3, #0
}
 800459c:	4618      	mov	r0, r3
 800459e:	370c      	adds	r7, #12
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr

080045a8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f003 0308 	and.w	r3, r3, #8
 80045b8:	2b08      	cmp	r3, #8
 80045ba:	d101      	bne.n	80045c0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80045bc:	2301      	movs	r3, #1
 80045be:	e000      	b.n	80045c2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80045c0:	2300      	movs	r3, #0
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	370c      	adds	r7, #12
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr
	...

080045d0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80045d0:	b590      	push	{r4, r7, lr}
 80045d2:	b089      	sub	sp, #36	@ 0x24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045d8:	2300      	movs	r3, #0
 80045da:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80045dc:	2300      	movs	r3, #0
 80045de:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d101      	bne.n	80045ea <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e1a9      	b.n	800493e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	695b      	ldr	r3, [r3, #20]
 80045ee:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d109      	bne.n	800460c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f7ff f951 	bl	80038a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4618      	mov	r0, r3
 8004612:	f7ff ff3f 	bl	8004494 <LL_ADC_IsDeepPowerDownEnabled>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d004      	beq.n	8004626 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4618      	mov	r0, r3
 8004622:	f7ff ff25 	bl	8004470 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4618      	mov	r0, r3
 800462c:	f7ff ff5a 	bl	80044e4 <LL_ADC_IsInternalRegulatorEnabled>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d115      	bne.n	8004662 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4618      	mov	r0, r3
 800463c:	f7ff ff3e 	bl	80044bc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004640:	4b9c      	ldr	r3, [pc, #624]	@ (80048b4 <HAL_ADC_Init+0x2e4>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	099b      	lsrs	r3, r3, #6
 8004646:	4a9c      	ldr	r2, [pc, #624]	@ (80048b8 <HAL_ADC_Init+0x2e8>)
 8004648:	fba2 2303 	umull	r2, r3, r2, r3
 800464c:	099b      	lsrs	r3, r3, #6
 800464e:	3301      	adds	r3, #1
 8004650:	005b      	lsls	r3, r3, #1
 8004652:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004654:	e002      	b.n	800465c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	3b01      	subs	r3, #1
 800465a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1f9      	bne.n	8004656 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4618      	mov	r0, r3
 8004668:	f7ff ff3c 	bl	80044e4 <LL_ADC_IsInternalRegulatorEnabled>
 800466c:	4603      	mov	r3, r0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d10d      	bne.n	800468e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004676:	f043 0210 	orr.w	r2, r3, #16
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004682:	f043 0201 	orr.w	r2, r3, #1
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4618      	mov	r0, r3
 8004694:	f7ff ff75 	bl	8004582 <LL_ADC_REG_IsConversionOngoing>
 8004698:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800469e:	f003 0310 	and.w	r3, r3, #16
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	f040 8142 	bne.w	800492c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	f040 813e 	bne.w	800492c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046b4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80046b8:	f043 0202 	orr.w	r2, r3, #2
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7ff ff35 	bl	8004534 <LL_ADC_IsEnabled>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d141      	bne.n	8004754 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046d8:	d004      	beq.n	80046e4 <HAL_ADC_Init+0x114>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a77      	ldr	r2, [pc, #476]	@ (80048bc <HAL_ADC_Init+0x2ec>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d10f      	bne.n	8004704 <HAL_ADC_Init+0x134>
 80046e4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80046e8:	f7ff ff24 	bl	8004534 <LL_ADC_IsEnabled>
 80046ec:	4604      	mov	r4, r0
 80046ee:	4873      	ldr	r0, [pc, #460]	@ (80048bc <HAL_ADC_Init+0x2ec>)
 80046f0:	f7ff ff20 	bl	8004534 <LL_ADC_IsEnabled>
 80046f4:	4603      	mov	r3, r0
 80046f6:	4323      	orrs	r3, r4
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	bf0c      	ite	eq
 80046fc:	2301      	moveq	r3, #1
 80046fe:	2300      	movne	r3, #0
 8004700:	b2db      	uxtb	r3, r3
 8004702:	e012      	b.n	800472a <HAL_ADC_Init+0x15a>
 8004704:	486e      	ldr	r0, [pc, #440]	@ (80048c0 <HAL_ADC_Init+0x2f0>)
 8004706:	f7ff ff15 	bl	8004534 <LL_ADC_IsEnabled>
 800470a:	4604      	mov	r4, r0
 800470c:	486d      	ldr	r0, [pc, #436]	@ (80048c4 <HAL_ADC_Init+0x2f4>)
 800470e:	f7ff ff11 	bl	8004534 <LL_ADC_IsEnabled>
 8004712:	4603      	mov	r3, r0
 8004714:	431c      	orrs	r4, r3
 8004716:	486c      	ldr	r0, [pc, #432]	@ (80048c8 <HAL_ADC_Init+0x2f8>)
 8004718:	f7ff ff0c 	bl	8004534 <LL_ADC_IsEnabled>
 800471c:	4603      	mov	r3, r0
 800471e:	4323      	orrs	r3, r4
 8004720:	2b00      	cmp	r3, #0
 8004722:	bf0c      	ite	eq
 8004724:	2301      	moveq	r3, #1
 8004726:	2300      	movne	r3, #0
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d012      	beq.n	8004754 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004736:	d004      	beq.n	8004742 <HAL_ADC_Init+0x172>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a5f      	ldr	r2, [pc, #380]	@ (80048bc <HAL_ADC_Init+0x2ec>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d101      	bne.n	8004746 <HAL_ADC_Init+0x176>
 8004742:	4a62      	ldr	r2, [pc, #392]	@ (80048cc <HAL_ADC_Init+0x2fc>)
 8004744:	e000      	b.n	8004748 <HAL_ADC_Init+0x178>
 8004746:	4a62      	ldr	r2, [pc, #392]	@ (80048d0 <HAL_ADC_Init+0x300>)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	4619      	mov	r1, r3
 800474e:	4610      	mov	r0, r2
 8004750:	f7ff fcfe 	bl	8004150 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	7f5b      	ldrb	r3, [r3, #29]
 8004758:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800475e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004764:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800476a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004772:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004774:	4313      	orrs	r3, r2
 8004776:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800477e:	2b01      	cmp	r3, #1
 8004780:	d106      	bne.n	8004790 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004786:	3b01      	subs	r3, #1
 8004788:	045b      	lsls	r3, r3, #17
 800478a:	69ba      	ldr	r2, [r7, #24]
 800478c:	4313      	orrs	r3, r2
 800478e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004794:	2b00      	cmp	r3, #0
 8004796:	d009      	beq.n	80047ac <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800479c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80047a6:	69ba      	ldr	r2, [r7, #24]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68da      	ldr	r2, [r3, #12]
 80047b2:	4b48      	ldr	r3, [pc, #288]	@ (80048d4 <HAL_ADC_Init+0x304>)
 80047b4:	4013      	ands	r3, r2
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	6812      	ldr	r2, [r2, #0]
 80047ba:	69b9      	ldr	r1, [r7, #24]
 80047bc:	430b      	orrs	r3, r1
 80047be:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	430a      	orrs	r2, r1
 80047d4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4618      	mov	r0, r3
 80047dc:	f7ff fee4 	bl	80045a8 <LL_ADC_INJ_IsConversionOngoing>
 80047e0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d17f      	bne.n	80048e8 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d17c      	bne.n	80048e8 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80047f2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80047fa:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80047fc:	4313      	orrs	r3, r2
 80047fe:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800480a:	f023 0302 	bic.w	r3, r3, #2
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	6812      	ldr	r2, [r2, #0]
 8004812:	69b9      	ldr	r1, [r7, #24]
 8004814:	430b      	orrs	r3, r1
 8004816:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d017      	beq.n	8004850 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	691a      	ldr	r2, [r3, #16]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800482e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004838:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800483c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	6911      	ldr	r1, [r2, #16]
 8004844:	687a      	ldr	r2, [r7, #4]
 8004846:	6812      	ldr	r2, [r2, #0]
 8004848:	430b      	orrs	r3, r1
 800484a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800484e:	e013      	b.n	8004878 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	691a      	ldr	r2, [r3, #16]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800485e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	6812      	ldr	r2, [r2, #0]
 800486c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004870:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004874:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800487e:	2b01      	cmp	r3, #1
 8004880:	d12a      	bne.n	80048d8 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	691b      	ldr	r3, [r3, #16]
 8004888:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800488c:	f023 0304 	bic.w	r3, r3, #4
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004898:	4311      	orrs	r1, r2
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800489e:	4311      	orrs	r1, r2
 80048a0:	687a      	ldr	r2, [r7, #4]
 80048a2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048a4:	430a      	orrs	r2, r1
 80048a6:	431a      	orrs	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f042 0201 	orr.w	r2, r2, #1
 80048b0:	611a      	str	r2, [r3, #16]
 80048b2:	e019      	b.n	80048e8 <HAL_ADC_Init+0x318>
 80048b4:	200002d4 	.word	0x200002d4
 80048b8:	053e2d63 	.word	0x053e2d63
 80048bc:	50000100 	.word	0x50000100
 80048c0:	50000400 	.word	0x50000400
 80048c4:	50000500 	.word	0x50000500
 80048c8:	50000600 	.word	0x50000600
 80048cc:	50000300 	.word	0x50000300
 80048d0:	50000700 	.word	0x50000700
 80048d4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	691a      	ldr	r2, [r3, #16]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f022 0201 	bic.w	r2, r2, #1
 80048e6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	695b      	ldr	r3, [r3, #20]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d10c      	bne.n	800490a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f6:	f023 010f 	bic.w	r1, r3, #15
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	1e5a      	subs	r2, r3, #1
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	430a      	orrs	r2, r1
 8004906:	631a      	str	r2, [r3, #48]	@ 0x30
 8004908:	e007      	b.n	800491a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f022 020f 	bic.w	r2, r2, #15
 8004918:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800491e:	f023 0303 	bic.w	r3, r3, #3
 8004922:	f043 0201 	orr.w	r2, r3, #1
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	65da      	str	r2, [r3, #92]	@ 0x5c
 800492a:	e007      	b.n	800493c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004930:	f043 0210 	orr.w	r2, r3, #16
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800493c:	7ffb      	ldrb	r3, [r7, #31]
}
 800493e:	4618      	mov	r0, r3
 8004940:	3724      	adds	r7, #36	@ 0x24
 8004942:	46bd      	mov	sp, r7
 8004944:	bd90      	pop	{r4, r7, pc}
 8004946:	bf00      	nop

08004948 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b086      	sub	sp, #24
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800495c:	d004      	beq.n	8004968 <HAL_ADC_Start_DMA+0x20>
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a5a      	ldr	r2, [pc, #360]	@ (8004acc <HAL_ADC_Start_DMA+0x184>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d101      	bne.n	800496c <HAL_ADC_Start_DMA+0x24>
 8004968:	4b59      	ldr	r3, [pc, #356]	@ (8004ad0 <HAL_ADC_Start_DMA+0x188>)
 800496a:	e000      	b.n	800496e <HAL_ADC_Start_DMA+0x26>
 800496c:	4b59      	ldr	r3, [pc, #356]	@ (8004ad4 <HAL_ADC_Start_DMA+0x18c>)
 800496e:	4618      	mov	r0, r3
 8004970:	f7ff fd62 	bl	8004438 <LL_ADC_GetMultimode>
 8004974:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4618      	mov	r0, r3
 800497c:	f7ff fe01 	bl	8004582 <LL_ADC_REG_IsConversionOngoing>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	f040 809b 	bne.w	8004abe <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800498e:	2b01      	cmp	r3, #1
 8004990:	d101      	bne.n	8004996 <HAL_ADC_Start_DMA+0x4e>
 8004992:	2302      	movs	r3, #2
 8004994:	e096      	b.n	8004ac4 <HAL_ADC_Start_DMA+0x17c>
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a4d      	ldr	r2, [pc, #308]	@ (8004ad8 <HAL_ADC_Start_DMA+0x190>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d008      	beq.n	80049ba <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d005      	beq.n	80049ba <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	2b05      	cmp	r3, #5
 80049b2:	d002      	beq.n	80049ba <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	2b09      	cmp	r3, #9
 80049b8:	d17a      	bne.n	8004ab0 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80049ba:	68f8      	ldr	r0, [r7, #12]
 80049bc:	f000 ff60 	bl	8005880 <ADC_Enable>
 80049c0:	4603      	mov	r3, r0
 80049c2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80049c4:	7dfb      	ldrb	r3, [r7, #23]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d16d      	bne.n	8004aa6 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049ce:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80049d2:	f023 0301 	bic.w	r3, r3, #1
 80049d6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a3a      	ldr	r2, [pc, #232]	@ (8004acc <HAL_ADC_Start_DMA+0x184>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d009      	beq.n	80049fc <HAL_ADC_Start_DMA+0xb4>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a3b      	ldr	r2, [pc, #236]	@ (8004adc <HAL_ADC_Start_DMA+0x194>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d002      	beq.n	80049f8 <HAL_ADC_Start_DMA+0xb0>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	e003      	b.n	8004a00 <HAL_ADC_Start_DMA+0xb8>
 80049f8:	4b39      	ldr	r3, [pc, #228]	@ (8004ae0 <HAL_ADC_Start_DMA+0x198>)
 80049fa:	e001      	b.n	8004a00 <HAL_ADC_Start_DMA+0xb8>
 80049fc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	6812      	ldr	r2, [r2, #0]
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d002      	beq.n	8004a0e <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d105      	bne.n	8004a1a <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a12:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d006      	beq.n	8004a34 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a2a:	f023 0206 	bic.w	r2, r3, #6
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	661a      	str	r2, [r3, #96]	@ 0x60
 8004a32:	e002      	b.n	8004a3a <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2200      	movs	r2, #0
 8004a38:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a3e:	4a29      	ldr	r2, [pc, #164]	@ (8004ae4 <HAL_ADC_Start_DMA+0x19c>)
 8004a40:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a46:	4a28      	ldr	r2, [pc, #160]	@ (8004ae8 <HAL_ADC_Start_DMA+0x1a0>)
 8004a48:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a4e:	4a27      	ldr	r2, [pc, #156]	@ (8004aec <HAL_ADC_Start_DMA+0x1a4>)
 8004a50:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	221c      	movs	r2, #28
 8004a58:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	685a      	ldr	r2, [r3, #4]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f042 0210 	orr.w	r2, r2, #16
 8004a70:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68da      	ldr	r2, [r3, #12]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f042 0201 	orr.w	r2, r2, #1
 8004a80:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	3340      	adds	r3, #64	@ 0x40
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	68ba      	ldr	r2, [r7, #8]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f001 fb37 	bl	8006104 <HAL_DMA_Start_IT>
 8004a96:	4603      	mov	r3, r0
 8004a98:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7ff fd5b 	bl	800455a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004aa4:	e00d      	b.n	8004ac2 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8004aae:	e008      	b.n	8004ac2 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8004abc:	e001      	b.n	8004ac2 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004abe:	2302      	movs	r3, #2
 8004ac0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004ac2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3718      	adds	r7, #24
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	50000100 	.word	0x50000100
 8004ad0:	50000300 	.word	0x50000300
 8004ad4:	50000700 	.word	0x50000700
 8004ad8:	50000600 	.word	0x50000600
 8004adc:	50000500 	.word	0x50000500
 8004ae0:	50000400 	.word	0x50000400
 8004ae4:	080059ad 	.word	0x080059ad
 8004ae8:	08005a85 	.word	0x08005a85
 8004aec:	08005aa1 	.word	0x08005aa1

08004af0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b08a      	sub	sp, #40	@ 0x28
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8004af8:	2300      	movs	r3, #0
 8004afa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b14:	d004      	beq.n	8004b20 <HAL_ADC_IRQHandler+0x30>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a8e      	ldr	r2, [pc, #568]	@ (8004d54 <HAL_ADC_IRQHandler+0x264>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d101      	bne.n	8004b24 <HAL_ADC_IRQHandler+0x34>
 8004b20:	4b8d      	ldr	r3, [pc, #564]	@ (8004d58 <HAL_ADC_IRQHandler+0x268>)
 8004b22:	e000      	b.n	8004b26 <HAL_ADC_IRQHandler+0x36>
 8004b24:	4b8d      	ldr	r3, [pc, #564]	@ (8004d5c <HAL_ADC_IRQHandler+0x26c>)
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7ff fc86 	bl	8004438 <LL_ADC_GetMultimode>
 8004b2c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	f003 0302 	and.w	r3, r3, #2
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d017      	beq.n	8004b68 <HAL_ADC_IRQHandler+0x78>
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d012      	beq.n	8004b68 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b46:	f003 0310 	and.w	r3, r3, #16
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d105      	bne.n	8004b5a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b52:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f001 f808 	bl	8005b70 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2202      	movs	r2, #2
 8004b66:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	f003 0304 	and.w	r3, r3, #4
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d004      	beq.n	8004b7c <HAL_ADC_IRQHandler+0x8c>
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	f003 0304 	and.w	r3, r3, #4
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d10b      	bne.n	8004b94 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004b7c:	69fb      	ldr	r3, [r7, #28]
 8004b7e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 8094 	beq.w	8004cb0 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	f003 0308 	and.w	r3, r3, #8
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	f000 808e 	beq.w	8004cb0 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b98:	f003 0310 	and.w	r3, r3, #16
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d105      	bne.n	8004bac <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ba4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f7ff fb9f 	bl	80042f4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d072      	beq.n	8004ca2 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a64      	ldr	r2, [pc, #400]	@ (8004d54 <HAL_ADC_IRQHandler+0x264>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d009      	beq.n	8004bda <HAL_ADC_IRQHandler+0xea>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a65      	ldr	r2, [pc, #404]	@ (8004d60 <HAL_ADC_IRQHandler+0x270>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d002      	beq.n	8004bd6 <HAL_ADC_IRQHandler+0xe6>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	e003      	b.n	8004bde <HAL_ADC_IRQHandler+0xee>
 8004bd6:	4b63      	ldr	r3, [pc, #396]	@ (8004d64 <HAL_ADC_IRQHandler+0x274>)
 8004bd8:	e001      	b.n	8004bde <HAL_ADC_IRQHandler+0xee>
 8004bda:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	6812      	ldr	r2, [r2, #0]
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d008      	beq.n	8004bf8 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d005      	beq.n	8004bf8 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	2b05      	cmp	r3, #5
 8004bf0:	d002      	beq.n	8004bf8 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	2b09      	cmp	r3, #9
 8004bf6:	d104      	bne.n	8004c02 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	623b      	str	r3, [r7, #32]
 8004c00:	e014      	b.n	8004c2c <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a53      	ldr	r2, [pc, #332]	@ (8004d54 <HAL_ADC_IRQHandler+0x264>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d009      	beq.n	8004c20 <HAL_ADC_IRQHandler+0x130>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a53      	ldr	r2, [pc, #332]	@ (8004d60 <HAL_ADC_IRQHandler+0x270>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d002      	beq.n	8004c1c <HAL_ADC_IRQHandler+0x12c>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	e003      	b.n	8004c24 <HAL_ADC_IRQHandler+0x134>
 8004c1c:	4b51      	ldr	r3, [pc, #324]	@ (8004d64 <HAL_ADC_IRQHandler+0x274>)
 8004c1e:	e001      	b.n	8004c24 <HAL_ADC_IRQHandler+0x134>
 8004c20:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004c24:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004c2c:	6a3b      	ldr	r3, [r7, #32]
 8004c2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d135      	bne.n	8004ca2 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0308 	and.w	r3, r3, #8
 8004c40:	2b08      	cmp	r3, #8
 8004c42:	d12e      	bne.n	8004ca2 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f7ff fc9a 	bl	8004582 <LL_ADC_REG_IsConversionOngoing>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d11a      	bne.n	8004c8a <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	685a      	ldr	r2, [r3, #4]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f022 020c 	bic.w	r2, r2, #12
 8004c62:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d112      	bne.n	8004ca2 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c80:	f043 0201 	orr.w	r2, r3, #1
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c88:	e00b      	b.n	8004ca2 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c8e:	f043 0210 	orr.w	r2, r3, #16
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c9a:	f043 0201 	orr.w	r2, r3, #1
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 f984 	bl	8004fb0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	220c      	movs	r2, #12
 8004cae:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	f003 0320 	and.w	r3, r3, #32
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d004      	beq.n	8004cc4 <HAL_ADC_IRQHandler+0x1d4>
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	f003 0320 	and.w	r3, r3, #32
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d10b      	bne.n	8004cdc <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	f000 80b3 	beq.w	8004e36 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004cd0:	69bb      	ldr	r3, [r7, #24]
 8004cd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	f000 80ad 	beq.w	8004e36 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ce0:	f003 0310 	and.w	r3, r3, #16
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d105      	bne.n	8004cf4 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cec:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f7ff fb3a 	bl	8004372 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004cfe:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4618      	mov	r0, r3
 8004d06:	f7ff faf5 	bl	80042f4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004d0a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a10      	ldr	r2, [pc, #64]	@ (8004d54 <HAL_ADC_IRQHandler+0x264>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d009      	beq.n	8004d2a <HAL_ADC_IRQHandler+0x23a>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a11      	ldr	r2, [pc, #68]	@ (8004d60 <HAL_ADC_IRQHandler+0x270>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d002      	beq.n	8004d26 <HAL_ADC_IRQHandler+0x236>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	e003      	b.n	8004d2e <HAL_ADC_IRQHandler+0x23e>
 8004d26:	4b0f      	ldr	r3, [pc, #60]	@ (8004d64 <HAL_ADC_IRQHandler+0x274>)
 8004d28:	e001      	b.n	8004d2e <HAL_ADC_IRQHandler+0x23e>
 8004d2a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	6812      	ldr	r2, [r2, #0]
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d008      	beq.n	8004d48 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d005      	beq.n	8004d48 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	2b06      	cmp	r3, #6
 8004d40:	d002      	beq.n	8004d48 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	2b07      	cmp	r3, #7
 8004d46:	d10f      	bne.n	8004d68 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	623b      	str	r3, [r7, #32]
 8004d50:	e01f      	b.n	8004d92 <HAL_ADC_IRQHandler+0x2a2>
 8004d52:	bf00      	nop
 8004d54:	50000100 	.word	0x50000100
 8004d58:	50000300 	.word	0x50000300
 8004d5c:	50000700 	.word	0x50000700
 8004d60:	50000500 	.word	0x50000500
 8004d64:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a8b      	ldr	r2, [pc, #556]	@ (8004f9c <HAL_ADC_IRQHandler+0x4ac>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d009      	beq.n	8004d86 <HAL_ADC_IRQHandler+0x296>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a8a      	ldr	r2, [pc, #552]	@ (8004fa0 <HAL_ADC_IRQHandler+0x4b0>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d002      	beq.n	8004d82 <HAL_ADC_IRQHandler+0x292>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	e003      	b.n	8004d8a <HAL_ADC_IRQHandler+0x29a>
 8004d82:	4b88      	ldr	r3, [pc, #544]	@ (8004fa4 <HAL_ADC_IRQHandler+0x4b4>)
 8004d84:	e001      	b.n	8004d8a <HAL_ADC_IRQHandler+0x29a>
 8004d86:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004d8a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d047      	beq.n	8004e28 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004d98:	6a3b      	ldr	r3, [r7, #32]
 8004d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d007      	beq.n	8004db2 <HAL_ADC_IRQHandler+0x2c2>
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d03f      	beq.n	8004e28 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8004da8:	6a3b      	ldr	r3, [r7, #32]
 8004daa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d13a      	bne.n	8004e28 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dbc:	2b40      	cmp	r3, #64	@ 0x40
 8004dbe:	d133      	bne.n	8004e28 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004dc0:	6a3b      	ldr	r3, [r7, #32]
 8004dc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d12e      	bne.n	8004e28 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f7ff fbea 	bl	80045a8 <LL_ADC_INJ_IsConversionOngoing>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d11a      	bne.n	8004e10 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	685a      	ldr	r2, [r3, #4]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004de8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d112      	bne.n	8004e28 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e06:	f043 0201 	orr.w	r2, r3, #1
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004e0e:	e00b      	b.n	8004e28 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e14:	f043 0210 	orr.w	r2, r3, #16
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e20:	f043 0201 	orr.w	r2, r3, #1
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 fe79 	bl	8005b20 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2260      	movs	r2, #96	@ 0x60
 8004e34:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d011      	beq.n	8004e64 <HAL_ADC_IRQHandler+0x374>
 8004e40:	69bb      	ldr	r3, [r7, #24]
 8004e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00c      	beq.n	8004e64 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e4e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 f8be 	bl	8004fd8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	2280      	movs	r2, #128	@ 0x80
 8004e62:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d012      	beq.n	8004e94 <HAL_ADC_IRQHandler+0x3a4>
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00d      	beq.n	8004e94 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e7c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f000 fe5f 	bl	8005b48 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004e92:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d012      	beq.n	8004ec4 <HAL_ADC_IRQHandler+0x3d4>
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00d      	beq.n	8004ec4 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eac:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f000 fe51 	bl	8005b5c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ec2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	f003 0310 	and.w	r3, r3, #16
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d043      	beq.n	8004f56 <HAL_ADC_IRQHandler+0x466>
 8004ece:	69bb      	ldr	r3, [r7, #24]
 8004ed0:	f003 0310 	and.w	r3, r3, #16
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d03e      	beq.n	8004f56 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d102      	bne.n	8004ee6 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ee4:	e021      	b.n	8004f2a <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d015      	beq.n	8004f18 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ef4:	d004      	beq.n	8004f00 <HAL_ADC_IRQHandler+0x410>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a28      	ldr	r2, [pc, #160]	@ (8004f9c <HAL_ADC_IRQHandler+0x4ac>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d101      	bne.n	8004f04 <HAL_ADC_IRQHandler+0x414>
 8004f00:	4b29      	ldr	r3, [pc, #164]	@ (8004fa8 <HAL_ADC_IRQHandler+0x4b8>)
 8004f02:	e000      	b.n	8004f06 <HAL_ADC_IRQHandler+0x416>
 8004f04:	4b29      	ldr	r3, [pc, #164]	@ (8004fac <HAL_ADC_IRQHandler+0x4bc>)
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7ff faa4 	bl	8004454 <LL_ADC_GetMultiDMATransfer>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d00b      	beq.n	8004f2a <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8004f12:	2301      	movs	r3, #1
 8004f14:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f16:	e008      	b.n	8004f2a <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	f003 0301 	and.w	r3, r3, #1
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d001      	beq.n	8004f2a <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8004f26:	2301      	movs	r3, #1
 8004f28:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d10e      	bne.n	8004f4e <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f34:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f40:	f043 0202 	orr.w	r2, r3, #2
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f000 f84f 	bl	8004fec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2210      	movs	r2, #16
 8004f54:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004f56:	69fb      	ldr	r3, [r7, #28]
 8004f58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d018      	beq.n	8004f92 <HAL_ADC_IRQHandler+0x4a2>
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d013      	beq.n	8004f92 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f6e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f7a:	f043 0208 	orr.w	r2, r3, #8
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f8a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f000 fdd1 	bl	8005b34 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004f92:	bf00      	nop
 8004f94:	3728      	adds	r7, #40	@ 0x28
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	50000100 	.word	0x50000100
 8004fa0:	50000500 	.word	0x50000500
 8004fa4:	50000400 	.word	0x50000400
 8004fa8:	50000300 	.word	0x50000300
 8004fac:	50000700 	.word	0x50000700

08004fb0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004fb8:	bf00      	nop
 8004fba:	370c      	adds	r7, #12
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b083      	sub	sp, #12
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004fcc:	bf00      	nop
 8004fce:	370c      	adds	r7, #12
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr

08004fd8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b0b6      	sub	sp, #216	@ 0xd8
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800500a:	2300      	movs	r3, #0
 800500c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005010:	2300      	movs	r3, #0
 8005012:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800501a:	2b01      	cmp	r3, #1
 800501c:	d102      	bne.n	8005024 <HAL_ADC_ConfigChannel+0x24>
 800501e:	2302      	movs	r3, #2
 8005020:	f000 bc13 	b.w	800584a <HAL_ADC_ConfigChannel+0x84a>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4618      	mov	r0, r3
 8005032:	f7ff faa6 	bl	8004582 <LL_ADC_REG_IsConversionOngoing>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	f040 83f3 	bne.w	8005824 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6818      	ldr	r0, [r3, #0]
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	6859      	ldr	r1, [r3, #4]
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	461a      	mov	r2, r3
 800504c:	f7ff f965 	bl	800431a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4618      	mov	r0, r3
 8005056:	f7ff fa94 	bl	8004582 <LL_ADC_REG_IsConversionOngoing>
 800505a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4618      	mov	r0, r3
 8005064:	f7ff faa0 	bl	80045a8 <LL_ADC_INJ_IsConversionOngoing>
 8005068:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800506c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005070:	2b00      	cmp	r3, #0
 8005072:	f040 81d9 	bne.w	8005428 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005076:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800507a:	2b00      	cmp	r3, #0
 800507c:	f040 81d4 	bne.w	8005428 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005088:	d10f      	bne.n	80050aa <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6818      	ldr	r0, [r3, #0]
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2200      	movs	r2, #0
 8005094:	4619      	mov	r1, r3
 8005096:	f7ff f97f 	bl	8004398 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7ff f913 	bl	80042ce <LL_ADC_SetSamplingTimeCommonConfig>
 80050a8:	e00e      	b.n	80050c8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6818      	ldr	r0, [r3, #0]
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	6819      	ldr	r1, [r3, #0]
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	461a      	mov	r2, r3
 80050b8:	f7ff f96e 	bl	8004398 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	2100      	movs	r1, #0
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7ff f903 	bl	80042ce <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	695a      	ldr	r2, [r3, #20]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	08db      	lsrs	r3, r3, #3
 80050d4:	f003 0303 	and.w	r3, r3, #3
 80050d8:	005b      	lsls	r3, r3, #1
 80050da:	fa02 f303 	lsl.w	r3, r2, r3
 80050de:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	2b04      	cmp	r3, #4
 80050e8:	d022      	beq.n	8005130 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6818      	ldr	r0, [r3, #0]
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	6919      	ldr	r1, [r3, #16]
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80050fa:	f7ff f85d 	bl	80041b8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6818      	ldr	r0, [r3, #0]
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	6919      	ldr	r1, [r3, #16]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	699b      	ldr	r3, [r3, #24]
 800510a:	461a      	mov	r2, r3
 800510c:	f7ff f8a9 	bl	8004262 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6818      	ldr	r0, [r3, #0]
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800511c:	2b01      	cmp	r3, #1
 800511e:	d102      	bne.n	8005126 <HAL_ADC_ConfigChannel+0x126>
 8005120:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005124:	e000      	b.n	8005128 <HAL_ADC_ConfigChannel+0x128>
 8005126:	2300      	movs	r3, #0
 8005128:	461a      	mov	r2, r3
 800512a:	f7ff f8b5 	bl	8004298 <LL_ADC_SetOffsetSaturation>
 800512e:	e17b      	b.n	8005428 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2100      	movs	r1, #0
 8005136:	4618      	mov	r0, r3
 8005138:	f7ff f862 	bl	8004200 <LL_ADC_GetOffsetChannel>
 800513c:	4603      	mov	r3, r0
 800513e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005142:	2b00      	cmp	r3, #0
 8005144:	d10a      	bne.n	800515c <HAL_ADC_ConfigChannel+0x15c>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2100      	movs	r1, #0
 800514c:	4618      	mov	r0, r3
 800514e:	f7ff f857 	bl	8004200 <LL_ADC_GetOffsetChannel>
 8005152:	4603      	mov	r3, r0
 8005154:	0e9b      	lsrs	r3, r3, #26
 8005156:	f003 021f 	and.w	r2, r3, #31
 800515a:	e01e      	b.n	800519a <HAL_ADC_ConfigChannel+0x19a>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2100      	movs	r1, #0
 8005162:	4618      	mov	r0, r3
 8005164:	f7ff f84c 	bl	8004200 <LL_ADC_GetOffsetChannel>
 8005168:	4603      	mov	r3, r0
 800516a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800516e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005172:	fa93 f3a3 	rbit	r3, r3
 8005176:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800517a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800517e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005182:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800518a:	2320      	movs	r3, #32
 800518c:	e004      	b.n	8005198 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800518e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005192:	fab3 f383 	clz	r3, r3
 8005196:	b2db      	uxtb	r3, r3
 8005198:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d105      	bne.n	80051b2 <HAL_ADC_ConfigChannel+0x1b2>
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	0e9b      	lsrs	r3, r3, #26
 80051ac:	f003 031f 	and.w	r3, r3, #31
 80051b0:	e018      	b.n	80051e4 <HAL_ADC_ConfigChannel+0x1e4>
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80051be:	fa93 f3a3 	rbit	r3, r3
 80051c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80051c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80051ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d101      	bne.n	80051da <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80051d6:	2320      	movs	r3, #32
 80051d8:	e004      	b.n	80051e4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80051da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80051de:	fab3 f383 	clz	r3, r3
 80051e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d106      	bne.n	80051f6 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2200      	movs	r2, #0
 80051ee:	2100      	movs	r1, #0
 80051f0:	4618      	mov	r0, r3
 80051f2:	f7ff f81b 	bl	800422c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	2101      	movs	r1, #1
 80051fc:	4618      	mov	r0, r3
 80051fe:	f7fe ffff 	bl	8004200 <LL_ADC_GetOffsetChannel>
 8005202:	4603      	mov	r3, r0
 8005204:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005208:	2b00      	cmp	r3, #0
 800520a:	d10a      	bne.n	8005222 <HAL_ADC_ConfigChannel+0x222>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2101      	movs	r1, #1
 8005212:	4618      	mov	r0, r3
 8005214:	f7fe fff4 	bl	8004200 <LL_ADC_GetOffsetChannel>
 8005218:	4603      	mov	r3, r0
 800521a:	0e9b      	lsrs	r3, r3, #26
 800521c:	f003 021f 	and.w	r2, r3, #31
 8005220:	e01e      	b.n	8005260 <HAL_ADC_ConfigChannel+0x260>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2101      	movs	r1, #1
 8005228:	4618      	mov	r0, r3
 800522a:	f7fe ffe9 	bl	8004200 <LL_ADC_GetOffsetChannel>
 800522e:	4603      	mov	r3, r0
 8005230:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005234:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005238:	fa93 f3a3 	rbit	r3, r3
 800523c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005240:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005244:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005248:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800524c:	2b00      	cmp	r3, #0
 800524e:	d101      	bne.n	8005254 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8005250:	2320      	movs	r3, #32
 8005252:	e004      	b.n	800525e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8005254:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005258:	fab3 f383 	clz	r3, r3
 800525c:	b2db      	uxtb	r3, r3
 800525e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005268:	2b00      	cmp	r3, #0
 800526a:	d105      	bne.n	8005278 <HAL_ADC_ConfigChannel+0x278>
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	0e9b      	lsrs	r3, r3, #26
 8005272:	f003 031f 	and.w	r3, r3, #31
 8005276:	e018      	b.n	80052aa <HAL_ADC_ConfigChannel+0x2aa>
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005280:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005284:	fa93 f3a3 	rbit	r3, r3
 8005288:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800528c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005290:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005294:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005298:	2b00      	cmp	r3, #0
 800529a:	d101      	bne.n	80052a0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800529c:	2320      	movs	r3, #32
 800529e:	e004      	b.n	80052aa <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80052a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80052a4:	fab3 f383 	clz	r3, r3
 80052a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d106      	bne.n	80052bc <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2200      	movs	r2, #0
 80052b4:	2101      	movs	r1, #1
 80052b6:	4618      	mov	r0, r3
 80052b8:	f7fe ffb8 	bl	800422c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2102      	movs	r1, #2
 80052c2:	4618      	mov	r0, r3
 80052c4:	f7fe ff9c 	bl	8004200 <LL_ADC_GetOffsetChannel>
 80052c8:	4603      	mov	r3, r0
 80052ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d10a      	bne.n	80052e8 <HAL_ADC_ConfigChannel+0x2e8>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2102      	movs	r1, #2
 80052d8:	4618      	mov	r0, r3
 80052da:	f7fe ff91 	bl	8004200 <LL_ADC_GetOffsetChannel>
 80052de:	4603      	mov	r3, r0
 80052e0:	0e9b      	lsrs	r3, r3, #26
 80052e2:	f003 021f 	and.w	r2, r3, #31
 80052e6:	e01e      	b.n	8005326 <HAL_ADC_ConfigChannel+0x326>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2102      	movs	r1, #2
 80052ee:	4618      	mov	r0, r3
 80052f0:	f7fe ff86 	bl	8004200 <LL_ADC_GetOffsetChannel>
 80052f4:	4603      	mov	r3, r0
 80052f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80052fe:	fa93 f3a3 	rbit	r3, r3
 8005302:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005306:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800530a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800530e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005312:	2b00      	cmp	r3, #0
 8005314:	d101      	bne.n	800531a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8005316:	2320      	movs	r3, #32
 8005318:	e004      	b.n	8005324 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800531a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800531e:	fab3 f383 	clz	r3, r3
 8005322:	b2db      	uxtb	r3, r3
 8005324:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800532e:	2b00      	cmp	r3, #0
 8005330:	d105      	bne.n	800533e <HAL_ADC_ConfigChannel+0x33e>
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	0e9b      	lsrs	r3, r3, #26
 8005338:	f003 031f 	and.w	r3, r3, #31
 800533c:	e016      	b.n	800536c <HAL_ADC_ConfigChannel+0x36c>
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005346:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800534a:	fa93 f3a3 	rbit	r3, r3
 800534e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005350:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005352:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005356:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800535a:	2b00      	cmp	r3, #0
 800535c:	d101      	bne.n	8005362 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800535e:	2320      	movs	r3, #32
 8005360:	e004      	b.n	800536c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8005362:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005366:	fab3 f383 	clz	r3, r3
 800536a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800536c:	429a      	cmp	r2, r3
 800536e:	d106      	bne.n	800537e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2200      	movs	r2, #0
 8005376:	2102      	movs	r1, #2
 8005378:	4618      	mov	r0, r3
 800537a:	f7fe ff57 	bl	800422c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2103      	movs	r1, #3
 8005384:	4618      	mov	r0, r3
 8005386:	f7fe ff3b 	bl	8004200 <LL_ADC_GetOffsetChannel>
 800538a:	4603      	mov	r3, r0
 800538c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005390:	2b00      	cmp	r3, #0
 8005392:	d10a      	bne.n	80053aa <HAL_ADC_ConfigChannel+0x3aa>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2103      	movs	r1, #3
 800539a:	4618      	mov	r0, r3
 800539c:	f7fe ff30 	bl	8004200 <LL_ADC_GetOffsetChannel>
 80053a0:	4603      	mov	r3, r0
 80053a2:	0e9b      	lsrs	r3, r3, #26
 80053a4:	f003 021f 	and.w	r2, r3, #31
 80053a8:	e017      	b.n	80053da <HAL_ADC_ConfigChannel+0x3da>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2103      	movs	r1, #3
 80053b0:	4618      	mov	r0, r3
 80053b2:	f7fe ff25 	bl	8004200 <LL_ADC_GetOffsetChannel>
 80053b6:	4603      	mov	r3, r0
 80053b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053bc:	fa93 f3a3 	rbit	r3, r3
 80053c0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80053c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80053c4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80053c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d101      	bne.n	80053d0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80053cc:	2320      	movs	r3, #32
 80053ce:	e003      	b.n	80053d8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80053d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80053d2:	fab3 f383 	clz	r3, r3
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d105      	bne.n	80053f2 <HAL_ADC_ConfigChannel+0x3f2>
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	0e9b      	lsrs	r3, r3, #26
 80053ec:	f003 031f 	and.w	r3, r3, #31
 80053f0:	e011      	b.n	8005416 <HAL_ADC_ConfigChannel+0x416>
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80053fa:	fa93 f3a3 	rbit	r3, r3
 80053fe:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005400:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005402:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005404:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800540a:	2320      	movs	r3, #32
 800540c:	e003      	b.n	8005416 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800540e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005410:	fab3 f383 	clz	r3, r3
 8005414:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005416:	429a      	cmp	r2, r3
 8005418:	d106      	bne.n	8005428 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	2200      	movs	r2, #0
 8005420:	2103      	movs	r1, #3
 8005422:	4618      	mov	r0, r3
 8005424:	f7fe ff02 	bl	800422c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4618      	mov	r0, r3
 800542e:	f7ff f881 	bl	8004534 <LL_ADC_IsEnabled>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	f040 813d 	bne.w	80056b4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6818      	ldr	r0, [r3, #0]
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	6819      	ldr	r1, [r3, #0]
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	461a      	mov	r2, r3
 8005448:	f7fe ffd2 	bl	80043f0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	4aa2      	ldr	r2, [pc, #648]	@ (80056dc <HAL_ADC_ConfigChannel+0x6dc>)
 8005452:	4293      	cmp	r3, r2
 8005454:	f040 812e 	bne.w	80056b4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005464:	2b00      	cmp	r3, #0
 8005466:	d10b      	bne.n	8005480 <HAL_ADC_ConfigChannel+0x480>
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	0e9b      	lsrs	r3, r3, #26
 800546e:	3301      	adds	r3, #1
 8005470:	f003 031f 	and.w	r3, r3, #31
 8005474:	2b09      	cmp	r3, #9
 8005476:	bf94      	ite	ls
 8005478:	2301      	movls	r3, #1
 800547a:	2300      	movhi	r3, #0
 800547c:	b2db      	uxtb	r3, r3
 800547e:	e019      	b.n	80054b4 <HAL_ADC_ConfigChannel+0x4b4>
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005486:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005488:	fa93 f3a3 	rbit	r3, r3
 800548c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800548e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005490:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005492:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005494:	2b00      	cmp	r3, #0
 8005496:	d101      	bne.n	800549c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005498:	2320      	movs	r3, #32
 800549a:	e003      	b.n	80054a4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800549c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800549e:	fab3 f383 	clz	r3, r3
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	3301      	adds	r3, #1
 80054a6:	f003 031f 	and.w	r3, r3, #31
 80054aa:	2b09      	cmp	r3, #9
 80054ac:	bf94      	ite	ls
 80054ae:	2301      	movls	r3, #1
 80054b0:	2300      	movhi	r3, #0
 80054b2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d079      	beq.n	80055ac <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d107      	bne.n	80054d4 <HAL_ADC_ConfigChannel+0x4d4>
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	0e9b      	lsrs	r3, r3, #26
 80054ca:	3301      	adds	r3, #1
 80054cc:	069b      	lsls	r3, r3, #26
 80054ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80054d2:	e015      	b.n	8005500 <HAL_ADC_ConfigChannel+0x500>
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054dc:	fa93 f3a3 	rbit	r3, r3
 80054e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80054e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054e4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80054e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d101      	bne.n	80054f0 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80054ec:	2320      	movs	r3, #32
 80054ee:	e003      	b.n	80054f8 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80054f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054f2:	fab3 f383 	clz	r3, r3
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	3301      	adds	r3, #1
 80054fa:	069b      	lsls	r3, r3, #26
 80054fc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005508:	2b00      	cmp	r3, #0
 800550a:	d109      	bne.n	8005520 <HAL_ADC_ConfigChannel+0x520>
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	0e9b      	lsrs	r3, r3, #26
 8005512:	3301      	adds	r3, #1
 8005514:	f003 031f 	and.w	r3, r3, #31
 8005518:	2101      	movs	r1, #1
 800551a:	fa01 f303 	lsl.w	r3, r1, r3
 800551e:	e017      	b.n	8005550 <HAL_ADC_ConfigChannel+0x550>
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005526:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005528:	fa93 f3a3 	rbit	r3, r3
 800552c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800552e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005530:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005532:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005534:	2b00      	cmp	r3, #0
 8005536:	d101      	bne.n	800553c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8005538:	2320      	movs	r3, #32
 800553a:	e003      	b.n	8005544 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800553c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800553e:	fab3 f383 	clz	r3, r3
 8005542:	b2db      	uxtb	r3, r3
 8005544:	3301      	adds	r3, #1
 8005546:	f003 031f 	and.w	r3, r3, #31
 800554a:	2101      	movs	r1, #1
 800554c:	fa01 f303 	lsl.w	r3, r1, r3
 8005550:	ea42 0103 	orr.w	r1, r2, r3
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800555c:	2b00      	cmp	r3, #0
 800555e:	d10a      	bne.n	8005576 <HAL_ADC_ConfigChannel+0x576>
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	0e9b      	lsrs	r3, r3, #26
 8005566:	3301      	adds	r3, #1
 8005568:	f003 021f 	and.w	r2, r3, #31
 800556c:	4613      	mov	r3, r2
 800556e:	005b      	lsls	r3, r3, #1
 8005570:	4413      	add	r3, r2
 8005572:	051b      	lsls	r3, r3, #20
 8005574:	e018      	b.n	80055a8 <HAL_ADC_ConfigChannel+0x5a8>
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800557c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800557e:	fa93 f3a3 	rbit	r3, r3
 8005582:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005586:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800558a:	2b00      	cmp	r3, #0
 800558c:	d101      	bne.n	8005592 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800558e:	2320      	movs	r3, #32
 8005590:	e003      	b.n	800559a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8005592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005594:	fab3 f383 	clz	r3, r3
 8005598:	b2db      	uxtb	r3, r3
 800559a:	3301      	adds	r3, #1
 800559c:	f003 021f 	and.w	r2, r3, #31
 80055a0:	4613      	mov	r3, r2
 80055a2:	005b      	lsls	r3, r3, #1
 80055a4:	4413      	add	r3, r2
 80055a6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80055a8:	430b      	orrs	r3, r1
 80055aa:	e07e      	b.n	80056aa <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d107      	bne.n	80055c8 <HAL_ADC_ConfigChannel+0x5c8>
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	0e9b      	lsrs	r3, r3, #26
 80055be:	3301      	adds	r3, #1
 80055c0:	069b      	lsls	r3, r3, #26
 80055c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80055c6:	e015      	b.n	80055f4 <HAL_ADC_ConfigChannel+0x5f4>
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055d0:	fa93 f3a3 	rbit	r3, r3
 80055d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80055d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055d8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80055da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d101      	bne.n	80055e4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80055e0:	2320      	movs	r3, #32
 80055e2:	e003      	b.n	80055ec <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80055e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e6:	fab3 f383 	clz	r3, r3
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	3301      	adds	r3, #1
 80055ee:	069b      	lsls	r3, r3, #26
 80055f0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d109      	bne.n	8005614 <HAL_ADC_ConfigChannel+0x614>
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	0e9b      	lsrs	r3, r3, #26
 8005606:	3301      	adds	r3, #1
 8005608:	f003 031f 	and.w	r3, r3, #31
 800560c:	2101      	movs	r1, #1
 800560e:	fa01 f303 	lsl.w	r3, r1, r3
 8005612:	e017      	b.n	8005644 <HAL_ADC_ConfigChannel+0x644>
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800561a:	6a3b      	ldr	r3, [r7, #32]
 800561c:	fa93 f3a3 	rbit	r3, r3
 8005620:	61fb      	str	r3, [r7, #28]
  return result;
 8005622:	69fb      	ldr	r3, [r7, #28]
 8005624:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005628:	2b00      	cmp	r3, #0
 800562a:	d101      	bne.n	8005630 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800562c:	2320      	movs	r3, #32
 800562e:	e003      	b.n	8005638 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8005630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005632:	fab3 f383 	clz	r3, r3
 8005636:	b2db      	uxtb	r3, r3
 8005638:	3301      	adds	r3, #1
 800563a:	f003 031f 	and.w	r3, r3, #31
 800563e:	2101      	movs	r1, #1
 8005640:	fa01 f303 	lsl.w	r3, r1, r3
 8005644:	ea42 0103 	orr.w	r1, r2, r3
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10d      	bne.n	8005670 <HAL_ADC_ConfigChannel+0x670>
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	0e9b      	lsrs	r3, r3, #26
 800565a:	3301      	adds	r3, #1
 800565c:	f003 021f 	and.w	r2, r3, #31
 8005660:	4613      	mov	r3, r2
 8005662:	005b      	lsls	r3, r3, #1
 8005664:	4413      	add	r3, r2
 8005666:	3b1e      	subs	r3, #30
 8005668:	051b      	lsls	r3, r3, #20
 800566a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800566e:	e01b      	b.n	80056a8 <HAL_ADC_ConfigChannel+0x6a8>
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	fa93 f3a3 	rbit	r3, r3
 800567c:	613b      	str	r3, [r7, #16]
  return result;
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005682:	69bb      	ldr	r3, [r7, #24]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d101      	bne.n	800568c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005688:	2320      	movs	r3, #32
 800568a:	e003      	b.n	8005694 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800568c:	69bb      	ldr	r3, [r7, #24]
 800568e:	fab3 f383 	clz	r3, r3
 8005692:	b2db      	uxtb	r3, r3
 8005694:	3301      	adds	r3, #1
 8005696:	f003 021f 	and.w	r2, r3, #31
 800569a:	4613      	mov	r3, r2
 800569c:	005b      	lsls	r3, r3, #1
 800569e:	4413      	add	r3, r2
 80056a0:	3b1e      	subs	r3, #30
 80056a2:	051b      	lsls	r3, r3, #20
 80056a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80056a8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80056aa:	683a      	ldr	r2, [r7, #0]
 80056ac:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80056ae:	4619      	mov	r1, r3
 80056b0:	f7fe fe72 	bl	8004398 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	4b09      	ldr	r3, [pc, #36]	@ (80056e0 <HAL_ADC_ConfigChannel+0x6e0>)
 80056ba:	4013      	ands	r3, r2
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f000 80be 	beq.w	800583e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056ca:	d004      	beq.n	80056d6 <HAL_ADC_ConfigChannel+0x6d6>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a04      	ldr	r2, [pc, #16]	@ (80056e4 <HAL_ADC_ConfigChannel+0x6e4>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d10a      	bne.n	80056ec <HAL_ADC_ConfigChannel+0x6ec>
 80056d6:	4b04      	ldr	r3, [pc, #16]	@ (80056e8 <HAL_ADC_ConfigChannel+0x6e8>)
 80056d8:	e009      	b.n	80056ee <HAL_ADC_ConfigChannel+0x6ee>
 80056da:	bf00      	nop
 80056dc:	407f0000 	.word	0x407f0000
 80056e0:	80080000 	.word	0x80080000
 80056e4:	50000100 	.word	0x50000100
 80056e8:	50000300 	.word	0x50000300
 80056ec:	4b59      	ldr	r3, [pc, #356]	@ (8005854 <HAL_ADC_ConfigChannel+0x854>)
 80056ee:	4618      	mov	r0, r3
 80056f0:	f7fe fd54 	bl	800419c <LL_ADC_GetCommonPathInternalCh>
 80056f4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a56      	ldr	r2, [pc, #344]	@ (8005858 <HAL_ADC_ConfigChannel+0x858>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d004      	beq.n	800570c <HAL_ADC_ConfigChannel+0x70c>
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a55      	ldr	r2, [pc, #340]	@ (800585c <HAL_ADC_ConfigChannel+0x85c>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d13a      	bne.n	8005782 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800570c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005710:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005714:	2b00      	cmp	r3, #0
 8005716:	d134      	bne.n	8005782 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005720:	d005      	beq.n	800572e <HAL_ADC_ConfigChannel+0x72e>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a4e      	ldr	r2, [pc, #312]	@ (8005860 <HAL_ADC_ConfigChannel+0x860>)
 8005728:	4293      	cmp	r3, r2
 800572a:	f040 8085 	bne.w	8005838 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005736:	d004      	beq.n	8005742 <HAL_ADC_ConfigChannel+0x742>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a49      	ldr	r2, [pc, #292]	@ (8005864 <HAL_ADC_ConfigChannel+0x864>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d101      	bne.n	8005746 <HAL_ADC_ConfigChannel+0x746>
 8005742:	4a49      	ldr	r2, [pc, #292]	@ (8005868 <HAL_ADC_ConfigChannel+0x868>)
 8005744:	e000      	b.n	8005748 <HAL_ADC_ConfigChannel+0x748>
 8005746:	4a43      	ldr	r2, [pc, #268]	@ (8005854 <HAL_ADC_ConfigChannel+0x854>)
 8005748:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800574c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005750:	4619      	mov	r1, r3
 8005752:	4610      	mov	r0, r2
 8005754:	f7fe fd0f 	bl	8004176 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005758:	4b44      	ldr	r3, [pc, #272]	@ (800586c <HAL_ADC_ConfigChannel+0x86c>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	099b      	lsrs	r3, r3, #6
 800575e:	4a44      	ldr	r2, [pc, #272]	@ (8005870 <HAL_ADC_ConfigChannel+0x870>)
 8005760:	fba2 2303 	umull	r2, r3, r2, r3
 8005764:	099b      	lsrs	r3, r3, #6
 8005766:	1c5a      	adds	r2, r3, #1
 8005768:	4613      	mov	r3, r2
 800576a:	005b      	lsls	r3, r3, #1
 800576c:	4413      	add	r3, r2
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005772:	e002      	b.n	800577a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	3b01      	subs	r3, #1
 8005778:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d1f9      	bne.n	8005774 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005780:	e05a      	b.n	8005838 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a3b      	ldr	r2, [pc, #236]	@ (8005874 <HAL_ADC_ConfigChannel+0x874>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d125      	bne.n	80057d8 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800578c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005790:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005794:	2b00      	cmp	r3, #0
 8005796:	d11f      	bne.n	80057d8 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a31      	ldr	r2, [pc, #196]	@ (8005864 <HAL_ADC_ConfigChannel+0x864>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d104      	bne.n	80057ac <HAL_ADC_ConfigChannel+0x7ac>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a34      	ldr	r2, [pc, #208]	@ (8005878 <HAL_ADC_ConfigChannel+0x878>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d047      	beq.n	800583c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057b4:	d004      	beq.n	80057c0 <HAL_ADC_ConfigChannel+0x7c0>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a2a      	ldr	r2, [pc, #168]	@ (8005864 <HAL_ADC_ConfigChannel+0x864>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d101      	bne.n	80057c4 <HAL_ADC_ConfigChannel+0x7c4>
 80057c0:	4a29      	ldr	r2, [pc, #164]	@ (8005868 <HAL_ADC_ConfigChannel+0x868>)
 80057c2:	e000      	b.n	80057c6 <HAL_ADC_ConfigChannel+0x7c6>
 80057c4:	4a23      	ldr	r2, [pc, #140]	@ (8005854 <HAL_ADC_ConfigChannel+0x854>)
 80057c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80057ce:	4619      	mov	r1, r3
 80057d0:	4610      	mov	r0, r2
 80057d2:	f7fe fcd0 	bl	8004176 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80057d6:	e031      	b.n	800583c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a27      	ldr	r2, [pc, #156]	@ (800587c <HAL_ADC_ConfigChannel+0x87c>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d12d      	bne.n	800583e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80057e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d127      	bne.n	800583e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a1c      	ldr	r2, [pc, #112]	@ (8005864 <HAL_ADC_ConfigChannel+0x864>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d022      	beq.n	800583e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005800:	d004      	beq.n	800580c <HAL_ADC_ConfigChannel+0x80c>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a17      	ldr	r2, [pc, #92]	@ (8005864 <HAL_ADC_ConfigChannel+0x864>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d101      	bne.n	8005810 <HAL_ADC_ConfigChannel+0x810>
 800580c:	4a16      	ldr	r2, [pc, #88]	@ (8005868 <HAL_ADC_ConfigChannel+0x868>)
 800580e:	e000      	b.n	8005812 <HAL_ADC_ConfigChannel+0x812>
 8005810:	4a10      	ldr	r2, [pc, #64]	@ (8005854 <HAL_ADC_ConfigChannel+0x854>)
 8005812:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005816:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800581a:	4619      	mov	r1, r3
 800581c:	4610      	mov	r0, r2
 800581e:	f7fe fcaa 	bl	8004176 <LL_ADC_SetCommonPathInternalCh>
 8005822:	e00c      	b.n	800583e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005828:	f043 0220 	orr.w	r2, r3, #32
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005836:	e002      	b.n	800583e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005838:	bf00      	nop
 800583a:	e000      	b.n	800583e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800583c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005846:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800584a:	4618      	mov	r0, r3
 800584c:	37d8      	adds	r7, #216	@ 0xd8
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	50000700 	.word	0x50000700
 8005858:	c3210000 	.word	0xc3210000
 800585c:	90c00010 	.word	0x90c00010
 8005860:	50000600 	.word	0x50000600
 8005864:	50000100 	.word	0x50000100
 8005868:	50000300 	.word	0x50000300
 800586c:	200002d4 	.word	0x200002d4
 8005870:	053e2d63 	.word	0x053e2d63
 8005874:	c7520000 	.word	0xc7520000
 8005878:	50000500 	.word	0x50000500
 800587c:	cb840000 	.word	0xcb840000

08005880 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005888:	2300      	movs	r3, #0
 800588a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4618      	mov	r0, r3
 8005892:	f7fe fe4f 	bl	8004534 <LL_ADC_IsEnabled>
 8005896:	4603      	mov	r3, r0
 8005898:	2b00      	cmp	r3, #0
 800589a:	d176      	bne.n	800598a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	689a      	ldr	r2, [r3, #8]
 80058a2:	4b3c      	ldr	r3, [pc, #240]	@ (8005994 <ADC_Enable+0x114>)
 80058a4:	4013      	ands	r3, r2
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00d      	beq.n	80058c6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ae:	f043 0210 	orr.w	r2, r3, #16
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058ba:	f043 0201 	orr.w	r2, r3, #1
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e062      	b.n	800598c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7fe fe1e 	bl	800450c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058d8:	d004      	beq.n	80058e4 <ADC_Enable+0x64>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a2e      	ldr	r2, [pc, #184]	@ (8005998 <ADC_Enable+0x118>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d101      	bne.n	80058e8 <ADC_Enable+0x68>
 80058e4:	4b2d      	ldr	r3, [pc, #180]	@ (800599c <ADC_Enable+0x11c>)
 80058e6:	e000      	b.n	80058ea <ADC_Enable+0x6a>
 80058e8:	4b2d      	ldr	r3, [pc, #180]	@ (80059a0 <ADC_Enable+0x120>)
 80058ea:	4618      	mov	r0, r3
 80058ec:	f7fe fc56 	bl	800419c <LL_ADC_GetCommonPathInternalCh>
 80058f0:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80058f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d013      	beq.n	8005922 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80058fa:	4b2a      	ldr	r3, [pc, #168]	@ (80059a4 <ADC_Enable+0x124>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	099b      	lsrs	r3, r3, #6
 8005900:	4a29      	ldr	r2, [pc, #164]	@ (80059a8 <ADC_Enable+0x128>)
 8005902:	fba2 2303 	umull	r2, r3, r2, r3
 8005906:	099b      	lsrs	r3, r3, #6
 8005908:	1c5a      	adds	r2, r3, #1
 800590a:	4613      	mov	r3, r2
 800590c:	005b      	lsls	r3, r3, #1
 800590e:	4413      	add	r3, r2
 8005910:	009b      	lsls	r3, r3, #2
 8005912:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005914:	e002      	b.n	800591c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	3b01      	subs	r3, #1
 800591a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1f9      	bne.n	8005916 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005922:	f7fe fc09 	bl	8004138 <HAL_GetTick>
 8005926:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005928:	e028      	b.n	800597c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4618      	mov	r0, r3
 8005930:	f7fe fe00 	bl	8004534 <LL_ADC_IsEnabled>
 8005934:	4603      	mov	r3, r0
 8005936:	2b00      	cmp	r3, #0
 8005938:	d104      	bne.n	8005944 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4618      	mov	r0, r3
 8005940:	f7fe fde4 	bl	800450c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005944:	f7fe fbf8 	bl	8004138 <HAL_GetTick>
 8005948:	4602      	mov	r2, r0
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	2b02      	cmp	r3, #2
 8005950:	d914      	bls.n	800597c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0301 	and.w	r3, r3, #1
 800595c:	2b01      	cmp	r3, #1
 800595e:	d00d      	beq.n	800597c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005964:	f043 0210 	orr.w	r2, r3, #16
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005970:	f043 0201 	orr.w	r2, r3, #1
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e007      	b.n	800598c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0301 	and.w	r3, r3, #1
 8005986:	2b01      	cmp	r3, #1
 8005988:	d1cf      	bne.n	800592a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3710      	adds	r7, #16
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}
 8005994:	8000003f 	.word	0x8000003f
 8005998:	50000100 	.word	0x50000100
 800599c:	50000300 	.word	0x50000300
 80059a0:	50000700 	.word	0x50000700
 80059a4:	200002d4 	.word	0x200002d4
 80059a8:	053e2d63 	.word	0x053e2d63

080059ac <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059b8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059be:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d14b      	bne.n	8005a5e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059ca:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0308 	and.w	r3, r3, #8
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d021      	beq.n	8005a24 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4618      	mov	r0, r3
 80059e6:	f7fe fc85 	bl	80042f4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80059ea:	4603      	mov	r3, r0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d032      	beq.n	8005a56 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d12b      	bne.n	8005a56 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a02:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d11f      	bne.n	8005a56 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a1a:	f043 0201 	orr.w	r2, r3, #1
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005a22:	e018      	b.n	8005a56 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	f003 0302 	and.w	r3, r3, #2
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d111      	bne.n	8005a56 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a36:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d105      	bne.n	8005a56 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a4e:	f043 0201 	orr.w	r2, r3, #1
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005a56:	68f8      	ldr	r0, [r7, #12]
 8005a58:	f7ff faaa 	bl	8004fb0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005a5c:	e00e      	b.n	8005a7c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a62:	f003 0310 	and.w	r3, r3, #16
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d003      	beq.n	8005a72 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005a6a:	68f8      	ldr	r0, [r7, #12]
 8005a6c:	f7ff fabe 	bl	8004fec <HAL_ADC_ErrorCallback>
}
 8005a70:	e004      	b.n	8005a7c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	4798      	blx	r3
}
 8005a7c:	bf00      	nop
 8005a7e:	3710      	adds	r7, #16
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b084      	sub	sp, #16
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a90:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f7ff fa96 	bl	8004fc4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005a98:	bf00      	nop
 8005a9a:	3710      	adds	r7, #16
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}

08005aa0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aac:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ab2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005abe:	f043 0204 	orr.w	r2, r3, #4
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f7ff fa90 	bl	8004fec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005acc:	bf00      	nop
 8005ace:	3710      	adds	r7, #16
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <LL_ADC_IsEnabled>:
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f003 0301 	and.w	r3, r3, #1
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d101      	bne.n	8005aec <LL_ADC_IsEnabled+0x18>
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e000      	b.n	8005aee <LL_ADC_IsEnabled+0x1a>
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	370c      	adds	r7, #12
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr

08005afa <LL_ADC_REG_IsConversionOngoing>:
{
 8005afa:	b480      	push	{r7}
 8005afc:	b083      	sub	sp, #12
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	f003 0304 	and.w	r3, r3, #4
 8005b0a:	2b04      	cmp	r3, #4
 8005b0c:	d101      	bne.n	8005b12 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e000      	b.n	8005b14 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005b12:	2300      	movs	r3, #0
}
 8005b14:	4618      	mov	r0, r3
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b083      	sub	sp, #12
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005b78:	bf00      	nop
 8005b7a:	370c      	adds	r7, #12
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005b84:	b590      	push	{r4, r7, lr}
 8005b86:	b0a1      	sub	sp, #132	@ 0x84
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d101      	bne.n	8005ba2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005b9e:	2302      	movs	r3, #2
 8005ba0:	e0e7      	b.n	8005d72 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005baa:	2300      	movs	r3, #0
 8005bac:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005bae:	2300      	movs	r3, #0
 8005bb0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005bba:	d102      	bne.n	8005bc2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005bbc:	4b6f      	ldr	r3, [pc, #444]	@ (8005d7c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005bbe:	60bb      	str	r3, [r7, #8]
 8005bc0:	e009      	b.n	8005bd6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a6e      	ldr	r2, [pc, #440]	@ (8005d80 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d102      	bne.n	8005bd2 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005bcc:	4b6d      	ldr	r3, [pc, #436]	@ (8005d84 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005bce:	60bb      	str	r3, [r7, #8]
 8005bd0:	e001      	b.n	8005bd6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d10b      	bne.n	8005bf4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005be0:	f043 0220 	orr.w	r2, r3, #32
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e0be      	b.n	8005d72 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f7ff ff7f 	bl	8005afa <LL_ADC_REG_IsConversionOngoing>
 8005bfc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4618      	mov	r0, r3
 8005c04:	f7ff ff79 	bl	8005afa <LL_ADC_REG_IsConversionOngoing>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	f040 80a0 	bne.w	8005d50 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005c10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f040 809c 	bne.w	8005d50 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c20:	d004      	beq.n	8005c2c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a55      	ldr	r2, [pc, #340]	@ (8005d7c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d101      	bne.n	8005c30 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005c2c:	4b56      	ldr	r3, [pc, #344]	@ (8005d88 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005c2e:	e000      	b.n	8005c32 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005c30:	4b56      	ldr	r3, [pc, #344]	@ (8005d8c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8005c32:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d04b      	beq.n	8005cd4 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005c3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	6859      	ldr	r1, [r3, #4]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005c4e:	035b      	lsls	r3, r3, #13
 8005c50:	430b      	orrs	r3, r1
 8005c52:	431a      	orrs	r2, r3
 8005c54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c56:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c60:	d004      	beq.n	8005c6c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a45      	ldr	r2, [pc, #276]	@ (8005d7c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d10f      	bne.n	8005c8c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005c6c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005c70:	f7ff ff30 	bl	8005ad4 <LL_ADC_IsEnabled>
 8005c74:	4604      	mov	r4, r0
 8005c76:	4841      	ldr	r0, [pc, #260]	@ (8005d7c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005c78:	f7ff ff2c 	bl	8005ad4 <LL_ADC_IsEnabled>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	4323      	orrs	r3, r4
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	bf0c      	ite	eq
 8005c84:	2301      	moveq	r3, #1
 8005c86:	2300      	movne	r3, #0
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	e012      	b.n	8005cb2 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005c8c:	483c      	ldr	r0, [pc, #240]	@ (8005d80 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005c8e:	f7ff ff21 	bl	8005ad4 <LL_ADC_IsEnabled>
 8005c92:	4604      	mov	r4, r0
 8005c94:	483b      	ldr	r0, [pc, #236]	@ (8005d84 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005c96:	f7ff ff1d 	bl	8005ad4 <LL_ADC_IsEnabled>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	431c      	orrs	r4, r3
 8005c9e:	483c      	ldr	r0, [pc, #240]	@ (8005d90 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005ca0:	f7ff ff18 	bl	8005ad4 <LL_ADC_IsEnabled>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	4323      	orrs	r3, r4
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	bf0c      	ite	eq
 8005cac:	2301      	moveq	r3, #1
 8005cae:	2300      	movne	r3, #0
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d056      	beq.n	8005d64 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005cb6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005cbe:	f023 030f 	bic.w	r3, r3, #15
 8005cc2:	683a      	ldr	r2, [r7, #0]
 8005cc4:	6811      	ldr	r1, [r2, #0]
 8005cc6:	683a      	ldr	r2, [r7, #0]
 8005cc8:	6892      	ldr	r2, [r2, #8]
 8005cca:	430a      	orrs	r2, r1
 8005ccc:	431a      	orrs	r2, r3
 8005cce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005cd0:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005cd2:	e047      	b.n	8005d64 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005cd4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005cdc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005cde:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ce8:	d004      	beq.n	8005cf4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a23      	ldr	r2, [pc, #140]	@ (8005d7c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d10f      	bne.n	8005d14 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8005cf4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005cf8:	f7ff feec 	bl	8005ad4 <LL_ADC_IsEnabled>
 8005cfc:	4604      	mov	r4, r0
 8005cfe:	481f      	ldr	r0, [pc, #124]	@ (8005d7c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005d00:	f7ff fee8 	bl	8005ad4 <LL_ADC_IsEnabled>
 8005d04:	4603      	mov	r3, r0
 8005d06:	4323      	orrs	r3, r4
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	bf0c      	ite	eq
 8005d0c:	2301      	moveq	r3, #1
 8005d0e:	2300      	movne	r3, #0
 8005d10:	b2db      	uxtb	r3, r3
 8005d12:	e012      	b.n	8005d3a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8005d14:	481a      	ldr	r0, [pc, #104]	@ (8005d80 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005d16:	f7ff fedd 	bl	8005ad4 <LL_ADC_IsEnabled>
 8005d1a:	4604      	mov	r4, r0
 8005d1c:	4819      	ldr	r0, [pc, #100]	@ (8005d84 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005d1e:	f7ff fed9 	bl	8005ad4 <LL_ADC_IsEnabled>
 8005d22:	4603      	mov	r3, r0
 8005d24:	431c      	orrs	r4, r3
 8005d26:	481a      	ldr	r0, [pc, #104]	@ (8005d90 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005d28:	f7ff fed4 	bl	8005ad4 <LL_ADC_IsEnabled>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	4323      	orrs	r3, r4
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	bf0c      	ite	eq
 8005d34:	2301      	moveq	r3, #1
 8005d36:	2300      	movne	r3, #0
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d012      	beq.n	8005d64 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005d3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005d46:	f023 030f 	bic.w	r3, r3, #15
 8005d4a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005d4c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005d4e:	e009      	b.n	8005d64 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d54:	f043 0220 	orr.w	r2, r3, #32
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005d62:	e000      	b.n	8005d66 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005d64:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005d6e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3784      	adds	r7, #132	@ 0x84
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd90      	pop	{r4, r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	50000100 	.word	0x50000100
 8005d80:	50000400 	.word	0x50000400
 8005d84:	50000500 	.word	0x50000500
 8005d88:	50000300 	.word	0x50000300
 8005d8c:	50000700 	.word	0x50000700
 8005d90:	50000600 	.word	0x50000600

08005d94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f003 0307 	and.w	r3, r3, #7
 8005da2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005da4:	4b0c      	ldr	r3, [pc, #48]	@ (8005dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005daa:	68ba      	ldr	r2, [r7, #8]
 8005dac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005db0:	4013      	ands	r3, r2
 8005db2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005dbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005dc6:	4a04      	ldr	r2, [pc, #16]	@ (8005dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	60d3      	str	r3, [r2, #12]
}
 8005dcc:	bf00      	nop
 8005dce:	3714      	adds	r7, #20
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr
 8005dd8:	e000ed00 	.word	0xe000ed00

08005ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005de0:	4b04      	ldr	r3, [pc, #16]	@ (8005df4 <__NVIC_GetPriorityGrouping+0x18>)
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	0a1b      	lsrs	r3, r3, #8
 8005de6:	f003 0307 	and.w	r3, r3, #7
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr
 8005df4:	e000ed00 	.word	0xe000ed00

08005df8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b083      	sub	sp, #12
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	4603      	mov	r3, r0
 8005e00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	db0b      	blt.n	8005e22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e0a:	79fb      	ldrb	r3, [r7, #7]
 8005e0c:	f003 021f 	and.w	r2, r3, #31
 8005e10:	4907      	ldr	r1, [pc, #28]	@ (8005e30 <__NVIC_EnableIRQ+0x38>)
 8005e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e16:	095b      	lsrs	r3, r3, #5
 8005e18:	2001      	movs	r0, #1
 8005e1a:	fa00 f202 	lsl.w	r2, r0, r2
 8005e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005e22:	bf00      	nop
 8005e24:	370c      	adds	r7, #12
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	e000e100 	.word	0xe000e100

08005e34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b083      	sub	sp, #12
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	6039      	str	r1, [r7, #0]
 8005e3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	db0a      	blt.n	8005e5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	b2da      	uxtb	r2, r3
 8005e4c:	490c      	ldr	r1, [pc, #48]	@ (8005e80 <__NVIC_SetPriority+0x4c>)
 8005e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e52:	0112      	lsls	r2, r2, #4
 8005e54:	b2d2      	uxtb	r2, r2
 8005e56:	440b      	add	r3, r1
 8005e58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005e5c:	e00a      	b.n	8005e74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	b2da      	uxtb	r2, r3
 8005e62:	4908      	ldr	r1, [pc, #32]	@ (8005e84 <__NVIC_SetPriority+0x50>)
 8005e64:	79fb      	ldrb	r3, [r7, #7]
 8005e66:	f003 030f 	and.w	r3, r3, #15
 8005e6a:	3b04      	subs	r3, #4
 8005e6c:	0112      	lsls	r2, r2, #4
 8005e6e:	b2d2      	uxtb	r2, r2
 8005e70:	440b      	add	r3, r1
 8005e72:	761a      	strb	r2, [r3, #24]
}
 8005e74:	bf00      	nop
 8005e76:	370c      	adds	r7, #12
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr
 8005e80:	e000e100 	.word	0xe000e100
 8005e84:	e000ed00 	.word	0xe000ed00

08005e88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b089      	sub	sp, #36	@ 0x24
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f003 0307 	and.w	r3, r3, #7
 8005e9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005e9c:	69fb      	ldr	r3, [r7, #28]
 8005e9e:	f1c3 0307 	rsb	r3, r3, #7
 8005ea2:	2b04      	cmp	r3, #4
 8005ea4:	bf28      	it	cs
 8005ea6:	2304      	movcs	r3, #4
 8005ea8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005eaa:	69fb      	ldr	r3, [r7, #28]
 8005eac:	3304      	adds	r3, #4
 8005eae:	2b06      	cmp	r3, #6
 8005eb0:	d902      	bls.n	8005eb8 <NVIC_EncodePriority+0x30>
 8005eb2:	69fb      	ldr	r3, [r7, #28]
 8005eb4:	3b03      	subs	r3, #3
 8005eb6:	e000      	b.n	8005eba <NVIC_EncodePriority+0x32>
 8005eb8:	2300      	movs	r3, #0
 8005eba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec6:	43da      	mvns	r2, r3
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	401a      	ands	r2, r3
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ed0:	f04f 31ff 	mov.w	r1, #4294967295
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8005eda:	43d9      	mvns	r1, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ee0:	4313      	orrs	r3, r2
         );
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3724      	adds	r7, #36	@ 0x24
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr
	...

08005ef0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b082      	sub	sp, #8
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	3b01      	subs	r3, #1
 8005efc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f00:	d301      	bcc.n	8005f06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005f02:	2301      	movs	r3, #1
 8005f04:	e00f      	b.n	8005f26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005f06:	4a0a      	ldr	r2, [pc, #40]	@ (8005f30 <SysTick_Config+0x40>)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	3b01      	subs	r3, #1
 8005f0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005f0e:	210f      	movs	r1, #15
 8005f10:	f04f 30ff 	mov.w	r0, #4294967295
 8005f14:	f7ff ff8e 	bl	8005e34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005f18:	4b05      	ldr	r3, [pc, #20]	@ (8005f30 <SysTick_Config+0x40>)
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f1e:	4b04      	ldr	r3, [pc, #16]	@ (8005f30 <SysTick_Config+0x40>)
 8005f20:	2207      	movs	r2, #7
 8005f22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3708      	adds	r7, #8
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	e000e010 	.word	0xe000e010

08005f34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f7ff ff29 	bl	8005d94 <__NVIC_SetPriorityGrouping>
}
 8005f42:	bf00      	nop
 8005f44:	3708      	adds	r7, #8
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f4a:	b580      	push	{r7, lr}
 8005f4c:	b086      	sub	sp, #24
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	4603      	mov	r3, r0
 8005f52:	60b9      	str	r1, [r7, #8]
 8005f54:	607a      	str	r2, [r7, #4]
 8005f56:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005f58:	f7ff ff40 	bl	8005ddc <__NVIC_GetPriorityGrouping>
 8005f5c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005f5e:	687a      	ldr	r2, [r7, #4]
 8005f60:	68b9      	ldr	r1, [r7, #8]
 8005f62:	6978      	ldr	r0, [r7, #20]
 8005f64:	f7ff ff90 	bl	8005e88 <NVIC_EncodePriority>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f6e:	4611      	mov	r1, r2
 8005f70:	4618      	mov	r0, r3
 8005f72:	f7ff ff5f 	bl	8005e34 <__NVIC_SetPriority>
}
 8005f76:	bf00      	nop
 8005f78:	3718      	adds	r7, #24
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}

08005f7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f7e:	b580      	push	{r7, lr}
 8005f80:	b082      	sub	sp, #8
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	4603      	mov	r3, r0
 8005f86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f7ff ff33 	bl	8005df8 <__NVIC_EnableIRQ>
}
 8005f92:	bf00      	nop
 8005f94:	3708      	adds	r7, #8
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}

08005f9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005f9a:	b580      	push	{r7, lr}
 8005f9c:	b082      	sub	sp, #8
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f7ff ffa4 	bl	8005ef0 <SysTick_Config>
 8005fa8:	4603      	mov	r3, r0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3708      	adds	r7, #8
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
	...

08005fb4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e08d      	b.n	80060e2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	461a      	mov	r2, r3
 8005fcc:	4b47      	ldr	r3, [pc, #284]	@ (80060ec <HAL_DMA_Init+0x138>)
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d80f      	bhi.n	8005ff2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	4b45      	ldr	r3, [pc, #276]	@ (80060f0 <HAL_DMA_Init+0x13c>)
 8005fda:	4413      	add	r3, r2
 8005fdc:	4a45      	ldr	r2, [pc, #276]	@ (80060f4 <HAL_DMA_Init+0x140>)
 8005fde:	fba2 2303 	umull	r2, r3, r2, r3
 8005fe2:	091b      	lsrs	r3, r3, #4
 8005fe4:	009a      	lsls	r2, r3, #2
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a42      	ldr	r2, [pc, #264]	@ (80060f8 <HAL_DMA_Init+0x144>)
 8005fee:	641a      	str	r2, [r3, #64]	@ 0x40
 8005ff0:	e00e      	b.n	8006010 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	4b40      	ldr	r3, [pc, #256]	@ (80060fc <HAL_DMA_Init+0x148>)
 8005ffa:	4413      	add	r3, r2
 8005ffc:	4a3d      	ldr	r2, [pc, #244]	@ (80060f4 <HAL_DMA_Init+0x140>)
 8005ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8006002:	091b      	lsrs	r3, r3, #4
 8006004:	009a      	lsls	r2, r3, #2
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	4a3c      	ldr	r2, [pc, #240]	@ (8006100 <HAL_DMA_Init+0x14c>)
 800600e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2202      	movs	r2, #2
 8006014:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800602a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006034:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	691b      	ldr	r3, [r3, #16]
 800603a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006040:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	699b      	ldr	r3, [r3, #24]
 8006046:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800604c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6a1b      	ldr	r3, [r3, #32]
 8006052:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006054:	68fa      	ldr	r2, [r7, #12]
 8006056:	4313      	orrs	r3, r2
 8006058:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	68fa      	ldr	r2, [r7, #12]
 8006060:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 fa76 	bl	8006554 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006070:	d102      	bne.n	8006078 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	685a      	ldr	r2, [r3, #4]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006080:	b2d2      	uxtb	r2, r2
 8006082:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006088:	687a      	ldr	r2, [r7, #4]
 800608a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800608c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d010      	beq.n	80060b8 <HAL_DMA_Init+0x104>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	2b04      	cmp	r3, #4
 800609c:	d80c      	bhi.n	80060b8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 fa96 	bl	80065d0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060a8:	2200      	movs	r2, #0
 80060aa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80060b4:	605a      	str	r2, [r3, #4]
 80060b6:	e008      	b.n	80060ca <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2200      	movs	r2, #0
 80060c2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2200      	movs	r2, #0
 80060c8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80060e0:	2300      	movs	r3, #0
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3710      	adds	r7, #16
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	40020407 	.word	0x40020407
 80060f0:	bffdfff8 	.word	0xbffdfff8
 80060f4:	cccccccd 	.word	0xcccccccd
 80060f8:	40020000 	.word	0x40020000
 80060fc:	bffdfbf8 	.word	0xbffdfbf8
 8006100:	40020400 	.word	0x40020400

08006104 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b086      	sub	sp, #24
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
 8006110:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006112:	2300      	movs	r3, #0
 8006114:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800611c:	2b01      	cmp	r3, #1
 800611e:	d101      	bne.n	8006124 <HAL_DMA_Start_IT+0x20>
 8006120:	2302      	movs	r3, #2
 8006122:	e066      	b.n	80061f2 <HAL_DMA_Start_IT+0xee>
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006132:	b2db      	uxtb	r3, r3
 8006134:	2b01      	cmp	r3, #1
 8006136:	d155      	bne.n	80061e4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2202      	movs	r2, #2
 800613c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2200      	movs	r2, #0
 8006144:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f022 0201 	bic.w	r2, r2, #1
 8006154:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	68b9      	ldr	r1, [r7, #8]
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	f000 f9bb 	bl	80064d8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006166:	2b00      	cmp	r3, #0
 8006168:	d008      	beq.n	800617c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f042 020e 	orr.w	r2, r2, #14
 8006178:	601a      	str	r2, [r3, #0]
 800617a:	e00f      	b.n	800619c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f022 0204 	bic.w	r2, r2, #4
 800618a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f042 020a 	orr.w	r2, r2, #10
 800619a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d007      	beq.n	80061ba <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80061b8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d007      	beq.n	80061d2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80061d0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f042 0201 	orr.w	r2, r2, #1
 80061e0:	601a      	str	r2, [r3, #0]
 80061e2:	e005      	b.n	80061f0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80061ec:	2302      	movs	r3, #2
 80061ee:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80061f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3718      	adds	r7, #24
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}

080061fa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80061fa:	b480      	push	{r7}
 80061fc:	b085      	sub	sp, #20
 80061fe:	af00      	add	r7, sp, #0
 8006200:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006202:	2300      	movs	r3, #0
 8006204:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800620c:	b2db      	uxtb	r3, r3
 800620e:	2b02      	cmp	r3, #2
 8006210:	d005      	beq.n	800621e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2204      	movs	r2, #4
 8006216:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	73fb      	strb	r3, [r7, #15]
 800621c:	e037      	b.n	800628e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f022 020e 	bic.w	r2, r2, #14
 800622c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006238:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800623c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f022 0201 	bic.w	r2, r2, #1
 800624c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006252:	f003 021f 	and.w	r2, r3, #31
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800625a:	2101      	movs	r1, #1
 800625c:	fa01 f202 	lsl.w	r2, r1, r2
 8006260:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800626a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006270:	2b00      	cmp	r3, #0
 8006272:	d00c      	beq.n	800628e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800627e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006282:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006288:	687a      	ldr	r2, [r7, #4]
 800628a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800628c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2201      	movs	r2, #1
 8006292:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800629e:	7bfb      	ldrb	r3, [r7, #15]
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3714      	adds	r7, #20
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062b4:	2300      	movs	r3, #0
 80062b6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	2b02      	cmp	r3, #2
 80062c2:	d00d      	beq.n	80062e0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2204      	movs	r2, #4
 80062c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2201      	movs	r2, #1
 80062ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	73fb      	strb	r3, [r7, #15]
 80062de:	e047      	b.n	8006370 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f022 020e 	bic.w	r2, r2, #14
 80062ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f022 0201 	bic.w	r2, r2, #1
 80062fe:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800630a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800630e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006314:	f003 021f 	and.w	r2, r3, #31
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800631c:	2101      	movs	r1, #1
 800631e:	fa01 f202 	lsl.w	r2, r1, r2
 8006322:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800632c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006332:	2b00      	cmp	r3, #0
 8006334:	d00c      	beq.n	8006350 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006340:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006344:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800634a:	687a      	ldr	r2, [r7, #4]
 800634c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800634e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006364:	2b00      	cmp	r3, #0
 8006366:	d003      	beq.n	8006370 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	4798      	blx	r3
    }
  }
  return status;
 8006370:	7bfb      	ldrb	r3, [r7, #15]
}
 8006372:	4618      	mov	r0, r3
 8006374:	3710      	adds	r7, #16
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}

0800637a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800637a:	b580      	push	{r7, lr}
 800637c:	b084      	sub	sp, #16
 800637e:	af00      	add	r7, sp, #0
 8006380:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006396:	f003 031f 	and.w	r3, r3, #31
 800639a:	2204      	movs	r2, #4
 800639c:	409a      	lsls	r2, r3
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	4013      	ands	r3, r2
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d026      	beq.n	80063f4 <HAL_DMA_IRQHandler+0x7a>
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	f003 0304 	and.w	r3, r3, #4
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d021      	beq.n	80063f4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 0320 	and.w	r3, r3, #32
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d107      	bne.n	80063ce <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f022 0204 	bic.w	r2, r2, #4
 80063cc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063d2:	f003 021f 	and.w	r2, r3, #31
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063da:	2104      	movs	r1, #4
 80063dc:	fa01 f202 	lsl.w	r2, r1, r2
 80063e0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d071      	beq.n	80064ce <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80063f2:	e06c      	b.n	80064ce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063f8:	f003 031f 	and.w	r3, r3, #31
 80063fc:	2202      	movs	r2, #2
 80063fe:	409a      	lsls	r2, r3
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	4013      	ands	r3, r2
 8006404:	2b00      	cmp	r3, #0
 8006406:	d02e      	beq.n	8006466 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	f003 0302 	and.w	r3, r3, #2
 800640e:	2b00      	cmp	r3, #0
 8006410:	d029      	beq.n	8006466 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0320 	and.w	r3, r3, #32
 800641c:	2b00      	cmp	r3, #0
 800641e:	d10b      	bne.n	8006438 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f022 020a 	bic.w	r2, r2, #10
 800642e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800643c:	f003 021f 	and.w	r2, r3, #31
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006444:	2102      	movs	r1, #2
 8006446:	fa01 f202 	lsl.w	r2, r1, r2
 800644a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006458:	2b00      	cmp	r3, #0
 800645a:	d038      	beq.n	80064ce <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006464:	e033      	b.n	80064ce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800646a:	f003 031f 	and.w	r3, r3, #31
 800646e:	2208      	movs	r2, #8
 8006470:	409a      	lsls	r2, r3
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	4013      	ands	r3, r2
 8006476:	2b00      	cmp	r3, #0
 8006478:	d02a      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	f003 0308 	and.w	r3, r3, #8
 8006480:	2b00      	cmp	r3, #0
 8006482:	d025      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f022 020e 	bic.w	r2, r2, #14
 8006492:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006498:	f003 021f 	and.w	r2, r3, #31
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064a0:	2101      	movs	r1, #1
 80064a2:	fa01 f202 	lsl.w	r2, r1, r2
 80064a6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d004      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80064ce:	bf00      	nop
 80064d0:	bf00      	nop
}
 80064d2:	3710      	adds	r7, #16
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80064d8:	b480      	push	{r7}
 80064da:	b085      	sub	sp, #20
 80064dc:	af00      	add	r7, sp, #0
 80064de:	60f8      	str	r0, [r7, #12]
 80064e0:	60b9      	str	r1, [r7, #8]
 80064e2:	607a      	str	r2, [r7, #4]
 80064e4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80064ee:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d004      	beq.n	8006502 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006500:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006506:	f003 021f 	and.w	r2, r3, #31
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800650e:	2101      	movs	r1, #1
 8006510:	fa01 f202 	lsl.w	r2, r1, r2
 8006514:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	683a      	ldr	r2, [r7, #0]
 800651c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	2b10      	cmp	r3, #16
 8006524:	d108      	bne.n	8006538 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	687a      	ldr	r2, [r7, #4]
 800652c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	68ba      	ldr	r2, [r7, #8]
 8006534:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006536:	e007      	b.n	8006548 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68ba      	ldr	r2, [r7, #8]
 800653e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	60da      	str	r2, [r3, #12]
}
 8006548:	bf00      	nop
 800654a:	3714      	adds	r7, #20
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006554:	b480      	push	{r7}
 8006556:	b087      	sub	sp, #28
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	461a      	mov	r2, r3
 8006562:	4b16      	ldr	r3, [pc, #88]	@ (80065bc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006564:	429a      	cmp	r2, r3
 8006566:	d802      	bhi.n	800656e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006568:	4b15      	ldr	r3, [pc, #84]	@ (80065c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800656a:	617b      	str	r3, [r7, #20]
 800656c:	e001      	b.n	8006572 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800656e:	4b15      	ldr	r3, [pc, #84]	@ (80065c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006570:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	b2db      	uxtb	r3, r3
 800657c:	3b08      	subs	r3, #8
 800657e:	4a12      	ldr	r2, [pc, #72]	@ (80065c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006580:	fba2 2303 	umull	r2, r3, r2, r3
 8006584:	091b      	lsrs	r3, r3, #4
 8006586:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800658c:	089b      	lsrs	r3, r3, #2
 800658e:	009a      	lsls	r2, r3, #2
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	4413      	add	r3, r2
 8006594:	461a      	mov	r2, r3
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a0b      	ldr	r2, [pc, #44]	@ (80065cc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800659e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f003 031f 	and.w	r3, r3, #31
 80065a6:	2201      	movs	r2, #1
 80065a8:	409a      	lsls	r2, r3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80065ae:	bf00      	nop
 80065b0:	371c      	adds	r7, #28
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr
 80065ba:	bf00      	nop
 80065bc:	40020407 	.word	0x40020407
 80065c0:	40020800 	.word	0x40020800
 80065c4:	40020820 	.word	0x40020820
 80065c8:	cccccccd 	.word	0xcccccccd
 80065cc:	40020880 	.word	0x40020880

080065d0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b085      	sub	sp, #20
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80065e0:	68fa      	ldr	r2, [r7, #12]
 80065e2:	4b0b      	ldr	r3, [pc, #44]	@ (8006610 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80065e4:	4413      	add	r3, r2
 80065e6:	009b      	lsls	r3, r3, #2
 80065e8:	461a      	mov	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4a08      	ldr	r2, [pc, #32]	@ (8006614 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80065f2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	3b01      	subs	r3, #1
 80065f8:	f003 031f 	and.w	r3, r3, #31
 80065fc:	2201      	movs	r2, #1
 80065fe:	409a      	lsls	r2, r3
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006604:	bf00      	nop
 8006606:	3714      	adds	r7, #20
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr
 8006610:	1000823f 	.word	0x1000823f
 8006614:	40020940 	.word	0x40020940

08006618 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006618:	b480      	push	{r7}
 800661a:	b087      	sub	sp, #28
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006622:	2300      	movs	r3, #0
 8006624:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006626:	e15a      	b.n	80068de <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	2101      	movs	r1, #1
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	fa01 f303 	lsl.w	r3, r1, r3
 8006634:	4013      	ands	r3, r2
 8006636:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2b00      	cmp	r3, #0
 800663c:	f000 814c 	beq.w	80068d8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	f003 0303 	and.w	r3, r3, #3
 8006648:	2b01      	cmp	r3, #1
 800664a:	d005      	beq.n	8006658 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006654:	2b02      	cmp	r3, #2
 8006656:	d130      	bne.n	80066ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	005b      	lsls	r3, r3, #1
 8006662:	2203      	movs	r2, #3
 8006664:	fa02 f303 	lsl.w	r3, r2, r3
 8006668:	43db      	mvns	r3, r3
 800666a:	693a      	ldr	r2, [r7, #16]
 800666c:	4013      	ands	r3, r2
 800666e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	68da      	ldr	r2, [r3, #12]
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	005b      	lsls	r3, r3, #1
 8006678:	fa02 f303 	lsl.w	r3, r2, r3
 800667c:	693a      	ldr	r2, [r7, #16]
 800667e:	4313      	orrs	r3, r2
 8006680:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	693a      	ldr	r2, [r7, #16]
 8006686:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800668e:	2201      	movs	r2, #1
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	fa02 f303 	lsl.w	r3, r2, r3
 8006696:	43db      	mvns	r3, r3
 8006698:	693a      	ldr	r2, [r7, #16]
 800669a:	4013      	ands	r3, r2
 800669c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	091b      	lsrs	r3, r3, #4
 80066a4:	f003 0201 	and.w	r2, r3, #1
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	fa02 f303 	lsl.w	r3, r2, r3
 80066ae:	693a      	ldr	r2, [r7, #16]
 80066b0:	4313      	orrs	r3, r2
 80066b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	693a      	ldr	r2, [r7, #16]
 80066b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	f003 0303 	and.w	r3, r3, #3
 80066c2:	2b03      	cmp	r3, #3
 80066c4:	d017      	beq.n	80066f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	005b      	lsls	r3, r3, #1
 80066d0:	2203      	movs	r2, #3
 80066d2:	fa02 f303 	lsl.w	r3, r2, r3
 80066d6:	43db      	mvns	r3, r3
 80066d8:	693a      	ldr	r2, [r7, #16]
 80066da:	4013      	ands	r3, r2
 80066dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	689a      	ldr	r2, [r3, #8]
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	005b      	lsls	r3, r3, #1
 80066e6:	fa02 f303 	lsl.w	r3, r2, r3
 80066ea:	693a      	ldr	r2, [r7, #16]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	693a      	ldr	r2, [r7, #16]
 80066f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	f003 0303 	and.w	r3, r3, #3
 80066fe:	2b02      	cmp	r3, #2
 8006700:	d123      	bne.n	800674a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	08da      	lsrs	r2, r3, #3
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	3208      	adds	r2, #8
 800670a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800670e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	f003 0307 	and.w	r3, r3, #7
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	220f      	movs	r2, #15
 800671a:	fa02 f303 	lsl.w	r3, r2, r3
 800671e:	43db      	mvns	r3, r3
 8006720:	693a      	ldr	r2, [r7, #16]
 8006722:	4013      	ands	r3, r2
 8006724:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	691a      	ldr	r2, [r3, #16]
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	f003 0307 	and.w	r3, r3, #7
 8006730:	009b      	lsls	r3, r3, #2
 8006732:	fa02 f303 	lsl.w	r3, r2, r3
 8006736:	693a      	ldr	r2, [r7, #16]
 8006738:	4313      	orrs	r3, r2
 800673a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	08da      	lsrs	r2, r3, #3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	3208      	adds	r2, #8
 8006744:	6939      	ldr	r1, [r7, #16]
 8006746:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	005b      	lsls	r3, r3, #1
 8006754:	2203      	movs	r2, #3
 8006756:	fa02 f303 	lsl.w	r3, r2, r3
 800675a:	43db      	mvns	r3, r3
 800675c:	693a      	ldr	r2, [r7, #16]
 800675e:	4013      	ands	r3, r2
 8006760:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	f003 0203 	and.w	r2, r3, #3
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	005b      	lsls	r3, r3, #1
 800676e:	fa02 f303 	lsl.w	r3, r2, r3
 8006772:	693a      	ldr	r2, [r7, #16]
 8006774:	4313      	orrs	r3, r2
 8006776:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	693a      	ldr	r2, [r7, #16]
 800677c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006786:	2b00      	cmp	r3, #0
 8006788:	f000 80a6 	beq.w	80068d8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800678c:	4b5b      	ldr	r3, [pc, #364]	@ (80068fc <HAL_GPIO_Init+0x2e4>)
 800678e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006790:	4a5a      	ldr	r2, [pc, #360]	@ (80068fc <HAL_GPIO_Init+0x2e4>)
 8006792:	f043 0301 	orr.w	r3, r3, #1
 8006796:	6613      	str	r3, [r2, #96]	@ 0x60
 8006798:	4b58      	ldr	r3, [pc, #352]	@ (80068fc <HAL_GPIO_Init+0x2e4>)
 800679a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800679c:	f003 0301 	and.w	r3, r3, #1
 80067a0:	60bb      	str	r3, [r7, #8]
 80067a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80067a4:	4a56      	ldr	r2, [pc, #344]	@ (8006900 <HAL_GPIO_Init+0x2e8>)
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	089b      	lsrs	r3, r3, #2
 80067aa:	3302      	adds	r3, #2
 80067ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	f003 0303 	and.w	r3, r3, #3
 80067b8:	009b      	lsls	r3, r3, #2
 80067ba:	220f      	movs	r2, #15
 80067bc:	fa02 f303 	lsl.w	r3, r2, r3
 80067c0:	43db      	mvns	r3, r3
 80067c2:	693a      	ldr	r2, [r7, #16]
 80067c4:	4013      	ands	r3, r2
 80067c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80067ce:	d01f      	beq.n	8006810 <HAL_GPIO_Init+0x1f8>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a4c      	ldr	r2, [pc, #304]	@ (8006904 <HAL_GPIO_Init+0x2ec>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d019      	beq.n	800680c <HAL_GPIO_Init+0x1f4>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a4b      	ldr	r2, [pc, #300]	@ (8006908 <HAL_GPIO_Init+0x2f0>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d013      	beq.n	8006808 <HAL_GPIO_Init+0x1f0>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a4a      	ldr	r2, [pc, #296]	@ (800690c <HAL_GPIO_Init+0x2f4>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d00d      	beq.n	8006804 <HAL_GPIO_Init+0x1ec>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4a49      	ldr	r2, [pc, #292]	@ (8006910 <HAL_GPIO_Init+0x2f8>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d007      	beq.n	8006800 <HAL_GPIO_Init+0x1e8>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	4a48      	ldr	r2, [pc, #288]	@ (8006914 <HAL_GPIO_Init+0x2fc>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d101      	bne.n	80067fc <HAL_GPIO_Init+0x1e4>
 80067f8:	2305      	movs	r3, #5
 80067fa:	e00a      	b.n	8006812 <HAL_GPIO_Init+0x1fa>
 80067fc:	2306      	movs	r3, #6
 80067fe:	e008      	b.n	8006812 <HAL_GPIO_Init+0x1fa>
 8006800:	2304      	movs	r3, #4
 8006802:	e006      	b.n	8006812 <HAL_GPIO_Init+0x1fa>
 8006804:	2303      	movs	r3, #3
 8006806:	e004      	b.n	8006812 <HAL_GPIO_Init+0x1fa>
 8006808:	2302      	movs	r3, #2
 800680a:	e002      	b.n	8006812 <HAL_GPIO_Init+0x1fa>
 800680c:	2301      	movs	r3, #1
 800680e:	e000      	b.n	8006812 <HAL_GPIO_Init+0x1fa>
 8006810:	2300      	movs	r3, #0
 8006812:	697a      	ldr	r2, [r7, #20]
 8006814:	f002 0203 	and.w	r2, r2, #3
 8006818:	0092      	lsls	r2, r2, #2
 800681a:	4093      	lsls	r3, r2
 800681c:	693a      	ldr	r2, [r7, #16]
 800681e:	4313      	orrs	r3, r2
 8006820:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006822:	4937      	ldr	r1, [pc, #220]	@ (8006900 <HAL_GPIO_Init+0x2e8>)
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	089b      	lsrs	r3, r3, #2
 8006828:	3302      	adds	r3, #2
 800682a:	693a      	ldr	r2, [r7, #16]
 800682c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006830:	4b39      	ldr	r3, [pc, #228]	@ (8006918 <HAL_GPIO_Init+0x300>)
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	43db      	mvns	r3, r3
 800683a:	693a      	ldr	r2, [r7, #16]
 800683c:	4013      	ands	r3, r2
 800683e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006848:	2b00      	cmp	r3, #0
 800684a:	d003      	beq.n	8006854 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800684c:	693a      	ldr	r2, [r7, #16]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	4313      	orrs	r3, r2
 8006852:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006854:	4a30      	ldr	r2, [pc, #192]	@ (8006918 <HAL_GPIO_Init+0x300>)
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800685a:	4b2f      	ldr	r3, [pc, #188]	@ (8006918 <HAL_GPIO_Init+0x300>)
 800685c:	68db      	ldr	r3, [r3, #12]
 800685e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	43db      	mvns	r3, r3
 8006864:	693a      	ldr	r2, [r7, #16]
 8006866:	4013      	ands	r3, r2
 8006868:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006872:	2b00      	cmp	r3, #0
 8006874:	d003      	beq.n	800687e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006876:	693a      	ldr	r2, [r7, #16]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	4313      	orrs	r3, r2
 800687c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800687e:	4a26      	ldr	r2, [pc, #152]	@ (8006918 <HAL_GPIO_Init+0x300>)
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006884:	4b24      	ldr	r3, [pc, #144]	@ (8006918 <HAL_GPIO_Init+0x300>)
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	43db      	mvns	r3, r3
 800688e:	693a      	ldr	r2, [r7, #16]
 8006890:	4013      	ands	r3, r2
 8006892:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800689c:	2b00      	cmp	r3, #0
 800689e:	d003      	beq.n	80068a8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80068a0:	693a      	ldr	r2, [r7, #16]
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	4313      	orrs	r3, r2
 80068a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80068a8:	4a1b      	ldr	r2, [pc, #108]	@ (8006918 <HAL_GPIO_Init+0x300>)
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80068ae:	4b1a      	ldr	r3, [pc, #104]	@ (8006918 <HAL_GPIO_Init+0x300>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	43db      	mvns	r3, r3
 80068b8:	693a      	ldr	r2, [r7, #16]
 80068ba:	4013      	ands	r3, r2
 80068bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d003      	beq.n	80068d2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80068ca:	693a      	ldr	r2, [r7, #16]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80068d2:	4a11      	ldr	r2, [pc, #68]	@ (8006918 <HAL_GPIO_Init+0x300>)
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	3301      	adds	r3, #1
 80068dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	fa22 f303 	lsr.w	r3, r2, r3
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f47f ae9d 	bne.w	8006628 <HAL_GPIO_Init+0x10>
  }
}
 80068ee:	bf00      	nop
 80068f0:	bf00      	nop
 80068f2:	371c      	adds	r7, #28
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr
 80068fc:	40021000 	.word	0x40021000
 8006900:	40010000 	.word	0x40010000
 8006904:	48000400 	.word	0x48000400
 8006908:	48000800 	.word	0x48000800
 800690c:	48000c00 	.word	0x48000c00
 8006910:	48001000 	.word	0x48001000
 8006914:	48001400 	.word	0x48001400
 8006918:	40010400 	.word	0x40010400

0800691c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800691c:	b480      	push	{r7}
 800691e:	b085      	sub	sp, #20
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	460b      	mov	r3, r1
 8006926:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	691a      	ldr	r2, [r3, #16]
 800692c:	887b      	ldrh	r3, [r7, #2]
 800692e:	4013      	ands	r3, r2
 8006930:	2b00      	cmp	r3, #0
 8006932:	d002      	beq.n	800693a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006934:	2301      	movs	r3, #1
 8006936:	73fb      	strb	r3, [r7, #15]
 8006938:	e001      	b.n	800693e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800693a:	2300      	movs	r3, #0
 800693c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800693e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006940:	4618      	mov	r0, r3
 8006942:	3714      	adds	r7, #20
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr

0800694c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	460b      	mov	r3, r1
 8006956:	807b      	strh	r3, [r7, #2]
 8006958:	4613      	mov	r3, r2
 800695a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800695c:	787b      	ldrb	r3, [r7, #1]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d003      	beq.n	800696a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006962:	887a      	ldrh	r2, [r7, #2]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006968:	e002      	b.n	8006970 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800696a:	887a      	ldrh	r2, [r7, #2]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006970:	bf00      	nop
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr

0800697c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800697c:	b480      	push	{r7}
 800697e:	b085      	sub	sp, #20
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
 8006984:	460b      	mov	r3, r1
 8006986:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	695b      	ldr	r3, [r3, #20]
 800698c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800698e:	887a      	ldrh	r2, [r7, #2]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	4013      	ands	r3, r2
 8006994:	041a      	lsls	r2, r3, #16
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	43d9      	mvns	r1, r3
 800699a:	887b      	ldrh	r3, [r7, #2]
 800699c:	400b      	ands	r3, r1
 800699e:	431a      	orrs	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	619a      	str	r2, [r3, #24]
}
 80069a4:	bf00      	nop
 80069a6:	3714      	adds	r7, #20
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b082      	sub	sp, #8
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	4603      	mov	r3, r0
 80069b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80069ba:	4b08      	ldr	r3, [pc, #32]	@ (80069dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80069bc:	695a      	ldr	r2, [r3, #20]
 80069be:	88fb      	ldrh	r3, [r7, #6]
 80069c0:	4013      	ands	r3, r2
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d006      	beq.n	80069d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80069c6:	4a05      	ldr	r2, [pc, #20]	@ (80069dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80069c8:	88fb      	ldrh	r3, [r7, #6]
 80069ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80069cc:	88fb      	ldrh	r3, [r7, #6]
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7fc fa8e 	bl	8002ef0 <HAL_GPIO_EXTI_Callback>
  }
}
 80069d4:	bf00      	nop
 80069d6:	3708      	adds	r7, #8
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}
 80069dc:	40010400 	.word	0x40010400

080069e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b085      	sub	sp, #20
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d141      	bne.n	8006a72 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80069ee:	4b4b      	ldr	r3, [pc, #300]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80069f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069fa:	d131      	bne.n	8006a60 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80069fc:	4b47      	ldr	r3, [pc, #284]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a02:	4a46      	ldr	r2, [pc, #280]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006a0c:	4b43      	ldr	r3, [pc, #268]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006a14:	4a41      	ldr	r2, [pc, #260]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006a1a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006a1c:	4b40      	ldr	r3, [pc, #256]	@ (8006b20 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	2232      	movs	r2, #50	@ 0x32
 8006a22:	fb02 f303 	mul.w	r3, r2, r3
 8006a26:	4a3f      	ldr	r2, [pc, #252]	@ (8006b24 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006a28:	fba2 2303 	umull	r2, r3, r2, r3
 8006a2c:	0c9b      	lsrs	r3, r3, #18
 8006a2e:	3301      	adds	r3, #1
 8006a30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006a32:	e002      	b.n	8006a3a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	3b01      	subs	r3, #1
 8006a38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006a3a:	4b38      	ldr	r3, [pc, #224]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a3c:	695b      	ldr	r3, [r3, #20]
 8006a3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a46:	d102      	bne.n	8006a4e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d1f2      	bne.n	8006a34 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006a4e:	4b33      	ldr	r3, [pc, #204]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a50:	695b      	ldr	r3, [r3, #20]
 8006a52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a5a:	d158      	bne.n	8006b0e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	e057      	b.n	8006b10 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a60:	4b2e      	ldr	r3, [pc, #184]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a66:	4a2d      	ldr	r2, [pc, #180]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006a70:	e04d      	b.n	8006b0e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a78:	d141      	bne.n	8006afe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a7a:	4b28      	ldr	r3, [pc, #160]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006a82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a86:	d131      	bne.n	8006aec <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a88:	4b24      	ldr	r3, [pc, #144]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a8e:	4a23      	ldr	r2, [pc, #140]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a94:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006a98:	4b20      	ldr	r3, [pc, #128]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006aa0:	4a1e      	ldr	r2, [pc, #120]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006aa2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006aa6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8006b20 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	2232      	movs	r2, #50	@ 0x32
 8006aae:	fb02 f303 	mul.w	r3, r2, r3
 8006ab2:	4a1c      	ldr	r2, [pc, #112]	@ (8006b24 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ab8:	0c9b      	lsrs	r3, r3, #18
 8006aba:	3301      	adds	r3, #1
 8006abc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006abe:	e002      	b.n	8006ac6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	3b01      	subs	r3, #1
 8006ac4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ac6:	4b15      	ldr	r3, [pc, #84]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ac8:	695b      	ldr	r3, [r3, #20]
 8006aca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ace:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ad2:	d102      	bne.n	8006ada <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d1f2      	bne.n	8006ac0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006ada:	4b10      	ldr	r3, [pc, #64]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006adc:	695b      	ldr	r3, [r3, #20]
 8006ade:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ae2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ae6:	d112      	bne.n	8006b0e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006ae8:	2303      	movs	r3, #3
 8006aea:	e011      	b.n	8006b10 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006aec:	4b0b      	ldr	r3, [pc, #44]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006aee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006af2:	4a0a      	ldr	r2, [pc, #40]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006af4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006af8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006afc:	e007      	b.n	8006b0e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006afe:	4b07      	ldr	r3, [pc, #28]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006b06:	4a05      	ldr	r2, [pc, #20]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b08:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006b0c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006b0e:	2300      	movs	r3, #0
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3714      	adds	r7, #20
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr
 8006b1c:	40007000 	.word	0x40007000
 8006b20:	200002d4 	.word	0x200002d4
 8006b24:	431bde83 	.word	0x431bde83

08006b28 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006b2c:	4b05      	ldr	r3, [pc, #20]	@ (8006b44 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	4a04      	ldr	r2, [pc, #16]	@ (8006b44 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006b32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006b36:	6093      	str	r3, [r2, #8]
}
 8006b38:	bf00      	nop
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr
 8006b42:	bf00      	nop
 8006b44:	40007000 	.word	0x40007000

08006b48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b088      	sub	sp, #32
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d101      	bne.n	8006b5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e2fe      	b.n	8007158 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f003 0301 	and.w	r3, r3, #1
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d075      	beq.n	8006c52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b66:	4b97      	ldr	r3, [pc, #604]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	f003 030c 	and.w	r3, r3, #12
 8006b6e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b70:	4b94      	ldr	r3, [pc, #592]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006b72:	68db      	ldr	r3, [r3, #12]
 8006b74:	f003 0303 	and.w	r3, r3, #3
 8006b78:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006b7a:	69bb      	ldr	r3, [r7, #24]
 8006b7c:	2b0c      	cmp	r3, #12
 8006b7e:	d102      	bne.n	8006b86 <HAL_RCC_OscConfig+0x3e>
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	2b03      	cmp	r3, #3
 8006b84:	d002      	beq.n	8006b8c <HAL_RCC_OscConfig+0x44>
 8006b86:	69bb      	ldr	r3, [r7, #24]
 8006b88:	2b08      	cmp	r3, #8
 8006b8a:	d10b      	bne.n	8006ba4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b8c:	4b8d      	ldr	r3, [pc, #564]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d05b      	beq.n	8006c50 <HAL_RCC_OscConfig+0x108>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d157      	bne.n	8006c50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	e2d9      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bac:	d106      	bne.n	8006bbc <HAL_RCC_OscConfig+0x74>
 8006bae:	4b85      	ldr	r3, [pc, #532]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a84      	ldr	r2, [pc, #528]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006bb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bb8:	6013      	str	r3, [r2, #0]
 8006bba:	e01d      	b.n	8006bf8 <HAL_RCC_OscConfig+0xb0>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006bc4:	d10c      	bne.n	8006be0 <HAL_RCC_OscConfig+0x98>
 8006bc6:	4b7f      	ldr	r3, [pc, #508]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a7e      	ldr	r2, [pc, #504]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006bcc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006bd0:	6013      	str	r3, [r2, #0]
 8006bd2:	4b7c      	ldr	r3, [pc, #496]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a7b      	ldr	r2, [pc, #492]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006bd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bdc:	6013      	str	r3, [r2, #0]
 8006bde:	e00b      	b.n	8006bf8 <HAL_RCC_OscConfig+0xb0>
 8006be0:	4b78      	ldr	r3, [pc, #480]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4a77      	ldr	r2, [pc, #476]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006be6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bea:	6013      	str	r3, [r2, #0]
 8006bec:	4b75      	ldr	r3, [pc, #468]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a74      	ldr	r2, [pc, #464]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006bf2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006bf6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d013      	beq.n	8006c28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c00:	f7fd fa9a 	bl	8004138 <HAL_GetTick>
 8006c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c06:	e008      	b.n	8006c1a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c08:	f7fd fa96 	bl	8004138 <HAL_GetTick>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	2b64      	cmp	r3, #100	@ 0x64
 8006c14:	d901      	bls.n	8006c1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006c16:	2303      	movs	r3, #3
 8006c18:	e29e      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c1a:	4b6a      	ldr	r3, [pc, #424]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d0f0      	beq.n	8006c08 <HAL_RCC_OscConfig+0xc0>
 8006c26:	e014      	b.n	8006c52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c28:	f7fd fa86 	bl	8004138 <HAL_GetTick>
 8006c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006c2e:	e008      	b.n	8006c42 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c30:	f7fd fa82 	bl	8004138 <HAL_GetTick>
 8006c34:	4602      	mov	r2, r0
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	1ad3      	subs	r3, r2, r3
 8006c3a:	2b64      	cmp	r3, #100	@ 0x64
 8006c3c:	d901      	bls.n	8006c42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006c3e:	2303      	movs	r3, #3
 8006c40:	e28a      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006c42:	4b60      	ldr	r3, [pc, #384]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d1f0      	bne.n	8006c30 <HAL_RCC_OscConfig+0xe8>
 8006c4e:	e000      	b.n	8006c52 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f003 0302 	and.w	r3, r3, #2
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d075      	beq.n	8006d4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006c5e:	4b59      	ldr	r3, [pc, #356]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	f003 030c 	and.w	r3, r3, #12
 8006c66:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006c68:	4b56      	ldr	r3, [pc, #344]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	f003 0303 	and.w	r3, r3, #3
 8006c70:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	2b0c      	cmp	r3, #12
 8006c76:	d102      	bne.n	8006c7e <HAL_RCC_OscConfig+0x136>
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	2b02      	cmp	r3, #2
 8006c7c:	d002      	beq.n	8006c84 <HAL_RCC_OscConfig+0x13c>
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	2b04      	cmp	r3, #4
 8006c82:	d11f      	bne.n	8006cc4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006c84:	4b4f      	ldr	r3, [pc, #316]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d005      	beq.n	8006c9c <HAL_RCC_OscConfig+0x154>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d101      	bne.n	8006c9c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	e25d      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c9c:	4b49      	ldr	r3, [pc, #292]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	691b      	ldr	r3, [r3, #16]
 8006ca8:	061b      	lsls	r3, r3, #24
 8006caa:	4946      	ldr	r1, [pc, #280]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006cac:	4313      	orrs	r3, r2
 8006cae:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006cb0:	4b45      	ldr	r3, [pc, #276]	@ (8006dc8 <HAL_RCC_OscConfig+0x280>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	f7fd f9f3 	bl	80040a0 <HAL_InitTick>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d043      	beq.n	8006d48 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	e249      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d023      	beq.n	8006d14 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ccc:	4b3d      	ldr	r3, [pc, #244]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a3c      	ldr	r2, [pc, #240]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006cd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cd8:	f7fd fa2e 	bl	8004138 <HAL_GetTick>
 8006cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006cde:	e008      	b.n	8006cf2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ce0:	f7fd fa2a 	bl	8004138 <HAL_GetTick>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	1ad3      	subs	r3, r2, r3
 8006cea:	2b02      	cmp	r3, #2
 8006cec:	d901      	bls.n	8006cf2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006cee:	2303      	movs	r3, #3
 8006cf0:	e232      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006cf2:	4b34      	ldr	r3, [pc, #208]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d0f0      	beq.n	8006ce0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cfe:	4b31      	ldr	r3, [pc, #196]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	691b      	ldr	r3, [r3, #16]
 8006d0a:	061b      	lsls	r3, r3, #24
 8006d0c:	492d      	ldr	r1, [pc, #180]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	604b      	str	r3, [r1, #4]
 8006d12:	e01a      	b.n	8006d4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d14:	4b2b      	ldr	r3, [pc, #172]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a2a      	ldr	r2, [pc, #168]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006d1a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d20:	f7fd fa0a 	bl	8004138 <HAL_GetTick>
 8006d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006d26:	e008      	b.n	8006d3a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d28:	f7fd fa06 	bl	8004138 <HAL_GetTick>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	1ad3      	subs	r3, r2, r3
 8006d32:	2b02      	cmp	r3, #2
 8006d34:	d901      	bls.n	8006d3a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006d36:	2303      	movs	r3, #3
 8006d38:	e20e      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006d3a:	4b22      	ldr	r3, [pc, #136]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1f0      	bne.n	8006d28 <HAL_RCC_OscConfig+0x1e0>
 8006d46:	e000      	b.n	8006d4a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d48:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f003 0308 	and.w	r3, r3, #8
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d041      	beq.n	8006dda <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	695b      	ldr	r3, [r3, #20]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d01c      	beq.n	8006d98 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d5e:	4b19      	ldr	r3, [pc, #100]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006d60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d64:	4a17      	ldr	r2, [pc, #92]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006d66:	f043 0301 	orr.w	r3, r3, #1
 8006d6a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d6e:	f7fd f9e3 	bl	8004138 <HAL_GetTick>
 8006d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006d74:	e008      	b.n	8006d88 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d76:	f7fd f9df 	bl	8004138 <HAL_GetTick>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	1ad3      	subs	r3, r2, r3
 8006d80:	2b02      	cmp	r3, #2
 8006d82:	d901      	bls.n	8006d88 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006d84:	2303      	movs	r3, #3
 8006d86:	e1e7      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006d88:	4b0e      	ldr	r3, [pc, #56]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006d8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d8e:	f003 0302 	and.w	r3, r3, #2
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d0ef      	beq.n	8006d76 <HAL_RCC_OscConfig+0x22e>
 8006d96:	e020      	b.n	8006dda <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d98:	4b0a      	ldr	r3, [pc, #40]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006d9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d9e:	4a09      	ldr	r2, [pc, #36]	@ (8006dc4 <HAL_RCC_OscConfig+0x27c>)
 8006da0:	f023 0301 	bic.w	r3, r3, #1
 8006da4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006da8:	f7fd f9c6 	bl	8004138 <HAL_GetTick>
 8006dac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006dae:	e00d      	b.n	8006dcc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006db0:	f7fd f9c2 	bl	8004138 <HAL_GetTick>
 8006db4:	4602      	mov	r2, r0
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	2b02      	cmp	r3, #2
 8006dbc:	d906      	bls.n	8006dcc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006dbe:	2303      	movs	r3, #3
 8006dc0:	e1ca      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
 8006dc2:	bf00      	nop
 8006dc4:	40021000 	.word	0x40021000
 8006dc8:	200002d8 	.word	0x200002d8
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006dcc:	4b8c      	ldr	r3, [pc, #560]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006dce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006dd2:	f003 0302 	and.w	r3, r3, #2
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1ea      	bne.n	8006db0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f003 0304 	and.w	r3, r3, #4
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	f000 80a6 	beq.w	8006f34 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006de8:	2300      	movs	r3, #0
 8006dea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006dec:	4b84      	ldr	r3, [pc, #528]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006df0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d101      	bne.n	8006dfc <HAL_RCC_OscConfig+0x2b4>
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e000      	b.n	8006dfe <HAL_RCC_OscConfig+0x2b6>
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d00d      	beq.n	8006e1e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e02:	4b7f      	ldr	r3, [pc, #508]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e06:	4a7e      	ldr	r2, [pc, #504]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006e08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e0e:	4b7c      	ldr	r3, [pc, #496]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e16:	60fb      	str	r3, [r7, #12]
 8006e18:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006e1e:	4b79      	ldr	r3, [pc, #484]	@ (8007004 <HAL_RCC_OscConfig+0x4bc>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d118      	bne.n	8006e5c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006e2a:	4b76      	ldr	r3, [pc, #472]	@ (8007004 <HAL_RCC_OscConfig+0x4bc>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a75      	ldr	r2, [pc, #468]	@ (8007004 <HAL_RCC_OscConfig+0x4bc>)
 8006e30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006e36:	f7fd f97f 	bl	8004138 <HAL_GetTick>
 8006e3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006e3c:	e008      	b.n	8006e50 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e3e:	f7fd f97b 	bl	8004138 <HAL_GetTick>
 8006e42:	4602      	mov	r2, r0
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	1ad3      	subs	r3, r2, r3
 8006e48:	2b02      	cmp	r3, #2
 8006e4a:	d901      	bls.n	8006e50 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	e183      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006e50:	4b6c      	ldr	r3, [pc, #432]	@ (8007004 <HAL_RCC_OscConfig+0x4bc>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d0f0      	beq.n	8006e3e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d108      	bne.n	8006e76 <HAL_RCC_OscConfig+0x32e>
 8006e64:	4b66      	ldr	r3, [pc, #408]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e6a:	4a65      	ldr	r2, [pc, #404]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006e6c:	f043 0301 	orr.w	r3, r3, #1
 8006e70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006e74:	e024      	b.n	8006ec0 <HAL_RCC_OscConfig+0x378>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	689b      	ldr	r3, [r3, #8]
 8006e7a:	2b05      	cmp	r3, #5
 8006e7c:	d110      	bne.n	8006ea0 <HAL_RCC_OscConfig+0x358>
 8006e7e:	4b60      	ldr	r3, [pc, #384]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e84:	4a5e      	ldr	r2, [pc, #376]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006e86:	f043 0304 	orr.w	r3, r3, #4
 8006e8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006e8e:	4b5c      	ldr	r3, [pc, #368]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e94:	4a5a      	ldr	r2, [pc, #360]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006e96:	f043 0301 	orr.w	r3, r3, #1
 8006e9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006e9e:	e00f      	b.n	8006ec0 <HAL_RCC_OscConfig+0x378>
 8006ea0:	4b57      	ldr	r3, [pc, #348]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ea6:	4a56      	ldr	r2, [pc, #344]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006ea8:	f023 0301 	bic.w	r3, r3, #1
 8006eac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006eb0:	4b53      	ldr	r3, [pc, #332]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eb6:	4a52      	ldr	r2, [pc, #328]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006eb8:	f023 0304 	bic.w	r3, r3, #4
 8006ebc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d016      	beq.n	8006ef6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ec8:	f7fd f936 	bl	8004138 <HAL_GetTick>
 8006ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ece:	e00a      	b.n	8006ee6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ed0:	f7fd f932 	bl	8004138 <HAL_GetTick>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	1ad3      	subs	r3, r2, r3
 8006eda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d901      	bls.n	8006ee6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006ee2:	2303      	movs	r3, #3
 8006ee4:	e138      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ee6:	4b46      	ldr	r3, [pc, #280]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eec:	f003 0302 	and.w	r3, r3, #2
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d0ed      	beq.n	8006ed0 <HAL_RCC_OscConfig+0x388>
 8006ef4:	e015      	b.n	8006f22 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ef6:	f7fd f91f 	bl	8004138 <HAL_GetTick>
 8006efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006efc:	e00a      	b.n	8006f14 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006efe:	f7fd f91b 	bl	8004138 <HAL_GetTick>
 8006f02:	4602      	mov	r2, r0
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	1ad3      	subs	r3, r2, r3
 8006f08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d901      	bls.n	8006f14 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006f10:	2303      	movs	r3, #3
 8006f12:	e121      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006f14:	4b3a      	ldr	r3, [pc, #232]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f1a:	f003 0302 	and.w	r3, r3, #2
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d1ed      	bne.n	8006efe <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006f22:	7ffb      	ldrb	r3, [r7, #31]
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	d105      	bne.n	8006f34 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f28:	4b35      	ldr	r3, [pc, #212]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f2c:	4a34      	ldr	r2, [pc, #208]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006f2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f32:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f003 0320 	and.w	r3, r3, #32
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d03c      	beq.n	8006fba <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	699b      	ldr	r3, [r3, #24]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d01c      	beq.n	8006f82 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006f48:	4b2d      	ldr	r3, [pc, #180]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006f4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f4e:	4a2c      	ldr	r2, [pc, #176]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006f50:	f043 0301 	orr.w	r3, r3, #1
 8006f54:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f58:	f7fd f8ee 	bl	8004138 <HAL_GetTick>
 8006f5c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006f5e:	e008      	b.n	8006f72 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006f60:	f7fd f8ea 	bl	8004138 <HAL_GetTick>
 8006f64:	4602      	mov	r2, r0
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	1ad3      	subs	r3, r2, r3
 8006f6a:	2b02      	cmp	r3, #2
 8006f6c:	d901      	bls.n	8006f72 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006f6e:	2303      	movs	r3, #3
 8006f70:	e0f2      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006f72:	4b23      	ldr	r3, [pc, #140]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006f74:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f78:	f003 0302 	and.w	r3, r3, #2
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d0ef      	beq.n	8006f60 <HAL_RCC_OscConfig+0x418>
 8006f80:	e01b      	b.n	8006fba <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006f82:	4b1f      	ldr	r3, [pc, #124]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006f84:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f88:	4a1d      	ldr	r2, [pc, #116]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006f8a:	f023 0301 	bic.w	r3, r3, #1
 8006f8e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f92:	f7fd f8d1 	bl	8004138 <HAL_GetTick>
 8006f96:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006f98:	e008      	b.n	8006fac <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006f9a:	f7fd f8cd 	bl	8004138 <HAL_GetTick>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	1ad3      	subs	r3, r2, r3
 8006fa4:	2b02      	cmp	r3, #2
 8006fa6:	d901      	bls.n	8006fac <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006fa8:	2303      	movs	r3, #3
 8006faa:	e0d5      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006fac:	4b14      	ldr	r3, [pc, #80]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006fae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006fb2:	f003 0302 	and.w	r3, r3, #2
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d1ef      	bne.n	8006f9a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	69db      	ldr	r3, [r3, #28]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	f000 80c9 	beq.w	8007156 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006fc4:	4b0e      	ldr	r3, [pc, #56]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f003 030c 	and.w	r3, r3, #12
 8006fcc:	2b0c      	cmp	r3, #12
 8006fce:	f000 8083 	beq.w	80070d8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	69db      	ldr	r3, [r3, #28]
 8006fd6:	2b02      	cmp	r3, #2
 8006fd8:	d15e      	bne.n	8007098 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fda:	4b09      	ldr	r3, [pc, #36]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a08      	ldr	r2, [pc, #32]	@ (8007000 <HAL_RCC_OscConfig+0x4b8>)
 8006fe0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006fe4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fe6:	f7fd f8a7 	bl	8004138 <HAL_GetTick>
 8006fea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006fec:	e00c      	b.n	8007008 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fee:	f7fd f8a3 	bl	8004138 <HAL_GetTick>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	1ad3      	subs	r3, r2, r3
 8006ff8:	2b02      	cmp	r3, #2
 8006ffa:	d905      	bls.n	8007008 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006ffc:	2303      	movs	r3, #3
 8006ffe:	e0ab      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
 8007000:	40021000 	.word	0x40021000
 8007004:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007008:	4b55      	ldr	r3, [pc, #340]	@ (8007160 <HAL_RCC_OscConfig+0x618>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007010:	2b00      	cmp	r3, #0
 8007012:	d1ec      	bne.n	8006fee <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007014:	4b52      	ldr	r3, [pc, #328]	@ (8007160 <HAL_RCC_OscConfig+0x618>)
 8007016:	68da      	ldr	r2, [r3, #12]
 8007018:	4b52      	ldr	r3, [pc, #328]	@ (8007164 <HAL_RCC_OscConfig+0x61c>)
 800701a:	4013      	ands	r3, r2
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	6a11      	ldr	r1, [r2, #32]
 8007020:	687a      	ldr	r2, [r7, #4]
 8007022:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007024:	3a01      	subs	r2, #1
 8007026:	0112      	lsls	r2, r2, #4
 8007028:	4311      	orrs	r1, r2
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800702e:	0212      	lsls	r2, r2, #8
 8007030:	4311      	orrs	r1, r2
 8007032:	687a      	ldr	r2, [r7, #4]
 8007034:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007036:	0852      	lsrs	r2, r2, #1
 8007038:	3a01      	subs	r2, #1
 800703a:	0552      	lsls	r2, r2, #21
 800703c:	4311      	orrs	r1, r2
 800703e:	687a      	ldr	r2, [r7, #4]
 8007040:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007042:	0852      	lsrs	r2, r2, #1
 8007044:	3a01      	subs	r2, #1
 8007046:	0652      	lsls	r2, r2, #25
 8007048:	4311      	orrs	r1, r2
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800704e:	06d2      	lsls	r2, r2, #27
 8007050:	430a      	orrs	r2, r1
 8007052:	4943      	ldr	r1, [pc, #268]	@ (8007160 <HAL_RCC_OscConfig+0x618>)
 8007054:	4313      	orrs	r3, r2
 8007056:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007058:	4b41      	ldr	r3, [pc, #260]	@ (8007160 <HAL_RCC_OscConfig+0x618>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a40      	ldr	r2, [pc, #256]	@ (8007160 <HAL_RCC_OscConfig+0x618>)
 800705e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007062:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007064:	4b3e      	ldr	r3, [pc, #248]	@ (8007160 <HAL_RCC_OscConfig+0x618>)
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	4a3d      	ldr	r2, [pc, #244]	@ (8007160 <HAL_RCC_OscConfig+0x618>)
 800706a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800706e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007070:	f7fd f862 	bl	8004138 <HAL_GetTick>
 8007074:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007076:	e008      	b.n	800708a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007078:	f7fd f85e 	bl	8004138 <HAL_GetTick>
 800707c:	4602      	mov	r2, r0
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	1ad3      	subs	r3, r2, r3
 8007082:	2b02      	cmp	r3, #2
 8007084:	d901      	bls.n	800708a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007086:	2303      	movs	r3, #3
 8007088:	e066      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800708a:	4b35      	ldr	r3, [pc, #212]	@ (8007160 <HAL_RCC_OscConfig+0x618>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007092:	2b00      	cmp	r3, #0
 8007094:	d0f0      	beq.n	8007078 <HAL_RCC_OscConfig+0x530>
 8007096:	e05e      	b.n	8007156 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007098:	4b31      	ldr	r3, [pc, #196]	@ (8007160 <HAL_RCC_OscConfig+0x618>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a30      	ldr	r2, [pc, #192]	@ (8007160 <HAL_RCC_OscConfig+0x618>)
 800709e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80070a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070a4:	f7fd f848 	bl	8004138 <HAL_GetTick>
 80070a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80070aa:	e008      	b.n	80070be <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070ac:	f7fd f844 	bl	8004138 <HAL_GetTick>
 80070b0:	4602      	mov	r2, r0
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	1ad3      	subs	r3, r2, r3
 80070b6:	2b02      	cmp	r3, #2
 80070b8:	d901      	bls.n	80070be <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80070ba:	2303      	movs	r3, #3
 80070bc:	e04c      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80070be:	4b28      	ldr	r3, [pc, #160]	@ (8007160 <HAL_RCC_OscConfig+0x618>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d1f0      	bne.n	80070ac <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80070ca:	4b25      	ldr	r3, [pc, #148]	@ (8007160 <HAL_RCC_OscConfig+0x618>)
 80070cc:	68da      	ldr	r2, [r3, #12]
 80070ce:	4924      	ldr	r1, [pc, #144]	@ (8007160 <HAL_RCC_OscConfig+0x618>)
 80070d0:	4b25      	ldr	r3, [pc, #148]	@ (8007168 <HAL_RCC_OscConfig+0x620>)
 80070d2:	4013      	ands	r3, r2
 80070d4:	60cb      	str	r3, [r1, #12]
 80070d6:	e03e      	b.n	8007156 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	69db      	ldr	r3, [r3, #28]
 80070dc:	2b01      	cmp	r3, #1
 80070de:	d101      	bne.n	80070e4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e039      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80070e4:	4b1e      	ldr	r3, [pc, #120]	@ (8007160 <HAL_RCC_OscConfig+0x618>)
 80070e6:	68db      	ldr	r3, [r3, #12]
 80070e8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	f003 0203 	and.w	r2, r3, #3
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6a1b      	ldr	r3, [r3, #32]
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d12c      	bne.n	8007152 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007102:	3b01      	subs	r3, #1
 8007104:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007106:	429a      	cmp	r2, r3
 8007108:	d123      	bne.n	8007152 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007114:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007116:	429a      	cmp	r2, r3
 8007118:	d11b      	bne.n	8007152 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007124:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007126:	429a      	cmp	r2, r3
 8007128:	d113      	bne.n	8007152 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007134:	085b      	lsrs	r3, r3, #1
 8007136:	3b01      	subs	r3, #1
 8007138:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800713a:	429a      	cmp	r2, r3
 800713c:	d109      	bne.n	8007152 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007148:	085b      	lsrs	r3, r3, #1
 800714a:	3b01      	subs	r3, #1
 800714c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800714e:	429a      	cmp	r2, r3
 8007150:	d001      	beq.n	8007156 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007152:	2301      	movs	r3, #1
 8007154:	e000      	b.n	8007158 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007156:	2300      	movs	r3, #0
}
 8007158:	4618      	mov	r0, r3
 800715a:	3720      	adds	r7, #32
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}
 8007160:	40021000 	.word	0x40021000
 8007164:	019f800c 	.word	0x019f800c
 8007168:	feeefffc 	.word	0xfeeefffc

0800716c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b086      	sub	sp, #24
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007176:	2300      	movs	r3, #0
 8007178:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d101      	bne.n	8007184 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007180:	2301      	movs	r3, #1
 8007182:	e11e      	b.n	80073c2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007184:	4b91      	ldr	r3, [pc, #580]	@ (80073cc <HAL_RCC_ClockConfig+0x260>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 030f 	and.w	r3, r3, #15
 800718c:	683a      	ldr	r2, [r7, #0]
 800718e:	429a      	cmp	r2, r3
 8007190:	d910      	bls.n	80071b4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007192:	4b8e      	ldr	r3, [pc, #568]	@ (80073cc <HAL_RCC_ClockConfig+0x260>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f023 020f 	bic.w	r2, r3, #15
 800719a:	498c      	ldr	r1, [pc, #560]	@ (80073cc <HAL_RCC_ClockConfig+0x260>)
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	4313      	orrs	r3, r2
 80071a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071a2:	4b8a      	ldr	r3, [pc, #552]	@ (80073cc <HAL_RCC_ClockConfig+0x260>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f003 030f 	and.w	r3, r3, #15
 80071aa:	683a      	ldr	r2, [r7, #0]
 80071ac:	429a      	cmp	r2, r3
 80071ae:	d001      	beq.n	80071b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80071b0:	2301      	movs	r3, #1
 80071b2:	e106      	b.n	80073c2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f003 0301 	and.w	r3, r3, #1
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d073      	beq.n	80072a8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	2b03      	cmp	r3, #3
 80071c6:	d129      	bne.n	800721c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071c8:	4b81      	ldr	r3, [pc, #516]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d101      	bne.n	80071d8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e0f4      	b.n	80073c2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80071d8:	f000 f99e 	bl	8007518 <RCC_GetSysClockFreqFromPLLSource>
 80071dc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	4a7c      	ldr	r2, [pc, #496]	@ (80073d4 <HAL_RCC_ClockConfig+0x268>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d93f      	bls.n	8007266 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80071e6:	4b7a      	ldr	r3, [pc, #488]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d009      	beq.n	8007206 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d033      	beq.n	8007266 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007202:	2b00      	cmp	r3, #0
 8007204:	d12f      	bne.n	8007266 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007206:	4b72      	ldr	r3, [pc, #456]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800720e:	4a70      	ldr	r2, [pc, #448]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 8007210:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007214:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007216:	2380      	movs	r3, #128	@ 0x80
 8007218:	617b      	str	r3, [r7, #20]
 800721a:	e024      	b.n	8007266 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	2b02      	cmp	r3, #2
 8007222:	d107      	bne.n	8007234 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007224:	4b6a      	ldr	r3, [pc, #424]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800722c:	2b00      	cmp	r3, #0
 800722e:	d109      	bne.n	8007244 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	e0c6      	b.n	80073c2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007234:	4b66      	ldr	r3, [pc, #408]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800723c:	2b00      	cmp	r3, #0
 800723e:	d101      	bne.n	8007244 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	e0be      	b.n	80073c2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007244:	f000 f8ce 	bl	80073e4 <HAL_RCC_GetSysClockFreq>
 8007248:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	4a61      	ldr	r2, [pc, #388]	@ (80073d4 <HAL_RCC_ClockConfig+0x268>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d909      	bls.n	8007266 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007252:	4b5f      	ldr	r3, [pc, #380]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 8007254:	689b      	ldr	r3, [r3, #8]
 8007256:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800725a:	4a5d      	ldr	r2, [pc, #372]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 800725c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007260:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007262:	2380      	movs	r3, #128	@ 0x80
 8007264:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007266:	4b5a      	ldr	r3, [pc, #360]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 8007268:	689b      	ldr	r3, [r3, #8]
 800726a:	f023 0203 	bic.w	r2, r3, #3
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	4957      	ldr	r1, [pc, #348]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 8007274:	4313      	orrs	r3, r2
 8007276:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007278:	f7fc ff5e 	bl	8004138 <HAL_GetTick>
 800727c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800727e:	e00a      	b.n	8007296 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007280:	f7fc ff5a 	bl	8004138 <HAL_GetTick>
 8007284:	4602      	mov	r2, r0
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	1ad3      	subs	r3, r2, r3
 800728a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800728e:	4293      	cmp	r3, r2
 8007290:	d901      	bls.n	8007296 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007292:	2303      	movs	r3, #3
 8007294:	e095      	b.n	80073c2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007296:	4b4e      	ldr	r3, [pc, #312]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	f003 020c 	and.w	r2, r3, #12
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	429a      	cmp	r2, r3
 80072a6:	d1eb      	bne.n	8007280 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 0302 	and.w	r3, r3, #2
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d023      	beq.n	80072fc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f003 0304 	and.w	r3, r3, #4
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d005      	beq.n	80072cc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80072c0:	4b43      	ldr	r3, [pc, #268]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	4a42      	ldr	r2, [pc, #264]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 80072c6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80072ca:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f003 0308 	and.w	r3, r3, #8
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d007      	beq.n	80072e8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80072d8:	4b3d      	ldr	r3, [pc, #244]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80072e0:	4a3b      	ldr	r2, [pc, #236]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 80072e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80072e6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80072e8:	4b39      	ldr	r3, [pc, #228]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	689b      	ldr	r3, [r3, #8]
 80072f4:	4936      	ldr	r1, [pc, #216]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 80072f6:	4313      	orrs	r3, r2
 80072f8:	608b      	str	r3, [r1, #8]
 80072fa:	e008      	b.n	800730e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	2b80      	cmp	r3, #128	@ 0x80
 8007300:	d105      	bne.n	800730e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007302:	4b33      	ldr	r3, [pc, #204]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 8007304:	689b      	ldr	r3, [r3, #8]
 8007306:	4a32      	ldr	r2, [pc, #200]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 8007308:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800730c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800730e:	4b2f      	ldr	r3, [pc, #188]	@ (80073cc <HAL_RCC_ClockConfig+0x260>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f003 030f 	and.w	r3, r3, #15
 8007316:	683a      	ldr	r2, [r7, #0]
 8007318:	429a      	cmp	r2, r3
 800731a:	d21d      	bcs.n	8007358 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800731c:	4b2b      	ldr	r3, [pc, #172]	@ (80073cc <HAL_RCC_ClockConfig+0x260>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f023 020f 	bic.w	r2, r3, #15
 8007324:	4929      	ldr	r1, [pc, #164]	@ (80073cc <HAL_RCC_ClockConfig+0x260>)
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	4313      	orrs	r3, r2
 800732a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800732c:	f7fc ff04 	bl	8004138 <HAL_GetTick>
 8007330:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007332:	e00a      	b.n	800734a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007334:	f7fc ff00 	bl	8004138 <HAL_GetTick>
 8007338:	4602      	mov	r2, r0
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	1ad3      	subs	r3, r2, r3
 800733e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007342:	4293      	cmp	r3, r2
 8007344:	d901      	bls.n	800734a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007346:	2303      	movs	r3, #3
 8007348:	e03b      	b.n	80073c2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800734a:	4b20      	ldr	r3, [pc, #128]	@ (80073cc <HAL_RCC_ClockConfig+0x260>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f003 030f 	and.w	r3, r3, #15
 8007352:	683a      	ldr	r2, [r7, #0]
 8007354:	429a      	cmp	r2, r3
 8007356:	d1ed      	bne.n	8007334 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f003 0304 	and.w	r3, r3, #4
 8007360:	2b00      	cmp	r3, #0
 8007362:	d008      	beq.n	8007376 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007364:	4b1a      	ldr	r3, [pc, #104]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	68db      	ldr	r3, [r3, #12]
 8007370:	4917      	ldr	r1, [pc, #92]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 8007372:	4313      	orrs	r3, r2
 8007374:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f003 0308 	and.w	r3, r3, #8
 800737e:	2b00      	cmp	r3, #0
 8007380:	d009      	beq.n	8007396 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007382:	4b13      	ldr	r3, [pc, #76]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 8007384:	689b      	ldr	r3, [r3, #8]
 8007386:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	691b      	ldr	r3, [r3, #16]
 800738e:	00db      	lsls	r3, r3, #3
 8007390:	490f      	ldr	r1, [pc, #60]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 8007392:	4313      	orrs	r3, r2
 8007394:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007396:	f000 f825 	bl	80073e4 <HAL_RCC_GetSysClockFreq>
 800739a:	4602      	mov	r2, r0
 800739c:	4b0c      	ldr	r3, [pc, #48]	@ (80073d0 <HAL_RCC_ClockConfig+0x264>)
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	091b      	lsrs	r3, r3, #4
 80073a2:	f003 030f 	and.w	r3, r3, #15
 80073a6:	490c      	ldr	r1, [pc, #48]	@ (80073d8 <HAL_RCC_ClockConfig+0x26c>)
 80073a8:	5ccb      	ldrb	r3, [r1, r3]
 80073aa:	f003 031f 	and.w	r3, r3, #31
 80073ae:	fa22 f303 	lsr.w	r3, r2, r3
 80073b2:	4a0a      	ldr	r2, [pc, #40]	@ (80073dc <HAL_RCC_ClockConfig+0x270>)
 80073b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80073b6:	4b0a      	ldr	r3, [pc, #40]	@ (80073e0 <HAL_RCC_ClockConfig+0x274>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4618      	mov	r0, r3
 80073bc:	f7fc fe70 	bl	80040a0 <HAL_InitTick>
 80073c0:	4603      	mov	r3, r0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3718      	adds	r7, #24
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}
 80073ca:	bf00      	nop
 80073cc:	40022000 	.word	0x40022000
 80073d0:	40021000 	.word	0x40021000
 80073d4:	04c4b400 	.word	0x04c4b400
 80073d8:	0800bdd8 	.word	0x0800bdd8
 80073dc:	200002d4 	.word	0x200002d4
 80073e0:	200002d8 	.word	0x200002d8

080073e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80073e4:	b480      	push	{r7}
 80073e6:	b087      	sub	sp, #28
 80073e8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80073ea:	4b2c      	ldr	r3, [pc, #176]	@ (800749c <HAL_RCC_GetSysClockFreq+0xb8>)
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	f003 030c 	and.w	r3, r3, #12
 80073f2:	2b04      	cmp	r3, #4
 80073f4:	d102      	bne.n	80073fc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80073f6:	4b2a      	ldr	r3, [pc, #168]	@ (80074a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80073f8:	613b      	str	r3, [r7, #16]
 80073fa:	e047      	b.n	800748c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80073fc:	4b27      	ldr	r3, [pc, #156]	@ (800749c <HAL_RCC_GetSysClockFreq+0xb8>)
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	f003 030c 	and.w	r3, r3, #12
 8007404:	2b08      	cmp	r3, #8
 8007406:	d102      	bne.n	800740e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007408:	4b26      	ldr	r3, [pc, #152]	@ (80074a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800740a:	613b      	str	r3, [r7, #16]
 800740c:	e03e      	b.n	800748c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800740e:	4b23      	ldr	r3, [pc, #140]	@ (800749c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007410:	689b      	ldr	r3, [r3, #8]
 8007412:	f003 030c 	and.w	r3, r3, #12
 8007416:	2b0c      	cmp	r3, #12
 8007418:	d136      	bne.n	8007488 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800741a:	4b20      	ldr	r3, [pc, #128]	@ (800749c <HAL_RCC_GetSysClockFreq+0xb8>)
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	f003 0303 	and.w	r3, r3, #3
 8007422:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007424:	4b1d      	ldr	r3, [pc, #116]	@ (800749c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007426:	68db      	ldr	r3, [r3, #12]
 8007428:	091b      	lsrs	r3, r3, #4
 800742a:	f003 030f 	and.w	r3, r3, #15
 800742e:	3301      	adds	r3, #1
 8007430:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2b03      	cmp	r3, #3
 8007436:	d10c      	bne.n	8007452 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007438:	4a1a      	ldr	r2, [pc, #104]	@ (80074a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007440:	4a16      	ldr	r2, [pc, #88]	@ (800749c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007442:	68d2      	ldr	r2, [r2, #12]
 8007444:	0a12      	lsrs	r2, r2, #8
 8007446:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800744a:	fb02 f303 	mul.w	r3, r2, r3
 800744e:	617b      	str	r3, [r7, #20]
      break;
 8007450:	e00c      	b.n	800746c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007452:	4a13      	ldr	r2, [pc, #76]	@ (80074a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	fbb2 f3f3 	udiv	r3, r2, r3
 800745a:	4a10      	ldr	r2, [pc, #64]	@ (800749c <HAL_RCC_GetSysClockFreq+0xb8>)
 800745c:	68d2      	ldr	r2, [r2, #12]
 800745e:	0a12      	lsrs	r2, r2, #8
 8007460:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007464:	fb02 f303 	mul.w	r3, r2, r3
 8007468:	617b      	str	r3, [r7, #20]
      break;
 800746a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800746c:	4b0b      	ldr	r3, [pc, #44]	@ (800749c <HAL_RCC_GetSysClockFreq+0xb8>)
 800746e:	68db      	ldr	r3, [r3, #12]
 8007470:	0e5b      	lsrs	r3, r3, #25
 8007472:	f003 0303 	and.w	r3, r3, #3
 8007476:	3301      	adds	r3, #1
 8007478:	005b      	lsls	r3, r3, #1
 800747a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800747c:	697a      	ldr	r2, [r7, #20]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	fbb2 f3f3 	udiv	r3, r2, r3
 8007484:	613b      	str	r3, [r7, #16]
 8007486:	e001      	b.n	800748c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007488:	2300      	movs	r3, #0
 800748a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800748c:	693b      	ldr	r3, [r7, #16]
}
 800748e:	4618      	mov	r0, r3
 8007490:	371c      	adds	r7, #28
 8007492:	46bd      	mov	sp, r7
 8007494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007498:	4770      	bx	lr
 800749a:	bf00      	nop
 800749c:	40021000 	.word	0x40021000
 80074a0:	00f42400 	.word	0x00f42400
 80074a4:	016e3600 	.word	0x016e3600

080074a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80074a8:	b480      	push	{r7}
 80074aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80074ac:	4b03      	ldr	r3, [pc, #12]	@ (80074bc <HAL_RCC_GetHCLKFreq+0x14>)
 80074ae:	681b      	ldr	r3, [r3, #0]
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	46bd      	mov	sp, r7
 80074b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b8:	4770      	bx	lr
 80074ba:	bf00      	nop
 80074bc:	200002d4 	.word	0x200002d4

080074c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80074c4:	f7ff fff0 	bl	80074a8 <HAL_RCC_GetHCLKFreq>
 80074c8:	4602      	mov	r2, r0
 80074ca:	4b06      	ldr	r3, [pc, #24]	@ (80074e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	0a1b      	lsrs	r3, r3, #8
 80074d0:	f003 0307 	and.w	r3, r3, #7
 80074d4:	4904      	ldr	r1, [pc, #16]	@ (80074e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80074d6:	5ccb      	ldrb	r3, [r1, r3]
 80074d8:	f003 031f 	and.w	r3, r3, #31
 80074dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	bd80      	pop	{r7, pc}
 80074e4:	40021000 	.word	0x40021000
 80074e8:	0800bde8 	.word	0x0800bde8

080074ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80074f0:	f7ff ffda 	bl	80074a8 <HAL_RCC_GetHCLKFreq>
 80074f4:	4602      	mov	r2, r0
 80074f6:	4b06      	ldr	r3, [pc, #24]	@ (8007510 <HAL_RCC_GetPCLK2Freq+0x24>)
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	0adb      	lsrs	r3, r3, #11
 80074fc:	f003 0307 	and.w	r3, r3, #7
 8007500:	4904      	ldr	r1, [pc, #16]	@ (8007514 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007502:	5ccb      	ldrb	r3, [r1, r3]
 8007504:	f003 031f 	and.w	r3, r3, #31
 8007508:	fa22 f303 	lsr.w	r3, r2, r3
}
 800750c:	4618      	mov	r0, r3
 800750e:	bd80      	pop	{r7, pc}
 8007510:	40021000 	.word	0x40021000
 8007514:	0800bde8 	.word	0x0800bde8

08007518 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007518:	b480      	push	{r7}
 800751a:	b087      	sub	sp, #28
 800751c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800751e:	4b1e      	ldr	r3, [pc, #120]	@ (8007598 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	f003 0303 	and.w	r3, r3, #3
 8007526:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007528:	4b1b      	ldr	r3, [pc, #108]	@ (8007598 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800752a:	68db      	ldr	r3, [r3, #12]
 800752c:	091b      	lsrs	r3, r3, #4
 800752e:	f003 030f 	and.w	r3, r3, #15
 8007532:	3301      	adds	r3, #1
 8007534:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007536:	693b      	ldr	r3, [r7, #16]
 8007538:	2b03      	cmp	r3, #3
 800753a:	d10c      	bne.n	8007556 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800753c:	4a17      	ldr	r2, [pc, #92]	@ (800759c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	fbb2 f3f3 	udiv	r3, r2, r3
 8007544:	4a14      	ldr	r2, [pc, #80]	@ (8007598 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007546:	68d2      	ldr	r2, [r2, #12]
 8007548:	0a12      	lsrs	r2, r2, #8
 800754a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800754e:	fb02 f303 	mul.w	r3, r2, r3
 8007552:	617b      	str	r3, [r7, #20]
    break;
 8007554:	e00c      	b.n	8007570 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007556:	4a12      	ldr	r2, [pc, #72]	@ (80075a0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	fbb2 f3f3 	udiv	r3, r2, r3
 800755e:	4a0e      	ldr	r2, [pc, #56]	@ (8007598 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007560:	68d2      	ldr	r2, [r2, #12]
 8007562:	0a12      	lsrs	r2, r2, #8
 8007564:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007568:	fb02 f303 	mul.w	r3, r2, r3
 800756c:	617b      	str	r3, [r7, #20]
    break;
 800756e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007570:	4b09      	ldr	r3, [pc, #36]	@ (8007598 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007572:	68db      	ldr	r3, [r3, #12]
 8007574:	0e5b      	lsrs	r3, r3, #25
 8007576:	f003 0303 	and.w	r3, r3, #3
 800757a:	3301      	adds	r3, #1
 800757c:	005b      	lsls	r3, r3, #1
 800757e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007580:	697a      	ldr	r2, [r7, #20]
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	fbb2 f3f3 	udiv	r3, r2, r3
 8007588:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800758a:	687b      	ldr	r3, [r7, #4]
}
 800758c:	4618      	mov	r0, r3
 800758e:	371c      	adds	r7, #28
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr
 8007598:	40021000 	.word	0x40021000
 800759c:	016e3600 	.word	0x016e3600
 80075a0:	00f42400 	.word	0x00f42400

080075a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b086      	sub	sp, #24
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80075ac:	2300      	movs	r3, #0
 80075ae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80075b0:	2300      	movs	r3, #0
 80075b2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f000 8098 	beq.w	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80075c2:	2300      	movs	r3, #0
 80075c4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075c6:	4b43      	ldr	r3, [pc, #268]	@ (80076d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d10d      	bne.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075d2:	4b40      	ldr	r3, [pc, #256]	@ (80076d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075d6:	4a3f      	ldr	r2, [pc, #252]	@ (80076d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80075de:	4b3d      	ldr	r3, [pc, #244]	@ (80076d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075e6:	60bb      	str	r3, [r7, #8]
 80075e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075ea:	2301      	movs	r3, #1
 80075ec:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80075ee:	4b3a      	ldr	r3, [pc, #232]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a39      	ldr	r2, [pc, #228]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80075f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075f8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80075fa:	f7fc fd9d 	bl	8004138 <HAL_GetTick>
 80075fe:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007600:	e009      	b.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007602:	f7fc fd99 	bl	8004138 <HAL_GetTick>
 8007606:	4602      	mov	r2, r0
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	1ad3      	subs	r3, r2, r3
 800760c:	2b02      	cmp	r3, #2
 800760e:	d902      	bls.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007610:	2303      	movs	r3, #3
 8007612:	74fb      	strb	r3, [r7, #19]
        break;
 8007614:	e005      	b.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007616:	4b30      	ldr	r3, [pc, #192]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800761e:	2b00      	cmp	r3, #0
 8007620:	d0ef      	beq.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007622:	7cfb      	ldrb	r3, [r7, #19]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d159      	bne.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007628:	4b2a      	ldr	r3, [pc, #168]	@ (80076d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800762a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800762e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007632:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d01e      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800763e:	697a      	ldr	r2, [r7, #20]
 8007640:	429a      	cmp	r2, r3
 8007642:	d019      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007644:	4b23      	ldr	r3, [pc, #140]	@ (80076d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800764a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800764e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007650:	4b20      	ldr	r3, [pc, #128]	@ (80076d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007652:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007656:	4a1f      	ldr	r2, [pc, #124]	@ (80076d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007658:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800765c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007660:	4b1c      	ldr	r3, [pc, #112]	@ (80076d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007666:	4a1b      	ldr	r2, [pc, #108]	@ (80076d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007668:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800766c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007670:	4a18      	ldr	r2, [pc, #96]	@ (80076d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	f003 0301 	and.w	r3, r3, #1
 800767e:	2b00      	cmp	r3, #0
 8007680:	d016      	beq.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007682:	f7fc fd59 	bl	8004138 <HAL_GetTick>
 8007686:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007688:	e00b      	b.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800768a:	f7fc fd55 	bl	8004138 <HAL_GetTick>
 800768e:	4602      	mov	r2, r0
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	1ad3      	subs	r3, r2, r3
 8007694:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007698:	4293      	cmp	r3, r2
 800769a:	d902      	bls.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800769c:	2303      	movs	r3, #3
 800769e:	74fb      	strb	r3, [r7, #19]
            break;
 80076a0:	e006      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80076a2:	4b0c      	ldr	r3, [pc, #48]	@ (80076d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80076a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076a8:	f003 0302 	and.w	r3, r3, #2
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d0ec      	beq.n	800768a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80076b0:	7cfb      	ldrb	r3, [r7, #19]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d10b      	bne.n	80076ce <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80076b6:	4b07      	ldr	r3, [pc, #28]	@ (80076d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80076b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076c4:	4903      	ldr	r1, [pc, #12]	@ (80076d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80076c6:	4313      	orrs	r3, r2
 80076c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80076cc:	e008      	b.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80076ce:	7cfb      	ldrb	r3, [r7, #19]
 80076d0:	74bb      	strb	r3, [r7, #18]
 80076d2:	e005      	b.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80076d4:	40021000 	.word	0x40021000
 80076d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076dc:	7cfb      	ldrb	r3, [r7, #19]
 80076de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80076e0:	7c7b      	ldrb	r3, [r7, #17]
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	d105      	bne.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076e6:	4ba7      	ldr	r3, [pc, #668]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076ea:	4aa6      	ldr	r2, [pc, #664]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80076f0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f003 0301 	and.w	r3, r3, #1
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d00a      	beq.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80076fe:	4ba1      	ldr	r3, [pc, #644]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007700:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007704:	f023 0203 	bic.w	r2, r3, #3
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	499d      	ldr	r1, [pc, #628]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800770e:	4313      	orrs	r3, r2
 8007710:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f003 0302 	and.w	r3, r3, #2
 800771c:	2b00      	cmp	r3, #0
 800771e:	d00a      	beq.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007720:	4b98      	ldr	r3, [pc, #608]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007726:	f023 020c 	bic.w	r2, r3, #12
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	689b      	ldr	r3, [r3, #8]
 800772e:	4995      	ldr	r1, [pc, #596]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007730:	4313      	orrs	r3, r2
 8007732:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f003 0304 	and.w	r3, r3, #4
 800773e:	2b00      	cmp	r3, #0
 8007740:	d00a      	beq.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007742:	4b90      	ldr	r3, [pc, #576]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007748:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	68db      	ldr	r3, [r3, #12]
 8007750:	498c      	ldr	r1, [pc, #560]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007752:	4313      	orrs	r3, r2
 8007754:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f003 0308 	and.w	r3, r3, #8
 8007760:	2b00      	cmp	r3, #0
 8007762:	d00a      	beq.n	800777a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007764:	4b87      	ldr	r3, [pc, #540]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800776a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	691b      	ldr	r3, [r3, #16]
 8007772:	4984      	ldr	r1, [pc, #528]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007774:	4313      	orrs	r3, r2
 8007776:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f003 0310 	and.w	r3, r3, #16
 8007782:	2b00      	cmp	r3, #0
 8007784:	d00a      	beq.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007786:	4b7f      	ldr	r3, [pc, #508]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007788:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800778c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	695b      	ldr	r3, [r3, #20]
 8007794:	497b      	ldr	r1, [pc, #492]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007796:	4313      	orrs	r3, r2
 8007798:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f003 0320 	and.w	r3, r3, #32
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d00a      	beq.n	80077be <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80077a8:	4b76      	ldr	r3, [pc, #472]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80077aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	699b      	ldr	r3, [r3, #24]
 80077b6:	4973      	ldr	r1, [pc, #460]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80077b8:	4313      	orrs	r3, r2
 80077ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d00a      	beq.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80077ca:	4b6e      	ldr	r3, [pc, #440]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80077cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077d0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	69db      	ldr	r3, [r3, #28]
 80077d8:	496a      	ldr	r1, [pc, #424]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80077da:	4313      	orrs	r3, r2
 80077dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d00a      	beq.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80077ec:	4b65      	ldr	r3, [pc, #404]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80077ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077f2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6a1b      	ldr	r3, [r3, #32]
 80077fa:	4962      	ldr	r1, [pc, #392]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80077fc:	4313      	orrs	r3, r2
 80077fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800780a:	2b00      	cmp	r3, #0
 800780c:	d00a      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800780e:	4b5d      	ldr	r3, [pc, #372]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007810:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007814:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800781c:	4959      	ldr	r1, [pc, #356]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800781e:	4313      	orrs	r3, r2
 8007820:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800782c:	2b00      	cmp	r3, #0
 800782e:	d00a      	beq.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007830:	4b54      	ldr	r3, [pc, #336]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007832:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007836:	f023 0203 	bic.w	r2, r3, #3
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800783e:	4951      	ldr	r1, [pc, #324]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007840:	4313      	orrs	r3, r2
 8007842:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00a      	beq.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007852:	4b4c      	ldr	r3, [pc, #304]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007858:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007860:	4948      	ldr	r1, [pc, #288]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007862:	4313      	orrs	r3, r2
 8007864:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007870:	2b00      	cmp	r3, #0
 8007872:	d015      	beq.n	80078a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007874:	4b43      	ldr	r3, [pc, #268]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800787a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007882:	4940      	ldr	r1, [pc, #256]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007884:	4313      	orrs	r3, r2
 8007886:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800788e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007892:	d105      	bne.n	80078a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007894:	4b3b      	ldr	r3, [pc, #236]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	4a3a      	ldr	r2, [pc, #232]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800789a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800789e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d015      	beq.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80078ac:	4b35      	ldr	r3, [pc, #212]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078b2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078ba:	4932      	ldr	r1, [pc, #200]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078bc:	4313      	orrs	r3, r2
 80078be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80078ca:	d105      	bne.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80078cc:	4b2d      	ldr	r3, [pc, #180]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078ce:	68db      	ldr	r3, [r3, #12]
 80078d0:	4a2c      	ldr	r2, [pc, #176]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80078d6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d015      	beq.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80078e4:	4b27      	ldr	r3, [pc, #156]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078ea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078f2:	4924      	ldr	r1, [pc, #144]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078f4:	4313      	orrs	r3, r2
 80078f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007902:	d105      	bne.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007904:	4b1f      	ldr	r3, [pc, #124]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	4a1e      	ldr	r2, [pc, #120]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800790a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800790e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007918:	2b00      	cmp	r3, #0
 800791a:	d015      	beq.n	8007948 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800791c:	4b19      	ldr	r3, [pc, #100]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800791e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007922:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800792a:	4916      	ldr	r1, [pc, #88]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800792c:	4313      	orrs	r3, r2
 800792e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007936:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800793a:	d105      	bne.n	8007948 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800793c:	4b11      	ldr	r3, [pc, #68]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	4a10      	ldr	r2, [pc, #64]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007942:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007946:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007950:	2b00      	cmp	r3, #0
 8007952:	d019      	beq.n	8007988 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007954:	4b0b      	ldr	r3, [pc, #44]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800795a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007962:	4908      	ldr	r1, [pc, #32]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007964:	4313      	orrs	r3, r2
 8007966:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800796e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007972:	d109      	bne.n	8007988 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007974:	4b03      	ldr	r3, [pc, #12]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007976:	68db      	ldr	r3, [r3, #12]
 8007978:	4a02      	ldr	r2, [pc, #8]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800797a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800797e:	60d3      	str	r3, [r2, #12]
 8007980:	e002      	b.n	8007988 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007982:	bf00      	nop
 8007984:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007990:	2b00      	cmp	r3, #0
 8007992:	d015      	beq.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007994:	4b29      	ldr	r3, [pc, #164]	@ (8007a3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800799a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079a2:	4926      	ldr	r1, [pc, #152]	@ (8007a3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80079a4:	4313      	orrs	r3, r2
 80079a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079b2:	d105      	bne.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80079b4:	4b21      	ldr	r3, [pc, #132]	@ (8007a3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80079b6:	68db      	ldr	r3, [r3, #12]
 80079b8:	4a20      	ldr	r2, [pc, #128]	@ (8007a3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80079ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079be:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d015      	beq.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80079cc:	4b1b      	ldr	r3, [pc, #108]	@ (8007a3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80079ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079d2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079da:	4918      	ldr	r1, [pc, #96]	@ (8007a3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80079dc:	4313      	orrs	r3, r2
 80079de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079ea:	d105      	bne.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80079ec:	4b13      	ldr	r3, [pc, #76]	@ (8007a3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	4a12      	ldr	r2, [pc, #72]	@ (8007a3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80079f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079f6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d015      	beq.n	8007a30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007a04:	4b0d      	ldr	r3, [pc, #52]	@ (8007a3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007a06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007a0a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a12:	490a      	ldr	r1, [pc, #40]	@ (8007a3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007a14:	4313      	orrs	r3, r2
 8007a16:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007a22:	d105      	bne.n	8007a30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007a24:	4b05      	ldr	r3, [pc, #20]	@ (8007a3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007a26:	68db      	ldr	r3, [r3, #12]
 8007a28:	4a04      	ldr	r2, [pc, #16]	@ (8007a3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007a2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a2e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007a30:	7cbb      	ldrb	r3, [r7, #18]
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	3718      	adds	r7, #24
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bd80      	pop	{r7, pc}
 8007a3a:	bf00      	nop
 8007a3c:	40021000 	.word	0x40021000

08007a40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b082      	sub	sp, #8
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d101      	bne.n	8007a52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	e054      	b.n	8007afc <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a58:	b2db      	uxtb	r3, r3
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d111      	bne.n	8007a82 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2200      	movs	r2, #0
 8007a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f001 ff92 	bl	8009990 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d102      	bne.n	8007a7a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	4a23      	ldr	r2, [pc, #140]	@ (8007b04 <HAL_TIM_Base_Init+0xc4>)
 8007a78:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2202      	movs	r2, #2
 8007a86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	3304      	adds	r3, #4
 8007a92:	4619      	mov	r1, r3
 8007a94:	4610      	mov	r0, r2
 8007a96:	f001 fadb 	bl	8009050 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2201      	movs	r2, #1
 8007abe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2201      	movs	r2, #1
 8007ace:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2201      	movs	r2, #1
 8007ad6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2201      	movs	r2, #1
 8007ade:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2201      	movs	r2, #1
 8007aee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2201      	movs	r2, #1
 8007af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3708      	adds	r7, #8
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	08003aa1 	.word	0x08003aa1

08007b08 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b085      	sub	sp, #20
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	d001      	beq.n	8007b20 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e04c      	b.n	8007bba <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2202      	movs	r2, #2
 8007b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a26      	ldr	r2, [pc, #152]	@ (8007bc8 <HAL_TIM_Base_Start+0xc0>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d022      	beq.n	8007b78 <HAL_TIM_Base_Start+0x70>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b3a:	d01d      	beq.n	8007b78 <HAL_TIM_Base_Start+0x70>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a22      	ldr	r2, [pc, #136]	@ (8007bcc <HAL_TIM_Base_Start+0xc4>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d018      	beq.n	8007b78 <HAL_TIM_Base_Start+0x70>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a21      	ldr	r2, [pc, #132]	@ (8007bd0 <HAL_TIM_Base_Start+0xc8>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d013      	beq.n	8007b78 <HAL_TIM_Base_Start+0x70>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a1f      	ldr	r2, [pc, #124]	@ (8007bd4 <HAL_TIM_Base_Start+0xcc>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d00e      	beq.n	8007b78 <HAL_TIM_Base_Start+0x70>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a1e      	ldr	r2, [pc, #120]	@ (8007bd8 <HAL_TIM_Base_Start+0xd0>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d009      	beq.n	8007b78 <HAL_TIM_Base_Start+0x70>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a1c      	ldr	r2, [pc, #112]	@ (8007bdc <HAL_TIM_Base_Start+0xd4>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d004      	beq.n	8007b78 <HAL_TIM_Base_Start+0x70>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a1b      	ldr	r2, [pc, #108]	@ (8007be0 <HAL_TIM_Base_Start+0xd8>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d115      	bne.n	8007ba4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	689a      	ldr	r2, [r3, #8]
 8007b7e:	4b19      	ldr	r3, [pc, #100]	@ (8007be4 <HAL_TIM_Base_Start+0xdc>)
 8007b80:	4013      	ands	r3, r2
 8007b82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2b06      	cmp	r3, #6
 8007b88:	d015      	beq.n	8007bb6 <HAL_TIM_Base_Start+0xae>
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b90:	d011      	beq.n	8007bb6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f042 0201 	orr.w	r2, r2, #1
 8007ba0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ba2:	e008      	b.n	8007bb6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f042 0201 	orr.w	r2, r2, #1
 8007bb2:	601a      	str	r2, [r3, #0]
 8007bb4:	e000      	b.n	8007bb8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bb6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007bb8:	2300      	movs	r3, #0
}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	3714      	adds	r7, #20
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc4:	4770      	bx	lr
 8007bc6:	bf00      	nop
 8007bc8:	40012c00 	.word	0x40012c00
 8007bcc:	40000400 	.word	0x40000400
 8007bd0:	40000800 	.word	0x40000800
 8007bd4:	40000c00 	.word	0x40000c00
 8007bd8:	40013400 	.word	0x40013400
 8007bdc:	40014000 	.word	0x40014000
 8007be0:	40015000 	.word	0x40015000
 8007be4:	00010007 	.word	0x00010007

08007be8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b085      	sub	sp, #20
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007bf6:	b2db      	uxtb	r3, r3
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	d001      	beq.n	8007c00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	e054      	b.n	8007caa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2202      	movs	r2, #2
 8007c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	68da      	ldr	r2, [r3, #12]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f042 0201 	orr.w	r2, r2, #1
 8007c16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a26      	ldr	r2, [pc, #152]	@ (8007cb8 <HAL_TIM_Base_Start_IT+0xd0>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d022      	beq.n	8007c68 <HAL_TIM_Base_Start_IT+0x80>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c2a:	d01d      	beq.n	8007c68 <HAL_TIM_Base_Start_IT+0x80>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a22      	ldr	r2, [pc, #136]	@ (8007cbc <HAL_TIM_Base_Start_IT+0xd4>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d018      	beq.n	8007c68 <HAL_TIM_Base_Start_IT+0x80>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a21      	ldr	r2, [pc, #132]	@ (8007cc0 <HAL_TIM_Base_Start_IT+0xd8>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d013      	beq.n	8007c68 <HAL_TIM_Base_Start_IT+0x80>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a1f      	ldr	r2, [pc, #124]	@ (8007cc4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d00e      	beq.n	8007c68 <HAL_TIM_Base_Start_IT+0x80>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a1e      	ldr	r2, [pc, #120]	@ (8007cc8 <HAL_TIM_Base_Start_IT+0xe0>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d009      	beq.n	8007c68 <HAL_TIM_Base_Start_IT+0x80>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4a1c      	ldr	r2, [pc, #112]	@ (8007ccc <HAL_TIM_Base_Start_IT+0xe4>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d004      	beq.n	8007c68 <HAL_TIM_Base_Start_IT+0x80>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a1b      	ldr	r2, [pc, #108]	@ (8007cd0 <HAL_TIM_Base_Start_IT+0xe8>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d115      	bne.n	8007c94 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	689a      	ldr	r2, [r3, #8]
 8007c6e:	4b19      	ldr	r3, [pc, #100]	@ (8007cd4 <HAL_TIM_Base_Start_IT+0xec>)
 8007c70:	4013      	ands	r3, r2
 8007c72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2b06      	cmp	r3, #6
 8007c78:	d015      	beq.n	8007ca6 <HAL_TIM_Base_Start_IT+0xbe>
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c80:	d011      	beq.n	8007ca6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	681a      	ldr	r2, [r3, #0]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f042 0201 	orr.w	r2, r2, #1
 8007c90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c92:	e008      	b.n	8007ca6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f042 0201 	orr.w	r2, r2, #1
 8007ca2:	601a      	str	r2, [r3, #0]
 8007ca4:	e000      	b.n	8007ca8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ca6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007ca8:	2300      	movs	r3, #0
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3714      	adds	r7, #20
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop
 8007cb8:	40012c00 	.word	0x40012c00
 8007cbc:	40000400 	.word	0x40000400
 8007cc0:	40000800 	.word	0x40000800
 8007cc4:	40000c00 	.word	0x40000c00
 8007cc8:	40013400 	.word	0x40013400
 8007ccc:	40014000 	.word	0x40014000
 8007cd0:	40015000 	.word	0x40015000
 8007cd4:	00010007 	.word	0x00010007

08007cd8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b082      	sub	sp, #8
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d101      	bne.n	8007cea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	e054      	b.n	8007d94 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d111      	bne.n	8007d1a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f001 fe46 	bl	8009990 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d102      	bne.n	8007d12 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	4a23      	ldr	r2, [pc, #140]	@ (8007d9c <HAL_TIM_PWM_Init+0xc4>)
 8007d10:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2202      	movs	r2, #2
 8007d1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	3304      	adds	r3, #4
 8007d2a:	4619      	mov	r1, r3
 8007d2c:	4610      	mov	r0, r2
 8007d2e:	f001 f98f 	bl	8009050 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2201      	movs	r2, #1
 8007d36:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2201      	movs	r2, #1
 8007d3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2201      	movs	r2, #1
 8007d46:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2201      	movs	r2, #1
 8007d56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2201      	movs	r2, #1
 8007d66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2201      	movs	r2, #1
 8007d76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2201      	movs	r2, #1
 8007d86:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007d92:	2300      	movs	r3, #0
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3708      	adds	r7, #8
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}
 8007d9c:	08007da1 	.word	0x08007da1

08007da0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b083      	sub	sp, #12
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007da8:	bf00      	nop
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b084      	sub	sp, #16
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d109      	bne.n	8007dd8 <HAL_TIM_PWM_Start+0x24>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007dca:	b2db      	uxtb	r3, r3
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	bf14      	ite	ne
 8007dd0:	2301      	movne	r3, #1
 8007dd2:	2300      	moveq	r3, #0
 8007dd4:	b2db      	uxtb	r3, r3
 8007dd6:	e03c      	b.n	8007e52 <HAL_TIM_PWM_Start+0x9e>
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	2b04      	cmp	r3, #4
 8007ddc:	d109      	bne.n	8007df2 <HAL_TIM_PWM_Start+0x3e>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007de4:	b2db      	uxtb	r3, r3
 8007de6:	2b01      	cmp	r3, #1
 8007de8:	bf14      	ite	ne
 8007dea:	2301      	movne	r3, #1
 8007dec:	2300      	moveq	r3, #0
 8007dee:	b2db      	uxtb	r3, r3
 8007df0:	e02f      	b.n	8007e52 <HAL_TIM_PWM_Start+0x9e>
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	2b08      	cmp	r3, #8
 8007df6:	d109      	bne.n	8007e0c <HAL_TIM_PWM_Start+0x58>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007dfe:	b2db      	uxtb	r3, r3
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	bf14      	ite	ne
 8007e04:	2301      	movne	r3, #1
 8007e06:	2300      	moveq	r3, #0
 8007e08:	b2db      	uxtb	r3, r3
 8007e0a:	e022      	b.n	8007e52 <HAL_TIM_PWM_Start+0x9e>
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	2b0c      	cmp	r3, #12
 8007e10:	d109      	bne.n	8007e26 <HAL_TIM_PWM_Start+0x72>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	2b01      	cmp	r3, #1
 8007e1c:	bf14      	ite	ne
 8007e1e:	2301      	movne	r3, #1
 8007e20:	2300      	moveq	r3, #0
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	e015      	b.n	8007e52 <HAL_TIM_PWM_Start+0x9e>
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	2b10      	cmp	r3, #16
 8007e2a:	d109      	bne.n	8007e40 <HAL_TIM_PWM_Start+0x8c>
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	bf14      	ite	ne
 8007e38:	2301      	movne	r3, #1
 8007e3a:	2300      	moveq	r3, #0
 8007e3c:	b2db      	uxtb	r3, r3
 8007e3e:	e008      	b.n	8007e52 <HAL_TIM_PWM_Start+0x9e>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007e46:	b2db      	uxtb	r3, r3
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	bf14      	ite	ne
 8007e4c:	2301      	movne	r3, #1
 8007e4e:	2300      	moveq	r3, #0
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d001      	beq.n	8007e5a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	e0a6      	b.n	8007fa8 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d104      	bne.n	8007e6a <HAL_TIM_PWM_Start+0xb6>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2202      	movs	r2, #2
 8007e64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e68:	e023      	b.n	8007eb2 <HAL_TIM_PWM_Start+0xfe>
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	2b04      	cmp	r3, #4
 8007e6e:	d104      	bne.n	8007e7a <HAL_TIM_PWM_Start+0xc6>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2202      	movs	r2, #2
 8007e74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e78:	e01b      	b.n	8007eb2 <HAL_TIM_PWM_Start+0xfe>
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	2b08      	cmp	r3, #8
 8007e7e:	d104      	bne.n	8007e8a <HAL_TIM_PWM_Start+0xd6>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2202      	movs	r2, #2
 8007e84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e88:	e013      	b.n	8007eb2 <HAL_TIM_PWM_Start+0xfe>
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	2b0c      	cmp	r3, #12
 8007e8e:	d104      	bne.n	8007e9a <HAL_TIM_PWM_Start+0xe6>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2202      	movs	r2, #2
 8007e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007e98:	e00b      	b.n	8007eb2 <HAL_TIM_PWM_Start+0xfe>
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	2b10      	cmp	r3, #16
 8007e9e:	d104      	bne.n	8007eaa <HAL_TIM_PWM_Start+0xf6>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2202      	movs	r2, #2
 8007ea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ea8:	e003      	b.n	8007eb2 <HAL_TIM_PWM_Start+0xfe>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2202      	movs	r2, #2
 8007eae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	6839      	ldr	r1, [r7, #0]
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f001 fd42 	bl	8009944 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4a3a      	ldr	r2, [pc, #232]	@ (8007fb0 <HAL_TIM_PWM_Start+0x1fc>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d018      	beq.n	8007efc <HAL_TIM_PWM_Start+0x148>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	4a39      	ldr	r2, [pc, #228]	@ (8007fb4 <HAL_TIM_PWM_Start+0x200>)
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d013      	beq.n	8007efc <HAL_TIM_PWM_Start+0x148>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a37      	ldr	r2, [pc, #220]	@ (8007fb8 <HAL_TIM_PWM_Start+0x204>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d00e      	beq.n	8007efc <HAL_TIM_PWM_Start+0x148>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4a36      	ldr	r2, [pc, #216]	@ (8007fbc <HAL_TIM_PWM_Start+0x208>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d009      	beq.n	8007efc <HAL_TIM_PWM_Start+0x148>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a34      	ldr	r2, [pc, #208]	@ (8007fc0 <HAL_TIM_PWM_Start+0x20c>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d004      	beq.n	8007efc <HAL_TIM_PWM_Start+0x148>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	4a33      	ldr	r2, [pc, #204]	@ (8007fc4 <HAL_TIM_PWM_Start+0x210>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d101      	bne.n	8007f00 <HAL_TIM_PWM_Start+0x14c>
 8007efc:	2301      	movs	r3, #1
 8007efe:	e000      	b.n	8007f02 <HAL_TIM_PWM_Start+0x14e>
 8007f00:	2300      	movs	r3, #0
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d007      	beq.n	8007f16 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007f14:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a25      	ldr	r2, [pc, #148]	@ (8007fb0 <HAL_TIM_PWM_Start+0x1fc>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d022      	beq.n	8007f66 <HAL_TIM_PWM_Start+0x1b2>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f28:	d01d      	beq.n	8007f66 <HAL_TIM_PWM_Start+0x1b2>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a26      	ldr	r2, [pc, #152]	@ (8007fc8 <HAL_TIM_PWM_Start+0x214>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d018      	beq.n	8007f66 <HAL_TIM_PWM_Start+0x1b2>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a24      	ldr	r2, [pc, #144]	@ (8007fcc <HAL_TIM_PWM_Start+0x218>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d013      	beq.n	8007f66 <HAL_TIM_PWM_Start+0x1b2>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a23      	ldr	r2, [pc, #140]	@ (8007fd0 <HAL_TIM_PWM_Start+0x21c>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d00e      	beq.n	8007f66 <HAL_TIM_PWM_Start+0x1b2>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a19      	ldr	r2, [pc, #100]	@ (8007fb4 <HAL_TIM_PWM_Start+0x200>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d009      	beq.n	8007f66 <HAL_TIM_PWM_Start+0x1b2>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4a18      	ldr	r2, [pc, #96]	@ (8007fb8 <HAL_TIM_PWM_Start+0x204>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d004      	beq.n	8007f66 <HAL_TIM_PWM_Start+0x1b2>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a18      	ldr	r2, [pc, #96]	@ (8007fc4 <HAL_TIM_PWM_Start+0x210>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d115      	bne.n	8007f92 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	689a      	ldr	r2, [r3, #8]
 8007f6c:	4b19      	ldr	r3, [pc, #100]	@ (8007fd4 <HAL_TIM_PWM_Start+0x220>)
 8007f6e:	4013      	ands	r3, r2
 8007f70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2b06      	cmp	r3, #6
 8007f76:	d015      	beq.n	8007fa4 <HAL_TIM_PWM_Start+0x1f0>
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f7e:	d011      	beq.n	8007fa4 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	681a      	ldr	r2, [r3, #0]
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f042 0201 	orr.w	r2, r2, #1
 8007f8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f90:	e008      	b.n	8007fa4 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	681a      	ldr	r2, [r3, #0]
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f042 0201 	orr.w	r2, r2, #1
 8007fa0:	601a      	str	r2, [r3, #0]
 8007fa2:	e000      	b.n	8007fa6 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fa4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007fa6:	2300      	movs	r3, #0
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3710      	adds	r7, #16
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}
 8007fb0:	40012c00 	.word	0x40012c00
 8007fb4:	40013400 	.word	0x40013400
 8007fb8:	40014000 	.word	0x40014000
 8007fbc:	40014400 	.word	0x40014400
 8007fc0:	40014800 	.word	0x40014800
 8007fc4:	40015000 	.word	0x40015000
 8007fc8:	40000400 	.word	0x40000400
 8007fcc:	40000800 	.word	0x40000800
 8007fd0:	40000c00 	.word	0x40000c00
 8007fd4:	00010007 	.word	0x00010007

08007fd8 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b082      	sub	sp, #8
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d101      	bne.n	8007fec <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e04c      	b.n	8008086 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d111      	bne.n	800801c <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f001 fcc5 	bl	8009990 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800800a:	2b00      	cmp	r3, #0
 800800c:	d102      	bne.n	8008014 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	4a1f      	ldr	r2, [pc, #124]	@ (8008090 <HAL_TIM_OnePulse_Init+0xb8>)
 8008012:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2202      	movs	r2, #2
 8008020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	3304      	adds	r3, #4
 800802c:	4619      	mov	r1, r3
 800802e:	4610      	mov	r0, r2
 8008030:	f001 f80e 	bl	8009050 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	681a      	ldr	r2, [r3, #0]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f022 0208 	bic.w	r2, r2, #8
 8008042:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	6819      	ldr	r1, [r3, #0]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	683a      	ldr	r2, [r7, #0]
 8008050:	430a      	orrs	r2, r1
 8008052:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2201      	movs	r2, #1
 8008058:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2201      	movs	r2, #1
 8008060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2201      	movs	r2, #1
 8008068:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2201      	movs	r2, #1
 8008070:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008084:	2300      	movs	r3, #0
}
 8008086:	4618      	mov	r0, r3
 8008088:	3708      	adds	r7, #8
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}
 800808e:	bf00      	nop
 8008090:	08008095 	.word	0x08008095

08008094 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008094:	b480      	push	{r7}
 8008096:	b083      	sub	sp, #12
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800809c:	bf00      	nop
 800809e:	370c      	adds	r7, #12
 80080a0:	46bd      	mov	sp, r7
 80080a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a6:	4770      	bx	lr

080080a8 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b084      	sub	sp, #16
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
 80080b0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80080b8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80080c0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80080c8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80080d0:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80080d2:	7bfb      	ldrb	r3, [r7, #15]
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d108      	bne.n	80080ea <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80080d8:	7bbb      	ldrb	r3, [r7, #14]
 80080da:	2b01      	cmp	r3, #1
 80080dc:	d105      	bne.n	80080ea <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80080de:	7b7b      	ldrb	r3, [r7, #13]
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d102      	bne.n	80080ea <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80080e4:	7b3b      	ldrb	r3, [r7, #12]
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d001      	beq.n	80080ee <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 80080ea:	2301      	movs	r3, #1
 80080ec:	e059      	b.n	80081a2 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2202      	movs	r2, #2
 80080f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2202      	movs	r2, #2
 80080fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2202      	movs	r2, #2
 8008102:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2202      	movs	r2, #2
 800810a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	68da      	ldr	r2, [r3, #12]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f042 0202 	orr.w	r2, r2, #2
 800811c:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	68da      	ldr	r2, [r3, #12]
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f042 0204 	orr.w	r2, r2, #4
 800812c:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	2201      	movs	r2, #1
 8008134:	2100      	movs	r1, #0
 8008136:	4618      	mov	r0, r3
 8008138:	f001 fc04 	bl	8009944 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	2201      	movs	r2, #1
 8008142:	2104      	movs	r1, #4
 8008144:	4618      	mov	r0, r3
 8008146:	f001 fbfd 	bl	8009944 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	4a17      	ldr	r2, [pc, #92]	@ (80081ac <HAL_TIM_OnePulse_Start_IT+0x104>)
 8008150:	4293      	cmp	r3, r2
 8008152:	d018      	beq.n	8008186 <HAL_TIM_OnePulse_Start_IT+0xde>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	4a15      	ldr	r2, [pc, #84]	@ (80081b0 <HAL_TIM_OnePulse_Start_IT+0x108>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d013      	beq.n	8008186 <HAL_TIM_OnePulse_Start_IT+0xde>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a14      	ldr	r2, [pc, #80]	@ (80081b4 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d00e      	beq.n	8008186 <HAL_TIM_OnePulse_Start_IT+0xde>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4a12      	ldr	r2, [pc, #72]	@ (80081b8 <HAL_TIM_OnePulse_Start_IT+0x110>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d009      	beq.n	8008186 <HAL_TIM_OnePulse_Start_IT+0xde>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4a11      	ldr	r2, [pc, #68]	@ (80081bc <HAL_TIM_OnePulse_Start_IT+0x114>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d004      	beq.n	8008186 <HAL_TIM_OnePulse_Start_IT+0xde>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4a0f      	ldr	r2, [pc, #60]	@ (80081c0 <HAL_TIM_OnePulse_Start_IT+0x118>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d101      	bne.n	800818a <HAL_TIM_OnePulse_Start_IT+0xe2>
 8008186:	2301      	movs	r3, #1
 8008188:	e000      	b.n	800818c <HAL_TIM_OnePulse_Start_IT+0xe4>
 800818a:	2300      	movs	r3, #0
 800818c:	2b00      	cmp	r3, #0
 800818e:	d007      	beq.n	80081a0 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800819e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80081a0:	2300      	movs	r3, #0
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3710      	adds	r7, #16
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	bf00      	nop
 80081ac:	40012c00 	.word	0x40012c00
 80081b0:	40013400 	.word	0x40013400
 80081b4:	40014000 	.word	0x40014000
 80081b8:	40014400 	.word	0x40014400
 80081bc:	40014800 	.word	0x40014800
 80081c0:	40015000 	.word	0x40015000

080081c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b086      	sub	sp, #24
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d101      	bne.n	80081d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80081d4:	2301      	movs	r3, #1
 80081d6:	e0a2      	b.n	800831e <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081de:	b2db      	uxtb	r3, r3
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d111      	bne.n	8008208 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2200      	movs	r2, #0
 80081e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f001 fbcf 	bl	8009990 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d102      	bne.n	8008200 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	4a4a      	ldr	r2, [pc, #296]	@ (8008328 <HAL_TIM_Encoder_Init+0x164>)
 80081fe:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2202      	movs	r2, #2
 800820c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	6812      	ldr	r2, [r2, #0]
 800821a:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800821e:	f023 0307 	bic.w	r3, r3, #7
 8008222:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681a      	ldr	r2, [r3, #0]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	3304      	adds	r3, #4
 800822c:	4619      	mov	r1, r3
 800822e:	4610      	mov	r0, r2
 8008230:	f000 ff0e 	bl	8009050 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	689b      	ldr	r3, [r3, #8]
 800823a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	699b      	ldr	r3, [r3, #24]
 8008242:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	6a1b      	ldr	r3, [r3, #32]
 800824a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	697a      	ldr	r2, [r7, #20]
 8008252:	4313      	orrs	r3, r2
 8008254:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008256:	693b      	ldr	r3, [r7, #16]
 8008258:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800825c:	f023 0303 	bic.w	r3, r3, #3
 8008260:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	689a      	ldr	r2, [r3, #8]
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	699b      	ldr	r3, [r3, #24]
 800826a:	021b      	lsls	r3, r3, #8
 800826c:	4313      	orrs	r3, r2
 800826e:	693a      	ldr	r2, [r7, #16]
 8008270:	4313      	orrs	r3, r2
 8008272:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800827a:	f023 030c 	bic.w	r3, r3, #12
 800827e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008286:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800828a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	68da      	ldr	r2, [r3, #12]
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	69db      	ldr	r3, [r3, #28]
 8008294:	021b      	lsls	r3, r3, #8
 8008296:	4313      	orrs	r3, r2
 8008298:	693a      	ldr	r2, [r7, #16]
 800829a:	4313      	orrs	r3, r2
 800829c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	691b      	ldr	r3, [r3, #16]
 80082a2:	011a      	lsls	r2, r3, #4
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	6a1b      	ldr	r3, [r3, #32]
 80082a8:	031b      	lsls	r3, r3, #12
 80082aa:	4313      	orrs	r3, r2
 80082ac:	693a      	ldr	r2, [r7, #16]
 80082ae:	4313      	orrs	r3, r2
 80082b0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80082b8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80082c0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	685a      	ldr	r2, [r3, #4]
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	695b      	ldr	r3, [r3, #20]
 80082ca:	011b      	lsls	r3, r3, #4
 80082cc:	4313      	orrs	r3, r2
 80082ce:	68fa      	ldr	r2, [r7, #12]
 80082d0:	4313      	orrs	r3, r2
 80082d2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	697a      	ldr	r2, [r7, #20]
 80082da:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	693a      	ldr	r2, [r7, #16]
 80082e2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68fa      	ldr	r2, [r7, #12]
 80082ea:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2201      	movs	r2, #1
 80082f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2201      	movs	r2, #1
 80082f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2201      	movs	r2, #1
 8008300:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2201      	movs	r2, #1
 8008308:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2201      	movs	r2, #1
 8008310:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2201      	movs	r2, #1
 8008318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800831c:	2300      	movs	r3, #0
}
 800831e:	4618      	mov	r0, r3
 8008320:	3718      	adds	r7, #24
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
 8008326:	bf00      	nop
 8008328:	08003b91 	.word	0x08003b91

0800832c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b084      	sub	sp, #16
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
 8008334:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800833c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008344:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800834c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008354:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d110      	bne.n	800837e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800835c:	7bfb      	ldrb	r3, [r7, #15]
 800835e:	2b01      	cmp	r3, #1
 8008360:	d102      	bne.n	8008368 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008362:	7b7b      	ldrb	r3, [r7, #13]
 8008364:	2b01      	cmp	r3, #1
 8008366:	d001      	beq.n	800836c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008368:	2301      	movs	r3, #1
 800836a:	e069      	b.n	8008440 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2202      	movs	r2, #2
 8008370:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2202      	movs	r2, #2
 8008378:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800837c:	e031      	b.n	80083e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	2b04      	cmp	r3, #4
 8008382:	d110      	bne.n	80083a6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008384:	7bbb      	ldrb	r3, [r7, #14]
 8008386:	2b01      	cmp	r3, #1
 8008388:	d102      	bne.n	8008390 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800838a:	7b3b      	ldrb	r3, [r7, #12]
 800838c:	2b01      	cmp	r3, #1
 800838e:	d001      	beq.n	8008394 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008390:	2301      	movs	r3, #1
 8008392:	e055      	b.n	8008440 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2202      	movs	r2, #2
 8008398:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2202      	movs	r2, #2
 80083a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80083a4:	e01d      	b.n	80083e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80083a6:	7bfb      	ldrb	r3, [r7, #15]
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	d108      	bne.n	80083be <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80083ac:	7bbb      	ldrb	r3, [r7, #14]
 80083ae:	2b01      	cmp	r3, #1
 80083b0:	d105      	bne.n	80083be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80083b2:	7b7b      	ldrb	r3, [r7, #13]
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d102      	bne.n	80083be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80083b8:	7b3b      	ldrb	r3, [r7, #12]
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d001      	beq.n	80083c2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80083be:	2301      	movs	r3, #1
 80083c0:	e03e      	b.n	8008440 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2202      	movs	r2, #2
 80083c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2202      	movs	r2, #2
 80083ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2202      	movs	r2, #2
 80083d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2202      	movs	r2, #2
 80083de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d003      	beq.n	80083f0 <HAL_TIM_Encoder_Start+0xc4>
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	2b04      	cmp	r3, #4
 80083ec:	d008      	beq.n	8008400 <HAL_TIM_Encoder_Start+0xd4>
 80083ee:	e00f      	b.n	8008410 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	2201      	movs	r2, #1
 80083f6:	2100      	movs	r1, #0
 80083f8:	4618      	mov	r0, r3
 80083fa:	f001 faa3 	bl	8009944 <TIM_CCxChannelCmd>
      break;
 80083fe:	e016      	b.n	800842e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	2201      	movs	r2, #1
 8008406:	2104      	movs	r1, #4
 8008408:	4618      	mov	r0, r3
 800840a:	f001 fa9b 	bl	8009944 <TIM_CCxChannelCmd>
      break;
 800840e:	e00e      	b.n	800842e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	2201      	movs	r2, #1
 8008416:	2100      	movs	r1, #0
 8008418:	4618      	mov	r0, r3
 800841a:	f001 fa93 	bl	8009944 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	2201      	movs	r2, #1
 8008424:	2104      	movs	r1, #4
 8008426:	4618      	mov	r0, r3
 8008428:	f001 fa8c 	bl	8009944 <TIM_CCxChannelCmd>
      break;
 800842c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f042 0201 	orr.w	r2, r2, #1
 800843c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800843e:	2300      	movs	r3, #0
}
 8008440:	4618      	mov	r0, r3
 8008442:	3710      	adds	r7, #16
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b082      	sub	sp, #8
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
 8008450:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d003      	beq.n	8008460 <HAL_TIM_Encoder_Stop+0x18>
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	2b04      	cmp	r3, #4
 800845c:	d008      	beq.n	8008470 <HAL_TIM_Encoder_Stop+0x28>
 800845e:	e00f      	b.n	8008480 <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	2200      	movs	r2, #0
 8008466:	2100      	movs	r1, #0
 8008468:	4618      	mov	r0, r3
 800846a:	f001 fa6b 	bl	8009944 <TIM_CCxChannelCmd>
      break;
 800846e:	e016      	b.n	800849e <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	2200      	movs	r2, #0
 8008476:	2104      	movs	r1, #4
 8008478:	4618      	mov	r0, r3
 800847a:	f001 fa63 	bl	8009944 <TIM_CCxChannelCmd>
      break;
 800847e:	e00e      	b.n	800849e <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	2200      	movs	r2, #0
 8008486:	2100      	movs	r1, #0
 8008488:	4618      	mov	r0, r3
 800848a:	f001 fa5b 	bl	8009944 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	2200      	movs	r2, #0
 8008494:	2104      	movs	r1, #4
 8008496:	4618      	mov	r0, r3
 8008498:	f001 fa54 	bl	8009944 <TIM_CCxChannelCmd>
      break;
 800849c:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	6a1a      	ldr	r2, [r3, #32]
 80084a4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80084a8:	4013      	ands	r3, r2
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d10f      	bne.n	80084ce <HAL_TIM_Encoder_Stop+0x86>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	6a1a      	ldr	r2, [r3, #32]
 80084b4:	f244 4344 	movw	r3, #17476	@ 0x4444
 80084b8:	4013      	ands	r3, r2
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d107      	bne.n	80084ce <HAL_TIM_Encoder_Stop+0x86>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	681a      	ldr	r2, [r3, #0]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f022 0201 	bic.w	r2, r2, #1
 80084cc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d002      	beq.n	80084da <HAL_TIM_Encoder_Stop+0x92>
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	2b04      	cmp	r3, #4
 80084d8:	d148      	bne.n	800856c <HAL_TIM_Encoder_Stop+0x124>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d104      	bne.n	80084ea <HAL_TIM_Encoder_Stop+0xa2>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084e8:	e023      	b.n	8008532 <HAL_TIM_Encoder_Stop+0xea>
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	2b04      	cmp	r3, #4
 80084ee:	d104      	bne.n	80084fa <HAL_TIM_Encoder_Stop+0xb2>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2201      	movs	r2, #1
 80084f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084f8:	e01b      	b.n	8008532 <HAL_TIM_Encoder_Stop+0xea>
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	2b08      	cmp	r3, #8
 80084fe:	d104      	bne.n	800850a <HAL_TIM_Encoder_Stop+0xc2>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2201      	movs	r2, #1
 8008504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008508:	e013      	b.n	8008532 <HAL_TIM_Encoder_Stop+0xea>
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	2b0c      	cmp	r3, #12
 800850e:	d104      	bne.n	800851a <HAL_TIM_Encoder_Stop+0xd2>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2201      	movs	r2, #1
 8008514:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008518:	e00b      	b.n	8008532 <HAL_TIM_Encoder_Stop+0xea>
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	2b10      	cmp	r3, #16
 800851e:	d104      	bne.n	800852a <HAL_TIM_Encoder_Stop+0xe2>
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2201      	movs	r2, #1
 8008524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008528:	e003      	b.n	8008532 <HAL_TIM_Encoder_Stop+0xea>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2201      	movs	r2, #1
 800852e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d104      	bne.n	8008542 <HAL_TIM_Encoder_Stop+0xfa>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2201      	movs	r2, #1
 800853c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008540:	e024      	b.n	800858c <HAL_TIM_Encoder_Stop+0x144>
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	2b04      	cmp	r3, #4
 8008546:	d104      	bne.n	8008552 <HAL_TIM_Encoder_Stop+0x10a>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2201      	movs	r2, #1
 800854c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008550:	e01c      	b.n	800858c <HAL_TIM_Encoder_Stop+0x144>
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	2b08      	cmp	r3, #8
 8008556:	d104      	bne.n	8008562 <HAL_TIM_Encoder_Stop+0x11a>
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2201      	movs	r2, #1
 800855c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008560:	e014      	b.n	800858c <HAL_TIM_Encoder_Stop+0x144>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2201      	movs	r2, #1
 8008566:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
 800856a:	e00f      	b.n	800858c <HAL_TIM_Encoder_Stop+0x144>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2201      	movs	r2, #1
 8008570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2201      	movs	r2, #1
 8008580:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2201      	movs	r2, #1
 8008588:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return HAL_OK;
 800858c:	2300      	movs	r3, #0
}
 800858e:	4618      	mov	r0, r3
 8008590:	3708      	adds	r7, #8
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}

08008596 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008596:	b580      	push	{r7, lr}
 8008598:	b084      	sub	sp, #16
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	68db      	ldr	r3, [r3, #12]
 80085a4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80085ae:	68bb      	ldr	r3, [r7, #8]
 80085b0:	f003 0302 	and.w	r3, r3, #2
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d026      	beq.n	8008606 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f003 0302 	and.w	r3, r3, #2
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d021      	beq.n	8008606 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f06f 0202 	mvn.w	r2, #2
 80085ca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2201      	movs	r2, #1
 80085d0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	699b      	ldr	r3, [r3, #24]
 80085d8:	f003 0303 	and.w	r3, r3, #3
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d005      	beq.n	80085ec <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	4798      	blx	r3
 80085ea:	e009      	b.n	8008600 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2200      	movs	r2, #0
 8008604:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	f003 0304 	and.w	r3, r3, #4
 800860c:	2b00      	cmp	r3, #0
 800860e:	d026      	beq.n	800865e <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	f003 0304 	and.w	r3, r3, #4
 8008616:	2b00      	cmp	r3, #0
 8008618:	d021      	beq.n	800865e <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f06f 0204 	mvn.w	r2, #4
 8008622:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2202      	movs	r2, #2
 8008628:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	699b      	ldr	r3, [r3, #24]
 8008630:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008634:	2b00      	cmp	r3, #0
 8008636:	d005      	beq.n	8008644 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	4798      	blx	r3
 8008642:	e009      	b.n	8008658 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2200      	movs	r2, #0
 800865c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	f003 0308 	and.w	r3, r3, #8
 8008664:	2b00      	cmp	r3, #0
 8008666:	d026      	beq.n	80086b6 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f003 0308 	and.w	r3, r3, #8
 800866e:	2b00      	cmp	r3, #0
 8008670:	d021      	beq.n	80086b6 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f06f 0208 	mvn.w	r2, #8
 800867a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2204      	movs	r2, #4
 8008680:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	69db      	ldr	r3, [r3, #28]
 8008688:	f003 0303 	and.w	r3, r3, #3
 800868c:	2b00      	cmp	r3, #0
 800868e:	d005      	beq.n	800869c <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	4798      	blx	r3
 800869a:	e009      	b.n	80086b0 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	f003 0310 	and.w	r3, r3, #16
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d026      	beq.n	800870e <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	f003 0310 	and.w	r3, r3, #16
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d021      	beq.n	800870e <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f06f 0210 	mvn.w	r2, #16
 80086d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2208      	movs	r2, #8
 80086d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	69db      	ldr	r3, [r3, #28]
 80086e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d005      	beq.n	80086f4 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	4798      	blx	r3
 80086f2:	e009      	b.n	8008708 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2200      	movs	r2, #0
 800870c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	f003 0301 	and.w	r3, r3, #1
 8008714:	2b00      	cmp	r3, #0
 8008716:	d00e      	beq.n	8008736 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f003 0301 	and.w	r3, r3, #1
 800871e:	2b00      	cmp	r3, #0
 8008720:	d009      	beq.n	8008736 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f06f 0201 	mvn.w	r2, #1
 800872a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800873c:	2b00      	cmp	r3, #0
 800873e:	d104      	bne.n	800874a <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008746:	2b00      	cmp	r3, #0
 8008748:	d00e      	beq.n	8008768 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008750:	2b00      	cmp	r3, #0
 8008752:	d009      	beq.n	8008768 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800875c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800876e:	2b00      	cmp	r3, #0
 8008770:	d00e      	beq.n	8008790 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008778:	2b00      	cmp	r3, #0
 800877a:	d009      	beq.n	8008790 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008784:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008796:	2b00      	cmp	r3, #0
 8008798:	d00e      	beq.n	80087b8 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d009      	beq.n	80087b8 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80087ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	f003 0320 	and.w	r3, r3, #32
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d00e      	beq.n	80087e0 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f003 0320 	and.w	r3, r3, #32
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d009      	beq.n	80087e0 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f06f 0220 	mvn.w	r2, #32
 80087d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d00e      	beq.n	8008808 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d009      	beq.n	8008808 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80087fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800880e:	2b00      	cmp	r3, #0
 8008810:	d00e      	beq.n	8008830 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008818:	2b00      	cmp	r3, #0
 800881a:	d009      	beq.n	8008830 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008824:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008836:	2b00      	cmp	r3, #0
 8008838:	d00e      	beq.n	8008858 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008840:	2b00      	cmp	r3, #0
 8008842:	d009      	beq.n	8008858 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800884c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00e      	beq.n	8008880 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008868:	2b00      	cmp	r3, #0
 800886a:	d009      	beq.n	8008880 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008880:	bf00      	nop
 8008882:	3710      	adds	r7, #16
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b086      	sub	sp, #24
 800888c:	af00      	add	r7, sp, #0
 800888e:	60f8      	str	r0, [r7, #12]
 8008890:	60b9      	str	r1, [r7, #8]
 8008892:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008894:	2300      	movs	r3, #0
 8008896:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d101      	bne.n	80088a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80088a2:	2302      	movs	r3, #2
 80088a4:	e0ff      	b.n	8008aa6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2201      	movs	r2, #1
 80088aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2b14      	cmp	r3, #20
 80088b2:	f200 80f0 	bhi.w	8008a96 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80088b6:	a201      	add	r2, pc, #4	@ (adr r2, 80088bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80088b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088bc:	08008911 	.word	0x08008911
 80088c0:	08008a97 	.word	0x08008a97
 80088c4:	08008a97 	.word	0x08008a97
 80088c8:	08008a97 	.word	0x08008a97
 80088cc:	08008951 	.word	0x08008951
 80088d0:	08008a97 	.word	0x08008a97
 80088d4:	08008a97 	.word	0x08008a97
 80088d8:	08008a97 	.word	0x08008a97
 80088dc:	08008993 	.word	0x08008993
 80088e0:	08008a97 	.word	0x08008a97
 80088e4:	08008a97 	.word	0x08008a97
 80088e8:	08008a97 	.word	0x08008a97
 80088ec:	080089d3 	.word	0x080089d3
 80088f0:	08008a97 	.word	0x08008a97
 80088f4:	08008a97 	.word	0x08008a97
 80088f8:	08008a97 	.word	0x08008a97
 80088fc:	08008a15 	.word	0x08008a15
 8008900:	08008a97 	.word	0x08008a97
 8008904:	08008a97 	.word	0x08008a97
 8008908:	08008a97 	.word	0x08008a97
 800890c:	08008a55 	.word	0x08008a55
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	68b9      	ldr	r1, [r7, #8]
 8008916:	4618      	mov	r0, r3
 8008918:	f000 fc4e 	bl	80091b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	699a      	ldr	r2, [r3, #24]
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f042 0208 	orr.w	r2, r2, #8
 800892a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	699a      	ldr	r2, [r3, #24]
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f022 0204 	bic.w	r2, r2, #4
 800893a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	6999      	ldr	r1, [r3, #24]
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	691a      	ldr	r2, [r3, #16]
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	430a      	orrs	r2, r1
 800894c:	619a      	str	r2, [r3, #24]
      break;
 800894e:	e0a5      	b.n	8008a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	68b9      	ldr	r1, [r7, #8]
 8008956:	4618      	mov	r0, r3
 8008958:	f000 fcc8 	bl	80092ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	699a      	ldr	r2, [r3, #24]
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800896a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	699a      	ldr	r2, [r3, #24]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800897a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	6999      	ldr	r1, [r3, #24]
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	691b      	ldr	r3, [r3, #16]
 8008986:	021a      	lsls	r2, r3, #8
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	430a      	orrs	r2, r1
 800898e:	619a      	str	r2, [r3, #24]
      break;
 8008990:	e084      	b.n	8008a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	68b9      	ldr	r1, [r7, #8]
 8008998:	4618      	mov	r0, r3
 800899a:	f000 fd3b 	bl	8009414 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	69da      	ldr	r2, [r3, #28]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f042 0208 	orr.w	r2, r2, #8
 80089ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	69da      	ldr	r2, [r3, #28]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f022 0204 	bic.w	r2, r2, #4
 80089bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	69d9      	ldr	r1, [r3, #28]
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	691a      	ldr	r2, [r3, #16]
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	430a      	orrs	r2, r1
 80089ce:	61da      	str	r2, [r3, #28]
      break;
 80089d0:	e064      	b.n	8008a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	68b9      	ldr	r1, [r7, #8]
 80089d8:	4618      	mov	r0, r3
 80089da:	f000 fdad 	bl	8009538 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	69da      	ldr	r2, [r3, #28]
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80089ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	69da      	ldr	r2, [r3, #28]
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80089fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	69d9      	ldr	r1, [r3, #28]
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	691b      	ldr	r3, [r3, #16]
 8008a08:	021a      	lsls	r2, r3, #8
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	430a      	orrs	r2, r1
 8008a10:	61da      	str	r2, [r3, #28]
      break;
 8008a12:	e043      	b.n	8008a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	68b9      	ldr	r1, [r7, #8]
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	f000 fe20 	bl	8009660 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f042 0208 	orr.w	r2, r2, #8
 8008a2e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f022 0204 	bic.w	r2, r2, #4
 8008a3e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	691a      	ldr	r2, [r3, #16]
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	430a      	orrs	r2, r1
 8008a50:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008a52:	e023      	b.n	8008a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	68b9      	ldr	r1, [r7, #8]
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f000 fe6a 	bl	8009734 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a6e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a7e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	691b      	ldr	r3, [r3, #16]
 8008a8a:	021a      	lsls	r2, r3, #8
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	430a      	orrs	r2, r1
 8008a92:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008a94:	e002      	b.n	8008a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008a96:	2301      	movs	r3, #1
 8008a98:	75fb      	strb	r3, [r7, #23]
      break;
 8008a9a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008aa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3718      	adds	r7, #24
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}
 8008aae:	bf00      	nop

08008ab0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b084      	sub	sp, #16
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
 8008ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008aba:	2300      	movs	r3, #0
 8008abc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ac4:	2b01      	cmp	r3, #1
 8008ac6:	d101      	bne.n	8008acc <HAL_TIM_ConfigClockSource+0x1c>
 8008ac8:	2302      	movs	r3, #2
 8008aca:	e0f6      	b.n	8008cba <HAL_TIM_ConfigClockSource+0x20a>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2202      	movs	r2, #2
 8008ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	689b      	ldr	r3, [r3, #8]
 8008ae2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008aea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008aee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008af6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	68ba      	ldr	r2, [r7, #8]
 8008afe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4a6f      	ldr	r2, [pc, #444]	@ (8008cc4 <HAL_TIM_ConfigClockSource+0x214>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	f000 80c1 	beq.w	8008c8e <HAL_TIM_ConfigClockSource+0x1de>
 8008b0c:	4a6d      	ldr	r2, [pc, #436]	@ (8008cc4 <HAL_TIM_ConfigClockSource+0x214>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	f200 80c6 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008b14:	4a6c      	ldr	r2, [pc, #432]	@ (8008cc8 <HAL_TIM_ConfigClockSource+0x218>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	f000 80b9 	beq.w	8008c8e <HAL_TIM_ConfigClockSource+0x1de>
 8008b1c:	4a6a      	ldr	r2, [pc, #424]	@ (8008cc8 <HAL_TIM_ConfigClockSource+0x218>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	f200 80be 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008b24:	4a69      	ldr	r2, [pc, #420]	@ (8008ccc <HAL_TIM_ConfigClockSource+0x21c>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	f000 80b1 	beq.w	8008c8e <HAL_TIM_ConfigClockSource+0x1de>
 8008b2c:	4a67      	ldr	r2, [pc, #412]	@ (8008ccc <HAL_TIM_ConfigClockSource+0x21c>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	f200 80b6 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008b34:	4a66      	ldr	r2, [pc, #408]	@ (8008cd0 <HAL_TIM_ConfigClockSource+0x220>)
 8008b36:	4293      	cmp	r3, r2
 8008b38:	f000 80a9 	beq.w	8008c8e <HAL_TIM_ConfigClockSource+0x1de>
 8008b3c:	4a64      	ldr	r2, [pc, #400]	@ (8008cd0 <HAL_TIM_ConfigClockSource+0x220>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	f200 80ae 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008b44:	4a63      	ldr	r2, [pc, #396]	@ (8008cd4 <HAL_TIM_ConfigClockSource+0x224>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	f000 80a1 	beq.w	8008c8e <HAL_TIM_ConfigClockSource+0x1de>
 8008b4c:	4a61      	ldr	r2, [pc, #388]	@ (8008cd4 <HAL_TIM_ConfigClockSource+0x224>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	f200 80a6 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008b54:	4a60      	ldr	r2, [pc, #384]	@ (8008cd8 <HAL_TIM_ConfigClockSource+0x228>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	f000 8099 	beq.w	8008c8e <HAL_TIM_ConfigClockSource+0x1de>
 8008b5c:	4a5e      	ldr	r2, [pc, #376]	@ (8008cd8 <HAL_TIM_ConfigClockSource+0x228>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	f200 809e 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008b64:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008b68:	f000 8091 	beq.w	8008c8e <HAL_TIM_ConfigClockSource+0x1de>
 8008b6c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008b70:	f200 8096 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008b74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b78:	f000 8089 	beq.w	8008c8e <HAL_TIM_ConfigClockSource+0x1de>
 8008b7c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b80:	f200 808e 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008b84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b88:	d03e      	beq.n	8008c08 <HAL_TIM_ConfigClockSource+0x158>
 8008b8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b8e:	f200 8087 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008b92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b96:	f000 8086 	beq.w	8008ca6 <HAL_TIM_ConfigClockSource+0x1f6>
 8008b9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b9e:	d87f      	bhi.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008ba0:	2b70      	cmp	r3, #112	@ 0x70
 8008ba2:	d01a      	beq.n	8008bda <HAL_TIM_ConfigClockSource+0x12a>
 8008ba4:	2b70      	cmp	r3, #112	@ 0x70
 8008ba6:	d87b      	bhi.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008ba8:	2b60      	cmp	r3, #96	@ 0x60
 8008baa:	d050      	beq.n	8008c4e <HAL_TIM_ConfigClockSource+0x19e>
 8008bac:	2b60      	cmp	r3, #96	@ 0x60
 8008bae:	d877      	bhi.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008bb0:	2b50      	cmp	r3, #80	@ 0x50
 8008bb2:	d03c      	beq.n	8008c2e <HAL_TIM_ConfigClockSource+0x17e>
 8008bb4:	2b50      	cmp	r3, #80	@ 0x50
 8008bb6:	d873      	bhi.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008bb8:	2b40      	cmp	r3, #64	@ 0x40
 8008bba:	d058      	beq.n	8008c6e <HAL_TIM_ConfigClockSource+0x1be>
 8008bbc:	2b40      	cmp	r3, #64	@ 0x40
 8008bbe:	d86f      	bhi.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008bc0:	2b30      	cmp	r3, #48	@ 0x30
 8008bc2:	d064      	beq.n	8008c8e <HAL_TIM_ConfigClockSource+0x1de>
 8008bc4:	2b30      	cmp	r3, #48	@ 0x30
 8008bc6:	d86b      	bhi.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008bc8:	2b20      	cmp	r3, #32
 8008bca:	d060      	beq.n	8008c8e <HAL_TIM_ConfigClockSource+0x1de>
 8008bcc:	2b20      	cmp	r3, #32
 8008bce:	d867      	bhi.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d05c      	beq.n	8008c8e <HAL_TIM_ConfigClockSource+0x1de>
 8008bd4:	2b10      	cmp	r3, #16
 8008bd6:	d05a      	beq.n	8008c8e <HAL_TIM_ConfigClockSource+0x1de>
 8008bd8:	e062      	b.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008bea:	f000 fe8b 	bl	8009904 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	689b      	ldr	r3, [r3, #8]
 8008bf4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008bfc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	68ba      	ldr	r2, [r7, #8]
 8008c04:	609a      	str	r2, [r3, #8]
      break;
 8008c06:	e04f      	b.n	8008ca8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008c18:	f000 fe74 	bl	8009904 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	689a      	ldr	r2, [r3, #8]
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008c2a:	609a      	str	r2, [r3, #8]
      break;
 8008c2c:	e03c      	b.n	8008ca8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c3a:	461a      	mov	r2, r3
 8008c3c:	f000 fde6 	bl	800980c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	2150      	movs	r1, #80	@ 0x50
 8008c46:	4618      	mov	r0, r3
 8008c48:	f000 fe3f 	bl	80098ca <TIM_ITRx_SetConfig>
      break;
 8008c4c:	e02c      	b.n	8008ca8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	f000 fe05 	bl	800986a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	2160      	movs	r1, #96	@ 0x60
 8008c66:	4618      	mov	r0, r3
 8008c68:	f000 fe2f 	bl	80098ca <TIM_ITRx_SetConfig>
      break;
 8008c6c:	e01c      	b.n	8008ca8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	f000 fdc6 	bl	800980c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	2140      	movs	r1, #64	@ 0x40
 8008c86:	4618      	mov	r0, r3
 8008c88:	f000 fe1f 	bl	80098ca <TIM_ITRx_SetConfig>
      break;
 8008c8c:	e00c      	b.n	8008ca8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681a      	ldr	r2, [r3, #0]
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	4619      	mov	r1, r3
 8008c98:	4610      	mov	r0, r2
 8008c9a:	f000 fe16 	bl	80098ca <TIM_ITRx_SetConfig>
      break;
 8008c9e:	e003      	b.n	8008ca8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	73fb      	strb	r3, [r7, #15]
      break;
 8008ca4:	e000      	b.n	8008ca8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8008ca6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2201      	movs	r2, #1
 8008cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	3710      	adds	r7, #16
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd80      	pop	{r7, pc}
 8008cc2:	bf00      	nop
 8008cc4:	00100070 	.word	0x00100070
 8008cc8:	00100060 	.word	0x00100060
 8008ccc:	00100050 	.word	0x00100050
 8008cd0:	00100040 	.word	0x00100040
 8008cd4:	00100030 	.word	0x00100030
 8008cd8:	00100020 	.word	0x00100020

08008cdc <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8008ce4:	bf00      	nop
 8008ce6:	370c      	adds	r7, #12
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008cf8:	bf00      	nop
 8008cfa:	370c      	adds	r7, #12
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d02:	4770      	bx	lr

08008d04 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b083      	sub	sp, #12
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008d0c:	bf00      	nop
 8008d0e:	370c      	adds	r7, #12
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr

08008d18 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b083      	sub	sp, #12
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8008d20:	bf00      	nop
 8008d22:	370c      	adds	r7, #12
 8008d24:	46bd      	mov	sp, r7
 8008d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2a:	4770      	bx	lr

08008d2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b083      	sub	sp, #12
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008d34:	bf00      	nop
 8008d36:	370c      	adds	r7, #12
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3e:	4770      	bx	lr

08008d40 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008d40:	b480      	push	{r7}
 8008d42:	b083      	sub	sp, #12
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8008d48:	bf00      	nop
 8008d4a:	370c      	adds	r7, #12
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d52:	4770      	bx	lr

08008d54 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b083      	sub	sp, #12
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d5c:	bf00      	nop
 8008d5e:	370c      	adds	r7, #12
 8008d60:	46bd      	mov	sp, r7
 8008d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d66:	4770      	bx	lr

08008d68 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b083      	sub	sp, #12
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8008d70:	bf00      	nop
 8008d72:	370c      	adds	r7, #12
 8008d74:	46bd      	mov	sp, r7
 8008d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7a:	4770      	bx	lr

08008d7c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b083      	sub	sp, #12
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008d84:	bf00      	nop
 8008d86:	370c      	adds	r7, #12
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8e:	4770      	bx	lr

08008d90 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8008d90:	b480      	push	{r7}
 8008d92:	b087      	sub	sp, #28
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	60f8      	str	r0, [r7, #12]
 8008d98:	460b      	mov	r3, r1
 8008d9a:	607a      	str	r2, [r7, #4]
 8008d9c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d101      	bne.n	8008dac <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8008da8:	2301      	movs	r3, #1
 8008daa:	e14a      	b.n	8009042 <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008db2:	b2db      	uxtb	r3, r3
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	f040 80dd 	bne.w	8008f74 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 8008dba:	7afb      	ldrb	r3, [r7, #11]
 8008dbc:	2b1f      	cmp	r3, #31
 8008dbe:	f200 80d6 	bhi.w	8008f6e <HAL_TIM_RegisterCallback+0x1de>
 8008dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8008dc8 <HAL_TIM_RegisterCallback+0x38>)
 8008dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dc8:	08008e49 	.word	0x08008e49
 8008dcc:	08008e51 	.word	0x08008e51
 8008dd0:	08008e59 	.word	0x08008e59
 8008dd4:	08008e61 	.word	0x08008e61
 8008dd8:	08008e69 	.word	0x08008e69
 8008ddc:	08008e71 	.word	0x08008e71
 8008de0:	08008e79 	.word	0x08008e79
 8008de4:	08008e81 	.word	0x08008e81
 8008de8:	08008e89 	.word	0x08008e89
 8008dec:	08008e91 	.word	0x08008e91
 8008df0:	08008e99 	.word	0x08008e99
 8008df4:	08008ea1 	.word	0x08008ea1
 8008df8:	08008ea9 	.word	0x08008ea9
 8008dfc:	08008eb1 	.word	0x08008eb1
 8008e00:	08008ebb 	.word	0x08008ebb
 8008e04:	08008ec5 	.word	0x08008ec5
 8008e08:	08008ecf 	.word	0x08008ecf
 8008e0c:	08008ed9 	.word	0x08008ed9
 8008e10:	08008ee3 	.word	0x08008ee3
 8008e14:	08008eed 	.word	0x08008eed
 8008e18:	08008ef7 	.word	0x08008ef7
 8008e1c:	08008f01 	.word	0x08008f01
 8008e20:	08008f0b 	.word	0x08008f0b
 8008e24:	08008f15 	.word	0x08008f15
 8008e28:	08008f1f 	.word	0x08008f1f
 8008e2c:	08008f29 	.word	0x08008f29
 8008e30:	08008f33 	.word	0x08008f33
 8008e34:	08008f3d 	.word	0x08008f3d
 8008e38:	08008f47 	.word	0x08008f47
 8008e3c:	08008f51 	.word	0x08008f51
 8008e40:	08008f5b 	.word	0x08008f5b
 8008e44:	08008f65 	.word	0x08008f65
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	687a      	ldr	r2, [r7, #4]
 8008e4c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8008e4e:	e0f7      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8008e56:	e0f3      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	687a      	ldr	r2, [r7, #4]
 8008e5c:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8008e5e:	e0ef      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8008e66:	e0eb      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	687a      	ldr	r2, [r7, #4]
 8008e6c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8008e6e:	e0e7      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	687a      	ldr	r2, [r7, #4]
 8008e74:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8008e76:	e0e3      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	687a      	ldr	r2, [r7, #4]
 8008e7c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8008e7e:	e0df      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	687a      	ldr	r2, [r7, #4]
 8008e84:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8008e86:	e0db      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	687a      	ldr	r2, [r7, #4]
 8008e8c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8008e8e:	e0d7      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	687a      	ldr	r2, [r7, #4]
 8008e94:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8008e96:	e0d3      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	687a      	ldr	r2, [r7, #4]
 8008e9c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8008e9e:	e0cf      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	687a      	ldr	r2, [r7, #4]
 8008ea4:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8008ea6:	e0cb      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	687a      	ldr	r2, [r7, #4]
 8008eac:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8008eae:	e0c7      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	687a      	ldr	r2, [r7, #4]
 8008eb4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8008eb8:	e0c2      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	687a      	ldr	r2, [r7, #4]
 8008ebe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8008ec2:	e0bd      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	687a      	ldr	r2, [r7, #4]
 8008ec8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8008ecc:	e0b8      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	687a      	ldr	r2, [r7, #4]
 8008ed2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8008ed6:	e0b3      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	687a      	ldr	r2, [r7, #4]
 8008edc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8008ee0:	e0ae      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	687a      	ldr	r2, [r7, #4]
 8008ee6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8008eea:	e0a9      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	687a      	ldr	r2, [r7, #4]
 8008ef0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8008ef4:	e0a4      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	687a      	ldr	r2, [r7, #4]
 8008efa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8008efe:	e09f      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	687a      	ldr	r2, [r7, #4]
 8008f04:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8008f08:	e09a      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	687a      	ldr	r2, [r7, #4]
 8008f0e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8008f12:	e095      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	687a      	ldr	r2, [r7, #4]
 8008f18:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8008f1c:	e090      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	687a      	ldr	r2, [r7, #4]
 8008f22:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8008f26:	e08b      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	687a      	ldr	r2, [r7, #4]
 8008f2c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8008f30:	e086      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	687a      	ldr	r2, [r7, #4]
 8008f36:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8008f3a:	e081      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	687a      	ldr	r2, [r7, #4]
 8008f40:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8008f44:	e07c      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	687a      	ldr	r2, [r7, #4]
 8008f4a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8008f4e:	e077      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	687a      	ldr	r2, [r7, #4]
 8008f54:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 8008f58:	e072      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8008f62:	e06d      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	687a      	ldr	r2, [r7, #4]
 8008f68:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8008f6c:	e068      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	75fb      	strb	r3, [r7, #23]
        break;
 8008f72:	e065      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008f7a:	b2db      	uxtb	r3, r3
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d15d      	bne.n	800903c <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 8008f80:	7afb      	ldrb	r3, [r7, #11]
 8008f82:	2b0d      	cmp	r3, #13
 8008f84:	d857      	bhi.n	8009036 <HAL_TIM_RegisterCallback+0x2a6>
 8008f86:	a201      	add	r2, pc, #4	@ (adr r2, 8008f8c <HAL_TIM_RegisterCallback+0x1fc>)
 8008f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f8c:	08008fc5 	.word	0x08008fc5
 8008f90:	08008fcd 	.word	0x08008fcd
 8008f94:	08008fd5 	.word	0x08008fd5
 8008f98:	08008fdd 	.word	0x08008fdd
 8008f9c:	08008fe5 	.word	0x08008fe5
 8008fa0:	08008fed 	.word	0x08008fed
 8008fa4:	08008ff5 	.word	0x08008ff5
 8008fa8:	08008ffd 	.word	0x08008ffd
 8008fac:	08009005 	.word	0x08009005
 8008fb0:	0800900d 	.word	0x0800900d
 8008fb4:	08009015 	.word	0x08009015
 8008fb8:	0800901d 	.word	0x0800901d
 8008fbc:	08009025 	.word	0x08009025
 8008fc0:	0800902d 	.word	0x0800902d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	687a      	ldr	r2, [r7, #4]
 8008fc8:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8008fca:	e039      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	687a      	ldr	r2, [r7, #4]
 8008fd0:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8008fd2:	e035      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	687a      	ldr	r2, [r7, #4]
 8008fd8:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8008fda:	e031      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	687a      	ldr	r2, [r7, #4]
 8008fe0:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8008fe2:	e02d      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	687a      	ldr	r2, [r7, #4]
 8008fe8:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8008fea:	e029      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	687a      	ldr	r2, [r7, #4]
 8008ff0:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8008ff2:	e025      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	687a      	ldr	r2, [r7, #4]
 8008ff8:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8008ffa:	e021      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	687a      	ldr	r2, [r7, #4]
 8009000:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8009002:	e01d      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	687a      	ldr	r2, [r7, #4]
 8009008:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800900a:	e019      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	687a      	ldr	r2, [r7, #4]
 8009010:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8009012:	e015      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	687a      	ldr	r2, [r7, #4]
 8009018:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800901a:	e011      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	687a      	ldr	r2, [r7, #4]
 8009020:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8009022:	e00d      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	687a      	ldr	r2, [r7, #4]
 8009028:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800902a:	e009      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	687a      	ldr	r2, [r7, #4]
 8009030:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8009034:	e004      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8009036:	2301      	movs	r3, #1
 8009038:	75fb      	strb	r3, [r7, #23]
        break;
 800903a:	e001      	b.n	8009040 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800903c:	2301      	movs	r3, #1
 800903e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009040:	7dfb      	ldrb	r3, [r7, #23]
}
 8009042:	4618      	mov	r0, r3
 8009044:	371c      	adds	r7, #28
 8009046:	46bd      	mov	sp, r7
 8009048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904c:	4770      	bx	lr
 800904e:	bf00      	nop

08009050 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009050:	b480      	push	{r7}
 8009052:	b085      	sub	sp, #20
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
 8009058:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	4a4c      	ldr	r2, [pc, #304]	@ (8009194 <TIM_Base_SetConfig+0x144>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d017      	beq.n	8009098 <TIM_Base_SetConfig+0x48>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800906e:	d013      	beq.n	8009098 <TIM_Base_SetConfig+0x48>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	4a49      	ldr	r2, [pc, #292]	@ (8009198 <TIM_Base_SetConfig+0x148>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d00f      	beq.n	8009098 <TIM_Base_SetConfig+0x48>
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	4a48      	ldr	r2, [pc, #288]	@ (800919c <TIM_Base_SetConfig+0x14c>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d00b      	beq.n	8009098 <TIM_Base_SetConfig+0x48>
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	4a47      	ldr	r2, [pc, #284]	@ (80091a0 <TIM_Base_SetConfig+0x150>)
 8009084:	4293      	cmp	r3, r2
 8009086:	d007      	beq.n	8009098 <TIM_Base_SetConfig+0x48>
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	4a46      	ldr	r2, [pc, #280]	@ (80091a4 <TIM_Base_SetConfig+0x154>)
 800908c:	4293      	cmp	r3, r2
 800908e:	d003      	beq.n	8009098 <TIM_Base_SetConfig+0x48>
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	4a45      	ldr	r2, [pc, #276]	@ (80091a8 <TIM_Base_SetConfig+0x158>)
 8009094:	4293      	cmp	r3, r2
 8009096:	d108      	bne.n	80090aa <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800909e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	685b      	ldr	r3, [r3, #4]
 80090a4:	68fa      	ldr	r2, [r7, #12]
 80090a6:	4313      	orrs	r3, r2
 80090a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	4a39      	ldr	r2, [pc, #228]	@ (8009194 <TIM_Base_SetConfig+0x144>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d023      	beq.n	80090fa <TIM_Base_SetConfig+0xaa>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090b8:	d01f      	beq.n	80090fa <TIM_Base_SetConfig+0xaa>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	4a36      	ldr	r2, [pc, #216]	@ (8009198 <TIM_Base_SetConfig+0x148>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d01b      	beq.n	80090fa <TIM_Base_SetConfig+0xaa>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	4a35      	ldr	r2, [pc, #212]	@ (800919c <TIM_Base_SetConfig+0x14c>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d017      	beq.n	80090fa <TIM_Base_SetConfig+0xaa>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	4a34      	ldr	r2, [pc, #208]	@ (80091a0 <TIM_Base_SetConfig+0x150>)
 80090ce:	4293      	cmp	r3, r2
 80090d0:	d013      	beq.n	80090fa <TIM_Base_SetConfig+0xaa>
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	4a33      	ldr	r2, [pc, #204]	@ (80091a4 <TIM_Base_SetConfig+0x154>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d00f      	beq.n	80090fa <TIM_Base_SetConfig+0xaa>
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	4a33      	ldr	r2, [pc, #204]	@ (80091ac <TIM_Base_SetConfig+0x15c>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d00b      	beq.n	80090fa <TIM_Base_SetConfig+0xaa>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	4a32      	ldr	r2, [pc, #200]	@ (80091b0 <TIM_Base_SetConfig+0x160>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d007      	beq.n	80090fa <TIM_Base_SetConfig+0xaa>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	4a31      	ldr	r2, [pc, #196]	@ (80091b4 <TIM_Base_SetConfig+0x164>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d003      	beq.n	80090fa <TIM_Base_SetConfig+0xaa>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	4a2c      	ldr	r2, [pc, #176]	@ (80091a8 <TIM_Base_SetConfig+0x158>)
 80090f6:	4293      	cmp	r3, r2
 80090f8:	d108      	bne.n	800910c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009100:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	68db      	ldr	r3, [r3, #12]
 8009106:	68fa      	ldr	r2, [r7, #12]
 8009108:	4313      	orrs	r3, r2
 800910a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	695b      	ldr	r3, [r3, #20]
 8009116:	4313      	orrs	r3, r2
 8009118:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	68fa      	ldr	r2, [r7, #12]
 800911e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	689a      	ldr	r2, [r3, #8]
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	681a      	ldr	r2, [r3, #0]
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	4a18      	ldr	r2, [pc, #96]	@ (8009194 <TIM_Base_SetConfig+0x144>)
 8009134:	4293      	cmp	r3, r2
 8009136:	d013      	beq.n	8009160 <TIM_Base_SetConfig+0x110>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	4a1a      	ldr	r2, [pc, #104]	@ (80091a4 <TIM_Base_SetConfig+0x154>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d00f      	beq.n	8009160 <TIM_Base_SetConfig+0x110>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	4a1a      	ldr	r2, [pc, #104]	@ (80091ac <TIM_Base_SetConfig+0x15c>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d00b      	beq.n	8009160 <TIM_Base_SetConfig+0x110>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	4a19      	ldr	r2, [pc, #100]	@ (80091b0 <TIM_Base_SetConfig+0x160>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d007      	beq.n	8009160 <TIM_Base_SetConfig+0x110>
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	4a18      	ldr	r2, [pc, #96]	@ (80091b4 <TIM_Base_SetConfig+0x164>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d003      	beq.n	8009160 <TIM_Base_SetConfig+0x110>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	4a13      	ldr	r2, [pc, #76]	@ (80091a8 <TIM_Base_SetConfig+0x158>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d103      	bne.n	8009168 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	691a      	ldr	r2, [r3, #16]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2201      	movs	r2, #1
 800916c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	691b      	ldr	r3, [r3, #16]
 8009172:	f003 0301 	and.w	r3, r3, #1
 8009176:	2b01      	cmp	r3, #1
 8009178:	d105      	bne.n	8009186 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	691b      	ldr	r3, [r3, #16]
 800917e:	f023 0201 	bic.w	r2, r3, #1
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	611a      	str	r2, [r3, #16]
  }
}
 8009186:	bf00      	nop
 8009188:	3714      	adds	r7, #20
 800918a:	46bd      	mov	sp, r7
 800918c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop
 8009194:	40012c00 	.word	0x40012c00
 8009198:	40000400 	.word	0x40000400
 800919c:	40000800 	.word	0x40000800
 80091a0:	40000c00 	.word	0x40000c00
 80091a4:	40013400 	.word	0x40013400
 80091a8:	40015000 	.word	0x40015000
 80091ac:	40014000 	.word	0x40014000
 80091b0:	40014400 	.word	0x40014400
 80091b4:	40014800 	.word	0x40014800

080091b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80091b8:	b480      	push	{r7}
 80091ba:	b087      	sub	sp, #28
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
 80091c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6a1b      	ldr	r3, [r3, #32]
 80091c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6a1b      	ldr	r3, [r3, #32]
 80091cc:	f023 0201 	bic.w	r2, r3, #1
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	699b      	ldr	r3, [r3, #24]
 80091de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80091e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	f023 0303 	bic.w	r3, r3, #3
 80091f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	68fa      	ldr	r2, [r7, #12]
 80091fa:	4313      	orrs	r3, r2
 80091fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	f023 0302 	bic.w	r3, r3, #2
 8009204:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	689b      	ldr	r3, [r3, #8]
 800920a:	697a      	ldr	r2, [r7, #20]
 800920c:	4313      	orrs	r3, r2
 800920e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	4a30      	ldr	r2, [pc, #192]	@ (80092d4 <TIM_OC1_SetConfig+0x11c>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d013      	beq.n	8009240 <TIM_OC1_SetConfig+0x88>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	4a2f      	ldr	r2, [pc, #188]	@ (80092d8 <TIM_OC1_SetConfig+0x120>)
 800921c:	4293      	cmp	r3, r2
 800921e:	d00f      	beq.n	8009240 <TIM_OC1_SetConfig+0x88>
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	4a2e      	ldr	r2, [pc, #184]	@ (80092dc <TIM_OC1_SetConfig+0x124>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d00b      	beq.n	8009240 <TIM_OC1_SetConfig+0x88>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	4a2d      	ldr	r2, [pc, #180]	@ (80092e0 <TIM_OC1_SetConfig+0x128>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d007      	beq.n	8009240 <TIM_OC1_SetConfig+0x88>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	4a2c      	ldr	r2, [pc, #176]	@ (80092e4 <TIM_OC1_SetConfig+0x12c>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d003      	beq.n	8009240 <TIM_OC1_SetConfig+0x88>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	4a2b      	ldr	r2, [pc, #172]	@ (80092e8 <TIM_OC1_SetConfig+0x130>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d10c      	bne.n	800925a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009240:	697b      	ldr	r3, [r7, #20]
 8009242:	f023 0308 	bic.w	r3, r3, #8
 8009246:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	68db      	ldr	r3, [r3, #12]
 800924c:	697a      	ldr	r2, [r7, #20]
 800924e:	4313      	orrs	r3, r2
 8009250:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	f023 0304 	bic.w	r3, r3, #4
 8009258:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	4a1d      	ldr	r2, [pc, #116]	@ (80092d4 <TIM_OC1_SetConfig+0x11c>)
 800925e:	4293      	cmp	r3, r2
 8009260:	d013      	beq.n	800928a <TIM_OC1_SetConfig+0xd2>
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	4a1c      	ldr	r2, [pc, #112]	@ (80092d8 <TIM_OC1_SetConfig+0x120>)
 8009266:	4293      	cmp	r3, r2
 8009268:	d00f      	beq.n	800928a <TIM_OC1_SetConfig+0xd2>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	4a1b      	ldr	r2, [pc, #108]	@ (80092dc <TIM_OC1_SetConfig+0x124>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d00b      	beq.n	800928a <TIM_OC1_SetConfig+0xd2>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	4a1a      	ldr	r2, [pc, #104]	@ (80092e0 <TIM_OC1_SetConfig+0x128>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d007      	beq.n	800928a <TIM_OC1_SetConfig+0xd2>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	4a19      	ldr	r2, [pc, #100]	@ (80092e4 <TIM_OC1_SetConfig+0x12c>)
 800927e:	4293      	cmp	r3, r2
 8009280:	d003      	beq.n	800928a <TIM_OC1_SetConfig+0xd2>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	4a18      	ldr	r2, [pc, #96]	@ (80092e8 <TIM_OC1_SetConfig+0x130>)
 8009286:	4293      	cmp	r3, r2
 8009288:	d111      	bne.n	80092ae <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009290:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009298:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	695b      	ldr	r3, [r3, #20]
 800929e:	693a      	ldr	r2, [r7, #16]
 80092a0:	4313      	orrs	r3, r2
 80092a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	699b      	ldr	r3, [r3, #24]
 80092a8:	693a      	ldr	r2, [r7, #16]
 80092aa:	4313      	orrs	r3, r2
 80092ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	693a      	ldr	r2, [r7, #16]
 80092b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	68fa      	ldr	r2, [r7, #12]
 80092b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	685a      	ldr	r2, [r3, #4]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	697a      	ldr	r2, [r7, #20]
 80092c6:	621a      	str	r2, [r3, #32]
}
 80092c8:	bf00      	nop
 80092ca:	371c      	adds	r7, #28
 80092cc:	46bd      	mov	sp, r7
 80092ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d2:	4770      	bx	lr
 80092d4:	40012c00 	.word	0x40012c00
 80092d8:	40013400 	.word	0x40013400
 80092dc:	40014000 	.word	0x40014000
 80092e0:	40014400 	.word	0x40014400
 80092e4:	40014800 	.word	0x40014800
 80092e8:	40015000 	.word	0x40015000

080092ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80092ec:	b480      	push	{r7}
 80092ee:	b087      	sub	sp, #28
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
 80092f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6a1b      	ldr	r3, [r3, #32]
 80092fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6a1b      	ldr	r3, [r3, #32]
 8009300:	f023 0210 	bic.w	r2, r3, #16
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	685b      	ldr	r3, [r3, #4]
 800930c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	699b      	ldr	r3, [r3, #24]
 8009312:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800931a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800931e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009326:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	021b      	lsls	r3, r3, #8
 800932e:	68fa      	ldr	r2, [r7, #12]
 8009330:	4313      	orrs	r3, r2
 8009332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009334:	697b      	ldr	r3, [r7, #20]
 8009336:	f023 0320 	bic.w	r3, r3, #32
 800933a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	011b      	lsls	r3, r3, #4
 8009342:	697a      	ldr	r2, [r7, #20]
 8009344:	4313      	orrs	r3, r2
 8009346:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	4a2c      	ldr	r2, [pc, #176]	@ (80093fc <TIM_OC2_SetConfig+0x110>)
 800934c:	4293      	cmp	r3, r2
 800934e:	d007      	beq.n	8009360 <TIM_OC2_SetConfig+0x74>
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	4a2b      	ldr	r2, [pc, #172]	@ (8009400 <TIM_OC2_SetConfig+0x114>)
 8009354:	4293      	cmp	r3, r2
 8009356:	d003      	beq.n	8009360 <TIM_OC2_SetConfig+0x74>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	4a2a      	ldr	r2, [pc, #168]	@ (8009404 <TIM_OC2_SetConfig+0x118>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d10d      	bne.n	800937c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009366:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	68db      	ldr	r3, [r3, #12]
 800936c:	011b      	lsls	r3, r3, #4
 800936e:	697a      	ldr	r2, [r7, #20]
 8009370:	4313      	orrs	r3, r2
 8009372:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800937a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	4a1f      	ldr	r2, [pc, #124]	@ (80093fc <TIM_OC2_SetConfig+0x110>)
 8009380:	4293      	cmp	r3, r2
 8009382:	d013      	beq.n	80093ac <TIM_OC2_SetConfig+0xc0>
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	4a1e      	ldr	r2, [pc, #120]	@ (8009400 <TIM_OC2_SetConfig+0x114>)
 8009388:	4293      	cmp	r3, r2
 800938a:	d00f      	beq.n	80093ac <TIM_OC2_SetConfig+0xc0>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	4a1e      	ldr	r2, [pc, #120]	@ (8009408 <TIM_OC2_SetConfig+0x11c>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d00b      	beq.n	80093ac <TIM_OC2_SetConfig+0xc0>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	4a1d      	ldr	r2, [pc, #116]	@ (800940c <TIM_OC2_SetConfig+0x120>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d007      	beq.n	80093ac <TIM_OC2_SetConfig+0xc0>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	4a1c      	ldr	r2, [pc, #112]	@ (8009410 <TIM_OC2_SetConfig+0x124>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d003      	beq.n	80093ac <TIM_OC2_SetConfig+0xc0>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	4a17      	ldr	r2, [pc, #92]	@ (8009404 <TIM_OC2_SetConfig+0x118>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d113      	bne.n	80093d4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80093ac:	693b      	ldr	r3, [r7, #16]
 80093ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80093b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80093b4:	693b      	ldr	r3, [r7, #16]
 80093b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80093ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	695b      	ldr	r3, [r3, #20]
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	693a      	ldr	r2, [r7, #16]
 80093c4:	4313      	orrs	r3, r2
 80093c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	699b      	ldr	r3, [r3, #24]
 80093cc:	009b      	lsls	r3, r3, #2
 80093ce:	693a      	ldr	r2, [r7, #16]
 80093d0:	4313      	orrs	r3, r2
 80093d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	693a      	ldr	r2, [r7, #16]
 80093d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	68fa      	ldr	r2, [r7, #12]
 80093de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	685a      	ldr	r2, [r3, #4]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	697a      	ldr	r2, [r7, #20]
 80093ec:	621a      	str	r2, [r3, #32]
}
 80093ee:	bf00      	nop
 80093f0:	371c      	adds	r7, #28
 80093f2:	46bd      	mov	sp, r7
 80093f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f8:	4770      	bx	lr
 80093fa:	bf00      	nop
 80093fc:	40012c00 	.word	0x40012c00
 8009400:	40013400 	.word	0x40013400
 8009404:	40015000 	.word	0x40015000
 8009408:	40014000 	.word	0x40014000
 800940c:	40014400 	.word	0x40014400
 8009410:	40014800 	.word	0x40014800

08009414 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009414:	b480      	push	{r7}
 8009416:	b087      	sub	sp, #28
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
 800941c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6a1b      	ldr	r3, [r3, #32]
 8009422:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	6a1b      	ldr	r3, [r3, #32]
 8009428:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	69db      	ldr	r3, [r3, #28]
 800943a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009442:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009446:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f023 0303 	bic.w	r3, r3, #3
 800944e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	68fa      	ldr	r2, [r7, #12]
 8009456:	4313      	orrs	r3, r2
 8009458:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009460:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	689b      	ldr	r3, [r3, #8]
 8009466:	021b      	lsls	r3, r3, #8
 8009468:	697a      	ldr	r2, [r7, #20]
 800946a:	4313      	orrs	r3, r2
 800946c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	4a2b      	ldr	r2, [pc, #172]	@ (8009520 <TIM_OC3_SetConfig+0x10c>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d007      	beq.n	8009486 <TIM_OC3_SetConfig+0x72>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	4a2a      	ldr	r2, [pc, #168]	@ (8009524 <TIM_OC3_SetConfig+0x110>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d003      	beq.n	8009486 <TIM_OC3_SetConfig+0x72>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	4a29      	ldr	r2, [pc, #164]	@ (8009528 <TIM_OC3_SetConfig+0x114>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d10d      	bne.n	80094a2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800948c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	68db      	ldr	r3, [r3, #12]
 8009492:	021b      	lsls	r3, r3, #8
 8009494:	697a      	ldr	r2, [r7, #20]
 8009496:	4313      	orrs	r3, r2
 8009498:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80094a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	4a1e      	ldr	r2, [pc, #120]	@ (8009520 <TIM_OC3_SetConfig+0x10c>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d013      	beq.n	80094d2 <TIM_OC3_SetConfig+0xbe>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	4a1d      	ldr	r2, [pc, #116]	@ (8009524 <TIM_OC3_SetConfig+0x110>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d00f      	beq.n	80094d2 <TIM_OC3_SetConfig+0xbe>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	4a1d      	ldr	r2, [pc, #116]	@ (800952c <TIM_OC3_SetConfig+0x118>)
 80094b6:	4293      	cmp	r3, r2
 80094b8:	d00b      	beq.n	80094d2 <TIM_OC3_SetConfig+0xbe>
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	4a1c      	ldr	r2, [pc, #112]	@ (8009530 <TIM_OC3_SetConfig+0x11c>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d007      	beq.n	80094d2 <TIM_OC3_SetConfig+0xbe>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	4a1b      	ldr	r2, [pc, #108]	@ (8009534 <TIM_OC3_SetConfig+0x120>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d003      	beq.n	80094d2 <TIM_OC3_SetConfig+0xbe>
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	4a16      	ldr	r2, [pc, #88]	@ (8009528 <TIM_OC3_SetConfig+0x114>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d113      	bne.n	80094fa <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80094d2:	693b      	ldr	r3, [r7, #16]
 80094d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80094d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80094e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	695b      	ldr	r3, [r3, #20]
 80094e6:	011b      	lsls	r3, r3, #4
 80094e8:	693a      	ldr	r2, [r7, #16]
 80094ea:	4313      	orrs	r3, r2
 80094ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	699b      	ldr	r3, [r3, #24]
 80094f2:	011b      	lsls	r3, r3, #4
 80094f4:	693a      	ldr	r2, [r7, #16]
 80094f6:	4313      	orrs	r3, r2
 80094f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	693a      	ldr	r2, [r7, #16]
 80094fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	68fa      	ldr	r2, [r7, #12]
 8009504:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	685a      	ldr	r2, [r3, #4]
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	697a      	ldr	r2, [r7, #20]
 8009512:	621a      	str	r2, [r3, #32]
}
 8009514:	bf00      	nop
 8009516:	371c      	adds	r7, #28
 8009518:	46bd      	mov	sp, r7
 800951a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951e:	4770      	bx	lr
 8009520:	40012c00 	.word	0x40012c00
 8009524:	40013400 	.word	0x40013400
 8009528:	40015000 	.word	0x40015000
 800952c:	40014000 	.word	0x40014000
 8009530:	40014400 	.word	0x40014400
 8009534:	40014800 	.word	0x40014800

08009538 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009538:	b480      	push	{r7}
 800953a:	b087      	sub	sp, #28
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6a1b      	ldr	r3, [r3, #32]
 8009546:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6a1b      	ldr	r3, [r3, #32]
 800954c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	69db      	ldr	r3, [r3, #28]
 800955e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009566:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800956a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009572:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	021b      	lsls	r3, r3, #8
 800957a:	68fa      	ldr	r2, [r7, #12]
 800957c:	4313      	orrs	r3, r2
 800957e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009586:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	689b      	ldr	r3, [r3, #8]
 800958c:	031b      	lsls	r3, r3, #12
 800958e:	697a      	ldr	r2, [r7, #20]
 8009590:	4313      	orrs	r3, r2
 8009592:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	4a2c      	ldr	r2, [pc, #176]	@ (8009648 <TIM_OC4_SetConfig+0x110>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d007      	beq.n	80095ac <TIM_OC4_SetConfig+0x74>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	4a2b      	ldr	r2, [pc, #172]	@ (800964c <TIM_OC4_SetConfig+0x114>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d003      	beq.n	80095ac <TIM_OC4_SetConfig+0x74>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	4a2a      	ldr	r2, [pc, #168]	@ (8009650 <TIM_OC4_SetConfig+0x118>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d10d      	bne.n	80095c8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80095ac:	697b      	ldr	r3, [r7, #20]
 80095ae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80095b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	68db      	ldr	r3, [r3, #12]
 80095b8:	031b      	lsls	r3, r3, #12
 80095ba:	697a      	ldr	r2, [r7, #20]
 80095bc:	4313      	orrs	r3, r2
 80095be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80095c0:	697b      	ldr	r3, [r7, #20]
 80095c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80095c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	4a1f      	ldr	r2, [pc, #124]	@ (8009648 <TIM_OC4_SetConfig+0x110>)
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d013      	beq.n	80095f8 <TIM_OC4_SetConfig+0xc0>
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	4a1e      	ldr	r2, [pc, #120]	@ (800964c <TIM_OC4_SetConfig+0x114>)
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d00f      	beq.n	80095f8 <TIM_OC4_SetConfig+0xc0>
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	4a1e      	ldr	r2, [pc, #120]	@ (8009654 <TIM_OC4_SetConfig+0x11c>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d00b      	beq.n	80095f8 <TIM_OC4_SetConfig+0xc0>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	4a1d      	ldr	r2, [pc, #116]	@ (8009658 <TIM_OC4_SetConfig+0x120>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d007      	beq.n	80095f8 <TIM_OC4_SetConfig+0xc0>
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	4a1c      	ldr	r2, [pc, #112]	@ (800965c <TIM_OC4_SetConfig+0x124>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d003      	beq.n	80095f8 <TIM_OC4_SetConfig+0xc0>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	4a17      	ldr	r2, [pc, #92]	@ (8009650 <TIM_OC4_SetConfig+0x118>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d113      	bne.n	8009620 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80095fe:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009606:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	695b      	ldr	r3, [r3, #20]
 800960c:	019b      	lsls	r3, r3, #6
 800960e:	693a      	ldr	r2, [r7, #16]
 8009610:	4313      	orrs	r3, r2
 8009612:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	699b      	ldr	r3, [r3, #24]
 8009618:	019b      	lsls	r3, r3, #6
 800961a:	693a      	ldr	r2, [r7, #16]
 800961c:	4313      	orrs	r3, r2
 800961e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	693a      	ldr	r2, [r7, #16]
 8009624:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	68fa      	ldr	r2, [r7, #12]
 800962a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	685a      	ldr	r2, [r3, #4]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	697a      	ldr	r2, [r7, #20]
 8009638:	621a      	str	r2, [r3, #32]
}
 800963a:	bf00      	nop
 800963c:	371c      	adds	r7, #28
 800963e:	46bd      	mov	sp, r7
 8009640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009644:	4770      	bx	lr
 8009646:	bf00      	nop
 8009648:	40012c00 	.word	0x40012c00
 800964c:	40013400 	.word	0x40013400
 8009650:	40015000 	.word	0x40015000
 8009654:	40014000 	.word	0x40014000
 8009658:	40014400 	.word	0x40014400
 800965c:	40014800 	.word	0x40014800

08009660 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009660:	b480      	push	{r7}
 8009662:	b087      	sub	sp, #28
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6a1b      	ldr	r3, [r3, #32]
 800966e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6a1b      	ldr	r3, [r3, #32]
 8009674:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	685b      	ldr	r3, [r3, #4]
 8009680:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800968e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009692:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	68fa      	ldr	r2, [r7, #12]
 800969a:	4313      	orrs	r3, r2
 800969c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80096a4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	689b      	ldr	r3, [r3, #8]
 80096aa:	041b      	lsls	r3, r3, #16
 80096ac:	693a      	ldr	r2, [r7, #16]
 80096ae:	4313      	orrs	r3, r2
 80096b0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	4a19      	ldr	r2, [pc, #100]	@ (800971c <TIM_OC5_SetConfig+0xbc>)
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d013      	beq.n	80096e2 <TIM_OC5_SetConfig+0x82>
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	4a18      	ldr	r2, [pc, #96]	@ (8009720 <TIM_OC5_SetConfig+0xc0>)
 80096be:	4293      	cmp	r3, r2
 80096c0:	d00f      	beq.n	80096e2 <TIM_OC5_SetConfig+0x82>
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	4a17      	ldr	r2, [pc, #92]	@ (8009724 <TIM_OC5_SetConfig+0xc4>)
 80096c6:	4293      	cmp	r3, r2
 80096c8:	d00b      	beq.n	80096e2 <TIM_OC5_SetConfig+0x82>
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	4a16      	ldr	r2, [pc, #88]	@ (8009728 <TIM_OC5_SetConfig+0xc8>)
 80096ce:	4293      	cmp	r3, r2
 80096d0:	d007      	beq.n	80096e2 <TIM_OC5_SetConfig+0x82>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	4a15      	ldr	r2, [pc, #84]	@ (800972c <TIM_OC5_SetConfig+0xcc>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d003      	beq.n	80096e2 <TIM_OC5_SetConfig+0x82>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	4a14      	ldr	r2, [pc, #80]	@ (8009730 <TIM_OC5_SetConfig+0xd0>)
 80096de:	4293      	cmp	r3, r2
 80096e0:	d109      	bne.n	80096f6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80096e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	695b      	ldr	r3, [r3, #20]
 80096ee:	021b      	lsls	r3, r3, #8
 80096f0:	697a      	ldr	r2, [r7, #20]
 80096f2:	4313      	orrs	r3, r2
 80096f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	697a      	ldr	r2, [r7, #20]
 80096fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	68fa      	ldr	r2, [r7, #12]
 8009700:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	685a      	ldr	r2, [r3, #4]
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	693a      	ldr	r2, [r7, #16]
 800970e:	621a      	str	r2, [r3, #32]
}
 8009710:	bf00      	nop
 8009712:	371c      	adds	r7, #28
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr
 800971c:	40012c00 	.word	0x40012c00
 8009720:	40013400 	.word	0x40013400
 8009724:	40014000 	.word	0x40014000
 8009728:	40014400 	.word	0x40014400
 800972c:	40014800 	.word	0x40014800
 8009730:	40015000 	.word	0x40015000

08009734 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009734:	b480      	push	{r7}
 8009736:	b087      	sub	sp, #28
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
 800973c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6a1b      	ldr	r3, [r3, #32]
 8009742:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6a1b      	ldr	r3, [r3, #32]
 8009748:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	685b      	ldr	r3, [r3, #4]
 8009754:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800975a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009762:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009766:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	021b      	lsls	r3, r3, #8
 800976e:	68fa      	ldr	r2, [r7, #12]
 8009770:	4313      	orrs	r3, r2
 8009772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009774:	693b      	ldr	r3, [r7, #16]
 8009776:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800977a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	051b      	lsls	r3, r3, #20
 8009782:	693a      	ldr	r2, [r7, #16]
 8009784:	4313      	orrs	r3, r2
 8009786:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	4a1a      	ldr	r2, [pc, #104]	@ (80097f4 <TIM_OC6_SetConfig+0xc0>)
 800978c:	4293      	cmp	r3, r2
 800978e:	d013      	beq.n	80097b8 <TIM_OC6_SetConfig+0x84>
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	4a19      	ldr	r2, [pc, #100]	@ (80097f8 <TIM_OC6_SetConfig+0xc4>)
 8009794:	4293      	cmp	r3, r2
 8009796:	d00f      	beq.n	80097b8 <TIM_OC6_SetConfig+0x84>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	4a18      	ldr	r2, [pc, #96]	@ (80097fc <TIM_OC6_SetConfig+0xc8>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d00b      	beq.n	80097b8 <TIM_OC6_SetConfig+0x84>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	4a17      	ldr	r2, [pc, #92]	@ (8009800 <TIM_OC6_SetConfig+0xcc>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d007      	beq.n	80097b8 <TIM_OC6_SetConfig+0x84>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	4a16      	ldr	r2, [pc, #88]	@ (8009804 <TIM_OC6_SetConfig+0xd0>)
 80097ac:	4293      	cmp	r3, r2
 80097ae:	d003      	beq.n	80097b8 <TIM_OC6_SetConfig+0x84>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	4a15      	ldr	r2, [pc, #84]	@ (8009808 <TIM_OC6_SetConfig+0xd4>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d109      	bne.n	80097cc <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80097be:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	695b      	ldr	r3, [r3, #20]
 80097c4:	029b      	lsls	r3, r3, #10
 80097c6:	697a      	ldr	r2, [r7, #20]
 80097c8:	4313      	orrs	r3, r2
 80097ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	697a      	ldr	r2, [r7, #20]
 80097d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	68fa      	ldr	r2, [r7, #12]
 80097d6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	685a      	ldr	r2, [r3, #4]
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	693a      	ldr	r2, [r7, #16]
 80097e4:	621a      	str	r2, [r3, #32]
}
 80097e6:	bf00      	nop
 80097e8:	371c      	adds	r7, #28
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr
 80097f2:	bf00      	nop
 80097f4:	40012c00 	.word	0x40012c00
 80097f8:	40013400 	.word	0x40013400
 80097fc:	40014000 	.word	0x40014000
 8009800:	40014400 	.word	0x40014400
 8009804:	40014800 	.word	0x40014800
 8009808:	40015000 	.word	0x40015000

0800980c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800980c:	b480      	push	{r7}
 800980e:	b087      	sub	sp, #28
 8009810:	af00      	add	r7, sp, #0
 8009812:	60f8      	str	r0, [r7, #12]
 8009814:	60b9      	str	r1, [r7, #8]
 8009816:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	6a1b      	ldr	r3, [r3, #32]
 800981c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	6a1b      	ldr	r3, [r3, #32]
 8009822:	f023 0201 	bic.w	r2, r3, #1
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	699b      	ldr	r3, [r3, #24]
 800982e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009836:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	011b      	lsls	r3, r3, #4
 800983c:	693a      	ldr	r2, [r7, #16]
 800983e:	4313      	orrs	r3, r2
 8009840:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	f023 030a 	bic.w	r3, r3, #10
 8009848:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800984a:	697a      	ldr	r2, [r7, #20]
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	4313      	orrs	r3, r2
 8009850:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	693a      	ldr	r2, [r7, #16]
 8009856:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	697a      	ldr	r2, [r7, #20]
 800985c:	621a      	str	r2, [r3, #32]
}
 800985e:	bf00      	nop
 8009860:	371c      	adds	r7, #28
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr

0800986a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800986a:	b480      	push	{r7}
 800986c:	b087      	sub	sp, #28
 800986e:	af00      	add	r7, sp, #0
 8009870:	60f8      	str	r0, [r7, #12]
 8009872:	60b9      	str	r1, [r7, #8]
 8009874:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	6a1b      	ldr	r3, [r3, #32]
 800987a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	6a1b      	ldr	r3, [r3, #32]
 8009880:	f023 0210 	bic.w	r2, r3, #16
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	699b      	ldr	r3, [r3, #24]
 800988c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800988e:	693b      	ldr	r3, [r7, #16]
 8009890:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009894:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	031b      	lsls	r3, r3, #12
 800989a:	693a      	ldr	r2, [r7, #16]
 800989c:	4313      	orrs	r3, r2
 800989e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80098a0:	697b      	ldr	r3, [r7, #20]
 80098a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80098a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	011b      	lsls	r3, r3, #4
 80098ac:	697a      	ldr	r2, [r7, #20]
 80098ae:	4313      	orrs	r3, r2
 80098b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	693a      	ldr	r2, [r7, #16]
 80098b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	697a      	ldr	r2, [r7, #20]
 80098bc:	621a      	str	r2, [r3, #32]
}
 80098be:	bf00      	nop
 80098c0:	371c      	adds	r7, #28
 80098c2:	46bd      	mov	sp, r7
 80098c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c8:	4770      	bx	lr

080098ca <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80098ca:	b480      	push	{r7}
 80098cc:	b085      	sub	sp, #20
 80098ce:	af00      	add	r7, sp, #0
 80098d0:	6078      	str	r0, [r7, #4]
 80098d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	689b      	ldr	r3, [r3, #8]
 80098d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80098e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80098e6:	683a      	ldr	r2, [r7, #0]
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	4313      	orrs	r3, r2
 80098ec:	f043 0307 	orr.w	r3, r3, #7
 80098f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	68fa      	ldr	r2, [r7, #12]
 80098f6:	609a      	str	r2, [r3, #8]
}
 80098f8:	bf00      	nop
 80098fa:	3714      	adds	r7, #20
 80098fc:	46bd      	mov	sp, r7
 80098fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009902:	4770      	bx	lr

08009904 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009904:	b480      	push	{r7}
 8009906:	b087      	sub	sp, #28
 8009908:	af00      	add	r7, sp, #0
 800990a:	60f8      	str	r0, [r7, #12]
 800990c:	60b9      	str	r1, [r7, #8]
 800990e:	607a      	str	r2, [r7, #4]
 8009910:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	689b      	ldr	r3, [r3, #8]
 8009916:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800991e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	021a      	lsls	r2, r3, #8
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	431a      	orrs	r2, r3
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	4313      	orrs	r3, r2
 800992c:	697a      	ldr	r2, [r7, #20]
 800992e:	4313      	orrs	r3, r2
 8009930:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	697a      	ldr	r2, [r7, #20]
 8009936:	609a      	str	r2, [r3, #8]
}
 8009938:	bf00      	nop
 800993a:	371c      	adds	r7, #28
 800993c:	46bd      	mov	sp, r7
 800993e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009942:	4770      	bx	lr

08009944 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009944:	b480      	push	{r7}
 8009946:	b087      	sub	sp, #28
 8009948:	af00      	add	r7, sp, #0
 800994a:	60f8      	str	r0, [r7, #12]
 800994c:	60b9      	str	r1, [r7, #8]
 800994e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	f003 031f 	and.w	r3, r3, #31
 8009956:	2201      	movs	r2, #1
 8009958:	fa02 f303 	lsl.w	r3, r2, r3
 800995c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	6a1a      	ldr	r2, [r3, #32]
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	43db      	mvns	r3, r3
 8009966:	401a      	ands	r2, r3
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	6a1a      	ldr	r2, [r3, #32]
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	f003 031f 	and.w	r3, r3, #31
 8009976:	6879      	ldr	r1, [r7, #4]
 8009978:	fa01 f303 	lsl.w	r3, r1, r3
 800997c:	431a      	orrs	r2, r3
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	621a      	str	r2, [r3, #32]
}
 8009982:	bf00      	nop
 8009984:	371c      	adds	r7, #28
 8009986:	46bd      	mov	sp, r7
 8009988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998c:	4770      	bx	lr
	...

08009990 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8009990:	b480      	push	{r7}
 8009992:	b083      	sub	sp, #12
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	4a26      	ldr	r2, [pc, #152]	@ (8009a34 <TIM_ResetCallback+0xa4>)
 800999c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	4a25      	ldr	r2, [pc, #148]	@ (8009a38 <TIM_ResetCallback+0xa8>)
 80099a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	4a24      	ldr	r2, [pc, #144]	@ (8009a3c <TIM_ResetCallback+0xac>)
 80099ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	4a23      	ldr	r2, [pc, #140]	@ (8009a40 <TIM_ResetCallback+0xb0>)
 80099b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	4a22      	ldr	r2, [pc, #136]	@ (8009a44 <TIM_ResetCallback+0xb4>)
 80099bc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	4a21      	ldr	r2, [pc, #132]	@ (8009a48 <TIM_ResetCallback+0xb8>)
 80099c4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	4a20      	ldr	r2, [pc, #128]	@ (8009a4c <TIM_ResetCallback+0xbc>)
 80099cc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	4a1f      	ldr	r2, [pc, #124]	@ (8009a50 <TIM_ResetCallback+0xc0>)
 80099d4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	4a1e      	ldr	r2, [pc, #120]	@ (8009a54 <TIM_ResetCallback+0xc4>)
 80099dc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	4a1d      	ldr	r2, [pc, #116]	@ (8009a58 <TIM_ResetCallback+0xc8>)
 80099e4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	4a1c      	ldr	r2, [pc, #112]	@ (8009a5c <TIM_ResetCallback+0xcc>)
 80099ec:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	4a1b      	ldr	r2, [pc, #108]	@ (8009a60 <TIM_ResetCallback+0xd0>)
 80099f4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	4a1a      	ldr	r2, [pc, #104]	@ (8009a64 <TIM_ResetCallback+0xd4>)
 80099fc:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	4a19      	ldr	r2, [pc, #100]	@ (8009a68 <TIM_ResetCallback+0xd8>)
 8009a04:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	4a18      	ldr	r2, [pc, #96]	@ (8009a6c <TIM_ResetCallback+0xdc>)
 8009a0c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	4a17      	ldr	r2, [pc, #92]	@ (8009a70 <TIM_ResetCallback+0xe0>)
 8009a14:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	4a16      	ldr	r2, [pc, #88]	@ (8009a74 <TIM_ResetCallback+0xe4>)
 8009a1c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	4a15      	ldr	r2, [pc, #84]	@ (8009a78 <TIM_ResetCallback+0xe8>)
 8009a24:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8009a28:	bf00      	nop
 8009a2a:	370c      	adds	r7, #12
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a32:	4770      	bx	lr
 8009a34:	08002fb1 	.word	0x08002fb1
 8009a38:	08008cdd 	.word	0x08008cdd
 8009a3c:	08008d55 	.word	0x08008d55
 8009a40:	08008d69 	.word	0x08008d69
 8009a44:	08008d05 	.word	0x08008d05
 8009a48:	08008d19 	.word	0x08008d19
 8009a4c:	08008cf1 	.word	0x08008cf1
 8009a50:	08008d2d 	.word	0x08008d2d
 8009a54:	08008d41 	.word	0x08008d41
 8009a58:	08008d7d 	.word	0x08008d7d
 8009a5c:	08009cd1 	.word	0x08009cd1
 8009a60:	08009ce5 	.word	0x08009ce5
 8009a64:	08009cf9 	.word	0x08009cf9
 8009a68:	08009d0d 	.word	0x08009d0d
 8009a6c:	08009d21 	.word	0x08009d21
 8009a70:	08009d35 	.word	0x08009d35
 8009a74:	08009d49 	.word	0x08009d49
 8009a78:	08009d5d 	.word	0x08009d5d

08009a7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b085      	sub	sp, #20
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
 8009a84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a8c:	2b01      	cmp	r3, #1
 8009a8e:	d101      	bne.n	8009a94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009a90:	2302      	movs	r3, #2
 8009a92:	e074      	b.n	8009b7e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2201      	movs	r2, #1
 8009a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2202      	movs	r2, #2
 8009aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	685b      	ldr	r3, [r3, #4]
 8009aaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	689b      	ldr	r3, [r3, #8]
 8009ab2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	4a34      	ldr	r2, [pc, #208]	@ (8009b8c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d009      	beq.n	8009ad2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	4a33      	ldr	r2, [pc, #204]	@ (8009b90 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d004      	beq.n	8009ad2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	4a31      	ldr	r2, [pc, #196]	@ (8009b94 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d108      	bne.n	8009ae4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009ad8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	685b      	ldr	r3, [r3, #4]
 8009ade:	68fa      	ldr	r2, [r7, #12]
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009aea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009aee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	68fa      	ldr	r2, [r7, #12]
 8009af6:	4313      	orrs	r3, r2
 8009af8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	68fa      	ldr	r2, [r7, #12]
 8009b00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	4a21      	ldr	r2, [pc, #132]	@ (8009b8c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009b08:	4293      	cmp	r3, r2
 8009b0a:	d022      	beq.n	8009b52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b14:	d01d      	beq.n	8009b52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	4a1f      	ldr	r2, [pc, #124]	@ (8009b98 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d018      	beq.n	8009b52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a1d      	ldr	r2, [pc, #116]	@ (8009b9c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d013      	beq.n	8009b52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	4a1c      	ldr	r2, [pc, #112]	@ (8009ba0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d00e      	beq.n	8009b52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	4a15      	ldr	r2, [pc, #84]	@ (8009b90 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009b3a:	4293      	cmp	r3, r2
 8009b3c:	d009      	beq.n	8009b52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	4a18      	ldr	r2, [pc, #96]	@ (8009ba4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009b44:	4293      	cmp	r3, r2
 8009b46:	d004      	beq.n	8009b52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a11      	ldr	r2, [pc, #68]	@ (8009b94 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d10c      	bne.n	8009b6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	689b      	ldr	r3, [r3, #8]
 8009b5e:	68ba      	ldr	r2, [r7, #8]
 8009b60:	4313      	orrs	r3, r2
 8009b62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	68ba      	ldr	r2, [r7, #8]
 8009b6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2201      	movs	r2, #1
 8009b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2200      	movs	r2, #0
 8009b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009b7c:	2300      	movs	r3, #0
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3714      	adds	r7, #20
 8009b82:	46bd      	mov	sp, r7
 8009b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b88:	4770      	bx	lr
 8009b8a:	bf00      	nop
 8009b8c:	40012c00 	.word	0x40012c00
 8009b90:	40013400 	.word	0x40013400
 8009b94:	40015000 	.word	0x40015000
 8009b98:	40000400 	.word	0x40000400
 8009b9c:	40000800 	.word	0x40000800
 8009ba0:	40000c00 	.word	0x40000c00
 8009ba4:	40014000 	.word	0x40014000

08009ba8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009ba8:	b480      	push	{r7}
 8009baa:	b085      	sub	sp, #20
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
 8009bb0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	d101      	bne.n	8009bc4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009bc0:	2302      	movs	r3, #2
 8009bc2:	e078      	b.n	8009cb6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2201      	movs	r2, #1
 8009bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	68db      	ldr	r3, [r3, #12]
 8009bd6:	4313      	orrs	r3, r2
 8009bd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	689b      	ldr	r3, [r3, #8]
 8009be4:	4313      	orrs	r3, r2
 8009be6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009bee:	683b      	ldr	r3, [r7, #0]
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4313      	orrs	r3, r2
 8009c02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	691b      	ldr	r3, [r3, #16]
 8009c0e:	4313      	orrs	r3, r2
 8009c10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	695b      	ldr	r3, [r3, #20]
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c2a:	4313      	orrs	r3, r2
 8009c2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	699b      	ldr	r3, [r3, #24]
 8009c38:	041b      	lsls	r3, r3, #16
 8009c3a:	4313      	orrs	r3, r2
 8009c3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	69db      	ldr	r3, [r3, #28]
 8009c48:	4313      	orrs	r3, r2
 8009c4a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a1c      	ldr	r2, [pc, #112]	@ (8009cc4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d009      	beq.n	8009c6a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4a1b      	ldr	r2, [pc, #108]	@ (8009cc8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d004      	beq.n	8009c6a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	4a19      	ldr	r2, [pc, #100]	@ (8009ccc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8009c66:	4293      	cmp	r3, r2
 8009c68:	d11c      	bne.n	8009ca4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c74:	051b      	lsls	r3, r3, #20
 8009c76:	4313      	orrs	r3, r2
 8009c78:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	6a1b      	ldr	r3, [r3, #32]
 8009c84:	4313      	orrs	r3, r2
 8009c86:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c92:	4313      	orrs	r3, r2
 8009c94:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ca0:	4313      	orrs	r3, r2
 8009ca2:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	68fa      	ldr	r2, [r7, #12]
 8009caa:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009cb4:	2300      	movs	r3, #0
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3714      	adds	r7, #20
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc0:	4770      	bx	lr
 8009cc2:	bf00      	nop
 8009cc4:	40012c00 	.word	0x40012c00
 8009cc8:	40013400 	.word	0x40013400
 8009ccc:	40015000 	.word	0x40015000

08009cd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b083      	sub	sp, #12
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009cd8:	bf00      	nop
 8009cda:	370c      	adds	r7, #12
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce2:	4770      	bx	lr

08009ce4 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b083      	sub	sp, #12
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8009cec:	bf00      	nop
 8009cee:	370c      	adds	r7, #12
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf6:	4770      	bx	lr

08009cf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b083      	sub	sp, #12
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009d00:	bf00      	nop
 8009d02:	370c      	adds	r7, #12
 8009d04:	46bd      	mov	sp, r7
 8009d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0a:	4770      	bx	lr

08009d0c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b083      	sub	sp, #12
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009d14:	bf00      	nop
 8009d16:	370c      	adds	r7, #12
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr

08009d20 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b083      	sub	sp, #12
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009d28:	bf00      	nop
 8009d2a:	370c      	adds	r7, #12
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr

08009d34 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009d34:	b480      	push	{r7}
 8009d36:	b083      	sub	sp, #12
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009d3c:	bf00      	nop
 8009d3e:	370c      	adds	r7, #12
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr

08009d48 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b083      	sub	sp, #12
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009d50:	bf00      	nop
 8009d52:	370c      	adds	r7, #12
 8009d54:	46bd      	mov	sp, r7
 8009d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5a:	4770      	bx	lr

08009d5c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b083      	sub	sp, #12
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009d64:	bf00      	nop
 8009d66:	370c      	adds	r7, #12
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6e:	4770      	bx	lr

08009d70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b082      	sub	sp, #8
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d101      	bne.n	8009d82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009d7e:	2301      	movs	r3, #1
 8009d80:	e050      	b.n	8009e24 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d114      	bne.n	8009db6 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2200      	movs	r2, #0
 8009d90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f000 fde5 	bl	800a964 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d103      	bne.n	8009dac <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	4a21      	ldr	r2, [pc, #132]	@ (8009e2c <HAL_UART_Init+0xbc>)
 8009da8:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2224      	movs	r2, #36	@ 0x24
 8009dba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	681a      	ldr	r2, [r3, #0]
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f022 0201 	bic.w	r2, r2, #1
 8009dcc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d002      	beq.n	8009ddc <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f001 f912 	bl	800b000 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009ddc:	6878      	ldr	r0, [r7, #4]
 8009dde:	f000 fe13 	bl	800aa08 <UART_SetConfig>
 8009de2:	4603      	mov	r3, r0
 8009de4:	2b01      	cmp	r3, #1
 8009de6:	d101      	bne.n	8009dec <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8009de8:	2301      	movs	r3, #1
 8009dea:	e01b      	b.n	8009e24 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	685a      	ldr	r2, [r3, #4]
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009dfa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	689a      	ldr	r2, [r3, #8]
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009e0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	681a      	ldr	r2, [r3, #0]
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f042 0201 	orr.w	r2, r2, #1
 8009e1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	f001 f991 	bl	800b144 <UART_CheckIdleState>
 8009e22:	4603      	mov	r3, r0
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3708      	adds	r7, #8
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}
 8009e2c:	08003d09 	.word	0x08003d09

08009e30 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b087      	sub	sp, #28
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	60f8      	str	r0, [r7, #12]
 8009e38:	460b      	mov	r3, r1
 8009e3a:	607a      	str	r2, [r7, #4]
 8009e3c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d109      	bne.n	8009e5c <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e4e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8009e58:	2301      	movs	r3, #1
 8009e5a:	e09c      	b.n	8009f96 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e62:	2b20      	cmp	r3, #32
 8009e64:	d16c      	bne.n	8009f40 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8009e66:	7afb      	ldrb	r3, [r7, #11]
 8009e68:	2b0c      	cmp	r3, #12
 8009e6a:	d85e      	bhi.n	8009f2a <HAL_UART_RegisterCallback+0xfa>
 8009e6c:	a201      	add	r2, pc, #4	@ (adr r2, 8009e74 <HAL_UART_RegisterCallback+0x44>)
 8009e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e72:	bf00      	nop
 8009e74:	08009ea9 	.word	0x08009ea9
 8009e78:	08009eb3 	.word	0x08009eb3
 8009e7c:	08009ebd 	.word	0x08009ebd
 8009e80:	08009ec7 	.word	0x08009ec7
 8009e84:	08009ed1 	.word	0x08009ed1
 8009e88:	08009edb 	.word	0x08009edb
 8009e8c:	08009ee5 	.word	0x08009ee5
 8009e90:	08009eef 	.word	0x08009eef
 8009e94:	08009ef9 	.word	0x08009ef9
 8009e98:	08009f03 	.word	0x08009f03
 8009e9c:	08009f0d 	.word	0x08009f0d
 8009ea0:	08009f17 	.word	0x08009f17
 8009ea4:	08009f21 	.word	0x08009f21
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	687a      	ldr	r2, [r7, #4]
 8009eac:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8009eb0:	e070      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	687a      	ldr	r2, [r7, #4]
 8009eb6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8009eba:	e06b      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	687a      	ldr	r2, [r7, #4]
 8009ec0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8009ec4:	e066      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	687a      	ldr	r2, [r7, #4]
 8009eca:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8009ece:	e061      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	687a      	ldr	r2, [r7, #4]
 8009ed4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8009ed8:	e05c      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	687a      	ldr	r2, [r7, #4]
 8009ede:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8009ee2:	e057      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	687a      	ldr	r2, [r7, #4]
 8009ee8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8009eec:	e052      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	687a      	ldr	r2, [r7, #4]
 8009ef2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8009ef6:	e04d      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	687a      	ldr	r2, [r7, #4]
 8009efc:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8009f00:	e048      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	687a      	ldr	r2, [r7, #4]
 8009f06:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8009f0a:	e043      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	687a      	ldr	r2, [r7, #4]
 8009f10:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8009f14:	e03e      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	687a      	ldr	r2, [r7, #4]
 8009f1a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8009f1e:	e039      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	687a      	ldr	r2, [r7, #4]
 8009f24:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8009f28:	e034      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f30:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8009f3a:	2301      	movs	r3, #1
 8009f3c:	75fb      	strb	r3, [r7, #23]
        break;
 8009f3e:	e029      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d11a      	bne.n	8009f80 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8009f4a:	7afb      	ldrb	r3, [r7, #11]
 8009f4c:	2b0b      	cmp	r3, #11
 8009f4e:	d002      	beq.n	8009f56 <HAL_UART_RegisterCallback+0x126>
 8009f50:	2b0c      	cmp	r3, #12
 8009f52:	d005      	beq.n	8009f60 <HAL_UART_RegisterCallback+0x130>
 8009f54:	e009      	b.n	8009f6a <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	687a      	ldr	r2, [r7, #4]
 8009f5a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8009f5e:	e019      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	687a      	ldr	r2, [r7, #4]
 8009f64:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8009f68:	e014      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f70:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8009f7a:	2301      	movs	r3, #1
 8009f7c:	75fb      	strb	r3, [r7, #23]
        break;
 8009f7e:	e009      	b.n	8009f94 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f86:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 8009f90:	2301      	movs	r3, #1
 8009f92:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009f94:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	371c      	adds	r7, #28
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa0:	4770      	bx	lr
 8009fa2:	bf00      	nop

08009fa4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b08a      	sub	sp, #40	@ 0x28
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	60f8      	str	r0, [r7, #12]
 8009fac:	60b9      	str	r1, [r7, #8]
 8009fae:	4613      	mov	r3, r2
 8009fb0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fb8:	2b20      	cmp	r3, #32
 8009fba:	d167      	bne.n	800a08c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d002      	beq.n	8009fc8 <HAL_UART_Transmit_DMA+0x24>
 8009fc2:	88fb      	ldrh	r3, [r7, #6]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d101      	bne.n	8009fcc <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8009fc8:	2301      	movs	r3, #1
 8009fca:	e060      	b.n	800a08e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	68ba      	ldr	r2, [r7, #8]
 8009fd0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	88fa      	ldrh	r2, [r7, #6]
 8009fd6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	88fa      	ldrh	r2, [r7, #6]
 8009fde:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	2221      	movs	r2, #33	@ 0x21
 8009fee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d028      	beq.n	800a04c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009ffe:	4a26      	ldr	r2, [pc, #152]	@ (800a098 <HAL_UART_Transmit_DMA+0xf4>)
 800a000:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a006:	4a25      	ldr	r2, [pc, #148]	@ (800a09c <HAL_UART_Transmit_DMA+0xf8>)
 800a008:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a00e:	4a24      	ldr	r2, [pc, #144]	@ (800a0a0 <HAL_UART_Transmit_DMA+0xfc>)
 800a010:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a016:	2200      	movs	r2, #0
 800a018:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a022:	4619      	mov	r1, r3
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	3328      	adds	r3, #40	@ 0x28
 800a02a:	461a      	mov	r2, r3
 800a02c:	88fb      	ldrh	r3, [r7, #6]
 800a02e:	f7fc f869 	bl	8006104 <HAL_DMA_Start_IT>
 800a032:	4603      	mov	r3, r0
 800a034:	2b00      	cmp	r3, #0
 800a036:	d009      	beq.n	800a04c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	2210      	movs	r2, #16
 800a03c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	2220      	movs	r2, #32
 800a044:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800a048:	2301      	movs	r3, #1
 800a04a:	e020      	b.n	800a08e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	2240      	movs	r2, #64	@ 0x40
 800a052:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	3308      	adds	r3, #8
 800a05a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	e853 3f00 	ldrex	r3, [r3]
 800a062:	613b      	str	r3, [r7, #16]
   return(result);
 800a064:	693b      	ldr	r3, [r7, #16]
 800a066:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a06a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	3308      	adds	r3, #8
 800a072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a074:	623a      	str	r2, [r7, #32]
 800a076:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a078:	69f9      	ldr	r1, [r7, #28]
 800a07a:	6a3a      	ldr	r2, [r7, #32]
 800a07c:	e841 2300 	strex	r3, r2, [r1]
 800a080:	61bb      	str	r3, [r7, #24]
   return(result);
 800a082:	69bb      	ldr	r3, [r7, #24]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d1e5      	bne.n	800a054 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800a088:	2300      	movs	r3, #0
 800a08a:	e000      	b.n	800a08e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a08c:	2302      	movs	r3, #2
  }
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3728      	adds	r7, #40	@ 0x28
 800a092:	46bd      	mov	sp, r7
 800a094:	bd80      	pop	{r7, pc}
 800a096:	bf00      	nop
 800a098:	0800b60f 	.word	0x0800b60f
 800a09c:	0800b6ad 	.word	0x0800b6ad
 800a0a0:	0800b847 	.word	0x0800b847

0800a0a4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b08a      	sub	sp, #40	@ 0x28
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	60f8      	str	r0, [r7, #12]
 800a0ac:	60b9      	str	r1, [r7, #8]
 800a0ae:	4613      	mov	r3, r2
 800a0b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a0b8:	2b20      	cmp	r3, #32
 800a0ba:	d137      	bne.n	800a12c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d002      	beq.n	800a0c8 <HAL_UART_Receive_DMA+0x24>
 800a0c2:	88fb      	ldrh	r3, [r7, #6]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d101      	bne.n	800a0cc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	e030      	b.n	800a12e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	4a18      	ldr	r2, [pc, #96]	@ (800a138 <HAL_UART_Receive_DMA+0x94>)
 800a0d8:	4293      	cmp	r3, r2
 800a0da:	d01f      	beq.n	800a11c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	685b      	ldr	r3, [r3, #4]
 800a0e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d018      	beq.n	800a11c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0f0:	697b      	ldr	r3, [r7, #20]
 800a0f2:	e853 3f00 	ldrex	r3, [r3]
 800a0f6:	613b      	str	r3, [r7, #16]
   return(result);
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a0fe:	627b      	str	r3, [r7, #36]	@ 0x24
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	461a      	mov	r2, r3
 800a106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a108:	623b      	str	r3, [r7, #32]
 800a10a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a10c:	69f9      	ldr	r1, [r7, #28]
 800a10e:	6a3a      	ldr	r2, [r7, #32]
 800a110:	e841 2300 	strex	r3, r2, [r1]
 800a114:	61bb      	str	r3, [r7, #24]
   return(result);
 800a116:	69bb      	ldr	r3, [r7, #24]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d1e6      	bne.n	800a0ea <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800a11c:	88fb      	ldrh	r3, [r7, #6]
 800a11e:	461a      	mov	r2, r3
 800a120:	68b9      	ldr	r1, [r7, #8]
 800a122:	68f8      	ldr	r0, [r7, #12]
 800a124:	f001 f926 	bl	800b374 <UART_Start_Receive_DMA>
 800a128:	4603      	mov	r3, r0
 800a12a:	e000      	b.n	800a12e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a12c:	2302      	movs	r3, #2
  }
}
 800a12e:	4618      	mov	r0, r3
 800a130:	3728      	adds	r7, #40	@ 0x28
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}
 800a136:	bf00      	nop
 800a138:	40008000 	.word	0x40008000

0800a13c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b0ba      	sub	sp, #232	@ 0xe8
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	69db      	ldr	r3, [r3, #28]
 800a14a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	689b      	ldr	r3, [r3, #8]
 800a15e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a162:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a166:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a16a:	4013      	ands	r3, r2
 800a16c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a170:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a174:	2b00      	cmp	r3, #0
 800a176:	d11b      	bne.n	800a1b0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a17c:	f003 0320 	and.w	r3, r3, #32
 800a180:	2b00      	cmp	r3, #0
 800a182:	d015      	beq.n	800a1b0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a188:	f003 0320 	and.w	r3, r3, #32
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d105      	bne.n	800a19c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a190:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a194:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d009      	beq.n	800a1b0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	f000 8312 	beq.w	800a7ca <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1aa:	6878      	ldr	r0, [r7, #4]
 800a1ac:	4798      	blx	r3
      }
      return;
 800a1ae:	e30c      	b.n	800a7ca <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a1b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	f000 8129 	beq.w	800a40c <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a1ba:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a1be:	4b90      	ldr	r3, [pc, #576]	@ (800a400 <HAL_UART_IRQHandler+0x2c4>)
 800a1c0:	4013      	ands	r3, r2
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d106      	bne.n	800a1d4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a1c6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a1ca:	4b8e      	ldr	r3, [pc, #568]	@ (800a404 <HAL_UART_IRQHandler+0x2c8>)
 800a1cc:	4013      	ands	r3, r2
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	f000 811c 	beq.w	800a40c <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a1d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a1d8:	f003 0301 	and.w	r3, r3, #1
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d011      	beq.n	800a204 <HAL_UART_IRQHandler+0xc8>
 800a1e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a1e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d00b      	beq.n	800a204 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	2201      	movs	r2, #1
 800a1f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1fa:	f043 0201 	orr.w	r2, r3, #1
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a208:	f003 0302 	and.w	r3, r3, #2
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d011      	beq.n	800a234 <HAL_UART_IRQHandler+0xf8>
 800a210:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a214:	f003 0301 	and.w	r3, r3, #1
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d00b      	beq.n	800a234 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	2202      	movs	r2, #2
 800a222:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a22a:	f043 0204 	orr.w	r2, r3, #4
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a234:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a238:	f003 0304 	and.w	r3, r3, #4
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d011      	beq.n	800a264 <HAL_UART_IRQHandler+0x128>
 800a240:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a244:	f003 0301 	and.w	r3, r3, #1
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d00b      	beq.n	800a264 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	2204      	movs	r2, #4
 800a252:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a25a:	f043 0202 	orr.w	r2, r3, #2
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a268:	f003 0308 	and.w	r3, r3, #8
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d017      	beq.n	800a2a0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a274:	f003 0320 	and.w	r3, r3, #32
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d105      	bne.n	800a288 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a27c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a280:	4b5f      	ldr	r3, [pc, #380]	@ (800a400 <HAL_UART_IRQHandler+0x2c4>)
 800a282:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a284:	2b00      	cmp	r3, #0
 800a286:	d00b      	beq.n	800a2a0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	2208      	movs	r2, #8
 800a28e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a296:	f043 0208 	orr.w	r2, r3, #8
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a2a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d012      	beq.n	800a2d2 <HAL_UART_IRQHandler+0x196>
 800a2ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d00c      	beq.n	800a2d2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a2c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2c8:	f043 0220 	orr.w	r2, r3, #32
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	f000 8278 	beq.w	800a7ce <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a2de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2e2:	f003 0320 	and.w	r3, r3, #32
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d013      	beq.n	800a312 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a2ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2ee:	f003 0320 	and.w	r3, r3, #32
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d105      	bne.n	800a302 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a2f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a2fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d007      	beq.n	800a312 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a306:	2b00      	cmp	r3, #0
 800a308:	d003      	beq.n	800a312 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a318:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	689b      	ldr	r3, [r3, #8]
 800a322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a326:	2b40      	cmp	r3, #64	@ 0x40
 800a328:	d005      	beq.n	800a336 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a32a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a32e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a332:	2b00      	cmp	r3, #0
 800a334:	d058      	beq.n	800a3e8 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f001 f903 	bl	800b542 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	689b      	ldr	r3, [r3, #8]
 800a342:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a346:	2b40      	cmp	r3, #64	@ 0x40
 800a348:	d148      	bne.n	800a3dc <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	3308      	adds	r3, #8
 800a350:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a354:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a358:	e853 3f00 	ldrex	r3, [r3]
 800a35c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a360:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a364:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a368:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	3308      	adds	r3, #8
 800a372:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a376:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a37a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a37e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a382:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a386:	e841 2300 	strex	r3, r2, [r1]
 800a38a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a38e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a392:	2b00      	cmp	r3, #0
 800a394:	d1d9      	bne.n	800a34a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d017      	beq.n	800a3d0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a3a6:	4a18      	ldr	r2, [pc, #96]	@ (800a408 <HAL_UART_IRQHandler+0x2cc>)
 800a3a8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	f7fb ff7b 	bl	80062ac <HAL_DMA_Abort_IT>
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d01f      	beq.n	800a3fc <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a3c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3c4:	687a      	ldr	r2, [r7, #4]
 800a3c6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a3ca:	4610      	mov	r0, r2
 800a3cc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3ce:	e015      	b.n	800a3fc <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3da:	e00f      	b.n	800a3fc <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3e6:	e009      	b.n	800a3fc <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a3fa:	e1e8      	b.n	800a7ce <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3fc:	bf00      	nop
    return;
 800a3fe:	e1e6      	b.n	800a7ce <HAL_UART_IRQHandler+0x692>
 800a400:	10000001 	.word	0x10000001
 800a404:	04000120 	.word	0x04000120
 800a408:	0800b8cb 	.word	0x0800b8cb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a410:	2b01      	cmp	r3, #1
 800a412:	f040 8176 	bne.w	800a702 <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a41a:	f003 0310 	and.w	r3, r3, #16
 800a41e:	2b00      	cmp	r3, #0
 800a420:	f000 816f 	beq.w	800a702 <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a428:	f003 0310 	and.w	r3, r3, #16
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	f000 8168 	beq.w	800a702 <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	2210      	movs	r2, #16
 800a438:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	689b      	ldr	r3, [r3, #8]
 800a440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a444:	2b40      	cmp	r3, #64	@ 0x40
 800a446:	f040 80dc 	bne.w	800a602 <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	685b      	ldr	r3, [r3, #4]
 800a454:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a458:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	f000 80b1 	beq.w	800a5c4 <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a468:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a46c:	429a      	cmp	r2, r3
 800a46e:	f080 80a9 	bcs.w	800a5c4 <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a478:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	f003 0320 	and.w	r3, r3, #32
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	f040 8087 	bne.w	800a59e <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a498:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a49c:	e853 3f00 	ldrex	r3, [r3]
 800a4a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a4a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a4a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a4ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	461a      	mov	r2, r3
 800a4b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a4ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a4be:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a4c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a4ca:	e841 2300 	strex	r3, r2, [r1]
 800a4ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a4d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d1da      	bne.n	800a490 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	3308      	adds	r3, #8
 800a4e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a4e4:	e853 3f00 	ldrex	r3, [r3]
 800a4e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a4ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a4ec:	f023 0301 	bic.w	r3, r3, #1
 800a4f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	3308      	adds	r3, #8
 800a4fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a4fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a502:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a504:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a506:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a50a:	e841 2300 	strex	r3, r2, [r1]
 800a50e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a510:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a512:	2b00      	cmp	r3, #0
 800a514:	d1e1      	bne.n	800a4da <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	3308      	adds	r3, #8
 800a51c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a51e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a520:	e853 3f00 	ldrex	r3, [r3]
 800a524:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a526:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a528:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a52c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	3308      	adds	r3, #8
 800a536:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a53a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a53c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a53e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a540:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a542:	e841 2300 	strex	r3, r2, [r1]
 800a546:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a548:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d1e3      	bne.n	800a516 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2220      	movs	r2, #32
 800a552:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2200      	movs	r2, #0
 800a55a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a562:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a564:	e853 3f00 	ldrex	r3, [r3]
 800a568:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a56a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a56c:	f023 0310 	bic.w	r3, r3, #16
 800a570:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	461a      	mov	r2, r3
 800a57a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a57e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a580:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a582:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a584:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a586:	e841 2300 	strex	r3, r2, [r1]
 800a58a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a58c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d1e4      	bne.n	800a55c <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a598:	4618      	mov	r0, r3
 800a59a:	f7fb fe2e 	bl	80061fa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	2202      	movs	r2, #2
 800a5a2:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a5aa:	687a      	ldr	r2, [r7, #4]
 800a5ac:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800a5b0:	687a      	ldr	r2, [r7, #4]
 800a5b2:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800a5b6:	b292      	uxth	r2, r2
 800a5b8:	1a8a      	subs	r2, r1, r2
 800a5ba:	b292      	uxth	r2, r2
 800a5bc:	4611      	mov	r1, r2
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a5c2:	e106      	b.n	800a7d2 <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a5ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a5ce:	429a      	cmp	r2, r3
 800a5d0:	f040 80ff 	bne.w	800a7d2 <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f003 0320 	and.w	r3, r3, #32
 800a5e2:	2b20      	cmp	r3, #32
 800a5e4:	f040 80f5 	bne.w	800a7d2 <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2202      	movs	r2, #2
 800a5ec:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a5f4:	687a      	ldr	r2, [r7, #4]
 800a5f6:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800a5fa:	4611      	mov	r1, r2
 800a5fc:	6878      	ldr	r0, [r7, #4]
 800a5fe:	4798      	blx	r3
      return;
 800a600:	e0e7      	b.n	800a7d2 <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a60e:	b29b      	uxth	r3, r3
 800a610:	1ad3      	subs	r3, r2, r3
 800a612:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a61c:	b29b      	uxth	r3, r3
 800a61e:	2b00      	cmp	r3, #0
 800a620:	f000 80d9 	beq.w	800a7d6 <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 800a624:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a628:	2b00      	cmp	r3, #0
 800a62a:	f000 80d4 	beq.w	800a7d6 <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a636:	e853 3f00 	ldrex	r3, [r3]
 800a63a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a63c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a63e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a642:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	461a      	mov	r2, r3
 800a64c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a650:	647b      	str	r3, [r7, #68]	@ 0x44
 800a652:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a654:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a656:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a658:	e841 2300 	strex	r3, r2, [r1]
 800a65c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a65e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a660:	2b00      	cmp	r3, #0
 800a662:	d1e4      	bne.n	800a62e <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	3308      	adds	r3, #8
 800a66a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a66c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a66e:	e853 3f00 	ldrex	r3, [r3]
 800a672:	623b      	str	r3, [r7, #32]
   return(result);
 800a674:	6a3b      	ldr	r3, [r7, #32]
 800a676:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a67a:	f023 0301 	bic.w	r3, r3, #1
 800a67e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	3308      	adds	r3, #8
 800a688:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a68c:	633a      	str	r2, [r7, #48]	@ 0x30
 800a68e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a690:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a692:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a694:	e841 2300 	strex	r3, r2, [r1]
 800a698:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a69a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d1e1      	bne.n	800a664 <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2220      	movs	r2, #32
 800a6a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	e853 3f00 	ldrex	r3, [r3]
 800a6c0:	60fb      	str	r3, [r7, #12]
   return(result);
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	f023 0310 	bic.w	r3, r3, #16
 800a6c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	461a      	mov	r2, r3
 800a6d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a6d6:	61fb      	str	r3, [r7, #28]
 800a6d8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6da:	69b9      	ldr	r1, [r7, #24]
 800a6dc:	69fa      	ldr	r2, [r7, #28]
 800a6de:	e841 2300 	strex	r3, r2, [r1]
 800a6e2:	617b      	str	r3, [r7, #20]
   return(result);
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d1e4      	bne.n	800a6b4 <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2202      	movs	r2, #2
 800a6ee:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a6f6:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800a6fa:	4611      	mov	r1, r2
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a700:	e069      	b.n	800a7d6 <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a706:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d010      	beq.n	800a730 <HAL_UART_IRQHandler+0x5f4>
 800a70e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a712:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a716:	2b00      	cmp	r3, #0
 800a718:	d00a      	beq.n	800a730 <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a722:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a72e:	e055      	b.n	800a7dc <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a734:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d014      	beq.n	800a766 <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a73c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a740:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a744:	2b00      	cmp	r3, #0
 800a746:	d105      	bne.n	800a754 <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a748:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a74c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a750:	2b00      	cmp	r3, #0
 800a752:	d008      	beq.n	800a766 <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d03e      	beq.n	800a7da <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	4798      	blx	r3
    }
    return;
 800a764:	e039      	b.n	800a7da <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a76a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d009      	beq.n	800a786 <HAL_UART_IRQHandler+0x64a>
 800a772:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d003      	beq.n	800a786 <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 800a77e:	6878      	ldr	r0, [r7, #4]
 800a780:	f001 f8b7 	bl	800b8f2 <UART_EndTransmit_IT>
    return;
 800a784:	e02a      	b.n	800a7dc <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a78a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d00b      	beq.n	800a7aa <HAL_UART_IRQHandler+0x66e>
 800a792:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a796:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d005      	beq.n	800a7aa <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a7a4:	6878      	ldr	r0, [r7, #4]
 800a7a6:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a7a8:	e018      	b.n	800a7dc <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a7aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a7ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d012      	beq.n	800a7dc <HAL_UART_IRQHandler+0x6a0>
 800a7b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	da0e      	bge.n	800a7dc <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a7c4:	6878      	ldr	r0, [r7, #4]
 800a7c6:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a7c8:	e008      	b.n	800a7dc <HAL_UART_IRQHandler+0x6a0>
      return;
 800a7ca:	bf00      	nop
 800a7cc:	e006      	b.n	800a7dc <HAL_UART_IRQHandler+0x6a0>
    return;
 800a7ce:	bf00      	nop
 800a7d0:	e004      	b.n	800a7dc <HAL_UART_IRQHandler+0x6a0>
      return;
 800a7d2:	bf00      	nop
 800a7d4:	e002      	b.n	800a7dc <HAL_UART_IRQHandler+0x6a0>
      return;
 800a7d6:	bf00      	nop
 800a7d8:	e000      	b.n	800a7dc <HAL_UART_IRQHandler+0x6a0>
    return;
 800a7da:	bf00      	nop
  }
}
 800a7dc:	37e8      	adds	r7, #232	@ 0xe8
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	bd80      	pop	{r7, pc}
 800a7e2:	bf00      	nop

0800a7e4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a7e4:	b480      	push	{r7}
 800a7e6:	b083      	sub	sp, #12
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a7ec:	bf00      	nop
 800a7ee:	370c      	adds	r7, #12
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f6:	4770      	bx	lr

0800a7f8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b083      	sub	sp, #12
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a800:	bf00      	nop
 800a802:	370c      	adds	r7, #12
 800a804:	46bd      	mov	sp, r7
 800a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80a:	4770      	bx	lr

0800a80c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a80c:	b480      	push	{r7}
 800a80e:	b083      	sub	sp, #12
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800a814:	bf00      	nop
 800a816:	370c      	adds	r7, #12
 800a818:	46bd      	mov	sp, r7
 800a81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81e:	4770      	bx	lr

0800a820 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a820:	b480      	push	{r7}
 800a822:	b083      	sub	sp, #12
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a828:	bf00      	nop
 800a82a:	370c      	adds	r7, #12
 800a82c:	46bd      	mov	sp, r7
 800a82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a832:	4770      	bx	lr

0800a834 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a834:	b480      	push	{r7}
 800a836:	b083      	sub	sp, #12
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a83c:	bf00      	nop
 800a83e:	370c      	adds	r7, #12
 800a840:	46bd      	mov	sp, r7
 800a842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a846:	4770      	bx	lr

0800a848 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800a848:	b480      	push	{r7}
 800a84a:	b083      	sub	sp, #12
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800a850:	bf00      	nop
 800a852:	370c      	adds	r7, #12
 800a854:	46bd      	mov	sp, r7
 800a856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85a:	4770      	bx	lr

0800a85c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800a85c:	b480      	push	{r7}
 800a85e:	b083      	sub	sp, #12
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800a864:	bf00      	nop
 800a866:	370c      	adds	r7, #12
 800a868:	46bd      	mov	sp, r7
 800a86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86e:	4770      	bx	lr

0800a870 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800a870:	b480      	push	{r7}
 800a872:	b083      	sub	sp, #12
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800a878:	bf00      	nop
 800a87a:	370c      	adds	r7, #12
 800a87c:	46bd      	mov	sp, r7
 800a87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a882:	4770      	bx	lr

0800a884 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a884:	b480      	push	{r7}
 800a886:	b083      	sub	sp, #12
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
 800a88c:	460b      	mov	r3, r1
 800a88e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a890:	bf00      	nop
 800a892:	370c      	adds	r7, #12
 800a894:	46bd      	mov	sp, r7
 800a896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89a:	4770      	bx	lr

0800a89c <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b083      	sub	sp, #12
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
 800a8a4:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	4a09      	ldr	r2, [pc, #36]	@ (800a8d0 <HAL_UART_ReceiverTimeout_Config+0x34>)
 800a8ac:	4293      	cmp	r3, r2
 800a8ae:	d009      	beq.n	800a8c4 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	695b      	ldr	r3, [r3, #20]
 800a8b6:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	683a      	ldr	r2, [r7, #0]
 800a8c0:	430a      	orrs	r2, r1
 800a8c2:	615a      	str	r2, [r3, #20]
  }
}
 800a8c4:	bf00      	nop
 800a8c6:	370c      	adds	r7, #12
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ce:	4770      	bx	lr
 800a8d0:	40008000 	.word	0x40008000

0800a8d4 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b083      	sub	sp, #12
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	4a18      	ldr	r2, [pc, #96]	@ (800a944 <HAL_UART_EnableReceiverTimeout+0x70>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d027      	beq.n	800a936 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8ec:	2b20      	cmp	r3, #32
 800a8ee:	d120      	bne.n	800a932 <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a8f6:	2b01      	cmp	r3, #1
 800a8f8:	d101      	bne.n	800a8fe <HAL_UART_EnableReceiverTimeout+0x2a>
 800a8fa:	2302      	movs	r3, #2
 800a8fc:	e01c      	b.n	800a938 <HAL_UART_EnableReceiverTimeout+0x64>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2201      	movs	r2, #1
 800a902:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	2224      	movs	r2, #36	@ 0x24
 800a90a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	685a      	ldr	r2, [r3, #4]
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800a91c:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	2220      	movs	r2, #32
 800a922:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2200      	movs	r2, #0
 800a92a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800a92e:	2300      	movs	r3, #0
 800a930:	e002      	b.n	800a938 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800a932:	2302      	movs	r3, #2
 800a934:	e000      	b.n	800a938 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800a936:	2301      	movs	r3, #1
  }
}
 800a938:	4618      	mov	r0, r3
 800a93a:	370c      	adds	r7, #12
 800a93c:	46bd      	mov	sp, r7
 800a93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a942:	4770      	bx	lr
 800a944:	40008000 	.word	0x40008000

0800a948 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800a948:	b480      	push	{r7}
 800a94a:	b083      	sub	sp, #12
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800a956:	4618      	mov	r0, r3
 800a958:	370c      	adds	r7, #12
 800a95a:	46bd      	mov	sp, r7
 800a95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a960:	4770      	bx	lr
	...

0800a964 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800a964:	b480      	push	{r7}
 800a966:	b083      	sub	sp, #12
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	4a1a      	ldr	r2, [pc, #104]	@ (800a9d8 <UART_InitCallbacksToDefault+0x74>)
 800a970:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	4a19      	ldr	r2, [pc, #100]	@ (800a9dc <UART_InitCallbacksToDefault+0x78>)
 800a978:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	4a18      	ldr	r2, [pc, #96]	@ (800a9e0 <UART_InitCallbacksToDefault+0x7c>)
 800a980:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	4a17      	ldr	r2, [pc, #92]	@ (800a9e4 <UART_InitCallbacksToDefault+0x80>)
 800a988:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	4a16      	ldr	r2, [pc, #88]	@ (800a9e8 <UART_InitCallbacksToDefault+0x84>)
 800a990:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	4a15      	ldr	r2, [pc, #84]	@ (800a9ec <UART_InitCallbacksToDefault+0x88>)
 800a998:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	4a14      	ldr	r2, [pc, #80]	@ (800a9f0 <UART_InitCallbacksToDefault+0x8c>)
 800a9a0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	4a13      	ldr	r2, [pc, #76]	@ (800a9f4 <UART_InitCallbacksToDefault+0x90>)
 800a9a8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	4a12      	ldr	r2, [pc, #72]	@ (800a9f8 <UART_InitCallbacksToDefault+0x94>)
 800a9b0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	4a11      	ldr	r2, [pc, #68]	@ (800a9fc <UART_InitCallbacksToDefault+0x98>)
 800a9b8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	4a10      	ldr	r2, [pc, #64]	@ (800aa00 <UART_InitCallbacksToDefault+0x9c>)
 800a9c0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	4a0f      	ldr	r2, [pc, #60]	@ (800aa04 <UART_InitCallbacksToDefault+0xa0>)
 800a9c8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800a9cc:	bf00      	nop
 800a9ce:	370c      	adds	r7, #12
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d6:	4770      	bx	lr
 800a9d8:	0800a7f9 	.word	0x0800a7f9
 800a9dc:	0800a7e5 	.word	0x0800a7e5
 800a9e0:	0800a821 	.word	0x0800a821
 800a9e4:	0800a80d 	.word	0x0800a80d
 800a9e8:	0800a835 	.word	0x0800a835
 800a9ec:	0800a849 	.word	0x0800a849
 800a9f0:	0800a85d 	.word	0x0800a85d
 800a9f4:	0800a871 	.word	0x0800a871
 800a9f8:	0800b94d 	.word	0x0800b94d
 800a9fc:	0800b961 	.word	0x0800b961
 800aa00:	0800b975 	.word	0x0800b975
 800aa04:	0800a885 	.word	0x0800a885

0800aa08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aa08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aa0c:	b08c      	sub	sp, #48	@ 0x30
 800aa0e:	af00      	add	r7, sp, #0
 800aa10:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800aa12:	2300      	movs	r3, #0
 800aa14:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800aa18:	697b      	ldr	r3, [r7, #20]
 800aa1a:	689a      	ldr	r2, [r3, #8]
 800aa1c:	697b      	ldr	r3, [r7, #20]
 800aa1e:	691b      	ldr	r3, [r3, #16]
 800aa20:	431a      	orrs	r2, r3
 800aa22:	697b      	ldr	r3, [r7, #20]
 800aa24:	695b      	ldr	r3, [r3, #20]
 800aa26:	431a      	orrs	r2, r3
 800aa28:	697b      	ldr	r3, [r7, #20]
 800aa2a:	69db      	ldr	r3, [r3, #28]
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800aa30:	697b      	ldr	r3, [r7, #20]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	681a      	ldr	r2, [r3, #0]
 800aa36:	4baa      	ldr	r3, [pc, #680]	@ (800ace0 <UART_SetConfig+0x2d8>)
 800aa38:	4013      	ands	r3, r2
 800aa3a:	697a      	ldr	r2, [r7, #20]
 800aa3c:	6812      	ldr	r2, [r2, #0]
 800aa3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aa40:	430b      	orrs	r3, r1
 800aa42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aa44:	697b      	ldr	r3, [r7, #20]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	685b      	ldr	r3, [r3, #4]
 800aa4a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800aa4e:	697b      	ldr	r3, [r7, #20]
 800aa50:	68da      	ldr	r2, [r3, #12]
 800aa52:	697b      	ldr	r3, [r7, #20]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	430a      	orrs	r2, r1
 800aa58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	699b      	ldr	r3, [r3, #24]
 800aa5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800aa60:	697b      	ldr	r3, [r7, #20]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	4a9f      	ldr	r2, [pc, #636]	@ (800ace4 <UART_SetConfig+0x2dc>)
 800aa66:	4293      	cmp	r3, r2
 800aa68:	d004      	beq.n	800aa74 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	6a1b      	ldr	r3, [r3, #32]
 800aa6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa70:	4313      	orrs	r3, r2
 800aa72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aa74:	697b      	ldr	r3, [r7, #20]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	689b      	ldr	r3, [r3, #8]
 800aa7a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800aa7e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800aa82:	697a      	ldr	r2, [r7, #20]
 800aa84:	6812      	ldr	r2, [r2, #0]
 800aa86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aa88:	430b      	orrs	r3, r1
 800aa8a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa92:	f023 010f 	bic.w	r1, r3, #15
 800aa96:	697b      	ldr	r3, [r7, #20]
 800aa98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aa9a:	697b      	ldr	r3, [r7, #20]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	430a      	orrs	r2, r1
 800aaa0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aaa2:	697b      	ldr	r3, [r7, #20]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	4a90      	ldr	r2, [pc, #576]	@ (800ace8 <UART_SetConfig+0x2e0>)
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	d125      	bne.n	800aaf8 <UART_SetConfig+0xf0>
 800aaac:	4b8f      	ldr	r3, [pc, #572]	@ (800acec <UART_SetConfig+0x2e4>)
 800aaae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aab2:	f003 0303 	and.w	r3, r3, #3
 800aab6:	2b03      	cmp	r3, #3
 800aab8:	d81a      	bhi.n	800aaf0 <UART_SetConfig+0xe8>
 800aaba:	a201      	add	r2, pc, #4	@ (adr r2, 800aac0 <UART_SetConfig+0xb8>)
 800aabc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aac0:	0800aad1 	.word	0x0800aad1
 800aac4:	0800aae1 	.word	0x0800aae1
 800aac8:	0800aad9 	.word	0x0800aad9
 800aacc:	0800aae9 	.word	0x0800aae9
 800aad0:	2301      	movs	r3, #1
 800aad2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aad6:	e116      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800aad8:	2302      	movs	r3, #2
 800aada:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aade:	e112      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800aae0:	2304      	movs	r3, #4
 800aae2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aae6:	e10e      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800aae8:	2308      	movs	r3, #8
 800aaea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaee:	e10a      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800aaf0:	2310      	movs	r3, #16
 800aaf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaf6:	e106      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	4a7c      	ldr	r2, [pc, #496]	@ (800acf0 <UART_SetConfig+0x2e8>)
 800aafe:	4293      	cmp	r3, r2
 800ab00:	d138      	bne.n	800ab74 <UART_SetConfig+0x16c>
 800ab02:	4b7a      	ldr	r3, [pc, #488]	@ (800acec <UART_SetConfig+0x2e4>)
 800ab04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab08:	f003 030c 	and.w	r3, r3, #12
 800ab0c:	2b0c      	cmp	r3, #12
 800ab0e:	d82d      	bhi.n	800ab6c <UART_SetConfig+0x164>
 800ab10:	a201      	add	r2, pc, #4	@ (adr r2, 800ab18 <UART_SetConfig+0x110>)
 800ab12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab16:	bf00      	nop
 800ab18:	0800ab4d 	.word	0x0800ab4d
 800ab1c:	0800ab6d 	.word	0x0800ab6d
 800ab20:	0800ab6d 	.word	0x0800ab6d
 800ab24:	0800ab6d 	.word	0x0800ab6d
 800ab28:	0800ab5d 	.word	0x0800ab5d
 800ab2c:	0800ab6d 	.word	0x0800ab6d
 800ab30:	0800ab6d 	.word	0x0800ab6d
 800ab34:	0800ab6d 	.word	0x0800ab6d
 800ab38:	0800ab55 	.word	0x0800ab55
 800ab3c:	0800ab6d 	.word	0x0800ab6d
 800ab40:	0800ab6d 	.word	0x0800ab6d
 800ab44:	0800ab6d 	.word	0x0800ab6d
 800ab48:	0800ab65 	.word	0x0800ab65
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab52:	e0d8      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ab54:	2302      	movs	r3, #2
 800ab56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab5a:	e0d4      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ab5c:	2304      	movs	r3, #4
 800ab5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab62:	e0d0      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ab64:	2308      	movs	r3, #8
 800ab66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab6a:	e0cc      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ab6c:	2310      	movs	r3, #16
 800ab6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab72:	e0c8      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	4a5e      	ldr	r2, [pc, #376]	@ (800acf4 <UART_SetConfig+0x2ec>)
 800ab7a:	4293      	cmp	r3, r2
 800ab7c:	d125      	bne.n	800abca <UART_SetConfig+0x1c2>
 800ab7e:	4b5b      	ldr	r3, [pc, #364]	@ (800acec <UART_SetConfig+0x2e4>)
 800ab80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab84:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ab88:	2b30      	cmp	r3, #48	@ 0x30
 800ab8a:	d016      	beq.n	800abba <UART_SetConfig+0x1b2>
 800ab8c:	2b30      	cmp	r3, #48	@ 0x30
 800ab8e:	d818      	bhi.n	800abc2 <UART_SetConfig+0x1ba>
 800ab90:	2b20      	cmp	r3, #32
 800ab92:	d00a      	beq.n	800abaa <UART_SetConfig+0x1a2>
 800ab94:	2b20      	cmp	r3, #32
 800ab96:	d814      	bhi.n	800abc2 <UART_SetConfig+0x1ba>
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d002      	beq.n	800aba2 <UART_SetConfig+0x19a>
 800ab9c:	2b10      	cmp	r3, #16
 800ab9e:	d008      	beq.n	800abb2 <UART_SetConfig+0x1aa>
 800aba0:	e00f      	b.n	800abc2 <UART_SetConfig+0x1ba>
 800aba2:	2300      	movs	r3, #0
 800aba4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aba8:	e0ad      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800abaa:	2302      	movs	r3, #2
 800abac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abb0:	e0a9      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800abb2:	2304      	movs	r3, #4
 800abb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abb8:	e0a5      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800abba:	2308      	movs	r3, #8
 800abbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abc0:	e0a1      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800abc2:	2310      	movs	r3, #16
 800abc4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abc8:	e09d      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800abca:	697b      	ldr	r3, [r7, #20]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	4a4a      	ldr	r2, [pc, #296]	@ (800acf8 <UART_SetConfig+0x2f0>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d125      	bne.n	800ac20 <UART_SetConfig+0x218>
 800abd4:	4b45      	ldr	r3, [pc, #276]	@ (800acec <UART_SetConfig+0x2e4>)
 800abd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abda:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800abde:	2bc0      	cmp	r3, #192	@ 0xc0
 800abe0:	d016      	beq.n	800ac10 <UART_SetConfig+0x208>
 800abe2:	2bc0      	cmp	r3, #192	@ 0xc0
 800abe4:	d818      	bhi.n	800ac18 <UART_SetConfig+0x210>
 800abe6:	2b80      	cmp	r3, #128	@ 0x80
 800abe8:	d00a      	beq.n	800ac00 <UART_SetConfig+0x1f8>
 800abea:	2b80      	cmp	r3, #128	@ 0x80
 800abec:	d814      	bhi.n	800ac18 <UART_SetConfig+0x210>
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d002      	beq.n	800abf8 <UART_SetConfig+0x1f0>
 800abf2:	2b40      	cmp	r3, #64	@ 0x40
 800abf4:	d008      	beq.n	800ac08 <UART_SetConfig+0x200>
 800abf6:	e00f      	b.n	800ac18 <UART_SetConfig+0x210>
 800abf8:	2300      	movs	r3, #0
 800abfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abfe:	e082      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ac00:	2302      	movs	r3, #2
 800ac02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac06:	e07e      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ac08:	2304      	movs	r3, #4
 800ac0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac0e:	e07a      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ac10:	2308      	movs	r3, #8
 800ac12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac16:	e076      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ac18:	2310      	movs	r3, #16
 800ac1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac1e:	e072      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ac20:	697b      	ldr	r3, [r7, #20]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	4a35      	ldr	r2, [pc, #212]	@ (800acfc <UART_SetConfig+0x2f4>)
 800ac26:	4293      	cmp	r3, r2
 800ac28:	d12a      	bne.n	800ac80 <UART_SetConfig+0x278>
 800ac2a:	4b30      	ldr	r3, [pc, #192]	@ (800acec <UART_SetConfig+0x2e4>)
 800ac2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ac34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ac38:	d01a      	beq.n	800ac70 <UART_SetConfig+0x268>
 800ac3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ac3e:	d81b      	bhi.n	800ac78 <UART_SetConfig+0x270>
 800ac40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac44:	d00c      	beq.n	800ac60 <UART_SetConfig+0x258>
 800ac46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac4a:	d815      	bhi.n	800ac78 <UART_SetConfig+0x270>
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d003      	beq.n	800ac58 <UART_SetConfig+0x250>
 800ac50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac54:	d008      	beq.n	800ac68 <UART_SetConfig+0x260>
 800ac56:	e00f      	b.n	800ac78 <UART_SetConfig+0x270>
 800ac58:	2300      	movs	r3, #0
 800ac5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac5e:	e052      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ac60:	2302      	movs	r3, #2
 800ac62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac66:	e04e      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ac68:	2304      	movs	r3, #4
 800ac6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac6e:	e04a      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ac70:	2308      	movs	r3, #8
 800ac72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac76:	e046      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ac78:	2310      	movs	r3, #16
 800ac7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac7e:	e042      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ac80:	697b      	ldr	r3, [r7, #20]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	4a17      	ldr	r2, [pc, #92]	@ (800ace4 <UART_SetConfig+0x2dc>)
 800ac86:	4293      	cmp	r3, r2
 800ac88:	d13a      	bne.n	800ad00 <UART_SetConfig+0x2f8>
 800ac8a:	4b18      	ldr	r3, [pc, #96]	@ (800acec <UART_SetConfig+0x2e4>)
 800ac8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ac94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ac98:	d01a      	beq.n	800acd0 <UART_SetConfig+0x2c8>
 800ac9a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ac9e:	d81b      	bhi.n	800acd8 <UART_SetConfig+0x2d0>
 800aca0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aca4:	d00c      	beq.n	800acc0 <UART_SetConfig+0x2b8>
 800aca6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800acaa:	d815      	bhi.n	800acd8 <UART_SetConfig+0x2d0>
 800acac:	2b00      	cmp	r3, #0
 800acae:	d003      	beq.n	800acb8 <UART_SetConfig+0x2b0>
 800acb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800acb4:	d008      	beq.n	800acc8 <UART_SetConfig+0x2c0>
 800acb6:	e00f      	b.n	800acd8 <UART_SetConfig+0x2d0>
 800acb8:	2300      	movs	r3, #0
 800acba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acbe:	e022      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800acc0:	2302      	movs	r3, #2
 800acc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acc6:	e01e      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800acc8:	2304      	movs	r3, #4
 800acca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acce:	e01a      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800acd0:	2308      	movs	r3, #8
 800acd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acd6:	e016      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800acd8:	2310      	movs	r3, #16
 800acda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acde:	e012      	b.n	800ad06 <UART_SetConfig+0x2fe>
 800ace0:	cfff69f3 	.word	0xcfff69f3
 800ace4:	40008000 	.word	0x40008000
 800ace8:	40013800 	.word	0x40013800
 800acec:	40021000 	.word	0x40021000
 800acf0:	40004400 	.word	0x40004400
 800acf4:	40004800 	.word	0x40004800
 800acf8:	40004c00 	.word	0x40004c00
 800acfc:	40005000 	.word	0x40005000
 800ad00:	2310      	movs	r3, #16
 800ad02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ad06:	697b      	ldr	r3, [r7, #20]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	4aae      	ldr	r2, [pc, #696]	@ (800afc4 <UART_SetConfig+0x5bc>)
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	f040 8097 	bne.w	800ae40 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ad12:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ad16:	2b08      	cmp	r3, #8
 800ad18:	d823      	bhi.n	800ad62 <UART_SetConfig+0x35a>
 800ad1a:	a201      	add	r2, pc, #4	@ (adr r2, 800ad20 <UART_SetConfig+0x318>)
 800ad1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad20:	0800ad45 	.word	0x0800ad45
 800ad24:	0800ad63 	.word	0x0800ad63
 800ad28:	0800ad4d 	.word	0x0800ad4d
 800ad2c:	0800ad63 	.word	0x0800ad63
 800ad30:	0800ad53 	.word	0x0800ad53
 800ad34:	0800ad63 	.word	0x0800ad63
 800ad38:	0800ad63 	.word	0x0800ad63
 800ad3c:	0800ad63 	.word	0x0800ad63
 800ad40:	0800ad5b 	.word	0x0800ad5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ad44:	f7fc fbbc 	bl	80074c0 <HAL_RCC_GetPCLK1Freq>
 800ad48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ad4a:	e010      	b.n	800ad6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ad4c:	4b9e      	ldr	r3, [pc, #632]	@ (800afc8 <UART_SetConfig+0x5c0>)
 800ad4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ad50:	e00d      	b.n	800ad6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ad52:	f7fc fb47 	bl	80073e4 <HAL_RCC_GetSysClockFreq>
 800ad56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ad58:	e009      	b.n	800ad6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ad5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ad60:	e005      	b.n	800ad6e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800ad62:	2300      	movs	r3, #0
 800ad64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ad66:	2301      	movs	r3, #1
 800ad68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ad6c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ad6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	f000 8130 	beq.w	800afd6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ad76:	697b      	ldr	r3, [r7, #20]
 800ad78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad7a:	4a94      	ldr	r2, [pc, #592]	@ (800afcc <UART_SetConfig+0x5c4>)
 800ad7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ad80:	461a      	mov	r2, r3
 800ad82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad84:	fbb3 f3f2 	udiv	r3, r3, r2
 800ad88:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	685a      	ldr	r2, [r3, #4]
 800ad8e:	4613      	mov	r3, r2
 800ad90:	005b      	lsls	r3, r3, #1
 800ad92:	4413      	add	r3, r2
 800ad94:	69ba      	ldr	r2, [r7, #24]
 800ad96:	429a      	cmp	r2, r3
 800ad98:	d305      	bcc.n	800ada6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ad9a:	697b      	ldr	r3, [r7, #20]
 800ad9c:	685b      	ldr	r3, [r3, #4]
 800ad9e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ada0:	69ba      	ldr	r2, [r7, #24]
 800ada2:	429a      	cmp	r2, r3
 800ada4:	d903      	bls.n	800adae <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800ada6:	2301      	movs	r3, #1
 800ada8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800adac:	e113      	b.n	800afd6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800adae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adb0:	2200      	movs	r2, #0
 800adb2:	60bb      	str	r3, [r7, #8]
 800adb4:	60fa      	str	r2, [r7, #12]
 800adb6:	697b      	ldr	r3, [r7, #20]
 800adb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adba:	4a84      	ldr	r2, [pc, #528]	@ (800afcc <UART_SetConfig+0x5c4>)
 800adbc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800adc0:	b29b      	uxth	r3, r3
 800adc2:	2200      	movs	r2, #0
 800adc4:	603b      	str	r3, [r7, #0]
 800adc6:	607a      	str	r2, [r7, #4]
 800adc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800adcc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800add0:	f7f5 ff10 	bl	8000bf4 <__aeabi_uldivmod>
 800add4:	4602      	mov	r2, r0
 800add6:	460b      	mov	r3, r1
 800add8:	4610      	mov	r0, r2
 800adda:	4619      	mov	r1, r3
 800addc:	f04f 0200 	mov.w	r2, #0
 800ade0:	f04f 0300 	mov.w	r3, #0
 800ade4:	020b      	lsls	r3, r1, #8
 800ade6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800adea:	0202      	lsls	r2, r0, #8
 800adec:	6979      	ldr	r1, [r7, #20]
 800adee:	6849      	ldr	r1, [r1, #4]
 800adf0:	0849      	lsrs	r1, r1, #1
 800adf2:	2000      	movs	r0, #0
 800adf4:	460c      	mov	r4, r1
 800adf6:	4605      	mov	r5, r0
 800adf8:	eb12 0804 	adds.w	r8, r2, r4
 800adfc:	eb43 0905 	adc.w	r9, r3, r5
 800ae00:	697b      	ldr	r3, [r7, #20]
 800ae02:	685b      	ldr	r3, [r3, #4]
 800ae04:	2200      	movs	r2, #0
 800ae06:	469a      	mov	sl, r3
 800ae08:	4693      	mov	fp, r2
 800ae0a:	4652      	mov	r2, sl
 800ae0c:	465b      	mov	r3, fp
 800ae0e:	4640      	mov	r0, r8
 800ae10:	4649      	mov	r1, r9
 800ae12:	f7f5 feef 	bl	8000bf4 <__aeabi_uldivmod>
 800ae16:	4602      	mov	r2, r0
 800ae18:	460b      	mov	r3, r1
 800ae1a:	4613      	mov	r3, r2
 800ae1c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ae1e:	6a3b      	ldr	r3, [r7, #32]
 800ae20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ae24:	d308      	bcc.n	800ae38 <UART_SetConfig+0x430>
 800ae26:	6a3b      	ldr	r3, [r7, #32]
 800ae28:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ae2c:	d204      	bcs.n	800ae38 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800ae2e:	697b      	ldr	r3, [r7, #20]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	6a3a      	ldr	r2, [r7, #32]
 800ae34:	60da      	str	r2, [r3, #12]
 800ae36:	e0ce      	b.n	800afd6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800ae38:	2301      	movs	r3, #1
 800ae3a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ae3e:	e0ca      	b.n	800afd6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ae40:	697b      	ldr	r3, [r7, #20]
 800ae42:	69db      	ldr	r3, [r3, #28]
 800ae44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ae48:	d166      	bne.n	800af18 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800ae4a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ae4e:	2b08      	cmp	r3, #8
 800ae50:	d827      	bhi.n	800aea2 <UART_SetConfig+0x49a>
 800ae52:	a201      	add	r2, pc, #4	@ (adr r2, 800ae58 <UART_SetConfig+0x450>)
 800ae54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae58:	0800ae7d 	.word	0x0800ae7d
 800ae5c:	0800ae85 	.word	0x0800ae85
 800ae60:	0800ae8d 	.word	0x0800ae8d
 800ae64:	0800aea3 	.word	0x0800aea3
 800ae68:	0800ae93 	.word	0x0800ae93
 800ae6c:	0800aea3 	.word	0x0800aea3
 800ae70:	0800aea3 	.word	0x0800aea3
 800ae74:	0800aea3 	.word	0x0800aea3
 800ae78:	0800ae9b 	.word	0x0800ae9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ae7c:	f7fc fb20 	bl	80074c0 <HAL_RCC_GetPCLK1Freq>
 800ae80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae82:	e014      	b.n	800aeae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ae84:	f7fc fb32 	bl	80074ec <HAL_RCC_GetPCLK2Freq>
 800ae88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae8a:	e010      	b.n	800aeae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ae8c:	4b4e      	ldr	r3, [pc, #312]	@ (800afc8 <UART_SetConfig+0x5c0>)
 800ae8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ae90:	e00d      	b.n	800aeae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ae92:	f7fc faa7 	bl	80073e4 <HAL_RCC_GetSysClockFreq>
 800ae96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae98:	e009      	b.n	800aeae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ae9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ae9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aea0:	e005      	b.n	800aeae <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800aea2:	2300      	movs	r3, #0
 800aea4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aea6:	2301      	movs	r3, #1
 800aea8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aeac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aeae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	f000 8090 	beq.w	800afd6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aeb6:	697b      	ldr	r3, [r7, #20]
 800aeb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeba:	4a44      	ldr	r2, [pc, #272]	@ (800afcc <UART_SetConfig+0x5c4>)
 800aebc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aec0:	461a      	mov	r2, r3
 800aec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aec4:	fbb3 f3f2 	udiv	r3, r3, r2
 800aec8:	005a      	lsls	r2, r3, #1
 800aeca:	697b      	ldr	r3, [r7, #20]
 800aecc:	685b      	ldr	r3, [r3, #4]
 800aece:	085b      	lsrs	r3, r3, #1
 800aed0:	441a      	add	r2, r3
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	685b      	ldr	r3, [r3, #4]
 800aed6:	fbb2 f3f3 	udiv	r3, r2, r3
 800aeda:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aedc:	6a3b      	ldr	r3, [r7, #32]
 800aede:	2b0f      	cmp	r3, #15
 800aee0:	d916      	bls.n	800af10 <UART_SetConfig+0x508>
 800aee2:	6a3b      	ldr	r3, [r7, #32]
 800aee4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aee8:	d212      	bcs.n	800af10 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aeea:	6a3b      	ldr	r3, [r7, #32]
 800aeec:	b29b      	uxth	r3, r3
 800aeee:	f023 030f 	bic.w	r3, r3, #15
 800aef2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aef4:	6a3b      	ldr	r3, [r7, #32]
 800aef6:	085b      	lsrs	r3, r3, #1
 800aef8:	b29b      	uxth	r3, r3
 800aefa:	f003 0307 	and.w	r3, r3, #7
 800aefe:	b29a      	uxth	r2, r3
 800af00:	8bfb      	ldrh	r3, [r7, #30]
 800af02:	4313      	orrs	r3, r2
 800af04:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	8bfa      	ldrh	r2, [r7, #30]
 800af0c:	60da      	str	r2, [r3, #12]
 800af0e:	e062      	b.n	800afd6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800af10:	2301      	movs	r3, #1
 800af12:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800af16:	e05e      	b.n	800afd6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800af18:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800af1c:	2b08      	cmp	r3, #8
 800af1e:	d828      	bhi.n	800af72 <UART_SetConfig+0x56a>
 800af20:	a201      	add	r2, pc, #4	@ (adr r2, 800af28 <UART_SetConfig+0x520>)
 800af22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af26:	bf00      	nop
 800af28:	0800af4d 	.word	0x0800af4d
 800af2c:	0800af55 	.word	0x0800af55
 800af30:	0800af5d 	.word	0x0800af5d
 800af34:	0800af73 	.word	0x0800af73
 800af38:	0800af63 	.word	0x0800af63
 800af3c:	0800af73 	.word	0x0800af73
 800af40:	0800af73 	.word	0x0800af73
 800af44:	0800af73 	.word	0x0800af73
 800af48:	0800af6b 	.word	0x0800af6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af4c:	f7fc fab8 	bl	80074c0 <HAL_RCC_GetPCLK1Freq>
 800af50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800af52:	e014      	b.n	800af7e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800af54:	f7fc faca 	bl	80074ec <HAL_RCC_GetPCLK2Freq>
 800af58:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800af5a:	e010      	b.n	800af7e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800af5c:	4b1a      	ldr	r3, [pc, #104]	@ (800afc8 <UART_SetConfig+0x5c0>)
 800af5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800af60:	e00d      	b.n	800af7e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800af62:	f7fc fa3f 	bl	80073e4 <HAL_RCC_GetSysClockFreq>
 800af66:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800af68:	e009      	b.n	800af7e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800af6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800af6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800af70:	e005      	b.n	800af7e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800af72:	2300      	movs	r3, #0
 800af74:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800af76:	2301      	movs	r3, #1
 800af78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800af7c:	bf00      	nop
    }

    if (pclk != 0U)
 800af7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af80:	2b00      	cmp	r3, #0
 800af82:	d028      	beq.n	800afd6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800af84:	697b      	ldr	r3, [r7, #20]
 800af86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af88:	4a10      	ldr	r2, [pc, #64]	@ (800afcc <UART_SetConfig+0x5c4>)
 800af8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800af8e:	461a      	mov	r2, r3
 800af90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af92:	fbb3 f2f2 	udiv	r2, r3, r2
 800af96:	697b      	ldr	r3, [r7, #20]
 800af98:	685b      	ldr	r3, [r3, #4]
 800af9a:	085b      	lsrs	r3, r3, #1
 800af9c:	441a      	add	r2, r3
 800af9e:	697b      	ldr	r3, [r7, #20]
 800afa0:	685b      	ldr	r3, [r3, #4]
 800afa2:	fbb2 f3f3 	udiv	r3, r2, r3
 800afa6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800afa8:	6a3b      	ldr	r3, [r7, #32]
 800afaa:	2b0f      	cmp	r3, #15
 800afac:	d910      	bls.n	800afd0 <UART_SetConfig+0x5c8>
 800afae:	6a3b      	ldr	r3, [r7, #32]
 800afb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800afb4:	d20c      	bcs.n	800afd0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800afb6:	6a3b      	ldr	r3, [r7, #32]
 800afb8:	b29a      	uxth	r2, r3
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	60da      	str	r2, [r3, #12]
 800afc0:	e009      	b.n	800afd6 <UART_SetConfig+0x5ce>
 800afc2:	bf00      	nop
 800afc4:	40008000 	.word	0x40008000
 800afc8:	00f42400 	.word	0x00f42400
 800afcc:	0800bdf0 	.word	0x0800bdf0
      }
      else
      {
        ret = HAL_ERROR;
 800afd0:	2301      	movs	r3, #1
 800afd2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800afd6:	697b      	ldr	r3, [r7, #20]
 800afd8:	2201      	movs	r2, #1
 800afda:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800afde:	697b      	ldr	r3, [r7, #20]
 800afe0:	2201      	movs	r2, #1
 800afe2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	2200      	movs	r2, #0
 800afea:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800afec:	697b      	ldr	r3, [r7, #20]
 800afee:	2200      	movs	r2, #0
 800aff0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800aff2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800aff6:	4618      	mov	r0, r3
 800aff8:	3730      	adds	r7, #48	@ 0x30
 800affa:	46bd      	mov	sp, r7
 800affc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b000 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b000:	b480      	push	{r7}
 800b002:	b083      	sub	sp, #12
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b00c:	f003 0308 	and.w	r3, r3, #8
 800b010:	2b00      	cmp	r3, #0
 800b012:	d00a      	beq.n	800b02a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	685b      	ldr	r3, [r3, #4]
 800b01a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	430a      	orrs	r2, r1
 800b028:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b02e:	f003 0301 	and.w	r3, r3, #1
 800b032:	2b00      	cmp	r3, #0
 800b034:	d00a      	beq.n	800b04c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	685b      	ldr	r3, [r3, #4]
 800b03c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	430a      	orrs	r2, r1
 800b04a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b050:	f003 0302 	and.w	r3, r3, #2
 800b054:	2b00      	cmp	r3, #0
 800b056:	d00a      	beq.n	800b06e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	685b      	ldr	r3, [r3, #4]
 800b05e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	430a      	orrs	r2, r1
 800b06c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b072:	f003 0304 	and.w	r3, r3, #4
 800b076:	2b00      	cmp	r3, #0
 800b078:	d00a      	beq.n	800b090 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	685b      	ldr	r3, [r3, #4]
 800b080:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	430a      	orrs	r2, r1
 800b08e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b094:	f003 0310 	and.w	r3, r3, #16
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d00a      	beq.n	800b0b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	689b      	ldr	r3, [r3, #8]
 800b0a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	430a      	orrs	r2, r1
 800b0b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0b6:	f003 0320 	and.w	r3, r3, #32
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d00a      	beq.n	800b0d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	689b      	ldr	r3, [r3, #8]
 800b0c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	430a      	orrs	r2, r1
 800b0d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d01a      	beq.n	800b116 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	685b      	ldr	r3, [r3, #4]
 800b0e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	430a      	orrs	r2, r1
 800b0f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b0fe:	d10a      	bne.n	800b116 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	685b      	ldr	r3, [r3, #4]
 800b106:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	430a      	orrs	r2, r1
 800b114:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b11a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d00a      	beq.n	800b138 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	685b      	ldr	r3, [r3, #4]
 800b128:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	430a      	orrs	r2, r1
 800b136:	605a      	str	r2, [r3, #4]
  }
}
 800b138:	bf00      	nop
 800b13a:	370c      	adds	r7, #12
 800b13c:	46bd      	mov	sp, r7
 800b13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b142:	4770      	bx	lr

0800b144 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b098      	sub	sp, #96	@ 0x60
 800b148:	af02      	add	r7, sp, #8
 800b14a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	2200      	movs	r2, #0
 800b150:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b154:	f7f8 fff0 	bl	8004138 <HAL_GetTick>
 800b158:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	f003 0308 	and.w	r3, r3, #8
 800b164:	2b08      	cmp	r3, #8
 800b166:	d12f      	bne.n	800b1c8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b168:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b16c:	9300      	str	r3, [sp, #0]
 800b16e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b170:	2200      	movs	r2, #0
 800b172:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f000 f88e 	bl	800b298 <UART_WaitOnFlagUntilTimeout>
 800b17c:	4603      	mov	r3, r0
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d022      	beq.n	800b1c8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b18a:	e853 3f00 	ldrex	r3, [r3]
 800b18e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b192:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b196:	653b      	str	r3, [r7, #80]	@ 0x50
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	461a      	mov	r2, r3
 800b19e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b1a0:	647b      	str	r3, [r7, #68]	@ 0x44
 800b1a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b1a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b1a8:	e841 2300 	strex	r3, r2, [r1]
 800b1ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b1ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d1e6      	bne.n	800b182 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2220      	movs	r2, #32
 800b1b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2200      	movs	r2, #0
 800b1c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b1c4:	2303      	movs	r3, #3
 800b1c6:	e063      	b.n	800b290 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	f003 0304 	and.w	r3, r3, #4
 800b1d2:	2b04      	cmp	r3, #4
 800b1d4:	d149      	bne.n	800b26a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b1d6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b1da:	9300      	str	r3, [sp, #0]
 800b1dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b1de:	2200      	movs	r2, #0
 800b1e0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b1e4:	6878      	ldr	r0, [r7, #4]
 800b1e6:	f000 f857 	bl	800b298 <UART_WaitOnFlagUntilTimeout>
 800b1ea:	4603      	mov	r3, r0
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d03c      	beq.n	800b26a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1f8:	e853 3f00 	ldrex	r3, [r3]
 800b1fc:	623b      	str	r3, [r7, #32]
   return(result);
 800b1fe:	6a3b      	ldr	r3, [r7, #32]
 800b200:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b204:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	461a      	mov	r2, r3
 800b20c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b20e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b210:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b212:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b214:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b216:	e841 2300 	strex	r3, r2, [r1]
 800b21a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b21c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d1e6      	bne.n	800b1f0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	3308      	adds	r3, #8
 800b228:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b22a:	693b      	ldr	r3, [r7, #16]
 800b22c:	e853 3f00 	ldrex	r3, [r3]
 800b230:	60fb      	str	r3, [r7, #12]
   return(result);
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	f023 0301 	bic.w	r3, r3, #1
 800b238:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	3308      	adds	r3, #8
 800b240:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b242:	61fa      	str	r2, [r7, #28]
 800b244:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b246:	69b9      	ldr	r1, [r7, #24]
 800b248:	69fa      	ldr	r2, [r7, #28]
 800b24a:	e841 2300 	strex	r3, r2, [r1]
 800b24e:	617b      	str	r3, [r7, #20]
   return(result);
 800b250:	697b      	ldr	r3, [r7, #20]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d1e5      	bne.n	800b222 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	2220      	movs	r2, #32
 800b25a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	2200      	movs	r2, #0
 800b262:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b266:	2303      	movs	r3, #3
 800b268:	e012      	b.n	800b290 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2220      	movs	r2, #32
 800b26e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2220      	movs	r2, #32
 800b276:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	2200      	movs	r2, #0
 800b27e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2200      	movs	r2, #0
 800b284:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	2200      	movs	r2, #0
 800b28a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b28e:	2300      	movs	r3, #0
}
 800b290:	4618      	mov	r0, r3
 800b292:	3758      	adds	r7, #88	@ 0x58
 800b294:	46bd      	mov	sp, r7
 800b296:	bd80      	pop	{r7, pc}

0800b298 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b084      	sub	sp, #16
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	60f8      	str	r0, [r7, #12]
 800b2a0:	60b9      	str	r1, [r7, #8]
 800b2a2:	603b      	str	r3, [r7, #0]
 800b2a4:	4613      	mov	r3, r2
 800b2a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b2a8:	e04f      	b.n	800b34a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b2aa:	69bb      	ldr	r3, [r7, #24]
 800b2ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2b0:	d04b      	beq.n	800b34a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b2b2:	f7f8 ff41 	bl	8004138 <HAL_GetTick>
 800b2b6:	4602      	mov	r2, r0
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	1ad3      	subs	r3, r2, r3
 800b2bc:	69ba      	ldr	r2, [r7, #24]
 800b2be:	429a      	cmp	r2, r3
 800b2c0:	d302      	bcc.n	800b2c8 <UART_WaitOnFlagUntilTimeout+0x30>
 800b2c2:	69bb      	ldr	r3, [r7, #24]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d101      	bne.n	800b2cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b2c8:	2303      	movs	r3, #3
 800b2ca:	e04e      	b.n	800b36a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	f003 0304 	and.w	r3, r3, #4
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d037      	beq.n	800b34a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b2da:	68bb      	ldr	r3, [r7, #8]
 800b2dc:	2b80      	cmp	r3, #128	@ 0x80
 800b2de:	d034      	beq.n	800b34a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b2e0:	68bb      	ldr	r3, [r7, #8]
 800b2e2:	2b40      	cmp	r3, #64	@ 0x40
 800b2e4:	d031      	beq.n	800b34a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	69db      	ldr	r3, [r3, #28]
 800b2ec:	f003 0308 	and.w	r3, r3, #8
 800b2f0:	2b08      	cmp	r3, #8
 800b2f2:	d110      	bne.n	800b316 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	2208      	movs	r2, #8
 800b2fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b2fc:	68f8      	ldr	r0, [r7, #12]
 800b2fe:	f000 f920 	bl	800b542 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	2208      	movs	r2, #8
 800b306:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	2200      	movs	r2, #0
 800b30e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b312:	2301      	movs	r3, #1
 800b314:	e029      	b.n	800b36a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	69db      	ldr	r3, [r3, #28]
 800b31c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b320:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b324:	d111      	bne.n	800b34a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b32e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b330:	68f8      	ldr	r0, [r7, #12]
 800b332:	f000 f906 	bl	800b542 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	2220      	movs	r2, #32
 800b33a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	2200      	movs	r2, #0
 800b342:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b346:	2303      	movs	r3, #3
 800b348:	e00f      	b.n	800b36a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	69da      	ldr	r2, [r3, #28]
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	4013      	ands	r3, r2
 800b354:	68ba      	ldr	r2, [r7, #8]
 800b356:	429a      	cmp	r2, r3
 800b358:	bf0c      	ite	eq
 800b35a:	2301      	moveq	r3, #1
 800b35c:	2300      	movne	r3, #0
 800b35e:	b2db      	uxtb	r3, r3
 800b360:	461a      	mov	r2, r3
 800b362:	79fb      	ldrb	r3, [r7, #7]
 800b364:	429a      	cmp	r2, r3
 800b366:	d0a0      	beq.n	800b2aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b368:	2300      	movs	r3, #0
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3710      	adds	r7, #16
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}
	...

0800b374 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b096      	sub	sp, #88	@ 0x58
 800b378:	af00      	add	r7, sp, #0
 800b37a:	60f8      	str	r0, [r7, #12]
 800b37c:	60b9      	str	r1, [r7, #8]
 800b37e:	4613      	mov	r3, r2
 800b380:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	68ba      	ldr	r2, [r7, #8]
 800b386:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	88fa      	ldrh	r2, [r7, #6]
 800b38c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	2200      	movs	r2, #0
 800b394:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	2222      	movs	r2, #34	@ 0x22
 800b39c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d02d      	beq.n	800b406 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b3b0:	4a40      	ldr	r2, [pc, #256]	@ (800b4b4 <UART_Start_Receive_DMA+0x140>)
 800b3b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b3ba:	4a3f      	ldr	r2, [pc, #252]	@ (800b4b8 <UART_Start_Receive_DMA+0x144>)
 800b3bc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b3c4:	4a3d      	ldr	r2, [pc, #244]	@ (800b4bc <UART_Start_Receive_DMA+0x148>)
 800b3c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	3324      	adds	r3, #36	@ 0x24
 800b3de:	4619      	mov	r1, r3
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3e4:	461a      	mov	r2, r3
 800b3e6:	88fb      	ldrh	r3, [r7, #6]
 800b3e8:	f7fa fe8c 	bl	8006104 <HAL_DMA_Start_IT>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d009      	beq.n	800b406 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	2210      	movs	r2, #16
 800b3f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	2220      	movs	r2, #32
 800b3fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b402:	2301      	movs	r3, #1
 800b404:	e051      	b.n	800b4aa <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	691b      	ldr	r3, [r3, #16]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d018      	beq.n	800b440 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b414:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b416:	e853 3f00 	ldrex	r3, [r3]
 800b41a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b41c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b41e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b422:	657b      	str	r3, [r7, #84]	@ 0x54
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	461a      	mov	r2, r3
 800b42a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b42c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b42e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b430:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b432:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b434:	e841 2300 	strex	r3, r2, [r1]
 800b438:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b43a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d1e6      	bne.n	800b40e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	3308      	adds	r3, #8
 800b446:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b44a:	e853 3f00 	ldrex	r3, [r3]
 800b44e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b452:	f043 0301 	orr.w	r3, r3, #1
 800b456:	653b      	str	r3, [r7, #80]	@ 0x50
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	3308      	adds	r3, #8
 800b45e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b460:	637a      	str	r2, [r7, #52]	@ 0x34
 800b462:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b464:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b466:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b468:	e841 2300 	strex	r3, r2, [r1]
 800b46c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b46e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b470:	2b00      	cmp	r3, #0
 800b472:	d1e5      	bne.n	800b440 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	3308      	adds	r3, #8
 800b47a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b47c:	697b      	ldr	r3, [r7, #20]
 800b47e:	e853 3f00 	ldrex	r3, [r3]
 800b482:	613b      	str	r3, [r7, #16]
   return(result);
 800b484:	693b      	ldr	r3, [r7, #16]
 800b486:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b48a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	3308      	adds	r3, #8
 800b492:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b494:	623a      	str	r2, [r7, #32]
 800b496:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b498:	69f9      	ldr	r1, [r7, #28]
 800b49a:	6a3a      	ldr	r2, [r7, #32]
 800b49c:	e841 2300 	strex	r3, r2, [r1]
 800b4a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800b4a2:	69bb      	ldr	r3, [r7, #24]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d1e5      	bne.n	800b474 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b4a8:	2300      	movs	r3, #0
}
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	3758      	adds	r7, #88	@ 0x58
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	bd80      	pop	{r7, pc}
 800b4b2:	bf00      	nop
 800b4b4:	0800b6cd 	.word	0x0800b6cd
 800b4b8:	0800b801 	.word	0x0800b801
 800b4bc:	0800b847 	.word	0x0800b847

0800b4c0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b4c0:	b480      	push	{r7}
 800b4c2:	b08f      	sub	sp, #60	@ 0x3c
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4ce:	6a3b      	ldr	r3, [r7, #32]
 800b4d0:	e853 3f00 	ldrex	r3, [r3]
 800b4d4:	61fb      	str	r3, [r7, #28]
   return(result);
 800b4d6:	69fb      	ldr	r3, [r7, #28]
 800b4d8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b4dc:	637b      	str	r3, [r7, #52]	@ 0x34
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	461a      	mov	r2, r3
 800b4e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b4e8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b4ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4ee:	e841 2300 	strex	r3, r2, [r1]
 800b4f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b4f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d1e6      	bne.n	800b4c8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	3308      	adds	r3, #8
 800b500:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	e853 3f00 	ldrex	r3, [r3]
 800b508:	60bb      	str	r3, [r7, #8]
   return(result);
 800b50a:	68bb      	ldr	r3, [r7, #8]
 800b50c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b510:	633b      	str	r3, [r7, #48]	@ 0x30
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	3308      	adds	r3, #8
 800b518:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b51a:	61ba      	str	r2, [r7, #24]
 800b51c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b51e:	6979      	ldr	r1, [r7, #20]
 800b520:	69ba      	ldr	r2, [r7, #24]
 800b522:	e841 2300 	strex	r3, r2, [r1]
 800b526:	613b      	str	r3, [r7, #16]
   return(result);
 800b528:	693b      	ldr	r3, [r7, #16]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d1e5      	bne.n	800b4fa <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	2220      	movs	r2, #32
 800b532:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b536:	bf00      	nop
 800b538:	373c      	adds	r7, #60	@ 0x3c
 800b53a:	46bd      	mov	sp, r7
 800b53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b540:	4770      	bx	lr

0800b542 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b542:	b480      	push	{r7}
 800b544:	b095      	sub	sp, #84	@ 0x54
 800b546:	af00      	add	r7, sp, #0
 800b548:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b552:	e853 3f00 	ldrex	r3, [r3]
 800b556:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b55a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b55e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	461a      	mov	r2, r3
 800b566:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b568:	643b      	str	r3, [r7, #64]	@ 0x40
 800b56a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b56c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b56e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b570:	e841 2300 	strex	r3, r2, [r1]
 800b574:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d1e6      	bne.n	800b54a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	3308      	adds	r3, #8
 800b582:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b584:	6a3b      	ldr	r3, [r7, #32]
 800b586:	e853 3f00 	ldrex	r3, [r3]
 800b58a:	61fb      	str	r3, [r7, #28]
   return(result);
 800b58c:	69fb      	ldr	r3, [r7, #28]
 800b58e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b592:	f023 0301 	bic.w	r3, r3, #1
 800b596:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	3308      	adds	r3, #8
 800b59e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b5a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b5a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b5a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b5a8:	e841 2300 	strex	r3, r2, [r1]
 800b5ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b5ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d1e3      	bne.n	800b57c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b5b8:	2b01      	cmp	r3, #1
 800b5ba:	d118      	bne.n	800b5ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	e853 3f00 	ldrex	r3, [r3]
 800b5c8:	60bb      	str	r3, [r7, #8]
   return(result);
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	f023 0310 	bic.w	r3, r3, #16
 800b5d0:	647b      	str	r3, [r7, #68]	@ 0x44
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	461a      	mov	r2, r3
 800b5d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b5da:	61bb      	str	r3, [r7, #24]
 800b5dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5de:	6979      	ldr	r1, [r7, #20]
 800b5e0:	69ba      	ldr	r2, [r7, #24]
 800b5e2:	e841 2300 	strex	r3, r2, [r1]
 800b5e6:	613b      	str	r3, [r7, #16]
   return(result);
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d1e6      	bne.n	800b5bc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	2220      	movs	r2, #32
 800b5f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	2200      	movs	r2, #0
 800b600:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b602:	bf00      	nop
 800b604:	3754      	adds	r7, #84	@ 0x54
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr

0800b60e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b60e:	b580      	push	{r7, lr}
 800b610:	b090      	sub	sp, #64	@ 0x40
 800b612:	af00      	add	r7, sp, #0
 800b614:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b61a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	f003 0320 	and.w	r3, r3, #32
 800b626:	2b00      	cmp	r3, #0
 800b628:	d137      	bne.n	800b69a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800b62a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b62c:	2200      	movs	r2, #0
 800b62e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b632:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	3308      	adds	r3, #8
 800b638:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b63a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b63c:	e853 3f00 	ldrex	r3, [r3]
 800b640:	623b      	str	r3, [r7, #32]
   return(result);
 800b642:	6a3b      	ldr	r3, [r7, #32]
 800b644:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b648:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b64a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	3308      	adds	r3, #8
 800b650:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b652:	633a      	str	r2, [r7, #48]	@ 0x30
 800b654:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b656:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b658:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b65a:	e841 2300 	strex	r3, r2, [r1]
 800b65e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b662:	2b00      	cmp	r3, #0
 800b664:	d1e5      	bne.n	800b632 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b666:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b66c:	693b      	ldr	r3, [r7, #16]
 800b66e:	e853 3f00 	ldrex	r3, [r3]
 800b672:	60fb      	str	r3, [r7, #12]
   return(result);
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b67a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b67c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	461a      	mov	r2, r3
 800b682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b684:	61fb      	str	r3, [r7, #28]
 800b686:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b688:	69b9      	ldr	r1, [r7, #24]
 800b68a:	69fa      	ldr	r2, [r7, #28]
 800b68c:	e841 2300 	strex	r3, r2, [r1]
 800b690:	617b      	str	r3, [r7, #20]
   return(result);
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d1e6      	bne.n	800b666 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b698:	e004      	b.n	800b6a4 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800b69a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b69c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b6a0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800b6a2:	4798      	blx	r3
}
 800b6a4:	bf00      	nop
 800b6a6:	3740      	adds	r7, #64	@ 0x40
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}

0800b6ac <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b084      	sub	sp, #16
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6b8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b6c0:	68f8      	ldr	r0, [r7, #12]
 800b6c2:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6c4:	bf00      	nop
 800b6c6:	3710      	adds	r7, #16
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	bd80      	pop	{r7, pc}

0800b6cc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	b09c      	sub	sp, #112	@ 0x70
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6d8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	f003 0320 	and.w	r3, r3, #32
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d171      	bne.n	800b7cc <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b6e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b6f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b6f8:	e853 3f00 	ldrex	r3, [r3]
 800b6fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b6fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b700:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b704:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b706:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	461a      	mov	r2, r3
 800b70c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b70e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b710:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b712:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b714:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b716:	e841 2300 	strex	r3, r2, [r1]
 800b71a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b71c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d1e6      	bne.n	800b6f0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b722:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	3308      	adds	r3, #8
 800b728:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b72a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b72c:	e853 3f00 	ldrex	r3, [r3]
 800b730:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b734:	f023 0301 	bic.w	r3, r3, #1
 800b738:	667b      	str	r3, [r7, #100]	@ 0x64
 800b73a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	3308      	adds	r3, #8
 800b740:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b742:	647a      	str	r2, [r7, #68]	@ 0x44
 800b744:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b746:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b748:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b74a:	e841 2300 	strex	r3, r2, [r1]
 800b74e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b750:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b752:	2b00      	cmp	r3, #0
 800b754:	d1e5      	bne.n	800b722 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b756:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	3308      	adds	r3, #8
 800b75c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b760:	e853 3f00 	ldrex	r3, [r3]
 800b764:	623b      	str	r3, [r7, #32]
   return(result);
 800b766:	6a3b      	ldr	r3, [r7, #32]
 800b768:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b76c:	663b      	str	r3, [r7, #96]	@ 0x60
 800b76e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	3308      	adds	r3, #8
 800b774:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b776:	633a      	str	r2, [r7, #48]	@ 0x30
 800b778:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b77a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b77c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b77e:	e841 2300 	strex	r3, r2, [r1]
 800b782:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b786:	2b00      	cmp	r3, #0
 800b788:	d1e5      	bne.n	800b756 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b78a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b78c:	2220      	movs	r2, #32
 800b78e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b792:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b794:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b796:	2b01      	cmp	r3, #1
 800b798:	d118      	bne.n	800b7cc <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b79a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7a0:	693b      	ldr	r3, [r7, #16]
 800b7a2:	e853 3f00 	ldrex	r3, [r3]
 800b7a6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	f023 0310 	bic.w	r3, r3, #16
 800b7ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b7b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	461a      	mov	r2, r3
 800b7b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b7b8:	61fb      	str	r3, [r7, #28]
 800b7ba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7bc:	69b9      	ldr	r1, [r7, #24]
 800b7be:	69fa      	ldr	r2, [r7, #28]
 800b7c0:	e841 2300 	strex	r3, r2, [r1]
 800b7c4:	617b      	str	r3, [r7, #20]
   return(result);
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d1e6      	bne.n	800b79a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b7cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b7d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b7d6:	2b01      	cmp	r3, #1
 800b7d8:	d109      	bne.n	800b7ee <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800b7da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7dc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b7e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b7e2:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800b7e6:	4611      	mov	r1, r2
 800b7e8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b7ea:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b7ec:	e004      	b.n	800b7f8 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800b7ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b7f4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b7f6:	4798      	blx	r3
}
 800b7f8:	bf00      	nop
 800b7fa:	3770      	adds	r7, #112	@ 0x70
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd80      	pop	{r7, pc}

0800b800 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b084      	sub	sp, #16
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b80c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	2201      	movs	r2, #1
 800b812:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b818:	2b01      	cmp	r3, #1
 800b81a:	d10b      	bne.n	800b834 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b822:	68fa      	ldr	r2, [r7, #12]
 800b824:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800b828:	0852      	lsrs	r2, r2, #1
 800b82a:	b292      	uxth	r2, r2
 800b82c:	4611      	mov	r1, r2
 800b82e:	68f8      	ldr	r0, [r7, #12]
 800b830:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b832:	e004      	b.n	800b83e <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b83a:	68f8      	ldr	r0, [r7, #12]
 800b83c:	4798      	blx	r3
}
 800b83e:	bf00      	nop
 800b840:	3710      	adds	r7, #16
 800b842:	46bd      	mov	sp, r7
 800b844:	bd80      	pop	{r7, pc}

0800b846 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b846:	b580      	push	{r7, lr}
 800b848:	b086      	sub	sp, #24
 800b84a:	af00      	add	r7, sp, #0
 800b84c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b852:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b854:	697b      	ldr	r3, [r7, #20]
 800b856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b85a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b862:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b864:	697b      	ldr	r3, [r7, #20]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	689b      	ldr	r3, [r3, #8]
 800b86a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b86e:	2b80      	cmp	r3, #128	@ 0x80
 800b870:	d109      	bne.n	800b886 <UART_DMAError+0x40>
 800b872:	693b      	ldr	r3, [r7, #16]
 800b874:	2b21      	cmp	r3, #33	@ 0x21
 800b876:	d106      	bne.n	800b886 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b878:	697b      	ldr	r3, [r7, #20]
 800b87a:	2200      	movs	r2, #0
 800b87c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b880:	6978      	ldr	r0, [r7, #20]
 800b882:	f7ff fe1d 	bl	800b4c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	689b      	ldr	r3, [r3, #8]
 800b88c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b890:	2b40      	cmp	r3, #64	@ 0x40
 800b892:	d109      	bne.n	800b8a8 <UART_DMAError+0x62>
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	2b22      	cmp	r3, #34	@ 0x22
 800b898:	d106      	bne.n	800b8a8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b89a:	697b      	ldr	r3, [r7, #20]
 800b89c:	2200      	movs	r2, #0
 800b89e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b8a2:	6978      	ldr	r0, [r7, #20]
 800b8a4:	f7ff fe4d 	bl	800b542 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b8a8:	697b      	ldr	r3, [r7, #20]
 800b8aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b8ae:	f043 0210 	orr.w	r2, r3, #16
 800b8b2:	697b      	ldr	r3, [r7, #20]
 800b8b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b8b8:	697b      	ldr	r3, [r7, #20]
 800b8ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b8be:	6978      	ldr	r0, [r7, #20]
 800b8c0:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b8c2:	bf00      	nop
 800b8c4:	3718      	adds	r7, #24
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	bd80      	pop	{r7, pc}

0800b8ca <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b8ca:	b580      	push	{r7, lr}
 800b8cc:	b084      	sub	sp, #16
 800b8ce:	af00      	add	r7, sp, #0
 800b8d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8d6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	2200      	movs	r2, #0
 800b8dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b8e6:	68f8      	ldr	r0, [r7, #12]
 800b8e8:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b8ea:	bf00      	nop
 800b8ec:	3710      	adds	r7, #16
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	bd80      	pop	{r7, pc}

0800b8f2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b8f2:	b580      	push	{r7, lr}
 800b8f4:	b088      	sub	sp, #32
 800b8f6:	af00      	add	r7, sp, #0
 800b8f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	e853 3f00 	ldrex	r3, [r3]
 800b906:	60bb      	str	r3, [r7, #8]
   return(result);
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b90e:	61fb      	str	r3, [r7, #28]
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	461a      	mov	r2, r3
 800b916:	69fb      	ldr	r3, [r7, #28]
 800b918:	61bb      	str	r3, [r7, #24]
 800b91a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b91c:	6979      	ldr	r1, [r7, #20]
 800b91e:	69ba      	ldr	r2, [r7, #24]
 800b920:	e841 2300 	strex	r3, r2, [r1]
 800b924:	613b      	str	r3, [r7, #16]
   return(result);
 800b926:	693b      	ldr	r3, [r7, #16]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d1e6      	bne.n	800b8fa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	2220      	movs	r2, #32
 800b930:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2200      	movs	r2, #0
 800b938:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b940:	6878      	ldr	r0, [r7, #4]
 800b942:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b944:	bf00      	nop
 800b946:	3720      	adds	r7, #32
 800b948:	46bd      	mov	sp, r7
 800b94a:	bd80      	pop	{r7, pc}

0800b94c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b94c:	b480      	push	{r7}
 800b94e:	b083      	sub	sp, #12
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b954:	bf00      	nop
 800b956:	370c      	adds	r7, #12
 800b958:	46bd      	mov	sp, r7
 800b95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95e:	4770      	bx	lr

0800b960 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b960:	b480      	push	{r7}
 800b962:	b083      	sub	sp, #12
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b968:	bf00      	nop
 800b96a:	370c      	adds	r7, #12
 800b96c:	46bd      	mov	sp, r7
 800b96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b972:	4770      	bx	lr

0800b974 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b974:	b480      	push	{r7}
 800b976:	b083      	sub	sp, #12
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b97c:	bf00      	nop
 800b97e:	370c      	adds	r7, #12
 800b980:	46bd      	mov	sp, r7
 800b982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b986:	4770      	bx	lr

0800b988 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b988:	b480      	push	{r7}
 800b98a:	b085      	sub	sp, #20
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b996:	2b01      	cmp	r3, #1
 800b998:	d101      	bne.n	800b99e <HAL_UARTEx_DisableFifoMode+0x16>
 800b99a:	2302      	movs	r3, #2
 800b99c:	e027      	b.n	800b9ee <HAL_UARTEx_DisableFifoMode+0x66>
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2201      	movs	r2, #1
 800b9a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	2224      	movs	r2, #36	@ 0x24
 800b9aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	681a      	ldr	r2, [r3, #0]
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	f022 0201 	bic.w	r2, r2, #1
 800b9c4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b9cc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	2200      	movs	r2, #0
 800b9d2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	68fa      	ldr	r2, [r7, #12]
 800b9da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	2220      	movs	r2, #32
 800b9e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b9ec:	2300      	movs	r3, #0
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	3714      	adds	r7, #20
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f8:	4770      	bx	lr

0800b9fa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b9fa:	b580      	push	{r7, lr}
 800b9fc:	b084      	sub	sp, #16
 800b9fe:	af00      	add	r7, sp, #0
 800ba00:	6078      	str	r0, [r7, #4]
 800ba02:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ba0a:	2b01      	cmp	r3, #1
 800ba0c:	d101      	bne.n	800ba12 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ba0e:	2302      	movs	r3, #2
 800ba10:	e02d      	b.n	800ba6e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	2201      	movs	r2, #1
 800ba16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	2224      	movs	r2, #36	@ 0x24
 800ba1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	681a      	ldr	r2, [r3, #0]
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	f022 0201 	bic.w	r2, r2, #1
 800ba38:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	689b      	ldr	r3, [r3, #8]
 800ba40:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	683a      	ldr	r2, [r7, #0]
 800ba4a:	430a      	orrs	r2, r1
 800ba4c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ba4e:	6878      	ldr	r0, [r7, #4]
 800ba50:	f000 f850 	bl	800baf4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	68fa      	ldr	r2, [r7, #12]
 800ba5a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2220      	movs	r2, #32
 800ba60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2200      	movs	r2, #0
 800ba68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ba6c:	2300      	movs	r3, #0
}
 800ba6e:	4618      	mov	r0, r3
 800ba70:	3710      	adds	r7, #16
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}

0800ba76 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ba76:	b580      	push	{r7, lr}
 800ba78:	b084      	sub	sp, #16
 800ba7a:	af00      	add	r7, sp, #0
 800ba7c:	6078      	str	r0, [r7, #4]
 800ba7e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ba86:	2b01      	cmp	r3, #1
 800ba88:	d101      	bne.n	800ba8e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ba8a:	2302      	movs	r3, #2
 800ba8c:	e02d      	b.n	800baea <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	2201      	movs	r2, #1
 800ba92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	2224      	movs	r2, #36	@ 0x24
 800ba9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	681a      	ldr	r2, [r3, #0]
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	f022 0201 	bic.w	r2, r2, #1
 800bab4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	689b      	ldr	r3, [r3, #8]
 800babc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	683a      	ldr	r2, [r7, #0]
 800bac6:	430a      	orrs	r2, r1
 800bac8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800baca:	6878      	ldr	r0, [r7, #4]
 800bacc:	f000 f812 	bl	800baf4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	68fa      	ldr	r2, [r7, #12]
 800bad6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2220      	movs	r2, #32
 800badc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	2200      	movs	r2, #0
 800bae4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bae8:	2300      	movs	r3, #0
}
 800baea:	4618      	mov	r0, r3
 800baec:	3710      	adds	r7, #16
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd80      	pop	{r7, pc}
	...

0800baf4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800baf4:	b480      	push	{r7}
 800baf6:	b085      	sub	sp, #20
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d108      	bne.n	800bb16 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2201      	movs	r2, #1
 800bb08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2201      	movs	r2, #1
 800bb10:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bb14:	e031      	b.n	800bb7a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bb16:	2308      	movs	r3, #8
 800bb18:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bb1a:	2308      	movs	r3, #8
 800bb1c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	689b      	ldr	r3, [r3, #8]
 800bb24:	0e5b      	lsrs	r3, r3, #25
 800bb26:	b2db      	uxtb	r3, r3
 800bb28:	f003 0307 	and.w	r3, r3, #7
 800bb2c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	689b      	ldr	r3, [r3, #8]
 800bb34:	0f5b      	lsrs	r3, r3, #29
 800bb36:	b2db      	uxtb	r3, r3
 800bb38:	f003 0307 	and.w	r3, r3, #7
 800bb3c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bb3e:	7bbb      	ldrb	r3, [r7, #14]
 800bb40:	7b3a      	ldrb	r2, [r7, #12]
 800bb42:	4911      	ldr	r1, [pc, #68]	@ (800bb88 <UARTEx_SetNbDataToProcess+0x94>)
 800bb44:	5c8a      	ldrb	r2, [r1, r2]
 800bb46:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bb4a:	7b3a      	ldrb	r2, [r7, #12]
 800bb4c:	490f      	ldr	r1, [pc, #60]	@ (800bb8c <UARTEx_SetNbDataToProcess+0x98>)
 800bb4e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bb50:	fb93 f3f2 	sdiv	r3, r3, r2
 800bb54:	b29a      	uxth	r2, r3
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bb5c:	7bfb      	ldrb	r3, [r7, #15]
 800bb5e:	7b7a      	ldrb	r2, [r7, #13]
 800bb60:	4909      	ldr	r1, [pc, #36]	@ (800bb88 <UARTEx_SetNbDataToProcess+0x94>)
 800bb62:	5c8a      	ldrb	r2, [r1, r2]
 800bb64:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bb68:	7b7a      	ldrb	r2, [r7, #13]
 800bb6a:	4908      	ldr	r1, [pc, #32]	@ (800bb8c <UARTEx_SetNbDataToProcess+0x98>)
 800bb6c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bb6e:	fb93 f3f2 	sdiv	r3, r3, r2
 800bb72:	b29a      	uxth	r2, r3
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bb7a:	bf00      	nop
 800bb7c:	3714      	adds	r7, #20
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb84:	4770      	bx	lr
 800bb86:	bf00      	nop
 800bb88:	0800be08 	.word	0x0800be08
 800bb8c:	0800be10 	.word	0x0800be10

0800bb90 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b082      	sub	sp, #8
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
 800bb98:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	ed93 7a06 	vldr	s14, [r3, #24]
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	edd3 7a07 	vldr	s15, [r3, #28]
 800bba6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	edd3 7a08 	vldr	s15, [r3, #32]
 800bbb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	edd3 7a06 	vldr	s15, [r3, #24]
 800bbc0:	eeb1 7a67 	vneg.f32	s14, s15
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	edd3 7a08 	vldr	s15, [r3, #32]
 800bbca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800bbce:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	6a1a      	ldr	r2, [r3, #32]
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d006      	beq.n	800bbf4 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	330c      	adds	r3, #12
 800bbea:	220c      	movs	r2, #12
 800bbec:	2100      	movs	r1, #0
 800bbee:	4618      	mov	r0, r3
 800bbf0:	f000 f86c 	bl	800bccc <memset>
  }

}
 800bbf4:	bf00      	nop
 800bbf6:	3708      	adds	r7, #8
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}

0800bbfc <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	b085      	sub	sp, #20
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	60f8      	str	r0, [r7, #12]
 800bc04:	607b      	str	r3, [r7, #4]
 800bc06:	460b      	mov	r3, r1
 800bc08:	817b      	strh	r3, [r7, #10]
 800bc0a:	4613      	mov	r3, r2
 800bc0c:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	897a      	ldrh	r2, [r7, #10]
 800bc12:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	893a      	ldrh	r2, [r7, #8]
 800bc18:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	687a      	ldr	r2, [r7, #4]
 800bc1e:	605a      	str	r2, [r3, #4]
}
 800bc20:	bf00      	nop
 800bc22:	3714      	adds	r7, #20
 800bc24:	46bd      	mov	sp, r7
 800bc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2a:	4770      	bx	lr

0800bc2c <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800bc2c:	b480      	push	{r7}
 800bc2e:	b08b      	sub	sp, #44	@ 0x2c
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
 800bc34:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	685b      	ldr	r3, [r3, #4]
 800bc3a:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	685b      	ldr	r3, [r3, #4]
 800bc40:	60fb      	str	r3, [r7, #12]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	881b      	ldrh	r3, [r3, #0]
 800bc46:	817b      	strh	r3, [r7, #10]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	885b      	ldrh	r3, [r3, #2]
 800bc4c:	813b      	strh	r3, [r7, #8]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 800bc4e:	897b      	ldrh	r3, [r7, #10]
 800bc50:	61bb      	str	r3, [r7, #24]
 800bc52:	2300      	movs	r3, #0
 800bc54:	617b      	str	r3, [r7, #20]
  arm_status status;                             /* status of matrix transpose */

#ifdef ARM_MATH_MATRIX_CHECK

  /* Check for matrix mismatch condition */
  if ((pSrc->numRows != pDst->numCols) ||
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	881a      	ldrh	r2, [r3, #0]
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	885b      	ldrh	r3, [r3, #2]
 800bc5e:	429a      	cmp	r2, r3
 800bc60:	d105      	bne.n	800bc6e <arm_mat_trans_f32+0x42>
      (pSrc->numCols != pDst->numRows)   )
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	885a      	ldrh	r2, [r3, #2]
 800bc66:	683b      	ldr	r3, [r7, #0]
 800bc68:	881b      	ldrh	r3, [r3, #0]
  if ((pSrc->numRows != pDst->numCols) ||
 800bc6a:	429a      	cmp	r2, r3
 800bc6c:	d002      	beq.n	800bc74 <arm_mat_trans_f32+0x48>
  {
    /* Set status as ARM_MATH_SIZE_MISMATCH */
    status = ARM_MATH_SIZE_MISMATCH;
 800bc6e:	23fd      	movs	r3, #253	@ 0xfd
 800bc70:	74fb      	strb	r3, [r7, #19]
 800bc72:	e023      	b.n	800bcbc <arm_mat_trans_f32+0x90>
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 800bc74:	697b      	ldr	r3, [r7, #20]
 800bc76:	009b      	lsls	r3, r3, #2
 800bc78:	68fa      	ldr	r2, [r7, #12]
 800bc7a:	4413      	add	r3, r2
 800bc7c:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 800bc7e:	893b      	ldrh	r3, [r7, #8]
 800bc80:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 800bc82:	e00d      	b.n	800bca0 <arm_mat_trans_f32+0x74>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 800bc84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc86:	1d1a      	adds	r2, r3, #4
 800bc88:	627a      	str	r2, [r7, #36]	@ 0x24
 800bc8a:	681a      	ldr	r2, [r3, #0]
 800bc8c:	6a3b      	ldr	r3, [r7, #32]
 800bc8e:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 800bc90:	897b      	ldrh	r3, [r7, #10]
 800bc92:	009b      	lsls	r3, r3, #2
 800bc94:	6a3a      	ldr	r2, [r7, #32]
 800bc96:	4413      	add	r3, r2
 800bc98:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 800bc9a:	69fb      	ldr	r3, [r7, #28]
 800bc9c:	3b01      	subs	r3, #1
 800bc9e:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 800bca0:	69fb      	ldr	r3, [r7, #28]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d1ee      	bne.n	800bc84 <arm_mat_trans_f32+0x58>
      }

      i++;
 800bca6:	697b      	ldr	r3, [r7, #20]
 800bca8:	3301      	adds	r3, #1
 800bcaa:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 800bcac:	69bb      	ldr	r3, [r7, #24]
 800bcae:	3b01      	subs	r3, #1
 800bcb0:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 800bcb2:	69bb      	ldr	r3, [r7, #24]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d1dd      	bne.n	800bc74 <arm_mat_trans_f32+0x48>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800bcb8:	2300      	movs	r3, #0
 800bcba:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800bcbc:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	372c      	adds	r7, #44	@ 0x2c
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcca:	4770      	bx	lr

0800bccc <memset>:
 800bccc:	4402      	add	r2, r0
 800bcce:	4603      	mov	r3, r0
 800bcd0:	4293      	cmp	r3, r2
 800bcd2:	d100      	bne.n	800bcd6 <memset+0xa>
 800bcd4:	4770      	bx	lr
 800bcd6:	f803 1b01 	strb.w	r1, [r3], #1
 800bcda:	e7f9      	b.n	800bcd0 <memset+0x4>

0800bcdc <__libc_init_array>:
 800bcdc:	b570      	push	{r4, r5, r6, lr}
 800bcde:	4d0d      	ldr	r5, [pc, #52]	@ (800bd14 <__libc_init_array+0x38>)
 800bce0:	4c0d      	ldr	r4, [pc, #52]	@ (800bd18 <__libc_init_array+0x3c>)
 800bce2:	1b64      	subs	r4, r4, r5
 800bce4:	10a4      	asrs	r4, r4, #2
 800bce6:	2600      	movs	r6, #0
 800bce8:	42a6      	cmp	r6, r4
 800bcea:	d109      	bne.n	800bd00 <__libc_init_array+0x24>
 800bcec:	4d0b      	ldr	r5, [pc, #44]	@ (800bd1c <__libc_init_array+0x40>)
 800bcee:	4c0c      	ldr	r4, [pc, #48]	@ (800bd20 <__libc_init_array+0x44>)
 800bcf0:	f000 f826 	bl	800bd40 <_init>
 800bcf4:	1b64      	subs	r4, r4, r5
 800bcf6:	10a4      	asrs	r4, r4, #2
 800bcf8:	2600      	movs	r6, #0
 800bcfa:	42a6      	cmp	r6, r4
 800bcfc:	d105      	bne.n	800bd0a <__libc_init_array+0x2e>
 800bcfe:	bd70      	pop	{r4, r5, r6, pc}
 800bd00:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd04:	4798      	blx	r3
 800bd06:	3601      	adds	r6, #1
 800bd08:	e7ee      	b.n	800bce8 <__libc_init_array+0xc>
 800bd0a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd0e:	4798      	blx	r3
 800bd10:	3601      	adds	r6, #1
 800bd12:	e7f2      	b.n	800bcfa <__libc_init_array+0x1e>
 800bd14:	0800be20 	.word	0x0800be20
 800bd18:	0800be20 	.word	0x0800be20
 800bd1c:	0800be20 	.word	0x0800be20
 800bd20:	0800be24 	.word	0x0800be24

0800bd24 <memcpy>:
 800bd24:	440a      	add	r2, r1
 800bd26:	4291      	cmp	r1, r2
 800bd28:	f100 33ff 	add.w	r3, r0, #4294967295
 800bd2c:	d100      	bne.n	800bd30 <memcpy+0xc>
 800bd2e:	4770      	bx	lr
 800bd30:	b510      	push	{r4, lr}
 800bd32:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd36:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd3a:	4291      	cmp	r1, r2
 800bd3c:	d1f9      	bne.n	800bd32 <memcpy+0xe>
 800bd3e:	bd10      	pop	{r4, pc}

0800bd40 <_init>:
 800bd40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd42:	bf00      	nop
 800bd44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd46:	bc08      	pop	{r3}
 800bd48:	469e      	mov	lr, r3
 800bd4a:	4770      	bx	lr

0800bd4c <_fini>:
 800bd4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd4e:	bf00      	nop
 800bd50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd52:	bc08      	pop	{r3}
 800bd54:	469e      	mov	lr, r3
 800bd56:	4770      	bx	lr
