// Code your design here
module rle_encoder (
    input clk,
    input rst,
    input [7:0] data_in,
    input valid_in,
    output reg [7:0] rle_count,
    output reg [7:0] rle_data,
    output reg valid_out
);
    reg [7:0] last_data;
    reg [7:0] count;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            count <= 0; valid_out <= 0;
        end else if (valid_in) begin
            if (data_in == last_data) begin
                count <= count + 1;
            end else begin
                rle_count <= count;
                rle_data <= last_data;
                valid_out <= 1;
                last_data <= data_in;
                count <= 1;
            end
        end else begin
            valid_out <= 0;
        end
    end
endmodule
