$date
	Sat Nov  8 13:14:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module dut $end
$var wire 32 ! DataAdr [31:0] $end
$var wire 1 " MemWrite $end
$var wire 32 # WriteData [31:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 32 & WriteDataM [31:0] $end
$var wire 1 ' StallF $end
$var wire 1 ( StallD $end
$var wire 32 ) ResultW [31:0] $end
$var wire 1 * ResultSrcW $end
$var wire 1 + ResultSrcM $end
$var wire 1 , ResultSrcE $end
$var wire 1 - RegWriteW $end
$var wire 1 . RegWriteM $end
$var wire 1 / RegWriteE $end
$var wire 32 0 ReadDataW [31:0] $end
$var wire 5 1 RS2_E [4:0] $end
$var wire 5 2 RS1_E [4:0] $end
$var wire 5 3 RD_M [4:0] $end
$var wire 5 4 RD_E [4:0] $end
$var wire 5 5 RDW [4:0] $end
$var wire 32 6 RD2_E [31:0] $end
$var wire 32 7 RD1_E [31:0] $end
$var wire 32 8 PCTargetE [31:0] $end
$var wire 1 9 PCSrcE $end
$var wire 32 : PCPlus4W [31:0] $end
$var wire 32 ; PCPlus4M [31:0] $end
$var wire 32 < PCPlus4E [31:0] $end
$var wire 32 = PCPlus4D [31:0] $end
$var wire 32 > PCE [31:0] $end
$var wire 32 ? PCD [31:0] $end
$var wire 1 @ MemWriteM $end
$var wire 1 A MemWriteE $end
$var wire 32 B InstrD [31:0] $end
$var wire 32 C Imm_Ext_E [31:0] $end
$var wire 2 D ForwardBE [1:0] $end
$var wire 2 E ForwardAE [1:0] $end
$var wire 1 F FlushE $end
$var wire 1 G FlushD $end
$var wire 1 H BranchE $end
$var wire 32 I ALU_ResultW [31:0] $end
$var wire 32 J ALU_ResultM [31:0] $end
$var wire 1 K ALUSrcE $end
$var wire 5 L ALUControlE [4:0] $end
$scope module Decode $end
$var wire 5 M ALUControlE [4:0] $end
$var wire 1 K ALUSrcE $end
$var wire 1 H BranchE $end
$var wire 32 N Imm_Ext_E [31:0] $end
$var wire 1 A MemWriteE $end
$var wire 32 O PCE [31:0] $end
$var wire 32 P PCPlus4E [31:0] $end
$var wire 32 Q RD1_E [31:0] $end
$var wire 32 R RD2_E [31:0] $end
$var wire 5 S RD_E [4:0] $end
$var wire 5 T RS1_E [4:0] $end
$var wire 5 U RS2_E [4:0] $end
$var wire 1 / RegWriteE $end
$var wire 1 , ResultSrcE $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 1 ( StallD $end
$var wire 32 V ResultW [31:0] $end
$var wire 1 W ResultSrcD $end
$var wire 1 - RegWriteW $end
$var wire 1 X RegWriteD $end
$var wire 5 Y RDW [4:0] $end
$var wire 32 Z RD2_D [31:0] $end
$var wire 32 [ RD1_D [31:0] $end
$var wire 32 \ PCPlus4D [31:0] $end
$var wire 32 ] PCD [31:0] $end
$var wire 1 ^ MemWriteD $end
$var wire 32 _ InstrD [31:0] $end
$var wire 32 ` Imm_Ext_D [31:0] $end
$var wire 2 a ImmSrcD [1:0] $end
$var wire 1 F FlushE $end
$var wire 1 b BranchD $end
$var wire 1 c ALUSrcD $end
$var wire 5 d ALUControlD [4:0] $end
$var reg 5 e ALUControlD_r [4:0] $end
$var reg 1 K ALUSrcD_r $end
$var reg 1 H BranchD_r $end
$var reg 32 f Imm_Ext_D_r [31:0] $end
$var reg 1 g MemWriteD_r $end
$var reg 32 h PCD_r [31:0] $end
$var reg 32 i PCPlus4D_r [31:0] $end
$var reg 32 j RD1_D_r [31:0] $end
$var reg 32 k RD2_D_r [31:0] $end
$var reg 5 l RD_D_r [4:0] $end
$var reg 5 m RS1_D_r [4:0] $end
$var reg 5 n RS2_D_r [4:0] $end
$var reg 1 o RegWriteD_r $end
$var reg 1 , ResultSrcD_r $end
$scope module control $end
$var wire 7 p Op [6:0] $end
$var wire 3 q funct3 [2:0] $end
$var wire 7 r funct7 [6:0] $end
$var wire 1 W ResultSrc $end
$var wire 1 X RegWrite $end
$var wire 1 ^ MemWrite $end
$var wire 2 s ImmSrc [1:0] $end
$var wire 1 b Branch $end
$var wire 1 c ALUSrc $end
$var wire 2 t ALUOp [1:0] $end
$var wire 5 u ALUControl [4:0] $end
$scope module ALU_Decoder $end
$var wire 1 v RtypeSub $end
$var wire 3 w funct3 [2:0] $end
$var wire 7 x funct7 [6:0] $end
$var wire 7 y op [6:0] $end
$var wire 5 z RVX10ins [4:0] $end
$var wire 2 { ALUOp [1:0] $end
$var reg 5 | ALUControl [4:0] $end
$upscope $end
$scope module Main_Decoder $end
$var wire 7 } Op [6:0] $end
$var wire 1 W ResultSrc $end
$var wire 1 X RegWrite $end
$var wire 1 ^ MemWrite $end
$var wire 2 ~ ImmSrc [1:0] $end
$var wire 1 b Branch $end
$var wire 1 c ALUSrc $end
$var wire 2 !" ALUOp [1:0] $end
$var parameter 32 "" CONTROL_WIDTH $end
$scope function decode_op $end
$upscope $end
$upscope $end
$upscope $end
$scope module extension $end
$var wire 2 #" ImmSrc [1:0] $end
$var wire 32 $" imm_s [31:0] $end
$var wire 32 %" imm_j [31:0] $end
$var wire 32 &" imm_i [31:0] $end
$var wire 32 '" imm_b [31:0] $end
$var wire 32 (" In [31:0] $end
$var reg 32 )" Imm_Ext [31:0] $end
$upscope $end
$scope module rf $end
$var wire 5 *" A1 [4:0] $end
$var wire 5 +" A2 [4:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 1 - WE3 $end
$var wire 32 ," WD3 [31:0] $end
$var wire 32 -" RD2 [31:0] $end
$var wire 32 ." RD1 [31:0] $end
$var wire 5 /" A3 [4:0] $end
$upscope $end
$upscope $end
$scope module Execute $end
$var wire 5 0" ALUControlE [4:0] $end
$var wire 1 K ALUSrcE $end
$var wire 1 H BranchE $end
$var wire 32 1" Imm_Ext_E [31:0] $end
$var wire 1 A MemWriteE $end
$var wire 1 @ MemWriteM $end
$var wire 32 2" PCE [31:0] $end
$var wire 32 3" PCPlus4E [31:0] $end
$var wire 32 4" PCPlus4M [31:0] $end
$var wire 1 9 PCSrcE $end
$var wire 32 5" RD1_E [31:0] $end
$var wire 32 6" RD2_E [31:0] $end
$var wire 5 7" RD_E [4:0] $end
$var wire 5 8" RD_M [4:0] $end
$var wire 1 / RegWriteE $end
$var wire 1 . RegWriteM $end
$var wire 1 , ResultSrcE $end
$var wire 1 + ResultSrcM $end
$var wire 32 9" WriteDataM [31:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 1 :" ZeroE $end
$var wire 32 ;" Src_B_interim [31:0] $end
$var wire 32 <" Src_B [31:0] $end
$var wire 32 =" Src_A [31:0] $end
$var wire 32 >" ResultW [31:0] $end
$var wire 32 ?" ResultE [31:0] $end
$var wire 32 @" PCTargetE [31:0] $end
$var wire 2 A" ForwardB_E [1:0] $end
$var wire 2 B" ForwardA_E [1:0] $end
$var wire 32 C" ALU_ResultM [31:0] $end
$var reg 1 @ MemWriteE_r $end
$var reg 32 D" PCPlus4E_r [31:0] $end
$var reg 32 E" RD2_E_r [31:0] $end
$var reg 5 F" RD_E_r [4:0] $end
$var reg 1 . RegWriteE_r $end
$var reg 32 G" ResultE_r [31:0] $end
$var reg 1 H" ResultSrcE_r $end
$scope module alu $end
$var wire 5 I" ALUControl [4:0] $end
$var wire 1 J" Overflow $end
$var wire 1 K" isAddSub $end
$var wire 1 L" v $end
$var wire 32 M" sum [31:0] $end
$var wire 1 N" slt_sign_bit $end
$var wire 5 O" shift_amount [4:0] $end
$var wire 32 P" sb [31:0] $end
$var wire 32 Q" sa [31:0] $end
$var wire 32 R" condinvb [31:0] $end
$var wire 1 S" a_sign_bit $end
$var wire 31 T" a_low_31_rol [30:0] $end
$var wire 1 U" a_low_1_ror $end
$var wire 31 V" a_high_31_ror [30:0] $end
$var wire 1 W" a_high_1_rol $end
$var wire 1 :" Zero $end
$var wire 1 X" Negative $end
$var wire 1 Y" Carry $end
$var wire 32 Z" B [31:0] $end
$var wire 32 [" A [31:0] $end
$var reg 1 \" OverFlow $end
$var reg 32 ]" Result [31:0] $end
$upscope $end
$scope module alu_src_mux $end
$var wire 32 ^" b [31:0] $end
$var wire 1 K s $end
$var wire 32 _" c [31:0] $end
$var wire 32 `" a [31:0] $end
$upscope $end
$scope module branch_adder $end
$var wire 32 a" a [31:0] $end
$var wire 32 b" b [31:0] $end
$var wire 32 c" c [31:0] $end
$upscope $end
$scope module srca_mux $end
$var wire 32 d" a [31:0] $end
$var wire 32 e" c [31:0] $end
$var wire 2 f" s [1:0] $end
$var wire 32 g" d [31:0] $end
$var wire 32 h" b [31:0] $end
$upscope $end
$scope module srcb_mux $end
$var wire 32 i" a [31:0] $end
$var wire 32 j" c [31:0] $end
$var wire 2 k" s [1:0] $end
$var wire 32 l" d [31:0] $end
$var wire 32 m" b [31:0] $end
$upscope $end
$upscope $end
$scope module Fetch $end
$var wire 1 9 PCSrcE $end
$var wire 32 n" PCTargetE [31:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 1 ' StallF $end
$var wire 32 o" PC_F [31:0] $end
$var wire 32 p" PCPlus4F [31:0] $end
$var wire 32 q" PCPlus4D [31:0] $end
$var wire 32 r" PCF [31:0] $end
$var wire 32 s" PCD [31:0] $end
$var wire 32 t" InstrF [31:0] $end
$var wire 32 u" InstrD [31:0] $end
$var reg 32 v" InstrF_reg [31:0] $end
$var reg 32 w" PCF_reg [31:0] $end
$var reg 32 x" PCPlus4F_reg [31:0] $end
$scope module IMEM $end
$var wire 1 % rst $end
$var wire 32 y" RD [31:0] $end
$var wire 32 z" A [31:0] $end
$upscope $end
$scope module PC_MUX $end
$var wire 32 {" b [31:0] $end
$var wire 1 9 s $end
$var wire 32 |" c [31:0] $end
$var wire 32 }" a [31:0] $end
$upscope $end
$scope module PC_adder $end
$var wire 32 ~" b [31:0] $end
$var wire 32 !# c [31:0] $end
$var wire 32 "# a [31:0] $end
$upscope $end
$scope module Program_Counter $end
$var wire 32 ## PC_Next [31:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 1 ' StallF $end
$var reg 32 $# PC [31:0] $end
$upscope $end
$upscope $end
$scope module Forwarding_block $end
$var wire 5 %# RD_M [4:0] $end
$var wire 1 . RegWriteM $end
$var wire 5 &# Rs1_E [4:0] $end
$var wire 5 '# Rs2_E [4:0] $end
$var wire 1 % rst $end
$var wire 1 - RegWriteW $end
$var wire 5 (# RD_W [4:0] $end
$var wire 2 )# ForwardBE [1:0] $end
$var wire 2 *# ForwardAE [1:0] $end
$upscope $end
$scope module Memory $end
$var wire 32 +# ALU_ResultM [31:0] $end
$var wire 32 ,# ALU_ResultW [31:0] $end
$var wire 1 @ MemWriteM $end
$var wire 32 -# PCPlus4M [31:0] $end
$var wire 32 .# PCPlus4W [31:0] $end
$var wire 5 /# RD_M [4:0] $end
$var wire 5 0# RD_W [4:0] $end
$var wire 32 1# ReadDataW [31:0] $end
$var wire 1 . RegWriteM $end
$var wire 1 - RegWriteW $end
$var wire 1 + ResultSrcM $end
$var wire 1 * ResultSrcW $end
$var wire 32 2# WriteDataM [31:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 32 3# ReadDataM [31:0] $end
$var reg 32 4# ALU_ResultM_r [31:0] $end
$var reg 32 5# PCPlus4M_r [31:0] $end
$var reg 5 6# RD_M_r [4:0] $end
$var reg 32 7# ReadDataM_r [31:0] $end
$var reg 1 - RegWriteM_r $end
$var reg 1 * ResultSrcM_r $end
$scope module dmem $end
$var wire 32 8# A [31:0] $end
$var wire 32 9# WD [31:0] $end
$var wire 1 @ WE $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 32 :# RD [31:0] $end
$upscope $end
$upscope $end
$scope module WriteBack $end
$var wire 32 ;# ALU_ResultW [31:0] $end
$var wire 32 <# PCPlus4W [31:0] $end
$var wire 32 =# ReadDataW [31:0] $end
$var wire 1 * ResultSrcW $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 32 ># ResultW [31:0] $end
$scope module result_mux $end
$var wire 32 ?# a [31:0] $end
$var wire 32 @# b [31:0] $end
$var wire 1 * s $end
$var wire 32 A# c [31:0] $end
$upscope $end
$upscope $end
$scope module hazard_ctrl $end
$var wire 1 G FlushD $end
$var wire 1 F FlushE $end
$var wire 1 , MemReadE $end
$var wire 1 9 PCSrcE $end
$var wire 5 B# RD_E [4:0] $end
$var wire 5 C# Rs1_D [4:0] $end
$var wire 5 D# Rs2_D [4:0] $end
$var wire 1 ( StallD $end
$var wire 1 ' StallF $end
$var wire 1 E# load_use_hazard $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1001 ""
$end
#0
$dumpvars
0E#
b0 D#
b0 C#
b0 B#
b0 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
b0 6#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
bx $#
bx ##
bx "#
bx !#
b100 ~"
bx }"
bx |"
b0 {"
bx z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
bx r"
b0 q"
bx p"
bx o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
x\"
b0 ["
b0 Z"
0Y"
0X"
0W"
b0 V"
0U"
b0 T"
0S"
b0 R"
b0 Q"
b0 P"
b0 O"
0N"
b0 M"
0L"
1K"
0J"
b0 I"
0H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
1:"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
0v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
0o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
0g
b0 f
b0 e
b0 d
0c
0b
b0 a
b0 `
b0 _
0^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
0X
0W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
0K
b0 J
b0 I
0H
0G
0F
b0 E
b0 D
b0 C
b0 B
0A
0@
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
09
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
0/
0.
0-
0,
0+
0*
b0 )
0(
0'
b0 &
0%
1$
b0 #
0"
b0 !
$end
#50
0$
#100
b100 o"
b100 |"
b100 ##
b100 p"
b100 }"
b100 !#
b0 r"
b0 z"
b0 "#
b0 $#
1$
#150
0$
#200
b110010000000000010000010011 t"
b110010000000000010000010011 y"
1%
1$
#250
0$
#300
b1100100 %"
b1101000 '"
b1100100 `
b1100100 )"
bx Z
bx -"
b11000 z
1c
1X
b1101000 $"
b1100100 &"
b10110010011 t"
b10110010011 y"
b100 +"
b11 r
b11 x
b10011 p
b10011 y
b10011 }
b100 D#
b1000 o"
b1000 |"
b1000 ##
b100 =
b100 \
b100 q"
b110010000000000010000010011 B
b110010000000000010000010011 _
b110010000000000010000010011 ("
b110010000000000010000010011 u"
b1000 p"
b1000 }"
b1000 !#
b100 r"
b100 z"
b100 "#
b100 $#
b100 x"
b110010000000000010000010011 v"
1$
#350
0$
#400
0:"
b1100100 ?"
b1100100 ]"
b0 %"
b100000001010 '"
b0 `
b0 )"
b0 Z
b0 -"
b0 z
b100 O"
b1100100 M"
b1100100 R"
b1011 $"
b0 &"
b11111110011000000000011000010011 t"
b11111110011000000000011000010011 y"
b1100100 <"
b1100100 P"
b1100100 Z"
b1100100 _"
b0 +"
b0 r
b0 x
b0 D#
b1100 o"
b1100 |"
b1100 ##
bx ;"
bx `"
bx l"
b1000 =
b1000 \
b1000 q"
b100 ?
b100 ]
b100 s"
b10110010011 B
b10110010011 _
b10110010011 ("
b10110010011 u"
b1100 p"
b1100 }"
b1100 !#
b1000 r"
b1000 z"
b1000 "#
b1000 $#
b100 1
b100 U
b100 n
b100 '#
b100 <
b100 P
b100 3"
b100 i
b1000 4
b1000 S
b1000 l
b1000 7"
b1000 B#
b1100100 8
b1100100 @"
b1100100 c"
b1100100 n"
b1100100 {"
b1100100 C
b1100100 N
b1100100 f
b1100100 1"
b1100100 ^"
b1100100 b"
bx 6
bx R
bx k
bx 6"
bx i"
1K
1/
1o
b1000 x"
b100 w"
b10110010011 v"
1$
#450
0$
#500
b11111111111100000000011111100110 %"
b11111111111111111111011111101100 '"
b11111111111111111111111111100110 `
b11111111111111111111111111100110 )"
bx Z
bx -"
b11000 z
b11111111111111111111111111101100 $"
b11111111111111111111111111100110 &"
1:"
b0 ?"
b0 ]"
b110001011001010100001011 t"
b110001011001010100001011 y"
b110 +"
b1111111 r
b1111111 x
b110 D#
b0 O"
b0 M"
b0 R"
b10000 o"
b10000 |"
b10000 ##
b1100 =
b1100 \
b1100 q"
b1000 ?
b1000 ]
b1000 s"
b11111110011000000000011000010011 B
b11111110011000000000011000010011 _
b11111110011000000000011000010011 ("
b11111110011000000000011000010011 u"
b0 <"
b0 P"
b0 Z"
b0 _"
b0 ;"
b0 `"
b0 l"
bx 3#
bx :#
b10000 p"
b10000 }"
b10000 !#
b1100 r"
b1100 z"
b1100 "#
b1100 $#
b1100 x"
b1000 w"
b11111110011000000000011000010011 v"
b0 1
b0 U
b0 n
b0 '#
b1000 <
b1000 P
b1000 3"
b1000 i
b100 >
b100 O
b100 h
b100 2"
b100 a"
b1011 4
b1011 S
b1011 l
b1011 7"
b1011 B#
b100 8
b100 @"
b100 c"
b100 n"
b100 {"
b0 C
b0 N
b0 f
b0 1"
b0 ^"
b0 b"
b0 6
b0 R
b0 k
b0 6"
b0 i"
b1100100 !
b1100100 J
b1100100 C"
b1100100 G"
b1100100 e"
b1100100 j"
b1100100 +#
b1100100 8#
bx #
bx &
bx 9"
bx E"
bx 2#
bx 9#
b100 ;
b100 4"
b100 -#
b100 D"
b1000 3
b1000 8"
b1000 F"
b1000 %#
b1000 /#
1.
1$
#550
0$
#600
b10001 d
b10001 u
b10001 |
1X"
b1011001000000001100 %"
b1010 '"
b1100 `
b1100 )"
bx [
bx ."
b11 t
b11 {
b11 !"
0c
1N"
0:"
b11111111111111111111111111100110 ?"
b11111111111111111111111111100110 ]"
b1010 $"
b1100 &"
b1 z
b101001000010000000100011 t"
b101001000010000000100011 y"
b110 O"
b11111111111111111111111111100110 M"
b11111111111111111111111111100110 R"
b1100 +"
b1011 *"
b0 r
b0 x
b1 q
b1 w
b1011 p
b1011 y
b1011 }
b1100 D#
b1011 C#
b10100 o"
b10100 |"
b10100 ##
b1100100 )
b1100100 V
b1100100 ,"
b1100100 >"
b1100100 h"
b1100100 m"
b1100100 >#
b1100100 A#
b0 3#
b0 :#
b11111111111111111111111111100110 <"
b11111111111111111111111111100110 P"
b11111111111111111111111111100110 Z"
b11111111111111111111111111100110 _"
bx ;"
bx `"
bx l"
b10000 =
b10000 \
b10000 q"
b1100 ?
b1100 ]
b1100 s"
b110001011001010100001011 B
b110001011001010100001011 _
b110001011001010100001011 ("
b110001011001010100001011 u"
b10100 p"
b10100 }"
b10100 !#
b10000 r"
b10000 z"
b10000 "#
b10000 $#
bx 0
bx 1#
bx 7#
bx =#
bx @#
b1100100 I
b1100100 ,#
b1100100 4#
b1100100 ;#
b1100100 ?#
b100 :
b100 .#
b100 <#
b100 5#
b1000 5
b1000 Y
b1000 /"
b1000 (#
b1000 0#
b1000 6#
1-
b0 !
b0 J
b0 C"
b0 G"
b0 e"
b0 j"
b0 +#
b0 8#
b0 #
b0 &
b0 9"
b0 E"
b0 2#
b0 9#
b1000 ;
b1000 4"
b1000 -#
b1000 D"
b1011 3
b1011 8"
b1011 F"
b1011 %#
b1011 /#
b110 1
b110 U
b110 n
b110 '#
b1100 <
b1100 P
b1100 3"
b1100 i
b1000 >
b1000 O
b1000 h
b1000 2"
b1000 a"
b1100 4
b1100 S
b1100 l
b1100 7"
b1100 B#
b11111111111111111111111111101110 8
b11111111111111111111111111101110 @"
b11111111111111111111111111101110 c"
b11111111111111111111111111101110 n"
b11111111111111111111111111101110 {"
b11111111111111111111111111100110 C
b11111111111111111111111111100110 N
b11111111111111111111111111100110 f
b11111111111111111111111111100110 1"
b11111111111111111111111111100110 ^"
b11111111111111111111111111100110 b"
bx 6
bx R
bx k
bx 6"
bx i"
b10000 x"
b1100 w"
b110001011001010100001011 v"
1$
#650
0$
#700
0J"
0L"
b1000010000000001010 %"
b0 '"
b0 `
b0 )"
b1100100 [
b1100100 ."
b0 t
b0 {
b0 !"
1^
1c
b1 a
b1 s
b1 ~
b1 #"
0X
b11111111111111111111111111100110 ;"
b11111111111111111111111111100110 `"
b11111111111111111111111111100110 l"
b1 E
b1 B"
b1 f"
b1 *#
b0 $"
b1010 &"
b0 d
b0 u
b0 |
b10 z
b10 D
b10 A"
b10 k"
b10 )#
bx t"
bx y"
b1010 +"
b1000 *"
b10 q
b10 w
b100011 p
b100011 y
b100011 }
b1010 D#
b1000 C#
b110 O"
0S"
b0 V"
0U"
0W"
b0 T"
0N"
0:"
0X"
b11001 R"
1Y"
b11000 o"
b11000 |"
b11000 ##
b10100 =
b10100 \
b10100 q"
b10000 ?
b10000 ]
b10000 s"
b101001000010000000100011 B
b101001000010000000100011 _
b101001000010000000100011 ("
b101001000010000000100011 u"
b11111111111111111111111111100110 <"
b11111111111111111111111111100110 P"
b11111111111111111111111111100110 Z"
b11111111111111111111111111100110 _"
b11010 M"
b0 ="
b0 Q"
b0 ["
b0 g"
b11001 ?"
b11001 ]"
bx 3#
bx :#
b0 )
b0 V
b0 ,"
b0 >"
b0 h"
b0 m"
b0 >#
b0 A#
b11000 p"
b11000 }"
b11000 !#
b10100 r"
b10100 z"
b10100 "#
b10100 $#
b10100 x"
b10000 w"
b101001000010000000100011 v"
b1100 1
b1100 U
b1100 n
b1100 '#
b1011 2
b1011 T
b1011 m
b1011 &#
b10000 <
b10000 P
b10000 3"
b10000 i
b1100 >
b1100 O
b1100 h
b1100 2"
b1100 a"
b1010 4
b1010 S
b1010 l
b1010 7"
b1010 B#
b11000 8
b11000 @"
b11000 c"
b11000 n"
b11000 {"
b1100 C
b1100 N
b1100 f
b1100 1"
b1100 ^"
b1100 b"
bx 7
bx Q
bx j
bx 5"
bx d"
b10001 L
b10001 M
b10001 e
b10001 0"
b10001 I"
0K
b11111111111111111111111111100110 !
b11111111111111111111111111100110 J
b11111111111111111111111111100110 C"
b11111111111111111111111111100110 G"
b11111111111111111111111111100110 e"
b11111111111111111111111111100110 j"
b11111111111111111111111111100110 +#
b11111111111111111111111111100110 8#
bx #
bx &
bx 9"
bx E"
bx 2#
bx 9#
b1100 ;
b1100 4"
b1100 -#
b1100 D"
b1100 3
b1100 8"
b1100 F"
b1100 %#
b1100 /#
b0 0
b0 1#
b0 7#
b0 =#
b0 @#
b0 I
b0 ,#
b0 4#
b0 ;#
b0 ?#
b1000 :
b1000 .#
b1000 <#
b1000 5#
b1011 5
b1011 Y
b1011 /"
b1011 (#
b1011 0#
b1011 6#
1$
#750
0$
#800
0X"
0S"
b110010 V"
0W"
b1100100 T"
0N"
b0 E
b0 B"
b0 f"
b0 *#
bx0 %"
bx0 '"
bx `
bx )"
bx [
bx ."
xv
0^
0c
b0 a
b0 s
b0 ~
b0 #"
b1100100 ="
b1100100 Q"
b1100100 ["
b1100100 g"
b11001 ;"
b11001 `"
b11001 l"
b0 O"
0:"
bx $"
bx &"
bx z
b0 R"
b1100100 M"
0Y"
b0 <"
b0 P"
b0 Z"
b0 _"
bx +"
bx *"
bx r
bx x
bx q
bx w
bx p
bx y
bx }
bx D#
bx C#
b11100 o"
b11100 |"
b11100 ##
b11111111111111111111111111100110 )
b11111111111111111111111111100110 V
b11111111111111111111111111100110 ,"
b11111111111111111111111111100110 >"
b11111111111111111111111111100110 h"
b11111111111111111111111111100110 m"
b11111111111111111111111111100110 >#
b11111111111111111111111111100110 A#
b1100100 ?"
b1100100 ]"
b11000 =
b11000 \
b11000 q"
b10100 ?
b10100 ]
b10100 s"
bx B
bx _
bx ("
bx u"
b11100 p"
b11100 }"
b11100 !#
b11000 r"
b11000 z"
b11000 "#
b11000 $#
bx 0
bx 1#
bx 7#
bx =#
bx @#
b11111111111111111111111111100110 I
b11111111111111111111111111100110 ,#
b11111111111111111111111111100110 4#
b11111111111111111111111111100110 ;#
b11111111111111111111111111100110 ?#
b1100 :
b1100 .#
b1100 <#
b1100 5#
b1100 5
b1100 Y
b1100 /"
b1100 (#
b1100 0#
b1100 6#
b11001 !
b11001 J
b11001 C"
b11001 G"
b11001 e"
b11001 j"
b11001 +#
b11001 8#
b11111111111111111111111111100110 #
b11111111111111111111111111100110 &
b11111111111111111111111111100110 9"
b11111111111111111111111111100110 E"
b11111111111111111111111111100110 2#
b11111111111111111111111111100110 9#
b10000 ;
b10000 4"
b10000 -#
b10000 D"
b1010 3
b1010 8"
b1010 F"
b1010 %#
b1010 /#
b1010 1
b1010 U
b1010 n
b1010 '#
b1000 2
b1000 T
b1000 m
b1000 &#
b10100 <
b10100 P
b10100 3"
b10100 i
b10000 >
b10000 O
b10000 h
b10000 2"
b10000 a"
b0 4
b0 S
b0 l
b0 7"
b0 B#
b10000 8
b10000 @"
b10000 c"
b10000 n"
b10000 {"
b0 C
b0 N
b0 f
b0 1"
b0 ^"
b0 b"
b1100100 7
b1100100 Q
b1100100 j
b1100100 5"
b1100100 d"
b0 L
b0 M
b0 e
b0 0"
b0 I"
1A
1g
1K
0/
0o
b11000 x"
b10100 w"
bx v"
1$
#850
0$
#900
xJ"
xL"
b0x E
b0x B"
b0x f"
b0x *#
xX"
bx ;"
bx `"
bx l"
b0x D
b0x A"
b0x k"
b0x )#
bx O"
bx R"
xS"
bx V"
xU"
xW"
bx T"
xN"
xY"
x:"
bx ?"
bx ]"
b100000 o"
b100000 |"
b100000 ##
b11100 =
b11100 \
b11100 q"
b11000 ?
b11000 ]
b11000 s"
bx <"
bx P"
bx Z"
bx _"
bx M"
bx ="
bx Q"
bx ["
bx g"
b11001 )
b11001 V
b11001 ,"
b11001 >"
b11001 h"
b11001 m"
b11001 >#
b11001 A#
b100000 p"
b100000 }"
b100000 !#
b11100 r"
b11100 z"
b11100 "#
b11100 $#
b11100 x"
b11000 w"
bx 1
bx U
bx n
bx '#
bx 2
bx T
bx m
bx &#
b11000 <
b11000 P
b11000 3"
b11000 i
b10100 >
b10100 O
b10100 h
b10100 2"
b10100 a"
bx 4
bx S
bx l
bx 7"
bx B#
bx 8
bx @"
bx c"
bx n"
bx {"
bx C
bx N
bx f
bx 1"
bx ^"
bx b"
bx 7
bx Q
bx j
bx 5"
bx d"
0A
0g
0K
b1100100 !
b1100100 J
b1100100 C"
b1100100 G"
b1100100 e"
b1100100 j"
b1100100 +#
b1100100 8#
b11001 #
b11001 &
b11001 9"
b11001 E"
b11001 2#
b11001 9#
b10100 ;
b10100 4"
b10100 -#
b10100 D"
b0 3
b0 8"
b0 F"
b0 %#
b0 /#
1"
1@
0.
b11001 I
b11001 ,#
b11001 4#
b11001 ;#
b11001 ?#
b10000 :
b10000 .#
b10000 <#
b10000 5#
b1010 5
b1010 Y
b1010 /"
b1010 (#
b1010 0#
b1010 6#
1$
#950
