// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IssueQueueFaluFcvtF2vFmacFdiv(
  input         clock,
  input         reset,
  input         io_flush_valid,
  input         io_flush_bits_robIdx_flag,
  input  [7:0]  io_flush_bits_robIdx_value,
  input         io_flush_bits_level,
  output        io_enq_0_ready,
  input         io_enq_0_valid,
  input  [3:0]  io_enq_0_bits_srcType_0,
  input  [3:0]  io_enq_0_bits_srcType_1,
  input  [3:0]  io_enq_0_bits_srcType_2,
  input  [34:0] io_enq_0_bits_fuType,
  input  [8:0]  io_enq_0_bits_fuOpType,
  input         io_enq_0_bits_rfWen,
  input         io_enq_0_bits_fpWen,
  input         io_enq_0_bits_vecWen,
  input         io_enq_0_bits_v0Wen,
  input         io_enq_0_bits_fpu_wflags,
  input  [1:0]  io_enq_0_bits_fpu_fmt,
  input  [2:0]  io_enq_0_bits_fpu_rm,
  input         io_enq_0_bits_srcState_0,
  input         io_enq_0_bits_srcState_1,
  input         io_enq_0_bits_srcState_2,
  input  [7:0]  io_enq_0_bits_psrc_0,
  input  [7:0]  io_enq_0_bits_psrc_1,
  input  [7:0]  io_enq_0_bits_psrc_2,
  input  [7:0]  io_enq_0_bits_pdest,
  input         io_enq_0_bits_robIdx_flag,
  input  [7:0]  io_enq_0_bits_robIdx_value,
  output        io_enq_1_ready,
  input         io_enq_1_valid,
  input  [3:0]  io_enq_1_bits_srcType_0,
  input  [3:0]  io_enq_1_bits_srcType_1,
  input  [3:0]  io_enq_1_bits_srcType_2,
  input  [34:0] io_enq_1_bits_fuType,
  input  [8:0]  io_enq_1_bits_fuOpType,
  input         io_enq_1_bits_rfWen,
  input         io_enq_1_bits_fpWen,
  input         io_enq_1_bits_vecWen,
  input         io_enq_1_bits_v0Wen,
  input         io_enq_1_bits_fpu_wflags,
  input  [1:0]  io_enq_1_bits_fpu_fmt,
  input  [2:0]  io_enq_1_bits_fpu_rm,
  input         io_enq_1_bits_srcState_0,
  input         io_enq_1_bits_srcState_1,
  input         io_enq_1_bits_srcState_2,
  input  [7:0]  io_enq_1_bits_psrc_0,
  input  [7:0]  io_enq_1_bits_psrc_1,
  input  [7:0]  io_enq_1_bits_psrc_2,
  input  [7:0]  io_enq_1_bits_pdest,
  input         io_enq_1_bits_robIdx_flag,
  input  [7:0]  io_enq_1_bits_robIdx_value,
  input         io_og0Resp_0_valid,
  input  [34:0] io_og0Resp_0_bits_fuType,
  input         io_og0Resp_1_valid,
  input         io_og1Resp_0_valid,
  input         io_og1Resp_1_valid,
  input  [1:0]  io_og1Resp_1_bits_resp,
  input  [2:0]  io_wbBusyTableRead_0_intWbBusyTable,
  input  [3:0]  io_wbBusyTableRead_0_fpWbBusyTable,
  output [2:0]  io_wbBusyTableWrite_0_intWbBusyTable,
  output [3:0]  io_wbBusyTableWrite_0_fpWbBusyTable,
  input         io_wakeupFromWB_5_valid,
  input         io_wakeupFromWB_5_bits_fpWen,
  input  [7:0]  io_wakeupFromWB_5_bits_pdest,
  input         io_wakeupFromWB_4_valid,
  input         io_wakeupFromWB_4_bits_fpWen,
  input  [7:0]  io_wakeupFromWB_4_bits_pdest,
  input         io_wakeupFromWB_3_valid,
  input         io_wakeupFromWB_3_bits_fpWen,
  input  [7:0]  io_wakeupFromWB_3_bits_pdest,
  input         io_wakeupFromWB_2_valid,
  input         io_wakeupFromWB_2_bits_fpWen,
  input  [7:0]  io_wakeupFromWB_2_bits_pdest,
  input         io_wakeupFromWB_1_valid,
  input         io_wakeupFromWB_1_bits_fpWen,
  input  [7:0]  io_wakeupFromWB_1_bits_pdest,
  input         io_wakeupFromWB_0_valid,
  input         io_wakeupFromWB_0_bits_fpWen,
  input  [7:0]  io_wakeupFromWB_0_bits_pdest,
  input         io_wakeupFromIQ_2_bits_fpWen,
  input  [7:0]  io_wakeupFromIQ_2_bits_pdest,
  input         io_wakeupFromIQ_1_bits_fpWen,
  input  [7:0]  io_wakeupFromIQ_1_bits_pdest,
  input         io_wakeupFromIQ_0_bits_fpWen,
  input  [7:0]  io_wakeupFromIQ_0_bits_pdest,
  input         io_wakeupFromIQ_0_bits_is0Lat,
  input         io_wakeupFromWBDelayed_5_valid,
  input         io_wakeupFromWBDelayed_5_bits_fpWen,
  input  [7:0]  io_wakeupFromWBDelayed_5_bits_pdest,
  input         io_wakeupFromWBDelayed_4_valid,
  input         io_wakeupFromWBDelayed_4_bits_fpWen,
  input  [7:0]  io_wakeupFromWBDelayed_4_bits_pdest,
  input         io_wakeupFromWBDelayed_3_valid,
  input         io_wakeupFromWBDelayed_3_bits_fpWen,
  input  [7:0]  io_wakeupFromWBDelayed_3_bits_pdest,
  input         io_wakeupFromWBDelayed_2_valid,
  input         io_wakeupFromWBDelayed_2_bits_fpWen,
  input  [7:0]  io_wakeupFromWBDelayed_2_bits_pdest,
  input         io_wakeupFromWBDelayed_1_valid,
  input         io_wakeupFromWBDelayed_1_bits_fpWen,
  input  [7:0]  io_wakeupFromWBDelayed_1_bits_pdest,
  input         io_wakeupFromWBDelayed_0_valid,
  input         io_wakeupFromWBDelayed_0_bits_fpWen,
  input  [7:0]  io_wakeupFromWBDelayed_0_bits_pdest,
  input         io_wakeupFromIQDelayed_2_bits_fpWen,
  input  [7:0]  io_wakeupFromIQDelayed_2_bits_pdest,
  input         io_wakeupFromIQDelayed_1_bits_fpWen,
  input  [7:0]  io_wakeupFromIQDelayed_1_bits_pdest,
  input         io_wakeupFromIQDelayed_0_bits_fpWen,
  input  [7:0]  io_wakeupFromIQDelayed_0_bits_pdest,
  input         io_wakeupFromIQDelayed_0_bits_is0Lat,
  input         io_og0Cancel_8,
  output        io_wakeupToIQ_0_valid,
  output        io_wakeupToIQ_0_bits_fpWen,
  output        io_wakeupToIQ_0_bits_vecWen,
  output        io_wakeupToIQ_0_bits_v0Wen,
  output [7:0]  io_wakeupToIQ_0_bits_pdest,
  output        io_wakeupToIQ_0_bits_is0Lat,
  output [4:0]  io_validCntDeqVec_0,
  output [4:0]  io_validCntDeqVec_1,
  input         io_deqDelay_1_ready,
  output        io_deqDelay_1_valid,
  output [7:0]  io_deqDelay_1_bits_rf_1_0_addr,
  output [7:0]  io_deqDelay_1_bits_rf_0_0_addr,
  output [34:0] io_deqDelay_1_bits_common_fuType,
  output [8:0]  io_deqDelay_1_bits_common_fuOpType,
  output        io_deqDelay_1_bits_common_robIdx_flag,
  output [7:0]  io_deqDelay_1_bits_common_robIdx_value,
  output [7:0]  io_deqDelay_1_bits_common_pdest,
  output        io_deqDelay_1_bits_common_fpWen,
  output        io_deqDelay_1_bits_common_fpu_wflags,
  output [1:0]  io_deqDelay_1_bits_common_fpu_fmt,
  output [2:0]  io_deqDelay_1_bits_common_fpu_rm,
  output [3:0]  io_deqDelay_1_bits_common_dataSources_0_value,
  output [3:0]  io_deqDelay_1_bits_common_dataSources_1_value,
  output [1:0]  io_deqDelay_1_bits_common_exuSources_0_value,
  output [1:0]  io_deqDelay_1_bits_common_exuSources_1_value,
  input         io_deqDelay_0_ready,
  output        io_deqDelay_0_valid,
  output [7:0]  io_deqDelay_0_bits_rf_2_0_addr,
  output [7:0]  io_deqDelay_0_bits_rf_1_0_addr,
  output [7:0]  io_deqDelay_0_bits_rf_0_0_addr,
  output [34:0] io_deqDelay_0_bits_common_fuType,
  output [8:0]  io_deqDelay_0_bits_common_fuOpType,
  output        io_deqDelay_0_bits_common_robIdx_flag,
  output [7:0]  io_deqDelay_0_bits_common_robIdx_value,
  output [7:0]  io_deqDelay_0_bits_common_pdest,
  output        io_deqDelay_0_bits_common_rfWen,
  output        io_deqDelay_0_bits_common_fpWen,
  output        io_deqDelay_0_bits_common_vecWen,
  output        io_deqDelay_0_bits_common_v0Wen,
  output        io_deqDelay_0_bits_common_fpu_wflags,
  output [1:0]  io_deqDelay_0_bits_common_fpu_fmt,
  output [2:0]  io_deqDelay_0_bits_common_fpu_rm,
  output [3:0]  io_deqDelay_0_bits_common_dataSources_0_value,
  output [3:0]  io_deqDelay_0_bits_common_dataSources_1_value,
  output [3:0]  io_deqDelay_0_bits_common_dataSources_2_value,
  output [1:0]  io_deqDelay_0_bits_common_exuSources_0_value,
  output [1:0]  io_deqDelay_0_bits_common_exuSources_1_value,
  output [1:0]  io_deqDelay_0_bits_common_exuSources_2_value
);

  wire        io_enq_1_ready_0;
  wire        io_enq_0_ready_0;
  wire [13:0] _deqCanIssue_1_17to4;
  wire [13:0] _deqCanIssue_0_17to4;
  wire [1:0]  simpAgeDetectRequest_1;
  wire [1:0]  simpAgeDetectRequest_0;
  wire [13:0] _age_2_io_out_0;
  wire [13:0] _age_2_io_out_1;
  wire [1:0]  _age_1_io_out_0;
  wire [1:0]  _age_1_io_out_1;
  wire [1:0]  _age_1_io_out_2;
  wire [1:0]  _age_1_io_out_3;
  wire [1:0]  _age_io_out_0;
  wire [1:0]  _age_io_out_1;
  wire        _wakeUpQueues_0_io_deq_valid;
  wire [34:0] _wakeUpQueues_0_io_deq_bits_fuType;
  wire        _wakeUpQueues_0_io_deq_bits_fpWen;
  wire        _wakeUpQueues_0_io_deq_bits_vecWen;
  wire        _wakeUpQueues_0_io_deq_bits_v0Wen;
  wire [17:0] _fpWbBusyTableRead_0_io_out_fuBusyTableMask;
  wire [17:0] _intWbBusyTableRead_0_io_out_fuBusyTableMask;
  wire [17:0] _fuBusyTableRead_0_io_out_fuBusyTableMask;
  wire [3:0]  _fuBusyTableWrite_0_io_out_fuBusyTable;
  wire [17:0] _entries_io_valid;
  wire [17:0] _entries_io_issued;
  wire [17:0] _entries_io_canIssue;
  wire [3:0]  _entries_io_dataSources_0_0_value;
  wire [3:0]  _entries_io_dataSources_0_1_value;
  wire [3:0]  _entries_io_dataSources_0_2_value;
  wire [3:0]  _entries_io_dataSources_1_0_value;
  wire [3:0]  _entries_io_dataSources_1_1_value;
  wire [3:0]  _entries_io_dataSources_1_2_value;
  wire [3:0]  _entries_io_dataSources_2_0_value;
  wire [3:0]  _entries_io_dataSources_2_1_value;
  wire [3:0]  _entries_io_dataSources_2_2_value;
  wire [3:0]  _entries_io_dataSources_3_0_value;
  wire [3:0]  _entries_io_dataSources_3_1_value;
  wire [3:0]  _entries_io_dataSources_3_2_value;
  wire [3:0]  _entries_io_dataSources_4_0_value;
  wire [3:0]  _entries_io_dataSources_4_1_value;
  wire [3:0]  _entries_io_dataSources_4_2_value;
  wire [3:0]  _entries_io_dataSources_5_0_value;
  wire [3:0]  _entries_io_dataSources_5_1_value;
  wire [3:0]  _entries_io_dataSources_5_2_value;
  wire [3:0]  _entries_io_dataSources_6_0_value;
  wire [3:0]  _entries_io_dataSources_6_1_value;
  wire [3:0]  _entries_io_dataSources_6_2_value;
  wire [3:0]  _entries_io_dataSources_7_0_value;
  wire [3:0]  _entries_io_dataSources_7_1_value;
  wire [3:0]  _entries_io_dataSources_7_2_value;
  wire [3:0]  _entries_io_dataSources_8_0_value;
  wire [3:0]  _entries_io_dataSources_8_1_value;
  wire [3:0]  _entries_io_dataSources_8_2_value;
  wire [3:0]  _entries_io_dataSources_9_0_value;
  wire [3:0]  _entries_io_dataSources_9_1_value;
  wire [3:0]  _entries_io_dataSources_9_2_value;
  wire [3:0]  _entries_io_dataSources_10_0_value;
  wire [3:0]  _entries_io_dataSources_10_1_value;
  wire [3:0]  _entries_io_dataSources_10_2_value;
  wire [3:0]  _entries_io_dataSources_11_0_value;
  wire [3:0]  _entries_io_dataSources_11_1_value;
  wire [3:0]  _entries_io_dataSources_11_2_value;
  wire [3:0]  _entries_io_dataSources_12_0_value;
  wire [3:0]  _entries_io_dataSources_12_1_value;
  wire [3:0]  _entries_io_dataSources_12_2_value;
  wire [3:0]  _entries_io_dataSources_13_0_value;
  wire [3:0]  _entries_io_dataSources_13_1_value;
  wire [3:0]  _entries_io_dataSources_13_2_value;
  wire [3:0]  _entries_io_dataSources_14_0_value;
  wire [3:0]  _entries_io_dataSources_14_1_value;
  wire [3:0]  _entries_io_dataSources_14_2_value;
  wire [3:0]  _entries_io_dataSources_15_0_value;
  wire [3:0]  _entries_io_dataSources_15_1_value;
  wire [3:0]  _entries_io_dataSources_15_2_value;
  wire [3:0]  _entries_io_dataSources_16_0_value;
  wire [3:0]  _entries_io_dataSources_16_1_value;
  wire [3:0]  _entries_io_dataSources_16_2_value;
  wire [3:0]  _entries_io_dataSources_17_0_value;
  wire [3:0]  _entries_io_dataSources_17_1_value;
  wire [3:0]  _entries_io_dataSources_17_2_value;
  wire [1:0]  _entries_io_exuSources_0_0_value;
  wire [1:0]  _entries_io_exuSources_0_1_value;
  wire [1:0]  _entries_io_exuSources_0_2_value;
  wire [1:0]  _entries_io_exuSources_1_0_value;
  wire [1:0]  _entries_io_exuSources_1_1_value;
  wire [1:0]  _entries_io_exuSources_1_2_value;
  wire [1:0]  _entries_io_exuSources_2_0_value;
  wire [1:0]  _entries_io_exuSources_2_1_value;
  wire [1:0]  _entries_io_exuSources_2_2_value;
  wire [1:0]  _entries_io_exuSources_3_0_value;
  wire [1:0]  _entries_io_exuSources_3_1_value;
  wire [1:0]  _entries_io_exuSources_3_2_value;
  wire [1:0]  _entries_io_exuSources_4_0_value;
  wire [1:0]  _entries_io_exuSources_4_1_value;
  wire [1:0]  _entries_io_exuSources_4_2_value;
  wire [1:0]  _entries_io_exuSources_5_0_value;
  wire [1:0]  _entries_io_exuSources_5_1_value;
  wire [1:0]  _entries_io_exuSources_5_2_value;
  wire [1:0]  _entries_io_exuSources_6_0_value;
  wire [1:0]  _entries_io_exuSources_6_1_value;
  wire [1:0]  _entries_io_exuSources_6_2_value;
  wire [1:0]  _entries_io_exuSources_7_0_value;
  wire [1:0]  _entries_io_exuSources_7_1_value;
  wire [1:0]  _entries_io_exuSources_7_2_value;
  wire [1:0]  _entries_io_exuSources_8_0_value;
  wire [1:0]  _entries_io_exuSources_8_1_value;
  wire [1:0]  _entries_io_exuSources_8_2_value;
  wire [1:0]  _entries_io_exuSources_9_0_value;
  wire [1:0]  _entries_io_exuSources_9_1_value;
  wire [1:0]  _entries_io_exuSources_9_2_value;
  wire [1:0]  _entries_io_exuSources_10_0_value;
  wire [1:0]  _entries_io_exuSources_10_1_value;
  wire [1:0]  _entries_io_exuSources_10_2_value;
  wire [1:0]  _entries_io_exuSources_11_0_value;
  wire [1:0]  _entries_io_exuSources_11_1_value;
  wire [1:0]  _entries_io_exuSources_11_2_value;
  wire [1:0]  _entries_io_exuSources_12_0_value;
  wire [1:0]  _entries_io_exuSources_12_1_value;
  wire [1:0]  _entries_io_exuSources_12_2_value;
  wire [1:0]  _entries_io_exuSources_13_0_value;
  wire [1:0]  _entries_io_exuSources_13_1_value;
  wire [1:0]  _entries_io_exuSources_13_2_value;
  wire [1:0]  _entries_io_exuSources_14_0_value;
  wire [1:0]  _entries_io_exuSources_14_1_value;
  wire [1:0]  _entries_io_exuSources_14_2_value;
  wire [1:0]  _entries_io_exuSources_15_0_value;
  wire [1:0]  _entries_io_exuSources_15_1_value;
  wire [1:0]  _entries_io_exuSources_15_2_value;
  wire [1:0]  _entries_io_exuSources_16_0_value;
  wire [1:0]  _entries_io_exuSources_16_1_value;
  wire [1:0]  _entries_io_exuSources_16_2_value;
  wire [1:0]  _entries_io_exuSources_17_0_value;
  wire [1:0]  _entries_io_exuSources_17_1_value;
  wire [1:0]  _entries_io_exuSources_17_2_value;
  wire        _entries_io_deqEntry_0_bits_status_robIdx_flag;
  wire [7:0]  _entries_io_deqEntry_0_bits_status_robIdx_value;
  wire        _entries_io_deqEntry_0_bits_status_fuType_4;
  wire        _entries_io_deqEntry_0_bits_status_fuType_11;
  wire        _entries_io_deqEntry_0_bits_status_fuType_12;
  wire        _entries_io_deqEntry_0_bits_status_fuType_13;
  wire        _entries_io_deqEntry_0_bits_status_fuType_14;
  wire [7:0]  _entries_io_deqEntry_0_bits_status_srcStatus_0_psrc;
  wire [7:0]  _entries_io_deqEntry_0_bits_status_srcStatus_1_psrc;
  wire [7:0]  _entries_io_deqEntry_0_bits_status_srcStatus_2_psrc;
  wire [8:0]  _entries_io_deqEntry_0_bits_payload_fuOpType;
  wire        _entries_io_deqEntry_0_bits_payload_rfWen;
  wire        _entries_io_deqEntry_0_bits_payload_fpWen;
  wire        _entries_io_deqEntry_0_bits_payload_vecWen;
  wire        _entries_io_deqEntry_0_bits_payload_v0Wen;
  wire        _entries_io_deqEntry_0_bits_payload_fpu_wflags;
  wire [1:0]  _entries_io_deqEntry_0_bits_payload_fpu_fmt;
  wire [2:0]  _entries_io_deqEntry_0_bits_payload_fpu_rm;
  wire [7:0]  _entries_io_deqEntry_0_bits_payload_pdest;
  wire        _entries_io_deqEntry_1_bits_status_robIdx_flag;
  wire [7:0]  _entries_io_deqEntry_1_bits_status_robIdx_value;
  wire        _entries_io_deqEntry_1_bits_status_fuType_4;
  wire        _entries_io_deqEntry_1_bits_status_fuType_11;
  wire        _entries_io_deqEntry_1_bits_status_fuType_12;
  wire        _entries_io_deqEntry_1_bits_status_fuType_13;
  wire        _entries_io_deqEntry_1_bits_status_fuType_14;
  wire [7:0]  _entries_io_deqEntry_1_bits_status_srcStatus_0_psrc;
  wire [7:0]  _entries_io_deqEntry_1_bits_status_srcStatus_1_psrc;
  wire [8:0]  _entries_io_deqEntry_1_bits_payload_fuOpType;
  wire        _entries_io_deqEntry_1_bits_payload_fpWen;
  wire        _entries_io_deqEntry_1_bits_payload_fpu_wflags;
  wire [1:0]  _entries_io_deqEntry_1_bits_payload_fpu_fmt;
  wire [2:0]  _entries_io_deqEntry_1_bits_payload_fpu_rm;
  wire [7:0]  _entries_io_deqEntry_1_bits_payload_pdest;
  wire [1:0]  _entries_io_simpEntryEnqSelVec_0;
  wire [1:0]  _entries_io_simpEntryEnqSelVec_1;
  wire [13:0] _entries_io_compEntryEnqSelVec_0;
  wire [13:0] _entries_io_compEntryEnqSelVec_1;
  wire        s0_doEnqSelValidVec_0 = io_enq_0_valid & io_enq_0_ready_0 & ~io_flush_valid;
  wire        s0_doEnqSelValidVec_1 = io_enq_1_valid & io_enq_1_ready_0 & ~io_flush_valid;
  wire        requestForTrans_2 = _entries_io_valid[2] & ~(_entries_io_issued[2]);
  wire        requestForTrans_3 = _entries_io_valid[3] & ~(_entries_io_issued[3]);
  wire        canIssueVec_0 = _entries_io_canIssue[0];
  wire        canIssueVec_1 = _entries_io_canIssue[1];
  wire        canIssueVec_2 = _entries_io_canIssue[2];
  wire        canIssueVec_3 = _entries_io_canIssue[3];
  wire        canIssueVec_4 = _entries_io_canIssue[4];
  wire        canIssueVec_5 = _entries_io_canIssue[5];
  wire        canIssueVec_6 = _entries_io_canIssue[6];
  wire        canIssueVec_7 = _entries_io_canIssue[7];
  wire        canIssueVec_8 = _entries_io_canIssue[8];
  wire        canIssueVec_9 = _entries_io_canIssue[9];
  wire        canIssueVec_10 = _entries_io_canIssue[10];
  wire        canIssueVec_11 = _entries_io_canIssue[11];
  wire        canIssueVec_12 = _entries_io_canIssue[12];
  wire        canIssueVec_13 = _entries_io_canIssue[13];
  wire        canIssueVec_14 = _entries_io_canIssue[14];
  wire        canIssueVec_15 = _entries_io_canIssue[15];
  wire        canIssueVec_16 = _entries_io_canIssue[16];
  wire        canIssueVec_17 = _entries_io_canIssue[17];
  wire        _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6 =
    io_enq_0_bits_psrc_0 == 8'h0;
  wire        _entries_io_enq_0_bits_status_srcStatus_1_dataSources_value_T_6 =
    io_enq_0_bits_psrc_1 == 8'h0;
  wire        _entries_io_enq_0_bits_status_srcStatus_2_dataSources_value_T_6 =
    io_enq_0_bits_psrc_2 == 8'h0;
  wire        _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6 =
    io_enq_1_bits_psrc_0 == 8'h0;
  wire        _entries_io_enq_1_bits_status_srcStatus_1_dataSources_value_T_6 =
    io_enq_1_bits_psrc_1 == 8'h0;
  wire        _entries_io_enq_1_bits_status_srcStatus_2_dataSources_value_T_6 =
    io_enq_1_bits_psrc_2 == 8'h0;
  wire [34:0] fuTypeVec_0;
  wire [34:0] fuTypeVec_1;
  wire [34:0] fuTypeVec_2;
  wire [34:0] fuTypeVec_3;
  wire [34:0] fuTypeVec_4;
  wire [34:0] fuTypeVec_5;
  wire [34:0] fuTypeVec_6;
  wire [34:0] fuTypeVec_7;
  wire [34:0] fuTypeVec_8;
  wire [34:0] fuTypeVec_9;
  wire [34:0] fuTypeVec_10;
  wire [34:0] fuTypeVec_11;
  wire [34:0] fuTypeVec_12;
  wire [34:0] fuTypeVec_13;
  wire [34:0] fuTypeVec_14;
  wire [34:0] fuTypeVec_15;
  wire [34:0] fuTypeVec_16;
  wire [34:0] fuTypeVec_17;
  wire        deqCanAcceptVec_0_0 =
    fuTypeVec_0[11] | fuTypeVec_0[13] | fuTypeVec_0[4] | fuTypeVec_0[12];
  wire        deqCanAcceptVec_0_1 =
    fuTypeVec_1[11] | fuTypeVec_1[13] | fuTypeVec_1[4] | fuTypeVec_1[12];
  wire        deqCanAcceptVec_0_2 =
    fuTypeVec_2[11] | fuTypeVec_2[13] | fuTypeVec_2[4] | fuTypeVec_2[12];
  wire        deqCanAcceptVec_0_3 =
    fuTypeVec_3[11] | fuTypeVec_3[13] | fuTypeVec_3[4] | fuTypeVec_3[12];
  wire        deqCanAcceptVec_0_4 =
    fuTypeVec_4[11] | fuTypeVec_4[13] | fuTypeVec_4[4] | fuTypeVec_4[12];
  wire        deqCanAcceptVec_0_5 =
    fuTypeVec_5[11] | fuTypeVec_5[13] | fuTypeVec_5[4] | fuTypeVec_5[12];
  wire        deqCanAcceptVec_0_6 =
    fuTypeVec_6[11] | fuTypeVec_6[13] | fuTypeVec_6[4] | fuTypeVec_6[12];
  wire        deqCanAcceptVec_0_7 =
    fuTypeVec_7[11] | fuTypeVec_7[13] | fuTypeVec_7[4] | fuTypeVec_7[12];
  wire        deqCanAcceptVec_0_8 =
    fuTypeVec_8[11] | fuTypeVec_8[13] | fuTypeVec_8[4] | fuTypeVec_8[12];
  wire        deqCanAcceptVec_0_9 =
    fuTypeVec_9[11] | fuTypeVec_9[13] | fuTypeVec_9[4] | fuTypeVec_9[12];
  wire        deqCanAcceptVec_0_10 =
    fuTypeVec_10[11] | fuTypeVec_10[13] | fuTypeVec_10[4] | fuTypeVec_10[12];
  wire        deqCanAcceptVec_0_11 =
    fuTypeVec_11[11] | fuTypeVec_11[13] | fuTypeVec_11[4] | fuTypeVec_11[12];
  wire        deqCanAcceptVec_0_12 =
    fuTypeVec_12[11] | fuTypeVec_12[13] | fuTypeVec_12[4] | fuTypeVec_12[12];
  wire        deqCanAcceptVec_0_13 =
    fuTypeVec_13[11] | fuTypeVec_13[13] | fuTypeVec_13[4] | fuTypeVec_13[12];
  wire        deqCanAcceptVec_0_14 =
    fuTypeVec_14[11] | fuTypeVec_14[13] | fuTypeVec_14[4] | fuTypeVec_14[12];
  wire        deqCanAcceptVec_0_15 =
    fuTypeVec_15[11] | fuTypeVec_15[13] | fuTypeVec_15[4] | fuTypeVec_15[12];
  wire        deqCanAcceptVec_0_16 =
    fuTypeVec_16[11] | fuTypeVec_16[13] | fuTypeVec_16[4] | fuTypeVec_16[12];
  wire        deqCanAcceptVec_0_17 =
    fuTypeVec_17[11] | fuTypeVec_17[13] | fuTypeVec_17[4] | fuTypeVec_17[12];
  wire [17:0] canIssueMergeAllBusy_0 =
    {canIssueVec_17,
     canIssueVec_16,
     canIssueVec_15,
     canIssueVec_14,
     canIssueVec_13,
     canIssueVec_12,
     canIssueVec_11,
     canIssueVec_10,
     canIssueVec_9,
     canIssueVec_8,
     canIssueVec_7,
     canIssueVec_6,
     canIssueVec_5,
     canIssueVec_4,
     canIssueVec_3,
     canIssueVec_2,
     canIssueVec_1,
     canIssueVec_0} & ~_fuBusyTableRead_0_io_out_fuBusyTableMask
    & ~_intWbBusyTableRead_0_io_out_fuBusyTableMask
    & ~_fpWbBusyTableRead_0_io_out_fuBusyTableMask;
  wire [17:0] canIssueMergeAllBusy_1 =
    {canIssueVec_17,
     canIssueVec_16,
     canIssueVec_15,
     canIssueVec_14,
     canIssueVec_13,
     canIssueVec_12,
     canIssueVec_11,
     canIssueVec_10,
     canIssueVec_9,
     canIssueVec_8,
     canIssueVec_7,
     canIssueVec_6,
     canIssueVec_5,
     canIssueVec_4,
     canIssueVec_3,
     canIssueVec_2,
     canIssueVec_1,
     canIssueVec_0};
  wire [17:0] deqCanIssue_0 =
    canIssueMergeAllBusy_0
    & {deqCanAcceptVec_0_17,
       deqCanAcceptVec_0_16,
       deqCanAcceptVec_0_15,
       deqCanAcceptVec_0_14,
       deqCanAcceptVec_0_13,
       deqCanAcceptVec_0_12,
       deqCanAcceptVec_0_11,
       deqCanAcceptVec_0_10,
       deqCanAcceptVec_0_9,
       deqCanAcceptVec_0_8,
       deqCanAcceptVec_0_7,
       deqCanAcceptVec_0_6,
       deqCanAcceptVec_0_5,
       deqCanAcceptVec_0_4,
       deqCanAcceptVec_0_3,
       deqCanAcceptVec_0_2,
       deqCanAcceptVec_0_1,
       deqCanAcceptVec_0_0};
  wire [17:0] deqCanIssue_1 =
    canIssueMergeAllBusy_1
    & {fuTypeVec_17[14],
       fuTypeVec_16[14],
       fuTypeVec_15[14],
       fuTypeVec_14[14],
       fuTypeVec_13[14],
       fuTypeVec_12[14],
       fuTypeVec_11[14],
       fuTypeVec_10[14],
       fuTypeVec_9[14],
       fuTypeVec_8[14],
       fuTypeVec_7[14],
       fuTypeVec_6[14],
       fuTypeVec_5[14],
       fuTypeVec_4[14],
       fuTypeVec_3[14],
       fuTypeVec_2[14],
       fuTypeVec_1[14],
       fuTypeVec_0[14]};
  assign simpAgeDetectRequest_0 = deqCanIssue_0[3:2];
  assign simpAgeDetectRequest_1 = deqCanIssue_1[3:2];
  assign _deqCanIssue_0_17to4 = deqCanIssue_0[17:4];
  assign _deqCanIssue_1_17to4 = deqCanIssue_1[17:4];
  wire        deqSelValidVec_0 =
    (|_deqCanIssue_0_17to4) | (|simpAgeDetectRequest_0) | (|(deqCanIssue_0[1:0]));
  wire [1:0]  _deqSelOHVec_0_T_2 = {2{~(|_deqCanIssue_0_17to4)}} & _age_1_io_out_0;
  wire [1:0]  _deqSelOHVec_0_T_7 =
    {2{~(|_deqCanIssue_0_17to4) & ~(|simpAgeDetectRequest_0)}} & _age_io_out_0;
  wire        deqSelValidVec_1 =
    (|_deqCanIssue_1_17to4) | (|simpAgeDetectRequest_1) | (|(deqCanIssue_1[1:0]));
  wire [1:0]  _deqSelOHVec_1_T_2 = {2{~(|_deqCanIssue_1_17to4)}} & _age_1_io_out_1;
  wire [1:0]  _deqSelOHVec_1_T_7 =
    {2{~(|_deqCanIssue_1_17to4) & ~(|simpAgeDetectRequest_1)}} & _age_io_out_1;
  wire [34:0] toBusyTableDeqResp_0_bits_fuType =
    {20'h0,
     _entries_io_deqEntry_0_bits_status_fuType_14,
     _entries_io_deqEntry_0_bits_status_fuType_13,
     _entries_io_deqEntry_0_bits_status_fuType_12,
     _entries_io_deqEntry_0_bits_status_fuType_11,
     6'h0,
     _entries_io_deqEntry_0_bits_status_fuType_4,
     4'h0};
  reg         deqDelay_1_valid;
  reg  [7:0]  deqDelay_1_bits_rf_1_0_addr;
  reg  [7:0]  deqDelay_1_bits_rf_0_0_addr;
  reg  [34:0] deqDelay_1_bits_common_fuType;
  reg  [8:0]  deqDelay_1_bits_common_fuOpType;
  reg         deqDelay_1_bits_common_robIdx_flag;
  reg  [7:0]  deqDelay_1_bits_common_robIdx_value;
  reg  [7:0]  deqDelay_1_bits_common_pdest;
  reg         deqDelay_1_bits_common_fpWen;
  reg         deqDelay_1_bits_common_fpu_wflags;
  reg  [1:0]  deqDelay_1_bits_common_fpu_fmt;
  reg  [2:0]  deqDelay_1_bits_common_fpu_rm;
  reg  [3:0]  deqDelay_1_bits_common_dataSources_0_value;
  reg  [3:0]  deqDelay_1_bits_common_dataSources_1_value;
  reg  [1:0]  deqDelay_1_bits_common_exuSources_0_value;
  reg  [1:0]  deqDelay_1_bits_common_exuSources_1_value;
  reg         deqDelay_0_valid;
  reg  [7:0]  deqDelay_0_bits_rf_2_0_addr;
  reg  [7:0]  deqDelay_0_bits_rf_1_0_addr;
  reg  [7:0]  deqDelay_0_bits_rf_0_0_addr;
  reg  [34:0] deqDelay_0_bits_common_fuType;
  reg  [8:0]  deqDelay_0_bits_common_fuOpType;
  reg         deqDelay_0_bits_common_robIdx_flag;
  reg  [7:0]  deqDelay_0_bits_common_robIdx_value;
  reg  [7:0]  deqDelay_0_bits_common_pdest;
  reg         deqDelay_0_bits_common_rfWen;
  reg         deqDelay_0_bits_common_fpWen;
  reg         deqDelay_0_bits_common_vecWen;
  reg         deqDelay_0_bits_common_v0Wen;
  reg         deqDelay_0_bits_common_fpu_wflags;
  reg  [1:0]  deqDelay_0_bits_common_fpu_fmt;
  reg  [2:0]  deqDelay_0_bits_common_fpu_rm;
  reg  [3:0]  deqDelay_0_bits_common_dataSources_0_value;
  reg  [3:0]  deqDelay_0_bits_common_dataSources_1_value;
  reg  [3:0]  deqDelay_0_bits_common_dataSources_2_value;
  reg  [1:0]  deqDelay_0_bits_common_exuSources_0_value;
  reg  [1:0]  deqDelay_0_bits_common_exuSources_1_value;
  reg  [1:0]  deqDelay_0_bits_common_exuSources_2_value;
  wire        enqHasValid = _entries_io_valid[0] | _entries_io_valid[1];
  wire        enqHasIssued =
    _entries_io_valid[0] & _entries_io_issued[0] | _entries_io_valid[1]
    & _entries_io_issued[1];
  reg  [5:0]  io_validCntDeqVec_0_REG;
  reg  [5:0]  io_validCntDeqVec_1_REG;
  wire        simpCanotIn =
    _entries_io_valid[3:2] == 2'h2 | _entries_io_valid[3:2] == 2'h1 | _entries_io_valid[2]
    & _entries_io_valid[3];
  assign io_enq_0_ready_0 = (~simpCanotIn | ~enqHasValid) & ~enqHasIssued;
  assign io_enq_1_ready_0 = (~simpCanotIn | ~enqHasValid) & ~enqHasIssued;
  always @(posedge clock) begin
    deqDelay_1_valid <= deqSelValidVec_1;
    if (|_entries_io_valid) begin
      deqDelay_1_bits_rf_1_0_addr <= _entries_io_deqEntry_1_bits_status_srcStatus_1_psrc;
      deqDelay_1_bits_rf_0_0_addr <= _entries_io_deqEntry_1_bits_status_srcStatus_0_psrc;
      deqDelay_1_bits_common_fuType <=
        {20'h0,
         _entries_io_deqEntry_1_bits_status_fuType_14,
         _entries_io_deqEntry_1_bits_status_fuType_13,
         _entries_io_deqEntry_1_bits_status_fuType_12,
         _entries_io_deqEntry_1_bits_status_fuType_11,
         6'h0,
         _entries_io_deqEntry_1_bits_status_fuType_4,
         4'h0};
      deqDelay_1_bits_common_fuOpType <= _entries_io_deqEntry_1_bits_payload_fuOpType;
      deqDelay_1_bits_common_robIdx_flag <=
        _entries_io_deqEntry_1_bits_status_robIdx_flag;
      deqDelay_1_bits_common_robIdx_value <=
        _entries_io_deqEntry_1_bits_status_robIdx_value;
      deqDelay_1_bits_common_pdest <= _entries_io_deqEntry_1_bits_payload_pdest;
      deqDelay_1_bits_common_fpWen <= _entries_io_deqEntry_1_bits_payload_fpWen;
      deqDelay_1_bits_common_fpu_wflags <= _entries_io_deqEntry_1_bits_payload_fpu_wflags;
      deqDelay_1_bits_common_fpu_fmt <= _entries_io_deqEntry_1_bits_payload_fpu_fmt;
      deqDelay_1_bits_common_fpu_rm <= _entries_io_deqEntry_1_bits_payload_fpu_rm;
      deqDelay_1_bits_common_dataSources_0_value <=
        (_deqSelOHVec_1_T_7[0] ? _entries_io_dataSources_0_0_value : 4'h0)
        | (_deqSelOHVec_1_T_7[1] ? _entries_io_dataSources_1_0_value : 4'h0)
        | (_deqSelOHVec_1_T_2[0] ? _entries_io_dataSources_2_0_value : 4'h0)
        | (_deqSelOHVec_1_T_2[1] ? _entries_io_dataSources_3_0_value : 4'h0)
        | (_age_2_io_out_1[0] ? _entries_io_dataSources_4_0_value : 4'h0)
        | (_age_2_io_out_1[1] ? _entries_io_dataSources_5_0_value : 4'h0)
        | (_age_2_io_out_1[2] ? _entries_io_dataSources_6_0_value : 4'h0)
        | (_age_2_io_out_1[3] ? _entries_io_dataSources_7_0_value : 4'h0)
        | (_age_2_io_out_1[4] ? _entries_io_dataSources_8_0_value : 4'h0)
        | (_age_2_io_out_1[5] ? _entries_io_dataSources_9_0_value : 4'h0)
        | (_age_2_io_out_1[6] ? _entries_io_dataSources_10_0_value : 4'h0)
        | (_age_2_io_out_1[7] ? _entries_io_dataSources_11_0_value : 4'h0)
        | (_age_2_io_out_1[8] ? _entries_io_dataSources_12_0_value : 4'h0)
        | (_age_2_io_out_1[9] ? _entries_io_dataSources_13_0_value : 4'h0)
        | (_age_2_io_out_1[10] ? _entries_io_dataSources_14_0_value : 4'h0)
        | (_age_2_io_out_1[11] ? _entries_io_dataSources_15_0_value : 4'h0)
        | (_age_2_io_out_1[12] ? _entries_io_dataSources_16_0_value : 4'h0)
        | (_age_2_io_out_1[13] ? _entries_io_dataSources_17_0_value : 4'h0);
      deqDelay_1_bits_common_dataSources_1_value <=
        (_deqSelOHVec_1_T_7[0] ? _entries_io_dataSources_0_1_value : 4'h0)
        | (_deqSelOHVec_1_T_7[1] ? _entries_io_dataSources_1_1_value : 4'h0)
        | (_deqSelOHVec_1_T_2[0] ? _entries_io_dataSources_2_1_value : 4'h0)
        | (_deqSelOHVec_1_T_2[1] ? _entries_io_dataSources_3_1_value : 4'h0)
        | (_age_2_io_out_1[0] ? _entries_io_dataSources_4_1_value : 4'h0)
        | (_age_2_io_out_1[1] ? _entries_io_dataSources_5_1_value : 4'h0)
        | (_age_2_io_out_1[2] ? _entries_io_dataSources_6_1_value : 4'h0)
        | (_age_2_io_out_1[3] ? _entries_io_dataSources_7_1_value : 4'h0)
        | (_age_2_io_out_1[4] ? _entries_io_dataSources_8_1_value : 4'h0)
        | (_age_2_io_out_1[5] ? _entries_io_dataSources_9_1_value : 4'h0)
        | (_age_2_io_out_1[6] ? _entries_io_dataSources_10_1_value : 4'h0)
        | (_age_2_io_out_1[7] ? _entries_io_dataSources_11_1_value : 4'h0)
        | (_age_2_io_out_1[8] ? _entries_io_dataSources_12_1_value : 4'h0)
        | (_age_2_io_out_1[9] ? _entries_io_dataSources_13_1_value : 4'h0)
        | (_age_2_io_out_1[10] ? _entries_io_dataSources_14_1_value : 4'h0)
        | (_age_2_io_out_1[11] ? _entries_io_dataSources_15_1_value : 4'h0)
        | (_age_2_io_out_1[12] ? _entries_io_dataSources_16_1_value : 4'h0)
        | (_age_2_io_out_1[13] ? _entries_io_dataSources_17_1_value : 4'h0);
      deqDelay_1_bits_common_exuSources_0_value <=
        (_deqSelOHVec_1_T_7[0] ? _entries_io_exuSources_0_0_value : 2'h0)
        | (_deqSelOHVec_1_T_7[1] ? _entries_io_exuSources_1_0_value : 2'h0)
        | (_deqSelOHVec_1_T_2[0] ? _entries_io_exuSources_2_0_value : 2'h0)
        | (_deqSelOHVec_1_T_2[1] ? _entries_io_exuSources_3_0_value : 2'h0)
        | (_age_2_io_out_1[0] ? _entries_io_exuSources_4_0_value : 2'h0)
        | (_age_2_io_out_1[1] ? _entries_io_exuSources_5_0_value : 2'h0)
        | (_age_2_io_out_1[2] ? _entries_io_exuSources_6_0_value : 2'h0)
        | (_age_2_io_out_1[3] ? _entries_io_exuSources_7_0_value : 2'h0)
        | (_age_2_io_out_1[4] ? _entries_io_exuSources_8_0_value : 2'h0)
        | (_age_2_io_out_1[5] ? _entries_io_exuSources_9_0_value : 2'h0)
        | (_age_2_io_out_1[6] ? _entries_io_exuSources_10_0_value : 2'h0)
        | (_age_2_io_out_1[7] ? _entries_io_exuSources_11_0_value : 2'h0)
        | (_age_2_io_out_1[8] ? _entries_io_exuSources_12_0_value : 2'h0)
        | (_age_2_io_out_1[9] ? _entries_io_exuSources_13_0_value : 2'h0)
        | (_age_2_io_out_1[10] ? _entries_io_exuSources_14_0_value : 2'h0)
        | (_age_2_io_out_1[11] ? _entries_io_exuSources_15_0_value : 2'h0)
        | (_age_2_io_out_1[12] ? _entries_io_exuSources_16_0_value : 2'h0)
        | (_age_2_io_out_1[13] ? _entries_io_exuSources_17_0_value : 2'h0);
      deqDelay_1_bits_common_exuSources_1_value <=
        (_deqSelOHVec_1_T_7[0] ? _entries_io_exuSources_0_1_value : 2'h0)
        | (_deqSelOHVec_1_T_7[1] ? _entries_io_exuSources_1_1_value : 2'h0)
        | (_deqSelOHVec_1_T_2[0] ? _entries_io_exuSources_2_1_value : 2'h0)
        | (_deqSelOHVec_1_T_2[1] ? _entries_io_exuSources_3_1_value : 2'h0)
        | (_age_2_io_out_1[0] ? _entries_io_exuSources_4_1_value : 2'h0)
        | (_age_2_io_out_1[1] ? _entries_io_exuSources_5_1_value : 2'h0)
        | (_age_2_io_out_1[2] ? _entries_io_exuSources_6_1_value : 2'h0)
        | (_age_2_io_out_1[3] ? _entries_io_exuSources_7_1_value : 2'h0)
        | (_age_2_io_out_1[4] ? _entries_io_exuSources_8_1_value : 2'h0)
        | (_age_2_io_out_1[5] ? _entries_io_exuSources_9_1_value : 2'h0)
        | (_age_2_io_out_1[6] ? _entries_io_exuSources_10_1_value : 2'h0)
        | (_age_2_io_out_1[7] ? _entries_io_exuSources_11_1_value : 2'h0)
        | (_age_2_io_out_1[8] ? _entries_io_exuSources_12_1_value : 2'h0)
        | (_age_2_io_out_1[9] ? _entries_io_exuSources_13_1_value : 2'h0)
        | (_age_2_io_out_1[10] ? _entries_io_exuSources_14_1_value : 2'h0)
        | (_age_2_io_out_1[11] ? _entries_io_exuSources_15_1_value : 2'h0)
        | (_age_2_io_out_1[12] ? _entries_io_exuSources_16_1_value : 2'h0)
        | (_age_2_io_out_1[13] ? _entries_io_exuSources_17_1_value : 2'h0);
    end
    deqDelay_0_valid <= deqSelValidVec_0;
    if (|_entries_io_valid) begin
      deqDelay_0_bits_rf_2_0_addr <= _entries_io_deqEntry_0_bits_status_srcStatus_2_psrc;
      deqDelay_0_bits_rf_1_0_addr <= _entries_io_deqEntry_0_bits_status_srcStatus_1_psrc;
      deqDelay_0_bits_rf_0_0_addr <= _entries_io_deqEntry_0_bits_status_srcStatus_0_psrc;
      deqDelay_0_bits_common_fuType <= toBusyTableDeqResp_0_bits_fuType;
      deqDelay_0_bits_common_fuOpType <= _entries_io_deqEntry_0_bits_payload_fuOpType;
      deqDelay_0_bits_common_robIdx_flag <=
        _entries_io_deqEntry_0_bits_status_robIdx_flag;
      deqDelay_0_bits_common_robIdx_value <=
        _entries_io_deqEntry_0_bits_status_robIdx_value;
      deqDelay_0_bits_common_pdest <= _entries_io_deqEntry_0_bits_payload_pdest;
      deqDelay_0_bits_common_rfWen <= _entries_io_deqEntry_0_bits_payload_rfWen;
      deqDelay_0_bits_common_fpWen <= _entries_io_deqEntry_0_bits_payload_fpWen;
      deqDelay_0_bits_common_vecWen <= _entries_io_deqEntry_0_bits_payload_vecWen;
      deqDelay_0_bits_common_v0Wen <= _entries_io_deqEntry_0_bits_payload_v0Wen;
      deqDelay_0_bits_common_fpu_wflags <= _entries_io_deqEntry_0_bits_payload_fpu_wflags;
      deqDelay_0_bits_common_fpu_fmt <= _entries_io_deqEntry_0_bits_payload_fpu_fmt;
      deqDelay_0_bits_common_fpu_rm <= _entries_io_deqEntry_0_bits_payload_fpu_rm;
      deqDelay_0_bits_common_dataSources_0_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_dataSources_0_0_value : 4'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_dataSources_1_0_value : 4'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_dataSources_2_0_value : 4'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_dataSources_3_0_value : 4'h0)
        | (_age_2_io_out_0[0] ? _entries_io_dataSources_4_0_value : 4'h0)
        | (_age_2_io_out_0[1] ? _entries_io_dataSources_5_0_value : 4'h0)
        | (_age_2_io_out_0[2] ? _entries_io_dataSources_6_0_value : 4'h0)
        | (_age_2_io_out_0[3] ? _entries_io_dataSources_7_0_value : 4'h0)
        | (_age_2_io_out_0[4] ? _entries_io_dataSources_8_0_value : 4'h0)
        | (_age_2_io_out_0[5] ? _entries_io_dataSources_9_0_value : 4'h0)
        | (_age_2_io_out_0[6] ? _entries_io_dataSources_10_0_value : 4'h0)
        | (_age_2_io_out_0[7] ? _entries_io_dataSources_11_0_value : 4'h0)
        | (_age_2_io_out_0[8] ? _entries_io_dataSources_12_0_value : 4'h0)
        | (_age_2_io_out_0[9] ? _entries_io_dataSources_13_0_value : 4'h0)
        | (_age_2_io_out_0[10] ? _entries_io_dataSources_14_0_value : 4'h0)
        | (_age_2_io_out_0[11] ? _entries_io_dataSources_15_0_value : 4'h0)
        | (_age_2_io_out_0[12] ? _entries_io_dataSources_16_0_value : 4'h0)
        | (_age_2_io_out_0[13] ? _entries_io_dataSources_17_0_value : 4'h0);
      deqDelay_0_bits_common_dataSources_1_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_dataSources_0_1_value : 4'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_dataSources_1_1_value : 4'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_dataSources_2_1_value : 4'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_dataSources_3_1_value : 4'h0)
        | (_age_2_io_out_0[0] ? _entries_io_dataSources_4_1_value : 4'h0)
        | (_age_2_io_out_0[1] ? _entries_io_dataSources_5_1_value : 4'h0)
        | (_age_2_io_out_0[2] ? _entries_io_dataSources_6_1_value : 4'h0)
        | (_age_2_io_out_0[3] ? _entries_io_dataSources_7_1_value : 4'h0)
        | (_age_2_io_out_0[4] ? _entries_io_dataSources_8_1_value : 4'h0)
        | (_age_2_io_out_0[5] ? _entries_io_dataSources_9_1_value : 4'h0)
        | (_age_2_io_out_0[6] ? _entries_io_dataSources_10_1_value : 4'h0)
        | (_age_2_io_out_0[7] ? _entries_io_dataSources_11_1_value : 4'h0)
        | (_age_2_io_out_0[8] ? _entries_io_dataSources_12_1_value : 4'h0)
        | (_age_2_io_out_0[9] ? _entries_io_dataSources_13_1_value : 4'h0)
        | (_age_2_io_out_0[10] ? _entries_io_dataSources_14_1_value : 4'h0)
        | (_age_2_io_out_0[11] ? _entries_io_dataSources_15_1_value : 4'h0)
        | (_age_2_io_out_0[12] ? _entries_io_dataSources_16_1_value : 4'h0)
        | (_age_2_io_out_0[13] ? _entries_io_dataSources_17_1_value : 4'h0);
      deqDelay_0_bits_common_dataSources_2_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_dataSources_0_2_value : 4'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_dataSources_1_2_value : 4'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_dataSources_2_2_value : 4'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_dataSources_3_2_value : 4'h0)
        | (_age_2_io_out_0[0] ? _entries_io_dataSources_4_2_value : 4'h0)
        | (_age_2_io_out_0[1] ? _entries_io_dataSources_5_2_value : 4'h0)
        | (_age_2_io_out_0[2] ? _entries_io_dataSources_6_2_value : 4'h0)
        | (_age_2_io_out_0[3] ? _entries_io_dataSources_7_2_value : 4'h0)
        | (_age_2_io_out_0[4] ? _entries_io_dataSources_8_2_value : 4'h0)
        | (_age_2_io_out_0[5] ? _entries_io_dataSources_9_2_value : 4'h0)
        | (_age_2_io_out_0[6] ? _entries_io_dataSources_10_2_value : 4'h0)
        | (_age_2_io_out_0[7] ? _entries_io_dataSources_11_2_value : 4'h0)
        | (_age_2_io_out_0[8] ? _entries_io_dataSources_12_2_value : 4'h0)
        | (_age_2_io_out_0[9] ? _entries_io_dataSources_13_2_value : 4'h0)
        | (_age_2_io_out_0[10] ? _entries_io_dataSources_14_2_value : 4'h0)
        | (_age_2_io_out_0[11] ? _entries_io_dataSources_15_2_value : 4'h0)
        | (_age_2_io_out_0[12] ? _entries_io_dataSources_16_2_value : 4'h0)
        | (_age_2_io_out_0[13] ? _entries_io_dataSources_17_2_value : 4'h0);
      deqDelay_0_bits_common_exuSources_0_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_exuSources_0_0_value : 2'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_exuSources_1_0_value : 2'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_exuSources_2_0_value : 2'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_exuSources_3_0_value : 2'h0)
        | (_age_2_io_out_0[0] ? _entries_io_exuSources_4_0_value : 2'h0)
        | (_age_2_io_out_0[1] ? _entries_io_exuSources_5_0_value : 2'h0)
        | (_age_2_io_out_0[2] ? _entries_io_exuSources_6_0_value : 2'h0)
        | (_age_2_io_out_0[3] ? _entries_io_exuSources_7_0_value : 2'h0)
        | (_age_2_io_out_0[4] ? _entries_io_exuSources_8_0_value : 2'h0)
        | (_age_2_io_out_0[5] ? _entries_io_exuSources_9_0_value : 2'h0)
        | (_age_2_io_out_0[6] ? _entries_io_exuSources_10_0_value : 2'h0)
        | (_age_2_io_out_0[7] ? _entries_io_exuSources_11_0_value : 2'h0)
        | (_age_2_io_out_0[8] ? _entries_io_exuSources_12_0_value : 2'h0)
        | (_age_2_io_out_0[9] ? _entries_io_exuSources_13_0_value : 2'h0)
        | (_age_2_io_out_0[10] ? _entries_io_exuSources_14_0_value : 2'h0)
        | (_age_2_io_out_0[11] ? _entries_io_exuSources_15_0_value : 2'h0)
        | (_age_2_io_out_0[12] ? _entries_io_exuSources_16_0_value : 2'h0)
        | (_age_2_io_out_0[13] ? _entries_io_exuSources_17_0_value : 2'h0);
      deqDelay_0_bits_common_exuSources_1_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_exuSources_0_1_value : 2'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_exuSources_1_1_value : 2'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_exuSources_2_1_value : 2'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_exuSources_3_1_value : 2'h0)
        | (_age_2_io_out_0[0] ? _entries_io_exuSources_4_1_value : 2'h0)
        | (_age_2_io_out_0[1] ? _entries_io_exuSources_5_1_value : 2'h0)
        | (_age_2_io_out_0[2] ? _entries_io_exuSources_6_1_value : 2'h0)
        | (_age_2_io_out_0[3] ? _entries_io_exuSources_7_1_value : 2'h0)
        | (_age_2_io_out_0[4] ? _entries_io_exuSources_8_1_value : 2'h0)
        | (_age_2_io_out_0[5] ? _entries_io_exuSources_9_1_value : 2'h0)
        | (_age_2_io_out_0[6] ? _entries_io_exuSources_10_1_value : 2'h0)
        | (_age_2_io_out_0[7] ? _entries_io_exuSources_11_1_value : 2'h0)
        | (_age_2_io_out_0[8] ? _entries_io_exuSources_12_1_value : 2'h0)
        | (_age_2_io_out_0[9] ? _entries_io_exuSources_13_1_value : 2'h0)
        | (_age_2_io_out_0[10] ? _entries_io_exuSources_14_1_value : 2'h0)
        | (_age_2_io_out_0[11] ? _entries_io_exuSources_15_1_value : 2'h0)
        | (_age_2_io_out_0[12] ? _entries_io_exuSources_16_1_value : 2'h0)
        | (_age_2_io_out_0[13] ? _entries_io_exuSources_17_1_value : 2'h0);
      deqDelay_0_bits_common_exuSources_2_value <=
        (_deqSelOHVec_0_T_7[0] ? _entries_io_exuSources_0_2_value : 2'h0)
        | (_deqSelOHVec_0_T_7[1] ? _entries_io_exuSources_1_2_value : 2'h0)
        | (_deqSelOHVec_0_T_2[0] ? _entries_io_exuSources_2_2_value : 2'h0)
        | (_deqSelOHVec_0_T_2[1] ? _entries_io_exuSources_3_2_value : 2'h0)
        | (_age_2_io_out_0[0] ? _entries_io_exuSources_4_2_value : 2'h0)
        | (_age_2_io_out_0[1] ? _entries_io_exuSources_5_2_value : 2'h0)
        | (_age_2_io_out_0[2] ? _entries_io_exuSources_6_2_value : 2'h0)
        | (_age_2_io_out_0[3] ? _entries_io_exuSources_7_2_value : 2'h0)
        | (_age_2_io_out_0[4] ? _entries_io_exuSources_8_2_value : 2'h0)
        | (_age_2_io_out_0[5] ? _entries_io_exuSources_9_2_value : 2'h0)
        | (_age_2_io_out_0[6] ? _entries_io_exuSources_10_2_value : 2'h0)
        | (_age_2_io_out_0[7] ? _entries_io_exuSources_11_2_value : 2'h0)
        | (_age_2_io_out_0[8] ? _entries_io_exuSources_12_2_value : 2'h0)
        | (_age_2_io_out_0[9] ? _entries_io_exuSources_13_2_value : 2'h0)
        | (_age_2_io_out_0[10] ? _entries_io_exuSources_14_2_value : 2'h0)
        | (_age_2_io_out_0[11] ? _entries_io_exuSources_15_2_value : 2'h0)
        | (_age_2_io_out_0[12] ? _entries_io_exuSources_16_2_value : 2'h0)
        | (_age_2_io_out_0[13] ? _entries_io_exuSources_17_2_value : 2'h0);
    end
    io_validCntDeqVec_0_REG <=
      6'(6'({4'h0,
             2'({1'h0, _entries_io_valid[0] & deqCanAcceptVec_0_0}
                + {1'h0, _entries_io_valid[1] & deqCanAcceptVec_0_1})}
            + {1'h0,
               5'({1'h0,
                   4'({1'h0,
                       3'({1'h0,
                           2'({1'h0, _entries_io_valid[2] & deqCanAcceptVec_0_2}
                              + {1'h0, _entries_io_valid[3] & deqCanAcceptVec_0_3})}
                          + {1'h0,
                             2'({1'h0, _entries_io_valid[4] & deqCanAcceptVec_0_4}
                                + {1'h0, _entries_io_valid[5] & deqCanAcceptVec_0_5})})}
                      + {1'h0,
                         3'({1'h0,
                             2'({1'h0, _entries_io_valid[6] & deqCanAcceptVec_0_6}
                                + {1'h0, _entries_io_valid[7] & deqCanAcceptVec_0_7})}
                            + {1'h0,
                               2'({1'h0, _entries_io_valid[8] & deqCanAcceptVec_0_8}
                                  + {1'h0,
                                     _entries_io_valid[9] & deqCanAcceptVec_0_9})})})}
                  + {1'h0,
                     4'({1'h0,
                         3'({1'h0,
                             2'({1'h0, _entries_io_valid[10] & deqCanAcceptVec_0_10}
                                + {1'h0, _entries_io_valid[11] & deqCanAcceptVec_0_11})}
                            + {1'h0,
                               2'({1'h0, _entries_io_valid[12] & deqCanAcceptVec_0_12}
                                  + {1'h0,
                                     _entries_io_valid[13] & deqCanAcceptVec_0_13})})}
                        + {1'h0,
                           3'({1'h0,
                               2'({1'h0, _entries_io_valid[14] & deqCanAcceptVec_0_14}
                                  + {1'h0, _entries_io_valid[15] & deqCanAcceptVec_0_15})}
                              + {1'h0,
                                 2'({1'h0, _entries_io_valid[16] & deqCanAcceptVec_0_16}
                                    + {1'h0,
                                       _entries_io_valid[17]
                                         & deqCanAcceptVec_0_17})})})})})
         - {5'h0, io_deqDelay_0_ready & deqDelay_0_valid});
    io_validCntDeqVec_1_REG <=
      6'(6'({4'h0,
             2'({1'h0, _entries_io_valid[0] & fuTypeVec_0[14]}
                + {1'h0, _entries_io_valid[1] & fuTypeVec_1[14]})}
            + {1'h0,
               5'({1'h0,
                   4'({1'h0,
                       3'({1'h0,
                           2'({1'h0, _entries_io_valid[2] & fuTypeVec_2[14]}
                              + {1'h0, _entries_io_valid[3] & fuTypeVec_3[14]})}
                          + {1'h0,
                             2'({1'h0, _entries_io_valid[4] & fuTypeVec_4[14]}
                                + {1'h0, _entries_io_valid[5] & fuTypeVec_5[14]})})}
                      + {1'h0,
                         3'({1'h0,
                             2'({1'h0, _entries_io_valid[6] & fuTypeVec_6[14]}
                                + {1'h0, _entries_io_valid[7] & fuTypeVec_7[14]})}
                            + {1'h0,
                               2'({1'h0, _entries_io_valid[8] & fuTypeVec_8[14]}
                                  + {1'h0, _entries_io_valid[9] & fuTypeVec_9[14]})})})}
                  + {1'h0,
                     4'({1'h0,
                         3'({1'h0,
                             2'({1'h0, _entries_io_valid[10] & fuTypeVec_10[14]}
                                + {1'h0, _entries_io_valid[11] & fuTypeVec_11[14]})}
                            + {1'h0,
                               2'({1'h0, _entries_io_valid[12] & fuTypeVec_12[14]}
                                  + {1'h0, _entries_io_valid[13] & fuTypeVec_13[14]})})}
                        + {1'h0,
                           3'({1'h0,
                               2'({1'h0, _entries_io_valid[14] & fuTypeVec_14[14]}
                                  + {1'h0, _entries_io_valid[15] & fuTypeVec_15[14]})}
                              + {1'h0,
                                 2'({1'h0, _entries_io_valid[16] & fuTypeVec_16[14]}
                                    + {1'h0,
                                       _entries_io_valid[17] & fuTypeVec_17[14]})})})})})
         - {5'h0, io_deqDelay_1_ready & deqDelay_1_valid});
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:68];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h45; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        deqDelay_1_valid = _RANDOM[7'h8][0];
        deqDelay_1_bits_rf_1_0_addr = _RANDOM[7'h8][8:1];
        deqDelay_1_bits_rf_0_0_addr = _RANDOM[7'h8][19:12];
        deqDelay_1_bits_common_fuType = {_RANDOM[7'h9][31:3], _RANDOM[7'hA][5:0]};
        deqDelay_1_bits_common_fuOpType = _RANDOM[7'hA][14:6];
        deqDelay_1_bits_common_robIdx_flag = _RANDOM[7'h10][15];
        deqDelay_1_bits_common_robIdx_value = _RANDOM[7'h10][23:16];
        deqDelay_1_bits_common_pdest = {_RANDOM[7'h10][31:29], _RANDOM[7'h11][4:0]};
        deqDelay_1_bits_common_fpWen = _RANDOM[7'h11][5];
        deqDelay_1_bits_common_fpu_wflags = _RANDOM[7'h11][8];
        deqDelay_1_bits_common_fpu_fmt = _RANDOM[7'h11][12:11];
        deqDelay_1_bits_common_fpu_rm = _RANDOM[7'h11][15:13];
        deqDelay_1_bits_common_dataSources_0_value = _RANDOM[7'h11][19:16];
        deqDelay_1_bits_common_dataSources_1_value = _RANDOM[7'h11][23:20];
        deqDelay_1_bits_common_exuSources_0_value = _RANDOM[7'h11][25:24];
        deqDelay_1_bits_common_exuSources_1_value = _RANDOM[7'h11][27:26];
        deqDelay_0_valid = _RANDOM[7'h24][21];
        deqDelay_0_bits_rf_2_0_addr = _RANDOM[7'h24][29:22];
        deqDelay_0_bits_rf_1_0_addr = _RANDOM[7'h25][8:1];
        deqDelay_0_bits_rf_0_0_addr = _RANDOM[7'h25][19:12];
        deqDelay_0_bits_common_fuType = {_RANDOM[7'h26][31:7], _RANDOM[7'h27][9:0]};
        deqDelay_0_bits_common_fuOpType = _RANDOM[7'h27][18:10];
        deqDelay_0_bits_common_robIdx_flag = _RANDOM[7'h2F][19];
        deqDelay_0_bits_common_robIdx_value = _RANDOM[7'h2F][27:20];
        deqDelay_0_bits_common_pdest = _RANDOM[7'h30][8:1];
        deqDelay_0_bits_common_rfWen = _RANDOM[7'h30][9];
        deqDelay_0_bits_common_fpWen = _RANDOM[7'h30][10];
        deqDelay_0_bits_common_vecWen = _RANDOM[7'h30][11];
        deqDelay_0_bits_common_v0Wen = _RANDOM[7'h30][12];
        deqDelay_0_bits_common_fpu_wflags = _RANDOM[7'h30][15];
        deqDelay_0_bits_common_fpu_fmt = _RANDOM[7'h30][19:18];
        deqDelay_0_bits_common_fpu_rm = _RANDOM[7'h30][22:20];
        deqDelay_0_bits_common_dataSources_0_value = _RANDOM[7'h30][26:23];
        deqDelay_0_bits_common_dataSources_1_value = _RANDOM[7'h30][30:27];
        deqDelay_0_bits_common_dataSources_2_value =
          {_RANDOM[7'h30][31], _RANDOM[7'h31][2:0]};
        deqDelay_0_bits_common_exuSources_0_value = _RANDOM[7'h31][4:3];
        deqDelay_0_bits_common_exuSources_1_value = _RANDOM[7'h31][6:5];
        deqDelay_0_bits_common_exuSources_2_value = _RANDOM[7'h31][8:7];
        io_validCntDeqVec_0_REG = _RANDOM[7'h44][10:5];
        io_validCntDeqVec_1_REG = _RANDOM[7'h44][16:11];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  EntriesFaluFcvtF2vFmacFdiv entries (
    .clock                                              (clock),
    .reset                                              (reset),
    .io_flush_valid                                     (io_flush_valid),
    .io_flush_bits_robIdx_flag                          (io_flush_bits_robIdx_flag),
    .io_flush_bits_robIdx_value                         (io_flush_bits_robIdx_value),
    .io_flush_bits_level                                (io_flush_bits_level),
    .io_enq_0_valid                                     (s0_doEnqSelValidVec_0),
    .io_enq_0_bits_status_robIdx_flag                   (io_enq_0_bits_robIdx_flag),
    .io_enq_0_bits_status_robIdx_value                  (io_enq_0_bits_robIdx_value),
    .io_enq_0_bits_status_fuType_4                      (io_enq_0_bits_fuType[4]),
    .io_enq_0_bits_status_fuType_11                     (io_enq_0_bits_fuType[11]),
    .io_enq_0_bits_status_fuType_12                     (io_enq_0_bits_fuType[12]),
    .io_enq_0_bits_status_fuType_13                     (io_enq_0_bits_fuType[13]),
    .io_enq_0_bits_status_fuType_14                     (io_enq_0_bits_fuType[14]),
    .io_enq_0_bits_status_srcStatus_0_psrc              (io_enq_0_bits_psrc_0),
    .io_enq_0_bits_status_srcStatus_0_srcType           (io_enq_0_bits_srcType_0),
    .io_enq_0_bits_status_srcStatus_0_srcState
      (io_enq_0_bits_srcType_0[2]
       & _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6
       | io_enq_0_bits_srcState_0),
    .io_enq_0_bits_status_srcStatus_0_dataSources_value
      (io_enq_0_bits_srcType_0[0]
       & _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6
         ? 4'h0
         : io_enq_0_bits_srcType_0 == 4'h0
             ? 4'h4
             : io_enq_0_bits_srcType_0[2]
               & _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_0_bits_status_srcStatus_1_psrc              (io_enq_0_bits_psrc_1),
    .io_enq_0_bits_status_srcStatus_1_srcType           (io_enq_0_bits_srcType_1),
    .io_enq_0_bits_status_srcStatus_1_srcState
      (io_enq_0_bits_srcType_1[2]
       & _entries_io_enq_0_bits_status_srcStatus_1_dataSources_value_T_6
       | io_enq_0_bits_srcState_1),
    .io_enq_0_bits_status_srcStatus_1_dataSources_value
      (io_enq_0_bits_srcType_1[0]
       & _entries_io_enq_0_bits_status_srcStatus_1_dataSources_value_T_6
         ? 4'h0
         : io_enq_0_bits_srcType_1 == 4'h0
             ? 4'h4
             : io_enq_0_bits_srcType_1[2]
               & _entries_io_enq_0_bits_status_srcStatus_1_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_0_bits_status_srcStatus_2_psrc              (io_enq_0_bits_psrc_2),
    .io_enq_0_bits_status_srcStatus_2_srcType           (io_enq_0_bits_srcType_2),
    .io_enq_0_bits_status_srcStatus_2_srcState
      (io_enq_0_bits_srcType_2[2]
       & _entries_io_enq_0_bits_status_srcStatus_2_dataSources_value_T_6
       | io_enq_0_bits_srcState_2),
    .io_enq_0_bits_status_srcStatus_2_dataSources_value
      (io_enq_0_bits_srcType_2[0]
       & _entries_io_enq_0_bits_status_srcStatus_2_dataSources_value_T_6
         ? 4'h0
         : io_enq_0_bits_srcType_2 == 4'h0
             ? 4'h4
             : io_enq_0_bits_srcType_2[2]
               & _entries_io_enq_0_bits_status_srcStatus_2_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_0_bits_payload_fuOpType                     (io_enq_0_bits_fuOpType),
    .io_enq_0_bits_payload_rfWen                        (io_enq_0_bits_rfWen),
    .io_enq_0_bits_payload_fpWen                        (io_enq_0_bits_fpWen),
    .io_enq_0_bits_payload_vecWen                       (io_enq_0_bits_vecWen),
    .io_enq_0_bits_payload_v0Wen                        (io_enq_0_bits_v0Wen),
    .io_enq_0_bits_payload_fpu_wflags                   (io_enq_0_bits_fpu_wflags),
    .io_enq_0_bits_payload_fpu_fmt                      (io_enq_0_bits_fpu_fmt),
    .io_enq_0_bits_payload_fpu_rm                       (io_enq_0_bits_fpu_rm),
    .io_enq_0_bits_payload_pdest                        (io_enq_0_bits_pdest),
    .io_enq_1_valid                                     (s0_doEnqSelValidVec_1),
    .io_enq_1_bits_status_robIdx_flag                   (io_enq_1_bits_robIdx_flag),
    .io_enq_1_bits_status_robIdx_value                  (io_enq_1_bits_robIdx_value),
    .io_enq_1_bits_status_fuType_4                      (io_enq_1_bits_fuType[4]),
    .io_enq_1_bits_status_fuType_11                     (io_enq_1_bits_fuType[11]),
    .io_enq_1_bits_status_fuType_12                     (io_enq_1_bits_fuType[12]),
    .io_enq_1_bits_status_fuType_13                     (io_enq_1_bits_fuType[13]),
    .io_enq_1_bits_status_fuType_14                     (io_enq_1_bits_fuType[14]),
    .io_enq_1_bits_status_srcStatus_0_psrc              (io_enq_1_bits_psrc_0),
    .io_enq_1_bits_status_srcStatus_0_srcType           (io_enq_1_bits_srcType_0),
    .io_enq_1_bits_status_srcStatus_0_srcState
      (io_enq_1_bits_srcType_0[2]
       & _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6
       | io_enq_1_bits_srcState_0),
    .io_enq_1_bits_status_srcStatus_0_dataSources_value
      (io_enq_1_bits_srcType_0[0]
       & _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6
         ? 4'h0
         : io_enq_1_bits_srcType_0 == 4'h0
             ? 4'h4
             : io_enq_1_bits_srcType_0[2]
               & _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_1_bits_status_srcStatus_1_psrc              (io_enq_1_bits_psrc_1),
    .io_enq_1_bits_status_srcStatus_1_srcType           (io_enq_1_bits_srcType_1),
    .io_enq_1_bits_status_srcStatus_1_srcState
      (io_enq_1_bits_srcType_1[2]
       & _entries_io_enq_1_bits_status_srcStatus_1_dataSources_value_T_6
       | io_enq_1_bits_srcState_1),
    .io_enq_1_bits_status_srcStatus_1_dataSources_value
      (io_enq_1_bits_srcType_1[0]
       & _entries_io_enq_1_bits_status_srcStatus_1_dataSources_value_T_6
         ? 4'h0
         : io_enq_1_bits_srcType_1 == 4'h0
             ? 4'h4
             : io_enq_1_bits_srcType_1[2]
               & _entries_io_enq_1_bits_status_srcStatus_1_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_1_bits_status_srcStatus_2_psrc              (io_enq_1_bits_psrc_2),
    .io_enq_1_bits_status_srcStatus_2_srcType           (io_enq_1_bits_srcType_2),
    .io_enq_1_bits_status_srcStatus_2_srcState
      (io_enq_1_bits_srcType_2[2]
       & _entries_io_enq_1_bits_status_srcStatus_2_dataSources_value_T_6
       | io_enq_1_bits_srcState_2),
    .io_enq_1_bits_status_srcStatus_2_dataSources_value
      (io_enq_1_bits_srcType_2[0]
       & _entries_io_enq_1_bits_status_srcStatus_2_dataSources_value_T_6
         ? 4'h0
         : io_enq_1_bits_srcType_2 == 4'h0
             ? 4'h4
             : io_enq_1_bits_srcType_2[2]
               & _entries_io_enq_1_bits_status_srcStatus_2_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_1_bits_payload_fuOpType                     (io_enq_1_bits_fuOpType),
    .io_enq_1_bits_payload_rfWen                        (io_enq_1_bits_rfWen),
    .io_enq_1_bits_payload_fpWen                        (io_enq_1_bits_fpWen),
    .io_enq_1_bits_payload_vecWen                       (io_enq_1_bits_vecWen),
    .io_enq_1_bits_payload_v0Wen                        (io_enq_1_bits_v0Wen),
    .io_enq_1_bits_payload_fpu_wflags                   (io_enq_1_bits_fpu_wflags),
    .io_enq_1_bits_payload_fpu_fmt                      (io_enq_1_bits_fpu_fmt),
    .io_enq_1_bits_payload_fpu_rm                       (io_enq_1_bits_fpu_rm),
    .io_enq_1_bits_payload_pdest                        (io_enq_1_bits_pdest),
    .io_og0Resp_0_valid                                 (io_og0Resp_0_valid),
    .io_og0Resp_1_valid                                 (io_og0Resp_1_valid),
    .io_og1Resp_0_valid                                 (io_og1Resp_0_valid),
    .io_og1Resp_1_valid                                 (io_og1Resp_1_valid),
    .io_og1Resp_1_bits_resp                             (io_og1Resp_1_bits_resp),
    .io_deqSelOH_0_valid                                (deqSelValidVec_0),
    .io_deqSelOH_0_bits
      ({_age_2_io_out_0, _deqSelOHVec_0_T_2, _deqSelOHVec_0_T_7}),
    .io_deqSelOH_1_valid                                (deqSelValidVec_1),
    .io_deqSelOH_1_bits
      ({_age_2_io_out_1, _deqSelOHVec_1_T_2, _deqSelOHVec_1_T_7}),
    .io_enqEntryOldestSel_0_bits                        (_age_io_out_0),
    .io_enqEntryOldestSel_1_bits                        (_age_io_out_1),
    .io_simpEntryOldestSel_0_valid                      (|simpAgeDetectRequest_0),
    .io_simpEntryOldestSel_0_bits                       (_age_1_io_out_0),
    .io_simpEntryOldestSel_1_valid                      (|simpAgeDetectRequest_1),
    .io_simpEntryOldestSel_1_bits                       (_age_1_io_out_1),
    .io_compEntryOldestSel_0_valid                      (|_deqCanIssue_0_17to4),
    .io_compEntryOldestSel_0_bits                       (_age_2_io_out_0),
    .io_compEntryOldestSel_1_valid                      (|_deqCanIssue_1_17to4),
    .io_compEntryOldestSel_1_bits                       (_age_2_io_out_1),
    .io_wakeUpFromWB_5_valid                            (io_wakeupFromWB_5_valid),
    .io_wakeUpFromWB_5_bits_fpWen                       (io_wakeupFromWB_5_bits_fpWen),
    .io_wakeUpFromWB_5_bits_pdest                       (io_wakeupFromWB_5_bits_pdest),
    .io_wakeUpFromWB_4_valid                            (io_wakeupFromWB_4_valid),
    .io_wakeUpFromWB_4_bits_fpWen                       (io_wakeupFromWB_4_bits_fpWen),
    .io_wakeUpFromWB_4_bits_pdest                       (io_wakeupFromWB_4_bits_pdest),
    .io_wakeUpFromWB_3_valid                            (io_wakeupFromWB_3_valid),
    .io_wakeUpFromWB_3_bits_fpWen                       (io_wakeupFromWB_3_bits_fpWen),
    .io_wakeUpFromWB_3_bits_pdest                       (io_wakeupFromWB_3_bits_pdest),
    .io_wakeUpFromWB_2_valid                            (io_wakeupFromWB_2_valid),
    .io_wakeUpFromWB_2_bits_fpWen                       (io_wakeupFromWB_2_bits_fpWen),
    .io_wakeUpFromWB_2_bits_pdest                       (io_wakeupFromWB_2_bits_pdest),
    .io_wakeUpFromWB_1_valid                            (io_wakeupFromWB_1_valid),
    .io_wakeUpFromWB_1_bits_fpWen                       (io_wakeupFromWB_1_bits_fpWen),
    .io_wakeUpFromWB_1_bits_pdest                       (io_wakeupFromWB_1_bits_pdest),
    .io_wakeUpFromWB_0_valid                            (io_wakeupFromWB_0_valid),
    .io_wakeUpFromWB_0_bits_fpWen                       (io_wakeupFromWB_0_bits_fpWen),
    .io_wakeUpFromWB_0_bits_pdest                       (io_wakeupFromWB_0_bits_pdest),
    .io_wakeUpFromIQ_2_bits_fpWen                       (io_wakeupFromIQ_2_bits_fpWen),
    .io_wakeUpFromIQ_2_bits_pdest                       (io_wakeupFromIQ_2_bits_pdest),
    .io_wakeUpFromIQ_1_bits_fpWen                       (io_wakeupFromIQ_1_bits_fpWen),
    .io_wakeUpFromIQ_1_bits_pdest                       (io_wakeupFromIQ_1_bits_pdest),
    .io_wakeUpFromIQ_0_bits_fpWen                       (io_wakeupFromIQ_0_bits_fpWen),
    .io_wakeUpFromIQ_0_bits_pdest                       (io_wakeupFromIQ_0_bits_pdest),
    .io_wakeUpFromIQ_0_bits_is0Lat                      (io_wakeupFromIQ_0_bits_is0Lat),
    .io_wakeUpFromWBDelayed_5_valid                     (io_wakeupFromWBDelayed_5_valid),
    .io_wakeUpFromWBDelayed_5_bits_fpWen
      (io_wakeupFromWBDelayed_5_bits_fpWen),
    .io_wakeUpFromWBDelayed_5_bits_pdest
      (io_wakeupFromWBDelayed_5_bits_pdest),
    .io_wakeUpFromWBDelayed_4_valid                     (io_wakeupFromWBDelayed_4_valid),
    .io_wakeUpFromWBDelayed_4_bits_fpWen
      (io_wakeupFromWBDelayed_4_bits_fpWen),
    .io_wakeUpFromWBDelayed_4_bits_pdest
      (io_wakeupFromWBDelayed_4_bits_pdest),
    .io_wakeUpFromWBDelayed_3_valid                     (io_wakeupFromWBDelayed_3_valid),
    .io_wakeUpFromWBDelayed_3_bits_fpWen
      (io_wakeupFromWBDelayed_3_bits_fpWen),
    .io_wakeUpFromWBDelayed_3_bits_pdest
      (io_wakeupFromWBDelayed_3_bits_pdest),
    .io_wakeUpFromWBDelayed_2_valid                     (io_wakeupFromWBDelayed_2_valid),
    .io_wakeUpFromWBDelayed_2_bits_fpWen
      (io_wakeupFromWBDelayed_2_bits_fpWen),
    .io_wakeUpFromWBDelayed_2_bits_pdest
      (io_wakeupFromWBDelayed_2_bits_pdest),
    .io_wakeUpFromWBDelayed_1_valid                     (io_wakeupFromWBDelayed_1_valid),
    .io_wakeUpFromWBDelayed_1_bits_fpWen
      (io_wakeupFromWBDelayed_1_bits_fpWen),
    .io_wakeUpFromWBDelayed_1_bits_pdest
      (io_wakeupFromWBDelayed_1_bits_pdest),
    .io_wakeUpFromWBDelayed_0_valid                     (io_wakeupFromWBDelayed_0_valid),
    .io_wakeUpFromWBDelayed_0_bits_fpWen
      (io_wakeupFromWBDelayed_0_bits_fpWen),
    .io_wakeUpFromWBDelayed_0_bits_pdest
      (io_wakeupFromWBDelayed_0_bits_pdest),
    .io_wakeUpFromIQDelayed_2_bits_fpWen
      (io_wakeupFromIQDelayed_2_bits_fpWen),
    .io_wakeUpFromIQDelayed_2_bits_pdest
      (io_wakeupFromIQDelayed_2_bits_pdest),
    .io_wakeUpFromIQDelayed_1_bits_fpWen
      (io_wakeupFromIQDelayed_1_bits_fpWen),
    .io_wakeUpFromIQDelayed_1_bits_pdest
      (io_wakeupFromIQDelayed_1_bits_pdest),
    .io_wakeUpFromIQDelayed_0_bits_fpWen
      (io_wakeupFromIQDelayed_0_bits_fpWen),
    .io_wakeUpFromIQDelayed_0_bits_pdest
      (io_wakeupFromIQDelayed_0_bits_pdest),
    .io_wakeUpFromIQDelayed_0_bits_is0Lat
      (io_wakeupFromIQDelayed_0_bits_is0Lat),
    .io_og0Cancel_8                                     (io_og0Cancel_8),
    .io_valid                                           (_entries_io_valid),
    .io_issued                                          (_entries_io_issued),
    .io_canIssue                                        (_entries_io_canIssue),
    .io_fuType_0                                        (fuTypeVec_0),
    .io_fuType_1                                        (fuTypeVec_1),
    .io_fuType_2                                        (fuTypeVec_2),
    .io_fuType_3                                        (fuTypeVec_3),
    .io_fuType_4                                        (fuTypeVec_4),
    .io_fuType_5                                        (fuTypeVec_5),
    .io_fuType_6                                        (fuTypeVec_6),
    .io_fuType_7                                        (fuTypeVec_7),
    .io_fuType_8                                        (fuTypeVec_8),
    .io_fuType_9                                        (fuTypeVec_9),
    .io_fuType_10                                       (fuTypeVec_10),
    .io_fuType_11                                       (fuTypeVec_11),
    .io_fuType_12                                       (fuTypeVec_12),
    .io_fuType_13                                       (fuTypeVec_13),
    .io_fuType_14                                       (fuTypeVec_14),
    .io_fuType_15                                       (fuTypeVec_15),
    .io_fuType_16                                       (fuTypeVec_16),
    .io_fuType_17                                       (fuTypeVec_17),
    .io_dataSources_0_0_value
      (_entries_io_dataSources_0_0_value),
    .io_dataSources_0_1_value
      (_entries_io_dataSources_0_1_value),
    .io_dataSources_0_2_value
      (_entries_io_dataSources_0_2_value),
    .io_dataSources_1_0_value
      (_entries_io_dataSources_1_0_value),
    .io_dataSources_1_1_value
      (_entries_io_dataSources_1_1_value),
    .io_dataSources_1_2_value
      (_entries_io_dataSources_1_2_value),
    .io_dataSources_2_0_value
      (_entries_io_dataSources_2_0_value),
    .io_dataSources_2_1_value
      (_entries_io_dataSources_2_1_value),
    .io_dataSources_2_2_value
      (_entries_io_dataSources_2_2_value),
    .io_dataSources_3_0_value
      (_entries_io_dataSources_3_0_value),
    .io_dataSources_3_1_value
      (_entries_io_dataSources_3_1_value),
    .io_dataSources_3_2_value
      (_entries_io_dataSources_3_2_value),
    .io_dataSources_4_0_value
      (_entries_io_dataSources_4_0_value),
    .io_dataSources_4_1_value
      (_entries_io_dataSources_4_1_value),
    .io_dataSources_4_2_value
      (_entries_io_dataSources_4_2_value),
    .io_dataSources_5_0_value
      (_entries_io_dataSources_5_0_value),
    .io_dataSources_5_1_value
      (_entries_io_dataSources_5_1_value),
    .io_dataSources_5_2_value
      (_entries_io_dataSources_5_2_value),
    .io_dataSources_6_0_value
      (_entries_io_dataSources_6_0_value),
    .io_dataSources_6_1_value
      (_entries_io_dataSources_6_1_value),
    .io_dataSources_6_2_value
      (_entries_io_dataSources_6_2_value),
    .io_dataSources_7_0_value
      (_entries_io_dataSources_7_0_value),
    .io_dataSources_7_1_value
      (_entries_io_dataSources_7_1_value),
    .io_dataSources_7_2_value
      (_entries_io_dataSources_7_2_value),
    .io_dataSources_8_0_value
      (_entries_io_dataSources_8_0_value),
    .io_dataSources_8_1_value
      (_entries_io_dataSources_8_1_value),
    .io_dataSources_8_2_value
      (_entries_io_dataSources_8_2_value),
    .io_dataSources_9_0_value
      (_entries_io_dataSources_9_0_value),
    .io_dataSources_9_1_value
      (_entries_io_dataSources_9_1_value),
    .io_dataSources_9_2_value
      (_entries_io_dataSources_9_2_value),
    .io_dataSources_10_0_value
      (_entries_io_dataSources_10_0_value),
    .io_dataSources_10_1_value
      (_entries_io_dataSources_10_1_value),
    .io_dataSources_10_2_value
      (_entries_io_dataSources_10_2_value),
    .io_dataSources_11_0_value
      (_entries_io_dataSources_11_0_value),
    .io_dataSources_11_1_value
      (_entries_io_dataSources_11_1_value),
    .io_dataSources_11_2_value
      (_entries_io_dataSources_11_2_value),
    .io_dataSources_12_0_value
      (_entries_io_dataSources_12_0_value),
    .io_dataSources_12_1_value
      (_entries_io_dataSources_12_1_value),
    .io_dataSources_12_2_value
      (_entries_io_dataSources_12_2_value),
    .io_dataSources_13_0_value
      (_entries_io_dataSources_13_0_value),
    .io_dataSources_13_1_value
      (_entries_io_dataSources_13_1_value),
    .io_dataSources_13_2_value
      (_entries_io_dataSources_13_2_value),
    .io_dataSources_14_0_value
      (_entries_io_dataSources_14_0_value),
    .io_dataSources_14_1_value
      (_entries_io_dataSources_14_1_value),
    .io_dataSources_14_2_value
      (_entries_io_dataSources_14_2_value),
    .io_dataSources_15_0_value
      (_entries_io_dataSources_15_0_value),
    .io_dataSources_15_1_value
      (_entries_io_dataSources_15_1_value),
    .io_dataSources_15_2_value
      (_entries_io_dataSources_15_2_value),
    .io_dataSources_16_0_value
      (_entries_io_dataSources_16_0_value),
    .io_dataSources_16_1_value
      (_entries_io_dataSources_16_1_value),
    .io_dataSources_16_2_value
      (_entries_io_dataSources_16_2_value),
    .io_dataSources_17_0_value
      (_entries_io_dataSources_17_0_value),
    .io_dataSources_17_1_value
      (_entries_io_dataSources_17_1_value),
    .io_dataSources_17_2_value
      (_entries_io_dataSources_17_2_value),
    .io_exuSources_0_0_value
      (_entries_io_exuSources_0_0_value),
    .io_exuSources_0_1_value
      (_entries_io_exuSources_0_1_value),
    .io_exuSources_0_2_value
      (_entries_io_exuSources_0_2_value),
    .io_exuSources_1_0_value
      (_entries_io_exuSources_1_0_value),
    .io_exuSources_1_1_value
      (_entries_io_exuSources_1_1_value),
    .io_exuSources_1_2_value
      (_entries_io_exuSources_1_2_value),
    .io_exuSources_2_0_value
      (_entries_io_exuSources_2_0_value),
    .io_exuSources_2_1_value
      (_entries_io_exuSources_2_1_value),
    .io_exuSources_2_2_value
      (_entries_io_exuSources_2_2_value),
    .io_exuSources_3_0_value
      (_entries_io_exuSources_3_0_value),
    .io_exuSources_3_1_value
      (_entries_io_exuSources_3_1_value),
    .io_exuSources_3_2_value
      (_entries_io_exuSources_3_2_value),
    .io_exuSources_4_0_value
      (_entries_io_exuSources_4_0_value),
    .io_exuSources_4_1_value
      (_entries_io_exuSources_4_1_value),
    .io_exuSources_4_2_value
      (_entries_io_exuSources_4_2_value),
    .io_exuSources_5_0_value
      (_entries_io_exuSources_5_0_value),
    .io_exuSources_5_1_value
      (_entries_io_exuSources_5_1_value),
    .io_exuSources_5_2_value
      (_entries_io_exuSources_5_2_value),
    .io_exuSources_6_0_value
      (_entries_io_exuSources_6_0_value),
    .io_exuSources_6_1_value
      (_entries_io_exuSources_6_1_value),
    .io_exuSources_6_2_value
      (_entries_io_exuSources_6_2_value),
    .io_exuSources_7_0_value
      (_entries_io_exuSources_7_0_value),
    .io_exuSources_7_1_value
      (_entries_io_exuSources_7_1_value),
    .io_exuSources_7_2_value
      (_entries_io_exuSources_7_2_value),
    .io_exuSources_8_0_value
      (_entries_io_exuSources_8_0_value),
    .io_exuSources_8_1_value
      (_entries_io_exuSources_8_1_value),
    .io_exuSources_8_2_value
      (_entries_io_exuSources_8_2_value),
    .io_exuSources_9_0_value
      (_entries_io_exuSources_9_0_value),
    .io_exuSources_9_1_value
      (_entries_io_exuSources_9_1_value),
    .io_exuSources_9_2_value
      (_entries_io_exuSources_9_2_value),
    .io_exuSources_10_0_value
      (_entries_io_exuSources_10_0_value),
    .io_exuSources_10_1_value
      (_entries_io_exuSources_10_1_value),
    .io_exuSources_10_2_value
      (_entries_io_exuSources_10_2_value),
    .io_exuSources_11_0_value
      (_entries_io_exuSources_11_0_value),
    .io_exuSources_11_1_value
      (_entries_io_exuSources_11_1_value),
    .io_exuSources_11_2_value
      (_entries_io_exuSources_11_2_value),
    .io_exuSources_12_0_value
      (_entries_io_exuSources_12_0_value),
    .io_exuSources_12_1_value
      (_entries_io_exuSources_12_1_value),
    .io_exuSources_12_2_value
      (_entries_io_exuSources_12_2_value),
    .io_exuSources_13_0_value
      (_entries_io_exuSources_13_0_value),
    .io_exuSources_13_1_value
      (_entries_io_exuSources_13_1_value),
    .io_exuSources_13_2_value
      (_entries_io_exuSources_13_2_value),
    .io_exuSources_14_0_value
      (_entries_io_exuSources_14_0_value),
    .io_exuSources_14_1_value
      (_entries_io_exuSources_14_1_value),
    .io_exuSources_14_2_value
      (_entries_io_exuSources_14_2_value),
    .io_exuSources_15_0_value
      (_entries_io_exuSources_15_0_value),
    .io_exuSources_15_1_value
      (_entries_io_exuSources_15_1_value),
    .io_exuSources_15_2_value
      (_entries_io_exuSources_15_2_value),
    .io_exuSources_16_0_value
      (_entries_io_exuSources_16_0_value),
    .io_exuSources_16_1_value
      (_entries_io_exuSources_16_1_value),
    .io_exuSources_16_2_value
      (_entries_io_exuSources_16_2_value),
    .io_exuSources_17_0_value
      (_entries_io_exuSources_17_0_value),
    .io_exuSources_17_1_value
      (_entries_io_exuSources_17_1_value),
    .io_exuSources_17_2_value
      (_entries_io_exuSources_17_2_value),
    .io_deqEntry_0_bits_status_robIdx_flag
      (_entries_io_deqEntry_0_bits_status_robIdx_flag),
    .io_deqEntry_0_bits_status_robIdx_value
      (_entries_io_deqEntry_0_bits_status_robIdx_value),
    .io_deqEntry_0_bits_status_fuType_4
      (_entries_io_deqEntry_0_bits_status_fuType_4),
    .io_deqEntry_0_bits_status_fuType_11
      (_entries_io_deqEntry_0_bits_status_fuType_11),
    .io_deqEntry_0_bits_status_fuType_12
      (_entries_io_deqEntry_0_bits_status_fuType_12),
    .io_deqEntry_0_bits_status_fuType_13
      (_entries_io_deqEntry_0_bits_status_fuType_13),
    .io_deqEntry_0_bits_status_fuType_14
      (_entries_io_deqEntry_0_bits_status_fuType_14),
    .io_deqEntry_0_bits_status_srcStatus_0_psrc
      (_entries_io_deqEntry_0_bits_status_srcStatus_0_psrc),
    .io_deqEntry_0_bits_status_srcStatus_1_psrc
      (_entries_io_deqEntry_0_bits_status_srcStatus_1_psrc),
    .io_deqEntry_0_bits_status_srcStatus_2_psrc
      (_entries_io_deqEntry_0_bits_status_srcStatus_2_psrc),
    .io_deqEntry_0_bits_payload_fuOpType
      (_entries_io_deqEntry_0_bits_payload_fuOpType),
    .io_deqEntry_0_bits_payload_rfWen
      (_entries_io_deqEntry_0_bits_payload_rfWen),
    .io_deqEntry_0_bits_payload_fpWen
      (_entries_io_deqEntry_0_bits_payload_fpWen),
    .io_deqEntry_0_bits_payload_vecWen
      (_entries_io_deqEntry_0_bits_payload_vecWen),
    .io_deqEntry_0_bits_payload_v0Wen
      (_entries_io_deqEntry_0_bits_payload_v0Wen),
    .io_deqEntry_0_bits_payload_fpu_wflags
      (_entries_io_deqEntry_0_bits_payload_fpu_wflags),
    .io_deqEntry_0_bits_payload_fpu_fmt
      (_entries_io_deqEntry_0_bits_payload_fpu_fmt),
    .io_deqEntry_0_bits_payload_fpu_rm
      (_entries_io_deqEntry_0_bits_payload_fpu_rm),
    .io_deqEntry_0_bits_payload_pdest
      (_entries_io_deqEntry_0_bits_payload_pdest),
    .io_deqEntry_1_bits_status_robIdx_flag
      (_entries_io_deqEntry_1_bits_status_robIdx_flag),
    .io_deqEntry_1_bits_status_robIdx_value
      (_entries_io_deqEntry_1_bits_status_robIdx_value),
    .io_deqEntry_1_bits_status_fuType_4
      (_entries_io_deqEntry_1_bits_status_fuType_4),
    .io_deqEntry_1_bits_status_fuType_11
      (_entries_io_deqEntry_1_bits_status_fuType_11),
    .io_deqEntry_1_bits_status_fuType_12
      (_entries_io_deqEntry_1_bits_status_fuType_12),
    .io_deqEntry_1_bits_status_fuType_13
      (_entries_io_deqEntry_1_bits_status_fuType_13),
    .io_deqEntry_1_bits_status_fuType_14
      (_entries_io_deqEntry_1_bits_status_fuType_14),
    .io_deqEntry_1_bits_status_srcStatus_0_psrc
      (_entries_io_deqEntry_1_bits_status_srcStatus_0_psrc),
    .io_deqEntry_1_bits_status_srcStatus_1_psrc
      (_entries_io_deqEntry_1_bits_status_srcStatus_1_psrc),
    .io_deqEntry_1_bits_payload_fuOpType
      (_entries_io_deqEntry_1_bits_payload_fuOpType),
    .io_deqEntry_1_bits_payload_fpWen
      (_entries_io_deqEntry_1_bits_payload_fpWen),
    .io_deqEntry_1_bits_payload_fpu_wflags
      (_entries_io_deqEntry_1_bits_payload_fpu_wflags),
    .io_deqEntry_1_bits_payload_fpu_fmt
      (_entries_io_deqEntry_1_bits_payload_fpu_fmt),
    .io_deqEntry_1_bits_payload_fpu_rm
      (_entries_io_deqEntry_1_bits_payload_fpu_rm),
    .io_deqEntry_1_bits_payload_pdest
      (_entries_io_deqEntry_1_bits_payload_pdest),
    .io_simpEntryDeqSelVec_0                            (_age_1_io_out_2),
    .io_simpEntryDeqSelVec_1                            (_age_1_io_out_3),
    .io_simpEntryEnqSelVec_0
      (_entries_io_simpEntryEnqSelVec_0),
    .io_simpEntryEnqSelVec_1
      (_entries_io_simpEntryEnqSelVec_1),
    .io_compEntryEnqSelVec_0
      (_entries_io_compEntryEnqSelVec_0),
    .io_compEntryEnqSelVec_1                            (_entries_io_compEntryEnqSelVec_1)
  );
  FuBusyTableWrite_42 fuBusyTableWrite_0 (
    .clock                     (clock),
    .reset                     (reset),
    .io_in_deqResp_valid       (deqSelValidVec_0),
    .io_in_deqResp_bits_fuType (toBusyTableDeqResp_0_bits_fuType),
    .io_in_og0Resp_valid       (io_og0Resp_0_valid),
    .io_in_og0Resp_bits_fuType (io_og0Resp_0_bits_fuType),
    .io_out_fuBusyTable        (_fuBusyTableWrite_0_io_out_fuBusyTable)
  );
  FuBusyTableRead_42 fuBusyTableRead_0 (
    .io_in_fuBusyTable      (_fuBusyTableWrite_0_io_out_fuBusyTable),
    .io_in_fuTypeRegVec_0   (fuTypeVec_0),
    .io_in_fuTypeRegVec_1   (fuTypeVec_1),
    .io_in_fuTypeRegVec_2   (fuTypeVec_2),
    .io_in_fuTypeRegVec_3   (fuTypeVec_3),
    .io_in_fuTypeRegVec_4   (fuTypeVec_4),
    .io_in_fuTypeRegVec_5   (fuTypeVec_5),
    .io_in_fuTypeRegVec_6   (fuTypeVec_6),
    .io_in_fuTypeRegVec_7   (fuTypeVec_7),
    .io_in_fuTypeRegVec_8   (fuTypeVec_8),
    .io_in_fuTypeRegVec_9   (fuTypeVec_9),
    .io_in_fuTypeRegVec_10  (fuTypeVec_10),
    .io_in_fuTypeRegVec_11  (fuTypeVec_11),
    .io_in_fuTypeRegVec_12  (fuTypeVec_12),
    .io_in_fuTypeRegVec_13  (fuTypeVec_13),
    .io_in_fuTypeRegVec_14  (fuTypeVec_14),
    .io_in_fuTypeRegVec_15  (fuTypeVec_15),
    .io_in_fuTypeRegVec_16  (fuTypeVec_16),
    .io_in_fuTypeRegVec_17  (fuTypeVec_17),
    .io_out_fuBusyTableMask (_fuBusyTableRead_0_io_out_fuBusyTableMask)
  );
  FuBusyTableWrite_43 intWbBusyTableWrite_0 (
    .clock                     (clock),
    .reset                     (reset),
    .io_in_deqResp_valid
      (deqSelValidVec_0 & _entries_io_deqEntry_0_bits_payload_rfWen),
    .io_in_deqResp_bits_fuType (toBusyTableDeqResp_0_bits_fuType),
    .io_in_og0Resp_valid       (io_og0Resp_0_valid),
    .io_in_og0Resp_bits_fuType (io_og0Resp_0_bits_fuType),
    .io_out_fuBusyTable        (io_wbBusyTableWrite_0_intWbBusyTable)
  );
  FuBusyTableRead_43 intWbBusyTableRead_0 (
    .io_in_fuBusyTable      (io_wbBusyTableRead_0_intWbBusyTable),
    .io_in_fuTypeRegVec_0   (fuTypeVec_0),
    .io_in_fuTypeRegVec_1   (fuTypeVec_1),
    .io_in_fuTypeRegVec_2   (fuTypeVec_2),
    .io_in_fuTypeRegVec_3   (fuTypeVec_3),
    .io_in_fuTypeRegVec_4   (fuTypeVec_4),
    .io_in_fuTypeRegVec_5   (fuTypeVec_5),
    .io_in_fuTypeRegVec_6   (fuTypeVec_6),
    .io_in_fuTypeRegVec_7   (fuTypeVec_7),
    .io_in_fuTypeRegVec_8   (fuTypeVec_8),
    .io_in_fuTypeRegVec_9   (fuTypeVec_9),
    .io_in_fuTypeRegVec_10  (fuTypeVec_10),
    .io_in_fuTypeRegVec_11  (fuTypeVec_11),
    .io_in_fuTypeRegVec_12  (fuTypeVec_12),
    .io_in_fuTypeRegVec_13  (fuTypeVec_13),
    .io_in_fuTypeRegVec_14  (fuTypeVec_14),
    .io_in_fuTypeRegVec_15  (fuTypeVec_15),
    .io_in_fuTypeRegVec_16  (fuTypeVec_16),
    .io_in_fuTypeRegVec_17  (fuTypeVec_17),
    .io_out_fuBusyTableMask (_intWbBusyTableRead_0_io_out_fuBusyTableMask)
  );
  FuBusyTableWrite_42 fpWbBusyTableWrite_0 (
    .clock                     (clock),
    .reset                     (reset),
    .io_in_deqResp_valid
      (deqSelValidVec_0 & _entries_io_deqEntry_0_bits_payload_fpWen),
    .io_in_deqResp_bits_fuType (toBusyTableDeqResp_0_bits_fuType),
    .io_in_og0Resp_valid       (io_og0Resp_0_valid),
    .io_in_og0Resp_bits_fuType (io_og0Resp_0_bits_fuType),
    .io_out_fuBusyTable        (io_wbBusyTableWrite_0_fpWbBusyTable)
  );
  FuBusyTableRead_42 fpWbBusyTableRead_0 (
    .io_in_fuBusyTable      (io_wbBusyTableRead_0_fpWbBusyTable),
    .io_in_fuTypeRegVec_0   (fuTypeVec_0),
    .io_in_fuTypeRegVec_1   (fuTypeVec_1),
    .io_in_fuTypeRegVec_2   (fuTypeVec_2),
    .io_in_fuTypeRegVec_3   (fuTypeVec_3),
    .io_in_fuTypeRegVec_4   (fuTypeVec_4),
    .io_in_fuTypeRegVec_5   (fuTypeVec_5),
    .io_in_fuTypeRegVec_6   (fuTypeVec_6),
    .io_in_fuTypeRegVec_7   (fuTypeVec_7),
    .io_in_fuTypeRegVec_8   (fuTypeVec_8),
    .io_in_fuTypeRegVec_9   (fuTypeVec_9),
    .io_in_fuTypeRegVec_10  (fuTypeVec_10),
    .io_in_fuTypeRegVec_11  (fuTypeVec_11),
    .io_in_fuTypeRegVec_12  (fuTypeVec_12),
    .io_in_fuTypeRegVec_13  (fuTypeVec_13),
    .io_in_fuTypeRegVec_14  (fuTypeVec_14),
    .io_in_fuTypeRegVec_15  (fuTypeVec_15),
    .io_in_fuTypeRegVec_16  (fuTypeVec_16),
    .io_in_fuTypeRegVec_17  (fuTypeVec_17),
    .io_out_fuBusyTableMask (_fpWbBusyTableRead_0_io_out_fuBusyTableMask)
  );
  MultiWakeupQueue_4 wakeUpQueues_0 (
    .clock                               (clock),
    .reset                               (reset),
    .io_flush_redirect_valid             (io_flush_valid),
    .io_flush_redirect_bits_robIdx_flag  (io_flush_bits_robIdx_flag),
    .io_flush_redirect_bits_robIdx_value (io_flush_bits_robIdx_value),
    .io_flush_redirect_bits_level        (io_flush_bits_level),
    .io_flush_og0Fail                    (io_og0Resp_0_valid),
    .io_enq_valid                        (deqSelValidVec_0),
    .io_enq_bits_uop_fuType              (toBusyTableDeqResp_0_bits_fuType),
    .io_enq_bits_uop_robIdx_flag         (_entries_io_deqEntry_0_bits_status_robIdx_flag),
    .io_enq_bits_uop_robIdx_value
      (_entries_io_deqEntry_0_bits_status_robIdx_value),
    .io_enq_bits_uop_pdest               (_entries_io_deqEntry_0_bits_payload_pdest),
    .io_enq_bits_uop_fpWen               (_entries_io_deqEntry_0_bits_payload_fpWen),
    .io_enq_bits_uop_vecWen              (_entries_io_deqEntry_0_bits_payload_vecWen),
    .io_enq_bits_uop_v0Wen               (_entries_io_deqEntry_0_bits_payload_v0Wen),
    .io_enq_bits_lat
      ({1'h0,
        {_entries_io_deqEntry_0_bits_status_fuType_13,
         _entries_io_deqEntry_0_bits_status_fuType_11}
          | {2{_entries_io_deqEntry_0_bits_status_fuType_12}}}),
    .io_deq_valid                        (_wakeUpQueues_0_io_deq_valid),
    .io_deq_bits_fuType                  (_wakeUpQueues_0_io_deq_bits_fuType),
    .io_deq_bits_pdest                   (io_wakeupToIQ_0_bits_pdest),
    .io_deq_bits_fpWen                   (_wakeUpQueues_0_io_deq_bits_fpWen),
    .io_deq_bits_vecWen                  (_wakeUpQueues_0_io_deq_bits_vecWen),
    .io_deq_bits_v0Wen                   (_wakeUpQueues_0_io_deq_bits_v0Wen)
  );
  NewAgeDetector age (
    .clock         (clock),
    .reset         (reset),
    .io_enq_0      (s0_doEnqSelValidVec_0),
    .io_enq_1      (s0_doEnqSelValidVec_1),
    .io_canIssue_0 (deqCanIssue_0[1:0]),
    .io_canIssue_1 (deqCanIssue_1[1:0]),
    .io_out_0      (_age_io_out_0),
    .io_out_1      (_age_io_out_1)
  );
  AgeDetector_8 age_1 (
    .clock         (clock),
    .reset         (reset),
    .io_enq_0      (_entries_io_simpEntryEnqSelVec_0),
    .io_enq_1      (_entries_io_simpEntryEnqSelVec_1),
    .io_canIssue_0 (simpAgeDetectRequest_0),
    .io_canIssue_1 (simpAgeDetectRequest_1),
    .io_canIssue_2 ({requestForTrans_3, requestForTrans_2}),
    .io_canIssue_3 ({requestForTrans_3, requestForTrans_2} & ~_age_1_io_out_2),
    .io_out_0      (_age_1_io_out_0),
    .io_out_1      (_age_1_io_out_1),
    .io_out_2      (_age_1_io_out_2),
    .io_out_3      (_age_1_io_out_3)
  );
  AgeDetector_9 age_2 (
    .clock         (clock),
    .reset         (reset),
    .io_enq_0      (_entries_io_compEntryEnqSelVec_0),
    .io_enq_1      (_entries_io_compEntryEnqSelVec_1),
    .io_canIssue_0 (_deqCanIssue_0_17to4),
    .io_canIssue_1 (_deqCanIssue_1_17to4),
    .io_out_0      (_age_2_io_out_0),
    .io_out_1      (_age_2_io_out_1)
  );
  assign io_enq_0_ready = io_enq_0_ready_0;
  assign io_enq_1_ready = io_enq_1_ready_0;
  assign io_wakeupToIQ_0_valid = _wakeUpQueues_0_io_deq_valid;
  assign io_wakeupToIQ_0_bits_fpWen =
    _wakeUpQueues_0_io_deq_valid & _wakeUpQueues_0_io_deq_bits_fpWen;
  assign io_wakeupToIQ_0_bits_vecWen =
    _wakeUpQueues_0_io_deq_valid & _wakeUpQueues_0_io_deq_bits_vecWen;
  assign io_wakeupToIQ_0_bits_v0Wen =
    _wakeUpQueues_0_io_deq_valid & _wakeUpQueues_0_io_deq_bits_v0Wen;
  assign io_wakeupToIQ_0_bits_is0Lat =
    ({_wakeUpQueues_0_io_deq_bits_fuType[13], _wakeUpQueues_0_io_deq_bits_fuType[11]}
     | {2{_wakeUpQueues_0_io_deq_bits_fuType[12]}}) == 2'h0;
  assign io_validCntDeqVec_0 = io_validCntDeqVec_0_REG[4:0];
  assign io_validCntDeqVec_1 = io_validCntDeqVec_1_REG[4:0];
  assign io_deqDelay_1_valid = deqDelay_1_valid;
  assign io_deqDelay_1_bits_rf_1_0_addr = deqDelay_1_bits_rf_1_0_addr;
  assign io_deqDelay_1_bits_rf_0_0_addr = deqDelay_1_bits_rf_0_0_addr;
  assign io_deqDelay_1_bits_common_fuType = deqDelay_1_bits_common_fuType;
  assign io_deqDelay_1_bits_common_fuOpType = deqDelay_1_bits_common_fuOpType;
  assign io_deqDelay_1_bits_common_robIdx_flag = deqDelay_1_bits_common_robIdx_flag;
  assign io_deqDelay_1_bits_common_robIdx_value = deqDelay_1_bits_common_robIdx_value;
  assign io_deqDelay_1_bits_common_pdest = deqDelay_1_bits_common_pdest;
  assign io_deqDelay_1_bits_common_fpWen = deqDelay_1_bits_common_fpWen;
  assign io_deqDelay_1_bits_common_fpu_wflags = deqDelay_1_bits_common_fpu_wflags;
  assign io_deqDelay_1_bits_common_fpu_fmt = deqDelay_1_bits_common_fpu_fmt;
  assign io_deqDelay_1_bits_common_fpu_rm = deqDelay_1_bits_common_fpu_rm;
  assign io_deqDelay_1_bits_common_dataSources_0_value =
    deqDelay_1_bits_common_dataSources_0_value;
  assign io_deqDelay_1_bits_common_dataSources_1_value =
    deqDelay_1_bits_common_dataSources_1_value;
  assign io_deqDelay_1_bits_common_exuSources_0_value =
    deqDelay_1_bits_common_exuSources_0_value;
  assign io_deqDelay_1_bits_common_exuSources_1_value =
    deqDelay_1_bits_common_exuSources_1_value;
  assign io_deqDelay_0_valid = deqDelay_0_valid;
  assign io_deqDelay_0_bits_rf_2_0_addr = deqDelay_0_bits_rf_2_0_addr;
  assign io_deqDelay_0_bits_rf_1_0_addr = deqDelay_0_bits_rf_1_0_addr;
  assign io_deqDelay_0_bits_rf_0_0_addr = deqDelay_0_bits_rf_0_0_addr;
  assign io_deqDelay_0_bits_common_fuType = deqDelay_0_bits_common_fuType;
  assign io_deqDelay_0_bits_common_fuOpType = deqDelay_0_bits_common_fuOpType;
  assign io_deqDelay_0_bits_common_robIdx_flag = deqDelay_0_bits_common_robIdx_flag;
  assign io_deqDelay_0_bits_common_robIdx_value = deqDelay_0_bits_common_robIdx_value;
  assign io_deqDelay_0_bits_common_pdest = deqDelay_0_bits_common_pdest;
  assign io_deqDelay_0_bits_common_rfWen = deqDelay_0_bits_common_rfWen;
  assign io_deqDelay_0_bits_common_fpWen = deqDelay_0_bits_common_fpWen;
  assign io_deqDelay_0_bits_common_vecWen = deqDelay_0_bits_common_vecWen;
  assign io_deqDelay_0_bits_common_v0Wen = deqDelay_0_bits_common_v0Wen;
  assign io_deqDelay_0_bits_common_fpu_wflags = deqDelay_0_bits_common_fpu_wflags;
  assign io_deqDelay_0_bits_common_fpu_fmt = deqDelay_0_bits_common_fpu_fmt;
  assign io_deqDelay_0_bits_common_fpu_rm = deqDelay_0_bits_common_fpu_rm;
  assign io_deqDelay_0_bits_common_dataSources_0_value =
    deqDelay_0_bits_common_dataSources_0_value;
  assign io_deqDelay_0_bits_common_dataSources_1_value =
    deqDelay_0_bits_common_dataSources_1_value;
  assign io_deqDelay_0_bits_common_dataSources_2_value =
    deqDelay_0_bits_common_dataSources_2_value;
  assign io_deqDelay_0_bits_common_exuSources_0_value =
    deqDelay_0_bits_common_exuSources_0_value;
  assign io_deqDelay_0_bits_common_exuSources_1_value =
    deqDelay_0_bits_common_exuSources_1_value;
  assign io_deqDelay_0_bits_common_exuSources_2_value =
    deqDelay_0_bits_common_exuSources_2_value;
endmodule

