// Seed: 1138377491
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    .id_11(id_7),
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6  = id_9;
  assign id_11 = id_11;
  assign id_3  = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_4 = 1'b0;
  module_0(
      id_4, id_1, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_1
  );
endmodule
