
*** Running vivado
    with args -log design_1_auto_cc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_cc_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_auto_cc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 385.547 ; gain = 84.367
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_0' [u:/Desktop/MP-2/hw/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_11_axi_clock_converter' [u:/Desktop/MP-2/hw/design_1/ipshared/c526/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [u:/Desktop/MP-2/hw/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [u:/Desktop/MP-2/hw/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_11_lite_async' [u:/Desktop/MP-2/hw/design_1/ipshared/c526/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (2#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake' (3#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_11_lite_async' (4#1) [u:/Desktop/MP-2/hw/design_1/ipshared/c526/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_11_lite_async__parameterized0' [u:/Desktop/MP-2/hw/design_1/ipshared/c526/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized0' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized0' (4#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_11_lite_async__parameterized0' (4#1) [u:/Desktop/MP-2/hw/design_1/ipshared/c526/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_11_lite_async__parameterized1' [u:/Desktop/MP-2/hw/design_1/ipshared/c526/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized1' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized1' (4#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_11_lite_async__parameterized1' (4#1) [u:/Desktop/MP-2/hw/design_1/ipshared/c526/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_11_lite_async__parameterized2' [u:/Desktop/MP-2/hw/design_1/ipshared/c526/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized2' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized2' (4#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_11_lite_async__parameterized2' (4#1) [u:/Desktop/MP-2/hw/design_1/ipshared/c526/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [u:/Desktop/MP-2/hw/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (5#1) [u:/Desktop/MP-2/hw/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_11_axi_clock_converter' (6#1) [u:/Desktop/MP-2/hw/design_1/ipshared/c526/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_0' (7#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 505.016 ; gain = 203.836
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 505.016 ; gain = 203.836
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 749.379 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 749.379 ; gain = 448.199
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 749.379 ; gain = 448.199
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 749.379 ; gain = 448.199
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 749.379 ; gain = 448.199
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 749.379 ; gain = 448.199
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 749.379 ; gain = 448.199
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 749.379 ; gain = 448.199
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 749.379 ; gain = 448.199
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:05 . Memory (MB): peak = 749.379 ; gain = 448.199
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:05 . Memory (MB): peak = 749.379 ; gain = 448.199
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:05 . Memory (MB): peak = 749.379 ; gain = 448.199
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:05 . Memory (MB): peak = 749.379 ; gain = 448.199
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:05 . Memory (MB): peak = 749.379 ; gain = 448.199
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:05 . Memory (MB): peak = 749.379 ; gain = 448.199

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     6|
|2     |LUT2 |     5|
|3     |LUT3 |     2|
|4     |LUT4 |     5|
|5     |LUT5 |    20|
|6     |LUT6 |    15|
|7     |FDRE |   258|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:05 . Memory (MB): peak = 749.379 ; gain = 448.199
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:11 . Memory (MB): peak = 1169.734 ; gain = 872.336
