0.7
2020.2
Nov 18 2020
09:47:47
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/MeanShiftCore_tb.sv,1753325370,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv,,MeanShiftCore_tb,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_Histogram.sv,1753325506,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv,,tb_Histogram,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_camshift.sv,1753517671,systemVerilog,,,,tb_mean_scale_xy,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv,1753423728,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_camshift.sv,,tb_ScaleController,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv,1749523718,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_Histogram.sv,,tb_uart,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/VGA_Controller.sv,1749181500,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/frame_buffer.sv,,VGA_Controller;pixel_clk_gen;pixel_counter;vga_decoder,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/btn_debounce.v,1749517508,verilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/btn_debounce_keep.v,,btn_debounce,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v,1743556980,verilog,,,,BCDtoSEG_decoder;clk_div_1khz;counter_2bit;decoder_2x4;digitSplitter;fndController;mux_4x1;mux_4x1_1bit,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/UART_FIFO_STOPWATCH/uart.v,1749537548,verilog,,,,baud_tick_gen;uart;uart_rx;uart_tx,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/VGA_code/UART_TX.v,1749086396,verilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/btn_debounce.v,,UART_TX;baud_tick_genp,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/new/gesture.sv,1753146160,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv,,gesture;gesture_to_number,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/BackProjection.sv,1753274686,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/HSV_Filter.sv,,BPBuffer;BackProjection;SimilarityCalc,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/HSV_Filter.sv,1753179268,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/Histogram.sv,,HSV_Filter,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/Histogram.sv,1753327884,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP_for_pen.sv,,Histogram;Histogram_Control_Unit;Histrogram_ram,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv,1749625980,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/UpDownNumber.sv,,ISP;background_rom;cartoon_filter;checkerboard_mask;chromakey;gaussian;sobel_filter,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP_for_pen.sv,1753180592,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_MemController.sv,,ISP_for_pen;cursor_detector;dense_pixel;erosion,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv,1753521286,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv,,MeanShiftCore;MeanShift_ControlUnit;MeanShift_Datapath,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_MemController.sv,1749192912,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/QVGA_MemController.sv,,OV7670_MemController,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv,1753523453,systemVerilog,,,,OV7670_VGA_Display;clk_div_100M_to_10Hz;mux3x1;mux_14bit;mux_2x1;reg_x_y;xy_min_max_calc,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/QVGA_MemController.sv,1753516468,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/VGA_Controller.sv,,QVGA_MemController,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/UpDownNumber.sv,1749450240,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/User_Tracking_UART_Tx.sv,,updown_number,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/User_Tracking_UART_Tx.sv,1753150148,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv,,User_Tracking_UART_Tx,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/btn_debounce_keep.v,1753146654,verilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v,,btn_debounce_keep,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/emoji_selector.sv,1749620948,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/framebuffer_160x120_write.sv,,emoji_selector,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/frame_buffer.sv,1749622248,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/frame_buffer_320x240.sv,,frame_buffer_160x120_cursor,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/frame_buffer_320x240.sv,1753264130,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/new/gesture.sv,,frame_buffer_320x240,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/framebuffer_160x120_write.sv,1749621278,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv,,frame_buffer_160x120_draw_erase,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv,1753523430,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/MeanShiftCore_tb.sv,,scale_Calc;sqrt_lut,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv,1749089300,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv,,I2C_clk_gen;OV7670_config_rom;SCCB_controlUnit;SCCB_intf,,uvm,,,,,,
D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/uart_cu.sv,1749541554,systemVerilog,,D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/emoji_selector.sv,,uart_cu,,uvm,,,,,,
