$date
	Sat Oct 22 20:13:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#310891
b10100 !
1"
#310894
b10100 &
b10100 %
1$
#310895
0"
#310898
b1010 &
b1010 %
#310902
b101 &
b101 %
#310906
b10000 &
b10000 %
#310910
b1000 &
b1000 %
#310914
b100 &
b100 %
#310918
b10 &
b10 %
#310922
b1 &
b1 %
1#
#310926
b0 &
0#
b0 %
0$
#1392945
b11100 !
1"
#1392946
b11100 &
b11100 %
1$
#1392947
0"
#1392950
b1110 &
b1110 %
#1392954
b111 &
b111 %
#1392958
b10110 &
b10110 %
#1392962
b1011 &
b1011 %
#1392966
b100010 &
b100010 %
#1392970
b10001 &
b10001 %
#1392974
b110100 &
b110100 %
#1392978
b11010 &
b11010 %
#1392982
b1101 &
b1101 %
#1392986
b101000 &
b101000 %
#1392990
b10100 &
b10100 %
#1392994
b1010 &
b1010 %
#1392998
b101 &
b101 %
#1393002
b10000 &
b10000 %
#1393006
b1000 &
b1000 %
#1393010
b100 &
b100 %
#1393014
b10 &
b10 %
#1393018
b1 &
b1 %
1#
#1393022
b0 &
0#
b0 %
0$
#2360737
b10101 !
1"
#2360738
b10101 &
b10101 %
1$
#2360739
0"
#2360742
b1000000 &
b1000000 %
#2360746
b100000 &
b100000 %
#2360750
b10000 &
b10000 %
#2360754
b1000 &
b1000 %
#2360758
b100 &
b100 %
#2360762
b10 &
b10 %
#2360766
b1 &
1#
b1 %
#2360770
b0 &
b0 %
0#
0$
#4500012
