// Seed: 4197752694
module module_0 (
    input uwire id_0,
    input wand  id_1,
    input wand  id_2,
    input tri0  id_3
);
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd88,
    parameter id_3 = 32'd92
) (
    input uwire id_0,
    input tri0  _id_1,
    input tri1  id_2,
    input wor   _id_3
);
  logic [-1  +  id_3 : id_1] id_5;
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0
  );
  assign id_5 = (-1 >= id_1);
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3 = id_3;
  wire id_4;
  wire [-1 'h0 : -1] id_5;
endmodule
module module_3 #(
    parameter id_11 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout logic [7:0] id_7;
  output reg id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  for (id_10 = 1; -1; id_6 = id_3)
  if ("" <= 1) assign id_6 = 1'b0;
  else begin : LABEL_0
    localparam id_11 = 1;
    assign id_7[id_11 : 1] = id_2;
  end
  logic [1 : 1] id_12;
  wire id_13;
  ;
  module_2 modCall_1 (
      id_12,
      id_4
  );
endmodule
