/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [8:0] _04_;
  reg [8:0] _05_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [19:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_8z ? celloutsig_0_5z[2] : celloutsig_0_3z[2];
  assign celloutsig_0_18z = celloutsig_0_16z[2] ? celloutsig_0_6z : celloutsig_0_1z;
  assign celloutsig_0_4z = !(celloutsig_0_0z ? in_data[52] : celloutsig_0_2z);
  assign celloutsig_1_19z = !(celloutsig_1_18z ? celloutsig_1_6z : celloutsig_1_10z[0]);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : in_data[1]);
  assign celloutsig_0_27z = !(celloutsig_0_26z ? celloutsig_0_26z : celloutsig_0_0z);
  assign celloutsig_0_0z = ~(in_data[95] | in_data[30]);
  assign celloutsig_0_6z = ~(celloutsig_0_5z[8] | celloutsig_0_3z[3]);
  assign celloutsig_0_20z = ~(celloutsig_0_19z | celloutsig_0_6z);
  assign celloutsig_0_49z = ~((celloutsig_0_30z | celloutsig_0_29z) & (celloutsig_0_35z | celloutsig_0_3z[3]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z[2] | _01_) & (in_data[115] | celloutsig_1_2z[8]));
  assign celloutsig_0_15z = ~((celloutsig_0_1z | celloutsig_0_9z) & (celloutsig_0_3z[5] | celloutsig_0_7z));
  assign celloutsig_0_23z = ~((celloutsig_0_8z | in_data[35]) & (celloutsig_0_4z | celloutsig_0_6z));
  assign celloutsig_1_18z = celloutsig_1_5z[2] | celloutsig_1_5z[1];
  reg [3:0] _20_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 4'h0;
    else _20_ <= { celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_35z };
  assign out_data[3:0] = _20_;
  reg [11:0] _21_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 12'h000;
    else _21_ <= in_data[167:156];
  assign { _03_[11:10], _00_, _03_[8:1], _01_ } = _21_;
  reg [8:0] _22_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 9'h000;
    else _22_ <= celloutsig_1_2z[9:1];
  assign { _04_[8], _02_, _04_[6:0] } = _22_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 9'h000;
    else _05_ <= { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_16z = { in_data[60:46], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z } & { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[18:12] / { 1'h1, in_data[73:70], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z } / { 1'h1, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_5z[4:0], celloutsig_0_2z, celloutsig_0_3z } >= in_data[50:38];
  assign celloutsig_0_26z = { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_2z } >= { celloutsig_0_5z[8:7], celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_35z = { celloutsig_0_24z[3], celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_9z } > { celloutsig_0_24z[3], celloutsig_0_7z, celloutsig_0_32z };
  assign celloutsig_1_6z = _03_[7:2] > in_data[107:102];
  assign celloutsig_0_17z = celloutsig_0_5z[14:9] > { celloutsig_0_10z[4:0], celloutsig_0_4z };
  assign celloutsig_0_9z = ! { in_data[54:46], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_8z = in_data[16:12] || { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_10z = { in_data[29:24], celloutsig_0_8z } % { 1'h1, celloutsig_0_3z[5:0] };
  assign celloutsig_0_31z = celloutsig_0_6z ? { celloutsig_0_3z[2:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_8z } : { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_32z = celloutsig_0_4z ? celloutsig_0_31z[5:2] : { celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_20z };
  assign celloutsig_0_5z = - { celloutsig_0_3z[5:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_10z = - { in_data[149:147], celloutsig_1_3z };
  assign celloutsig_0_21z = - { in_data[62], celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_1_2z = ~ in_data[143:134];
  assign celloutsig_0_2z = | in_data[57:54];
  assign celloutsig_1_5z = { _04_[2:1], celloutsig_1_3z, celloutsig_1_3z } >>> _03_[6:3];
  assign celloutsig_0_13z = { celloutsig_0_5z[8:7], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z } - in_data[68:56];
  assign celloutsig_0_24z = { _05_[4:2], celloutsig_0_6z } ~^ { celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_19z = ~((celloutsig_0_5z[12] & celloutsig_0_13z[7]) | celloutsig_0_0z);
  assign celloutsig_0_29z = ~((celloutsig_0_17z & celloutsig_0_10z[6]) | celloutsig_0_27z);
  assign celloutsig_0_30z = ~((celloutsig_0_19z & celloutsig_0_16z[17]) | celloutsig_0_24z[1]);
  assign { _03_[9], _03_[0] } = { _00_, _01_ };
  assign _04_[7] = _02_;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z };
endmodule
