$date
	Thu Sep 03 14:52:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 16 " in [15:0] $end
$var reg 4 # sel [3:0] $end
$scope module m1 $end
$var wire 16 $ ip [15:0] $end
$var wire 4 % s [3:0] $end
$var wire 4 & w [3:0] $end
$var wire 1 ! op $end
$scope module m1 $end
$var wire 4 ' ip [3:0] $end
$var wire 1 ( op $end
$var wire 2 ) s [1:0] $end
$upscope $end
$scope module m2 $end
$var wire 4 * ip [3:0] $end
$var wire 1 + op $end
$var wire 2 , s [1:0] $end
$upscope $end
$scope module m3 $end
$var wire 4 - ip [3:0] $end
$var wire 1 . op $end
$var wire 2 / s [1:0] $end
$upscope $end
$scope module m4 $end
$var wire 4 0 ip [3:0] $end
$var wire 1 1 op $end
$var wire 2 2 s [1:0] $end
$upscope $end
$scope module m5 $end
$var wire 4 3 ip [3:0] $end
$var wire 1 ! op $end
$var wire 2 4 s [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 4
b0 3
b0 2
01
b1000 0
b0 /
0.
b0 -
b0 ,
0+
b0 *
b0 )
0(
b0 '
b0 &
b0 %
b1000000000000000 $
b0 #
b1000000000000000 "
0!
$end
#3
b1 )
b1 ,
b1 /
b1 2
b1 #
b1 %
#6
b10 )
b10 ,
b10 /
b10 2
b10 #
b10 %
#9
b1000 &
b1000 3
11
b11 )
b11 ,
b11 /
b11 2
b11 #
b11 %
#12
b0 &
b0 3
01
b0 )
b0 ,
b0 /
b0 2
b1 4
b100 #
b100 %
#15
b1 )
b1 ,
b1 /
b1 2
b101 #
b101 %
#18
b10 )
b10 ,
b10 /
b10 2
b110 #
b110 %
#21
b1000 &
b1000 3
11
b11 )
b11 ,
b11 /
b11 2
b111 #
b111 %
#24
b0 &
b0 3
01
b0 )
b0 ,
b0 /
b0 2
b10 4
b1000 #
b1000 %
#27
b1 )
b1 ,
b1 /
b1 2
b1001 #
b1001 %
#30
b10 )
b10 ,
b10 /
b10 2
b1010 #
b1010 %
#33
b1000 &
b1000 3
11
b11 )
b11 ,
b11 /
b11 2
b1011 #
b1011 %
#36
b0 &
b0 3
01
0!
b0 )
b0 ,
b0 /
b0 2
b11 4
b1100 #
b1100 %
#39
b1 )
b1 ,
b1 /
b1 2
b1101 #
b1101 %
#42
b10 )
b10 ,
b10 /
b10 2
b1110 #
b1110 %
#45
1!
b1000 &
b1000 3
11
b11 )
b11 ,
b11 /
b11 2
b1111 #
b1111 %
