
///////////////////////////////////
// Efinity Synthesis Started 
// Apr 26, 2024 14:06:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:10:39
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'WRITE' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:95)
[EFX-0010 VERI-ERROR] 'WR_CONDITION' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:98)
[EFX-0010 VERI-ERROR] 'WR_CONDITION' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0010 VERI-ERROR] 'post_hold_state' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:105)
[EFX-0010 VERI-ERROR] 'WR_FIFO_DATA' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:106)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:121)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:12:44
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'post_hold_state' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:106)
[EFX-0010 VERI-ERROR] 'WR_FIFO_DATA' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:107)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:122)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:14:28
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'endmodule' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:120)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endmodule' used in incorrect context (VERI-2344) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:120)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:15:06
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'DECODE' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:62)
[EFX-0010 VERI-ERROR] 'DECODE' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:65)
[EFX-0010 VERI-ERROR] 'HIGH' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:74)
[EFX-0010 VERI-ERROR] 'HIGH' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:77)
[EFX-0010 VERI-ERROR] 'LOW' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:82)
[EFX-0010 VERI-ERROR] 'HIGH' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0010 VERI-ERROR] 'LOW' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:88)
[EFX-0010 VERI-ERROR] 'DECODE' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:96)
[EFX-0010 VERI-ERROR] 'RESET' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0010 VERI-ERROR] 'LOW' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0010 VERI-ERROR] 'RESET' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:109)
[EFX-0010 VERI-ERROR] 'RESET' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0010 VERI-ERROR] module 'ws2812_interface' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:121)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:16:24
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:22)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:22)
[EFX-0010 VERI-ERROR] syntax error near 'uartrx' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:28)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:33)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:43)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:53)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:61)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:17:00
///////////////////////////////////

[EFX-0010 VERI-ERROR] instantiating unknown module 'uart_rx' (VERI-1063) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:33)
[EFX-0021 ERROR] Verific elaboration of module 'ws2812_phy' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:18:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:38:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:05:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:13:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:33:59
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:15)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:34:22
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'output' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:7)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'output' used in incorrect context (VERI-2344) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:7)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:34:43
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:35:41
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:38:14
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:59:18
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:03:24
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:04:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:05:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:08:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:09:29
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:11:18
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:16:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:17:37
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:18:21
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'start' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:58)
[EFX-0010 VERI-ERROR] module 'ws2812_interface' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:126)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:19:37
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:20:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:22:37
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:24:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:27:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:30:13
///////////////////////////////////

[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:30:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:31:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:32:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:58:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 14:37:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 14:44:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 14:52:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:09:45
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'state' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:121)
[EFX-0010 VERI-ERROR] single value range is not allowed in this mode of Verilog (VERI-1412) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0010 VERI-ERROR] module 'ws2812_interface' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:139)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:10:57
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:22:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:24:04
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:55)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'led_num' is not permitted (VERI-1100) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:56)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:127)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:24:28
///////////////////////////////////

[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'led_num' is not permitted (VERI-1100) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:56)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:127)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:25:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:34:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:49:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:55:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 16:25:25
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'num_leds' is not a constant (VERI-1188) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:12)
[EFX-0010 VERI-ERROR] module 'ws2812_interface' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:143)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 16:26:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 16:46:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 17:45:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 18:03:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 18:09:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 18:17:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 18:28:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 18:50:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 18:55:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 19:02:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:25:17
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'count' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:121)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:25:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:30:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:40:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:41:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:41:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:46:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:47:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 12:36:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 12:56:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 12:57:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 12:58:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 12:59:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 13:53:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 14:35:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:02:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:16:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:37:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:45:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:02:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:16:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:20:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:40:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:47:57
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 17:53:57
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:07:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:19:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:22:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:26:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 19:07:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:05:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:33:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:36:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:42:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:59:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:02:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:18:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:29:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:36:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 11:52:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:00:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:10:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:14:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:22:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:38:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:42:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 15:01:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:22:49
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '[' (VERI-1137) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0010 VERI-ERROR] syntax error near '[' (VERI-1137) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:143)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:23:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] concurrent assignment to a non-net 'data_depth' is not permitted (VERI-1195) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:55)
[EFX-0021 ERROR] Verific elaboration of module 'ws2812_phy' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:25:58
///////////////////////////////////

[EFX-0010 VERI-ERROR] concurrent assignment to a non-net 'data_depth' is not permitted (VERI-1195) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:55)
[EFX-0021 ERROR] Verific elaboration of module 'ws2812_phy' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:26:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:28:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 18:50:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 09:36:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 09:43:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:01:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:11:40
///////////////////////////////////

[EFX-0010 VERI-ERROR] index 8 is out of range [7:0] for 'fifo_read_data' (VERI-1216) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:72)
[EFX-0021 ERROR] Verific elaboration of module 'ws2812_phy' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:11:55
///////////////////////////////////

[EFX-0010 VERI-ERROR] index 8 is out of range [7:0] for 'fifo_read_data' (VERI-1216) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:72)
[EFX-0021 ERROR] Verific elaboration of module 'ws2812_phy' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:17:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:21:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:24:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:32:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 11:48:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 12:10:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 12:20:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 12:54:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 14:10:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 14:32:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 14:42:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 15:39:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 15:53:08
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '[' (VERI-1137) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:109)
[EFX-0010 VERI-ERROR] syntax error near '[' (VERI-1137) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:110)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:142)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:00:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:11:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:47:17
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:23)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:23)
[EFX-0010 VERI-ERROR] 'backward' is not declared (VERI-1128) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:110)
[EFX-0010 VERI-ERROR] 'forward' is not declared (VERI-1128) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:112)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:143)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:48:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:13:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:32:46
///////////////////////////////////

[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'num_leds' is not permitted (VERI-1100) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:80)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:154)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:32:57
///////////////////////////////////

[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'num_leds' is not permitted (VERI-1100) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:80)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:154)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:33:16
///////////////////////////////////

[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'num_leds' is not permitted (VERI-1100) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:80)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:154)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:33:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:46:37
///////////////////////////////////

