// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "qcom-ipq8064-v2.0-smb208.dtsi"

#include <dt-bindings/input/input.h>

/ {
	chosen {
		bootargs = "console=ttyMSM0,115200n8 rootfstype=squashfs noinitrd"; 
		/* append to bootargs adding the root deviceblock nbr from bootloader */
		append-rootblock = "ubi.mtd=";
	};
};

&qcom_pinmux {
	/* eax500 routers reuse the pcie2 reset pin for switch reset pin */
	switch_reset: switch_reset_pins {
		mux {
			pins = "gpio63";
			function = "gpio";
			drive-strength = <12>;
			bias-pull-up;
		};
	};
};

&hs_phy_0 {
	status = "okay";
};

&ss_phy_0 {
	status = "okay";
};

&usb3_0 {
	status = "okay";
};

&hs_phy_1 {
	status = "okay";
};

&ss_phy_1 {
	status = "okay";
};

&usb3_1 {
	status = "okay";
};

&pcie0 {
	status = "okay";

	max-link-speed = <1>;
};

&pcie1 {
	status = "okay";
};

&nand {
	status = "okay";

	nand@0 {
		reg = <0>;
		compatible = "qcom,nandcs";

		nand-ecc-strength = <4>;
		nand-bus-width = <8>;
		nand-ecc-step-size = <512>;

			partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			SBL1@0 {
				label = "SBL1";
				reg = <0x0000000 0x0040000>;
				read-only;
			};

			MIBIB@40000 {
				label = "MIBIB";
				reg = <0x0040000 0x0140000>;
				read-only;
			};

			SBL2@180000 {
				label = "SBL2";
				reg = <0x0180000 0x0140000>;
				read-only;
			};

			SBL3@2c0000 {
				label = "SBL3";
				reg = <0x02c0000 0x0280000>;
				read-only;
			};

			DDRCONFIG@540000 {
				label = "DDRCONFIG";
				reg = <0x0540000 0x0120000>;
			};

			SSD@660000 {
				label = "SSD";
				reg = <0x0660000 0x0120000>;
			};
			
			TZ@780000 {
				label = "TZ";
				reg = <0x0780000 0x0280000>;
			};

			RPM@a00000 {
				label = "RPM";
				reg = <0x0a00000 0x0280000>;
				read-only;
			};

			art: art@c80000 {
				label = "art";
				reg = <0x0c80000 0x0140000>;
			};

			APPSBL@dc0000 {
				label = "APPSBL";
				reg = <0x0dc0000 0x0100000>;
			};
			
			u_env@ec0000 {
				label = "u_env";
				reg = <0x0ec0000 0x0040000>;
			};
			
			s_env@f00000 {
				label = "s_env";
				reg = <0x0f00000 0x0040000>;
			};
			
			devinfo@f40000 {
				label = "devinfo";
				reg = <0x0f40000 0x0040000>;
			};
			
			linux@f80000 { 
				label = "linux";
				reg = <0x0f80000 0x2800000>;
			};
						
			linux2@3780000 {
				label = "linux2";
				reg = <0x3780000 0x27C0000>;
			};
			
			
			nvram@5F40000 {
				label = "nvram";
				reg = <0x5F40000 0x0040000>;
			};
			
			ddwrt@5f80000 {
				label = "ddwrt";
				reg = <0x5f80000 0x2080000>;
			};

				};
	};

	gpio-leds {
		compatible = "gpio-leds";
		pinctrl-0 = <&led_pins>;
		pinctrl-names = "default";

		wps {
			label = "ea8500:green:wps";
			gpios = <&qcom_pinmux 53 GPIO_ACTIVE_HIGH>;
		};

		power: power {
			label = "ea8500:white:power";
			gpios = <&qcom_pinmux 6 GPIO_ACTIVE_LOW>;
			default-state = "keep";
		};

		wifi {
			label = "ea8500:green:wifi";
			gpios = <&qcom_pinmux 54 GPIO_ACTIVE_HIGH>;
		};
	};
};


&mdio0 {
	status = "okay";

	pinctrl-0 = <&mdio0_pins>;
	pinctrl-names = "default";

	/* Switch from documentation require at least 10ms for reset */
	reset-gpios = <&qcom_pinmux 63 GPIO_ACTIVE_HIGH>;
	reset-post-delay-us = <12000>;

			phy0: ethernet-phy@0 {
				device_type = "ethernet-phy";
				reg = <0>;
				qca,ar8327-initvals = <
					0x00004 0x7600000   /* PAD0_MODE */
					0x00008 0x1000000   /* PAD5_MODE */
					0x0000c 0x80        /* PAD6_MODE */
					0x00010 0x2613a0    /* PWS_REG */
					0x000e4 0x6a545     /* MAC_POWER_SEL */
					0x000e0 0xc74164de  /* SGMII_CTRL */
					0x0007c 0x4e        /* PORT0_STATUS */
					0x00094 0x4e        /* PORT6_STATUS */
					>;
			};

			phy4: ethernet-phy@4 {
				device_type = "ethernet-phy";
				reg = <4>;
			};

};

&gmac1 {
	status = "okay";

	phy-mode = "rgmii";
	qcom,id = <1>;

	pinctrl-0 = <&rgmii2_pins>;
	pinctrl-names = "default";

	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};

&gmac2 {
	status = "okay";

	phy-mode = "sgmii";
	qcom,id = <2>;

	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};

&adm_dma {
	status = "okay";
};
