
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 3.10000000000000000000;
3.10000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18   98342.6      1.25     217.3    4736.7                          
    0:00:18   98342.6      1.25     217.3    4736.7                          
    0:00:19   98582.0      1.25     217.3    4736.7                          
    0:00:19   98821.4      1.25     217.3    4736.7                          
    0:00:19   99060.8      1.25     217.3    4736.7                          
    0:00:33  103200.6      0.77     136.3     199.5                          
    0:00:34  103181.4      0.77     136.3     199.5                          
    0:00:34  103181.4      0.77     136.3     199.5                          
    0:00:34  103181.9      0.76     136.3     199.5                          
    0:00:34  103181.9      0.76     136.3     199.5                          
    0:00:44   87092.4      0.82     128.8     199.5                          
    0:00:45   87094.8      0.77     125.3     199.5                          
    0:00:47   87093.5      0.76     122.6     184.9                          
    0:00:48   87100.6      0.74     119.7     177.6                          
    0:00:48   87109.4      0.72     117.6     172.8                          
    0:00:49   87118.5      0.72     115.8     172.8                          
    0:00:49   87125.9      0.71     114.5     170.3                          
    0:00:50   87151.4      0.69     113.4     170.3                          
    0:00:51   87162.9      0.69     112.6     167.9                          
    0:00:51   87174.6      0.68     111.7     160.6                          
    0:00:52   87180.2      0.68     111.4     153.3                          
    0:00:52   87186.6      0.67     110.8     150.9                          
    0:00:52   87196.9      0.67     110.5     150.9                          
    0:00:53   87201.4      0.67     110.1     148.4                          
    0:00:53   87203.3      0.67     110.0     148.4                          
    0:00:53   86734.9      0.67     110.0     148.4                          
    0:00:53   86734.9      0.67     110.0     148.4                          
    0:00:54   86741.3      0.67     110.0     119.2                          
    0:00:54   86753.5      0.67     110.0      90.0                          
    0:00:55   86763.1      0.67     110.0      60.8                          
    0:00:55   86771.3      0.67     110.0      31.6                          
    0:00:55   86777.7      0.67     110.0       2.4                          
    0:00:55   86778.8      0.67     110.0       0.0                          
    0:00:56   86778.8      0.67     110.0       0.0                          
    0:00:56   86778.8      0.67     110.0       0.0                          
    0:00:56   86778.8      0.67     110.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:56   86778.8      0.67     110.0       0.0                          
    0:00:56   86797.9      0.66     109.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:56   86800.9      0.65     109.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:56   86825.3      0.65     108.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:56   86850.1      0.65     107.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:00:56   86864.4      0.65     106.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:56   86895.8      0.64     105.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:56   86922.4      0.64     105.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:57   86947.4      0.63     103.8      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   87011.3      0.63     101.5     121.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   87046.9      0.63      99.5     121.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   87085.2      0.62      97.1     121.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:57   87104.1      0.62      96.7     121.1 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:00:57   87117.1      0.61      96.3     121.1 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:00:57   87138.9      0.61      95.1     121.1 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:57   87159.4      0.61      94.4     121.1 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:57   87167.7      0.60      94.1     121.1 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:57   87199.9      0.60      93.8     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:57   87249.6      0.60      90.5     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   87285.5      0.60      88.1     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   87312.4      0.60      86.5     193.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   87322.7      0.59      86.1     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:58   87333.7      0.58      85.9     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87335.2      0.58      85.8     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87343.2      0.58      85.5     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:58   87354.9      0.58      85.1     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87384.5      0.58      84.3     193.7 path/path/path/genblk1.add_in_reg[39]/D
    0:00:58   87404.1      0.58      83.9     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:00:58   87430.5      0.57      83.2     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87440.6      0.57      83.0     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87458.4      0.57      82.5     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:59   87477.0      0.56      81.5     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87509.7      0.56      79.7     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87514.0      0.56      79.6     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87526.5      0.56      79.0     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87542.7      0.56      78.3     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87553.6      0.55      78.0     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:59   87555.8      0.55      78.0     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:59   87568.0      0.55      77.7     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:59   87586.4      0.55      76.7     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87618.5      0.54      75.1     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87625.5      0.54      75.0     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87626.0      0.53      75.0     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87640.1      0.53      74.6     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87653.9      0.53      74.2     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87671.5      0.53      73.8     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:00   87697.8      0.53      72.9     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:00   87727.3      0.53      71.7     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   87739.8      0.53      71.4     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87762.4      0.52      70.8     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:00   87776.8      0.52      70.5     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:00   87777.3      0.52      70.4     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:00   87792.2      0.51      69.7     193.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   87802.1      0.51      69.5     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87822.3      0.51      69.3     193.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:01   87834.5      0.51      68.6     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   87857.9      0.51      67.5     193.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   87882.9      0.50      66.4     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   87895.2      0.49      65.8     193.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   87906.9      0.49      65.3     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   87925.0      0.49      64.8     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   87946.2      0.49      63.7     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   87958.2      0.49      63.1     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   87964.9      0.49      62.9     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:01   87968.9      0.48      62.7     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:01   87980.3      0.48      62.4     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:01   87983.0      0.47      62.3     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:01   87997.1      0.47      62.1     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:02   87998.7      0.47      62.0     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88011.2      0.47      61.7     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88025.3      0.47      61.5     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88040.7      0.47      61.1     193.7 path/path/path/genblk1.add_in_reg[39]/D
    0:01:02   88057.2      0.47      60.4     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88059.6      0.47      60.2     193.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88071.5      0.47      59.4     193.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88071.0      0.46      59.4     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88081.9      0.46      59.2     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88100.5      0.46      58.9     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88112.0      0.46      58.7     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88132.2      0.46      58.0     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88143.1      0.46      57.4     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88156.7      0.46      56.8     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88166.0      0.45      56.6     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88175.5      0.45      56.2     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88180.3      0.45      55.9     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88196.8      0.45      55.7     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88214.6      0.45      55.3     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88215.4      0.45      55.3     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88218.6      0.45      55.1     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88219.4      0.44      55.0     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88227.9      0.44      54.8     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88230.9      0.44      54.6     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88235.7      0.44      54.2     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88251.6      0.43      53.9     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88259.1      0.43      53.5     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88269.2      0.43      52.9     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88284.1      0.43      52.2     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88293.9      0.43      52.1     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88305.6      0.43      51.5     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88306.9      0.43      51.5     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88306.9      0.43      51.5     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88314.7      0.42      51.2     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88338.3      0.42      50.3     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88338.1      0.42      50.2     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88350.8      0.42      50.0     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88350.6      0.42      50.0     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88352.2      0.42      49.8     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88355.4      0.42      49.8     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:05   88366.5      0.41      49.4     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88367.3      0.41      49.3     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88372.6      0.41      49.3     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88375.0      0.41      49.2     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88385.4      0.41      48.9     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88385.7      0.41      48.8     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88400.6      0.41      48.6     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88418.9      0.41      47.9     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88433.6      0.41      47.4     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88441.8      0.40      47.1     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88442.6      0.40      47.1     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88463.6      0.40      46.4     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88464.2      0.40      46.4     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:06   88470.3      0.40      46.3     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88478.5      0.40      45.9     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:06   88494.5      0.40      45.5     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88507.2      0.40      44.9     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88507.2      0.40      44.9     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88515.2      0.39      44.7     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88516.0      0.39      44.6     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88516.0      0.39      44.6     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88516.0      0.39      44.6     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88533.8      0.39      44.1     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88551.4      0.39      43.6     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88559.1      0.39      43.5     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88574.5      0.39      43.3     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88575.3      0.39      43.3     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88587.3      0.39      42.9     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88595.6      0.38      42.5     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88598.5      0.38      42.4     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:07   88599.0      0.38      42.4     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88602.2      0.38      42.3     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88614.4      0.38      42.2     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88630.7      0.38      42.0     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88639.7      0.38      41.9     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88654.3      0.38      41.5     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:08   88672.7      0.38      41.2     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88699.8      0.37      40.5     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88706.7      0.37      40.4     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88707.5      0.37      40.4     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88712.3      0.37      40.1     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88712.3      0.37      40.1     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88720.8      0.36      39.9     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88721.4      0.36      39.8     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88721.4      0.36      39.7     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88722.2      0.36      39.7     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88725.6      0.36      39.6     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88731.7      0.36      39.5     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88734.1      0.36      39.4     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88734.4      0.35      39.3     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88753.6      0.35      38.7     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88759.1      0.35      38.4     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88760.5      0.35      38.4     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88777.8      0.35      37.9     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88777.8      0.35      37.9     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88777.8      0.35      37.9     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:10   88780.4      0.35      37.8     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88780.7      0.35      37.8     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88781.2      0.35      37.8     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   88782.3      0.35      37.8     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88784.1      0.35      37.7     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88785.7      0.35      37.6     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:10   88799.0      0.35      37.5     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88816.1      0.34      37.0     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   88831.2      0.34      36.6     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88844.8      0.34      36.3     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88844.8      0.34      36.3     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88863.2      0.34      36.1     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88863.2      0.34      36.0     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:11   88883.9      0.34      35.5     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88900.4      0.34      35.0     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88902.8      0.34      34.9     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88902.8      0.34      34.8     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88903.3      0.34      34.8     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88905.7      0.34      34.7     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88906.5      0.34      34.7     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:12   88925.1      0.34      34.5     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88937.4      0.34      34.2     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   88937.4      0.34      34.2     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88940.6      0.34      34.1     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88950.1      0.34      33.7     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   88959.2      0.34      33.5     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88959.2      0.34      33.5     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88980.2      0.33      33.0     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   88979.1      0.33      33.0     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88979.7      0.33      33.0     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88986.6      0.33      32.6     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88987.1      0.33      32.6     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:13   89000.4      0.33      32.1     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89001.2      0.33      32.1     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89001.7      0.33      32.1     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89006.8      0.33      31.9     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89006.0      0.33      31.9     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89007.3      0.33      31.9     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89013.7      0.33      31.7     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:14   89027.0      0.32      31.5     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89033.1      0.32      31.3     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89033.1      0.32      31.3     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89032.9      0.32      31.3     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89034.7      0.32      31.2     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89034.7      0.32      31.2     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89049.9      0.32      31.0     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89054.9      0.32      30.9     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89054.9      0.31      30.8     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89056.8      0.31      30.8     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89068.5      0.31      30.7     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89073.3      0.31      30.5     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89075.7      0.31      30.3     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89083.1      0.31      30.1     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89084.2      0.30      30.0     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89084.2      0.30      30.0     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89085.3      0.30      29.9     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89085.3      0.30      29.9     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89086.6      0.30      29.8     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89106.5      0.30      29.2     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89111.1      0.30      29.1     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89115.1      0.30      29.0     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89128.9      0.30      28.7     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89131.5      0.29      28.7     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89132.6      0.29      28.6     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89134.7      0.29      28.6     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89134.7      0.29      28.6     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89136.6      0.29      28.5     218.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:17   89137.4      0.29      28.5     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   89144.6      0.29      28.2     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   89158.1      0.29      28.0     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89161.9      0.29      27.9     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89164.8      0.29      27.8     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89168.5      0.29      27.7     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89179.7      0.29      27.6     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89179.7      0.29      27.5     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89180.5      0.29      27.5     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89180.8      0.29      27.5     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89185.5      0.29      27.3     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89210.8      0.29      26.9     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:18   89213.2      0.28      26.8     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89218.0      0.28      26.5     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89239.3      0.28      26.1     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89248.9      0.28      25.8     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89258.7      0.28      25.6     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89258.7      0.28      25.6     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89264.5      0.28      25.4     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89265.1      0.28      25.3     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89265.1      0.28      25.3     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89265.1      0.28      25.2     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89265.1      0.28      25.2     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89265.1      0.28      25.2     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89265.1      0.28      25.2     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89265.1      0.28      25.2     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89265.1      0.28      25.2     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89265.1      0.28      25.2     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89265.9      0.28      25.2     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89272.0      0.28      25.1     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89272.5      0.28      25.0     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89272.5      0.28      25.0     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89273.3      0.28      25.0     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89274.9      0.28      25.0     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89281.0      0.28      24.6     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89281.0      0.28      24.6     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89293.0      0.28      24.3     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89294.6      0.27      24.3     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89294.6      0.27      24.3     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89294.6      0.27      24.3     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89295.4      0.27      24.3     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89295.9      0.27      24.2     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89296.7      0.27      24.2     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89306.0      0.27      24.1     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89313.8      0.27      24.0     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89322.8      0.27      23.8     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89332.6      0.26      23.6     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89342.0      0.26      23.5     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89349.9      0.26      23.3     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89352.9      0.26      23.2     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89365.9      0.25      23.0     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89374.4      0.25      22.8     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89386.6      0.25      22.6     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89393.8      0.25      22.5     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89406.1      0.25      22.3     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89412.7      0.25      22.2     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:23   89425.5      0.24      21.9     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89438.0      0.24      21.7     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:23   89449.7      0.24      21.5     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89461.4      0.24      21.3     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89476.8      0.24      21.0     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89484.8      0.23      21.0     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89497.8      0.23      20.7     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89507.4      0.23      20.7     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89519.6      0.23      20.5     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89532.4      0.23      20.3     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89541.7      0.23      20.2     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89551.3      0.23      20.0     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:24   89559.8      0.22      19.9     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89569.9      0.22      19.7     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89580.0      0.22      19.5     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89588.8      0.22      19.4     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89601.0      0.22      19.1     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89610.9      0.22      18.9     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:24   89622.3      0.21      18.7     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89625.8      0.21      18.6     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:24   89632.7      0.21      18.5     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89641.7      0.21      18.3     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89655.6      0.21      18.2     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89660.6      0.21      18.0     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89682.4      0.21      17.8     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:25   89691.7      0.21      17.7     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89701.1      0.20      17.5     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89706.1      0.20      17.5     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89719.9      0.20      17.2     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89726.1      0.20      17.1     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89730.3      0.20      17.0     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89736.7      0.20      16.9     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89744.7      0.20      16.7     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:25   89755.8      0.20      16.5     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89769.4      0.19      16.3     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89779.8      0.19      16.1     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89785.6      0.19      16.0     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89796.8      0.19      15.8     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89807.2      0.19      15.6     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89825.3      0.19      15.5     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89832.7      0.19      15.4     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89843.1      0.18      15.3     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89855.1      0.18      15.1     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89865.2      0.18      14.9     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89874.5      0.18      14.8     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89886.5      0.18      14.5     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89891.2      0.18      14.4     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89897.1      0.18      14.3     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89905.3      0.17      14.1     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89913.6      0.17      14.0     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89916.0      0.17      14.0     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   89921.3      0.17      13.9     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   89928.5      0.17      13.7     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89939.7      0.17      13.5     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89947.9      0.17      13.3     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   89956.7      0.17      13.1     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   89971.8      0.16      13.0     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:27   89979.6      0.16      13.0     218.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:27   89985.7      0.16      12.9     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89993.7      0.16      12.8     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:27   90002.2      0.16      12.7     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:27   90010.1      0.16      12.6     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90018.7      0.16      12.4     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90028.8      0.16      12.2     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90037.3      0.15      12.1     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90043.4      0.15      12.0     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90054.6      0.15      11.8     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90061.2      0.15      11.8     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90063.1      0.15      11.7     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90071.9      0.15      11.6     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90080.9      0.15      11.4     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90086.2      0.15      11.3     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90089.7      0.15      11.3     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90096.1      0.15      11.1     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90096.1      0.15      11.1     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90100.1      0.14      11.0     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90100.8      0.14      11.0     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90105.6      0.14      10.9     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90113.1      0.14      10.8     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90117.9      0.14      10.8     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90123.5      0.14      10.6     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90127.7      0.14      10.5     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90132.0      0.14      10.5     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90138.4      0.14      10.3     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   90145.3      0.14      10.2     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90146.9      0.14      10.2     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90152.5      0.14      10.1     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90153.3      0.14      10.0     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90154.8      0.14      10.0     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90159.6      0.13       9.9     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90162.8      0.13       9.9     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   90163.6      0.13       9.8     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90164.2      0.13       9.8     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90166.3      0.13       9.7     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   90165.8      0.13       9.7     218.0                          
    0:01:32   89940.5      0.13       9.7     218.0                          
    0:01:32   89941.2      0.13       9.7     218.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:32   89941.2      0.13       9.7     218.0                          
    0:01:32   89895.8      0.13       9.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32   89896.0      0.13       9.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32   89896.0      0.13       9.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32   89898.2      0.13       9.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89898.2      0.13       9.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32   89898.2      0.13       9.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89897.1      0.13       9.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89897.4      0.13       9.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89898.4      0.13       9.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89896.8      0.13       9.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89896.8      0.13       9.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89896.8      0.13       9.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89896.6      0.13       9.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89896.6      0.13       9.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89899.2      0.13       9.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89910.1      0.13       9.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89911.7      0.13       9.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89911.7      0.13       9.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89920.8      0.13       9.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89921.6      0.13       9.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89921.6      0.13       9.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89924.0      0.13       9.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89925.3      0.13       9.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89925.3      0.13       9.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89925.3      0.13       9.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89925.3      0.13       9.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:35   89925.3      0.13       9.0       0.0                          
    0:01:35   89925.3      0.13       9.0       0.0                          
    0:01:38   89835.4      0.13       9.0       0.0                          
    0:01:38   89825.8      0.13       9.0       0.0                          
    0:01:39   89819.2      0.13       9.0       0.0                          
    0:01:39   89811.7      0.13       9.0       0.0                          
    0:01:39   89804.3      0.13       9.1       0.0                          
    0:01:39   89804.3      0.13       9.1       0.0                          
    0:01:40   89806.7      0.13       9.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   89886.7      0.13       8.2       0.0                          
    0:01:41   89827.1      0.13       8.3       0.0                          
    0:01:41   89826.6      0.13       8.3       0.0                          
    0:01:41   89826.6      0.13       8.3       0.0                          
    0:01:41   89826.6      0.13       8.3       0.0                          
    0:01:41   89826.6      0.13       8.3       0.0                          
    0:01:41   89826.6      0.13       8.3       0.0                          
    0:01:41   89826.6      0.13       8.3       0.0                          
    0:01:41   89831.9      0.12       8.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89832.5      0.12       8.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89842.0      0.12       8.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89842.6      0.12       8.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89843.4      0.12       8.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41   89842.6      0.12       8.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89844.4      0.12       8.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89845.8      0.12       8.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89849.5      0.12       8.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89851.1      0.12       8.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   89853.7      0.12       8.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   89853.7      0.12       8.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89856.7      0.12       8.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89872.4      0.12       7.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   89873.2      0.12       7.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89868.4      0.12       7.8       0.0                          
    0:01:43   89786.2      0.12       7.8       0.0                          
    0:01:43   89688.8      0.12       7.8       0.0                          
    0:01:43   89591.5      0.12       7.8       0.0                          
    0:01:43   89486.1      0.12       7.8       0.0                          
    0:01:44   89374.7      0.12       7.8       0.0                          
    0:01:46   89264.0      0.12       7.8       0.0                          
    0:01:46   89163.5      0.12       7.8       0.0                          
    0:01:46   89062.9      0.12       7.8       0.0                          
    0:01:47   88962.4      0.12       7.8       0.0                          
    0:01:47   88909.4      0.12       7.8       0.0                          
    0:01:47   88861.3      0.12       7.8       0.0                          
    0:01:47   88860.5      0.12       7.8       0.0                          
    0:01:47   88779.1      0.12       7.8       0.0                          
    0:01:48   88731.2      0.12       7.8       0.0                          
    0:01:48   88710.7      0.12       7.7       0.0                          
    0:01:48   88705.1      0.12       7.7       0.0                          
    0:01:48   88630.9      0.12       7.7       0.0                          
    0:01:49   88437.8      0.12       7.7       0.0                          
    0:01:49   88265.4      0.12       7.7       0.0                          
    0:01:50   88129.0      0.12       7.7       0.0                          
    0:01:50   88127.4      0.12       7.7       0.0                          
    0:01:51   88125.0      0.12       7.7       0.0                          
    0:01:52   88123.4      0.12       7.7       0.0                          
    0:01:53   88104.3      0.12       7.7       0.0                          
    0:01:56   88103.5      0.12       7.7       0.0                          
    0:01:56   88096.3      0.12       7.7       0.0                          
    0:01:56   88096.3      0.12       7.7       0.0                          
    0:01:56   88096.3      0.12       7.7       0.0                          
    0:01:56   88096.3      0.12       7.7       0.0                          
    0:01:56   88096.3      0.12       7.7       0.0                          
    0:01:56   88096.3      0.12       7.7       0.0                          
    0:01:56   88096.8      0.12       7.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88098.4      0.12       7.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88098.9      0.12       7.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88098.9      0.12       7.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88100.5      0.12       7.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88100.5      0.12       7.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57   88101.1      0.12       7.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57   88106.4      0.12       7.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88108.0      0.12       7.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58   88108.5      0.12       7.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88109.8      0.12       7.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58   88113.0      0.11       7.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88116.0      0.11       7.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88120.2      0.11       7.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88125.8      0.11       7.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58   88135.4      0.11       7.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58   88135.4      0.11       7.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88135.4      0.11       7.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88138.6      0.11       7.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88141.5      0.11       7.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59   88143.1      0.11       7.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88144.2      0.11       7.3       0.0                          
    0:01:59   88146.3      0.11       7.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88149.5      0.11       7.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59   88152.1      0.11       7.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   88165.2      0.11       6.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   88165.4      0.11       6.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88164.9      0.11       6.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88165.7      0.11       6.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   88165.7      0.11       6.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88170.2      0.11       6.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88175.3      0.11       6.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88178.7      0.11       6.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:01   88185.9      0.11       6.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:01   88193.9      0.11       6.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01   88199.7      0.11       6.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88204.5      0.10       6.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88208.0      0.10       6.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88211.2      0.10       6.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88213.6      0.10       6.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88216.2      0.10       6.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:01   88220.5      0.10       6.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88226.3      0.10       6.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01   88228.7      0.10       6.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88237.3      0.10       6.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88243.1      0.10       6.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88247.4      0.10       6.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02   88254.8      0.10       6.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88257.7      0.10       5.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88258.5      0.10       5.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88260.4      0.10       5.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88267.3      0.10       5.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88269.2      0.09       5.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02   88275.0      0.09       5.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02   88280.1      0.09       5.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88284.3      0.09       5.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88289.4      0.09       5.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88293.1      0.09       5.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88297.9      0.09       5.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:03   88306.1      0.09       5.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03   88308.0      0.09       5.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88310.4      0.09       5.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88313.3      0.09       5.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88315.7      0.09       5.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03   88319.4      0.09       5.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88322.6      0.09       5.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:03   88325.3      0.09       5.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:03   88328.8      0.09       5.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03   88331.7      0.09       5.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88335.9      0.09       5.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88338.1      0.09       5.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88341.5      0.09       5.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88348.2      0.09       5.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04   88350.6      0.09       5.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88351.6      0.09       5.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:04   88353.5      0.09       5.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88357.5      0.08       5.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:04   88362.8      0.08       5.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88362.8      0.08       5.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88363.3      0.08       5.1       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 04:06:02 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              44223.830296
Buf/Inv area:                     4998.672014
Noncombinational area:           44139.506484
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 88363.336781
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 04:06:06 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  15.3439 mW   (92%)
  Net Switching Power  =   1.3064 mW    (8%)
                         ---------
Total Dynamic Power    =  16.6503 mW  (100%)

Cell Leakage Power     =   1.7244 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.4516e+04          180.9708        7.3792e+05        1.5435e+04  (  84.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    827.9025        1.1254e+03        9.8651e+05        2.9398e+03  (  16.00%)
--------------------------------------------------------------------------------------------------
Total          1.5344e+04 uW     1.3064e+03 uW     1.7244e+06 nW     1.8375e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 04:06:07 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[7].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[7].path/Mat_a_Mem/Mem/U658/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out[2] (memory_b20_SIZE12_LOGSIZE4_10)
                                                          0.00       0.23 f
  path/genblk1[7].path/Mat_a_Mem/data_out[2] (seqMemory_b20_SIZE12_10)
                                                          0.00       0.23 f
  path/genblk1[7].path/path/in0[2] (mac_b20_g1_5)         0.00       0.23 f
  path/genblk1[7].path/path/mult_21/a[2] (mac_b20_g1_5_DW_mult_tc_0)
                                                          0.00       0.23 f
  path/genblk1[7].path/path/mult_21/U839/ZN (XNOR2_X1)
                                                          0.05       0.29 r
  path/genblk1[7].path/path/mult_21/U797/Z (CLKBUF_X3)
                                                          0.06       0.35 r
  path/genblk1[7].path/path/mult_21/U1249/ZN (NOR2_X1)
                                                          0.03       0.38 f
  path/genblk1[7].path/path/mult_21/U100/CO (FA_X1)       0.11       0.49 f
  path/genblk1[7].path/path/mult_21/U836/ZN (NAND2_X1)
                                                          0.04       0.53 r
  path/genblk1[7].path/path/mult_21/U810/ZN (NAND3_X1)
                                                          0.04       0.57 f
  path/genblk1[7].path/path/mult_21/U894/ZN (NAND2_X1)
                                                          0.04       0.61 r
  path/genblk1[7].path/path/mult_21/U871/ZN (NAND3_X1)
                                                          0.04       0.64 f
  path/genblk1[7].path/path/mult_21/U1050/ZN (NAND2_X1)
                                                          0.04       0.68 r
  path/genblk1[7].path/path/mult_21/U1028/ZN (NAND3_X1)
                                                          0.04       0.71 f
  path/genblk1[7].path/path/mult_21/U1135/ZN (NAND2_X1)
                                                          0.03       0.75 r
  path/genblk1[7].path/path/mult_21/U941/ZN (NAND3_X1)
                                                          0.04       0.79 f
  path/genblk1[7].path/path/mult_21/U989/ZN (NAND2_X1)
                                                          0.04       0.82 r
  path/genblk1[7].path/path/mult_21/U933/ZN (NAND3_X1)
                                                          0.04       0.86 f
  path/genblk1[7].path/path/mult_21/U1122/ZN (NAND2_X1)
                                                          0.04       0.89 r
  path/genblk1[7].path/path/mult_21/U873/ZN (NAND3_X1)
                                                          0.04       0.93 f
  path/genblk1[7].path/path/mult_21/U1128/ZN (NAND2_X1)
                                                          0.04       0.97 r
  path/genblk1[7].path/path/mult_21/U1001/ZN (NAND3_X1)
                                                          0.04       1.00 f
  path/genblk1[7].path/path/mult_21/U1009/ZN (NAND2_X1)
                                                          0.04       1.04 r
  path/genblk1[7].path/path/mult_21/U934/ZN (NAND3_X1)
                                                          0.04       1.08 f
  path/genblk1[7].path/path/mult_21/U855/ZN (NAND2_X1)
                                                          0.04       1.12 r
  path/genblk1[7].path/path/mult_21/U903/ZN (NAND3_X1)
                                                          0.03       1.15 f
  path/genblk1[7].path/path/mult_21/U1193/ZN (NAND2_X1)
                                                          0.03       1.18 r
  path/genblk1[7].path/path/mult_21/U1196/ZN (NAND3_X1)
                                                          0.04       1.22 f
  path/genblk1[7].path/path/mult_21/U1200/ZN (NAND2_X1)
                                                          0.04       1.26 r
  path/genblk1[7].path/path/mult_21/U1027/ZN (NAND3_X1)
                                                          0.04       1.29 f
  path/genblk1[7].path/path/mult_21/U1037/ZN (NAND2_X1)
                                                          0.04       1.33 r
  path/genblk1[7].path/path/mult_21/U908/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[7].path/path/mult_21/U1044/ZN (NAND2_X1)
                                                          0.04       1.40 r
  path/genblk1[7].path/path/mult_21/U909/ZN (NAND3_X1)
                                                          0.04       1.44 f
  path/genblk1[7].path/path/mult_21/U1056/ZN (NAND2_X1)
                                                          0.04       1.47 r
  path/genblk1[7].path/path/mult_21/U891/ZN (NAND3_X1)
                                                          0.04       1.51 f
  path/genblk1[7].path/path/mult_21/U983/ZN (NAND2_X1)
                                                          0.04       1.55 r
  path/genblk1[7].path/path/mult_21/U986/ZN (NAND3_X1)
                                                          0.04       1.59 f
  path/genblk1[7].path/path/mult_21/U852/ZN (NAND2_X1)
                                                          0.04       1.63 r
  path/genblk1[7].path/path/mult_21/U876/ZN (NAND3_X1)
                                                          0.03       1.66 f
  path/genblk1[7].path/path/mult_21/U925/ZN (NAND2_X1)
                                                          0.03       1.69 r
  path/genblk1[7].path/path/mult_21/U879/ZN (NAND3_X1)
                                                          0.04       1.73 f
  path/genblk1[7].path/path/mult_21/U1031/ZN (NAND2_X1)
                                                          0.03       1.76 r
  path/genblk1[7].path/path/mult_21/U1034/ZN (NAND3_X1)
                                                          0.03       1.79 f
  path/genblk1[7].path/path/mult_21/U81/CO (FA_X1)        0.10       1.89 f
  path/genblk1[7].path/path/mult_21/U914/ZN (NAND2_X1)
                                                          0.04       1.93 r
  path/genblk1[7].path/path/mult_21/U901/ZN (NAND3_X1)
                                                          0.04       1.97 f
  path/genblk1[7].path/path/mult_21/U1182/ZN (NAND2_X1)
                                                          0.03       2.00 r
  path/genblk1[7].path/path/mult_21/U1185/ZN (NAND3_X1)
                                                          0.04       2.04 f
  path/genblk1[7].path/path/mult_21/U1187/ZN (NAND2_X1)
                                                          0.04       2.08 r
  path/genblk1[7].path/path/mult_21/U1189/ZN (NAND3_X1)
                                                          0.04       2.11 f
  path/genblk1[7].path/path/mult_21/U978/ZN (NAND2_X1)
                                                          0.03       2.15 r
  path/genblk1[7].path/path/mult_21/U959/ZN (NAND3_X1)
                                                          0.05       2.19 f
  path/genblk1[7].path/path/mult_21/U845/ZN (NAND2_X1)
                                                          0.04       2.23 r
  path/genblk1[7].path/path/mult_21/U846/ZN (NAND3_X1)
                                                          0.03       2.26 f
  path/genblk1[7].path/path/mult_21/U1147/ZN (NAND2_X1)
                                                          0.03       2.30 r
  path/genblk1[7].path/path/mult_21/U932/ZN (NAND3_X1)
                                                          0.04       2.33 f
  path/genblk1[7].path/path/mult_21/U971/ZN (NAND2_X1)
                                                          0.04       2.37 r
  path/genblk1[7].path/path/mult_21/U956/ZN (NAND3_X1)
                                                          0.04       2.41 f
  path/genblk1[7].path/path/mult_21/U851/ZN (NAND2_X1)
                                                          0.04       2.45 r
  path/genblk1[7].path/path/mult_21/U898/ZN (NAND3_X1)
                                                          0.03       2.48 f
  path/genblk1[7].path/path/mult_21/U919/ZN (NAND2_X1)
                                                          0.03       2.51 r
  path/genblk1[7].path/path/mult_21/U900/ZN (NAND3_X1)
                                                          0.04       2.55 f
  path/genblk1[7].path/path/mult_21/U995/ZN (NAND2_X1)
                                                          0.04       2.59 r
  path/genblk1[7].path/path/mult_21/U962/ZN (NAND3_X1)
                                                          0.04       2.62 f
  path/genblk1[7].path/path/mult_21/U1155/ZN (NAND2_X1)
                                                          0.04       2.66 r
  path/genblk1[7].path/path/mult_21/U1156/ZN (NAND3_X1)
                                                          0.04       2.70 f
  path/genblk1[7].path/path/mult_21/U1161/ZN (NAND2_X1)
                                                          0.04       2.73 r
  path/genblk1[7].path/path/mult_21/U1143/ZN (NAND3_X1)
                                                          0.04       2.77 f
  path/genblk1[7].path/path/mult_21/U1164/ZN (NAND2_X1)
                                                          0.04       2.81 r
  path/genblk1[7].path/path/mult_21/U1166/ZN (NAND3_X1)
                                                          0.04       2.85 f
  path/genblk1[7].path/path/mult_21/U840/ZN (NAND2_X1)
                                                          0.03       2.89 r
  path/genblk1[7].path/path/mult_21/U1172/ZN (NAND3_X1)
                                                          0.04       2.92 f
  path/genblk1[7].path/path/mult_21/U945/ZN (NAND2_X1)
                                                          0.03       2.95 r
  path/genblk1[7].path/path/mult_21/U931/ZN (NAND3_X1)
                                                          0.04       2.99 f
  path/genblk1[7].path/path/mult_21/U965/ZN (NAND2_X1)
                                                          0.04       3.03 r
  path/genblk1[7].path/path/mult_21/U955/ZN (NAND3_X1)
                                                          0.04       3.07 f
  path/genblk1[7].path/path/mult_21/U1004/ZN (NAND2_X1)
                                                          0.03       3.10 r
  path/genblk1[7].path/path/mult_21/U938/ZN (AND3_X1)     0.05       3.14 r
  path/genblk1[7].path/path/mult_21/product[39] (mac_b20_g1_5_DW_mult_tc_0)
                                                          0.00       3.14 r
  path/genblk1[7].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       3.15 r
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  path/genblk1[7].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       3.10 r
  library setup time                                     -0.03       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
