
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: C:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 10 or later
Hostname: GFLAP319

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:35:28, @

Modified Files: 3
FID:  path (prevtimestamp, timestamp)
7        C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\component\work\FCCC_C0\FCCC_C0.v (N/A, 2022-09-20 16:10:56)
8        C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v (N/A, 2022-09-20 16:10:56)
6        C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\hdl\LED_BLINK.v (2022-09-20 15:23:45, 2022-09-20 16:14:06)

*******************************************************************
Modules that may have changed as a result of file changes: 3
MID:  lib.cell.view
2        work.FCCC_C0.verilog may have changed because the following files changed:
                        C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\component\work\FCCC_C0\FCCC_C0.v (N/A, 2022-09-20 16:10:56) <-- (module definition)
                        C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\hdl\LED_BLINK.v (2022-09-20 15:23:45, 2022-09-20 16:14:06) <-- (may instantiate this module)
3        work.FCCC_C0_FCCC_C0_0_FCCC.verilog may have changed because the following files changed:
                        C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\component\work\FCCC_C0\FCCC_C0.v (N/A, 2022-09-20 16:10:56) <-- (may instantiate this module)
                        C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v (N/A, 2022-09-20 16:10:56) <-- (module definition)
                        C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\hdl\LED_BLINK.v (2022-09-20 15:23:45, 2022-09-20 16:14:06) <-- (may instantiate this module)
1        work.Timer.verilog may have changed because the following files changed:
                        C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\hdl\LED_BLINK.v (2022-09-20 15:23:45, 2022-09-20 16:14:06) <-- (module definition)

*******************************************************************
Unmodified files: 5
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.v (2022-06-23 05:48:46)
1        C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vlog\hypermods.v (2022-06-23 05:48:48)
2        C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vlog\scemi_objects.v (2022-06-23 05:48:48)
3        C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vlog\scemi_pipes.svh (2022-06-23 05:48:48)
4        C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vlog\umr_capim.v (2022-06-23 05:48:48)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
