(set-logic ALL)
(declare-var x (_ BitVec 32))
(declare-var y (_ BitVec 32))
(declare-var i (_ BitVec 32))
(declare-var j (_ BitVec 32))
(declare-var x! (_ BitVec 32))
(declare-var y! (_ BitVec 32))
(declare-var i! (_ BitVec 32))
(declare-var j! (_ BitVec 32))
(synth-fun inv-f((parameter0 (_ BitVec 32))(parameter1 (_ BitVec 32))(parameter2 (_ BitVec 32))(parameter3 (_ BitVec 32)))Bool) 
(constraint (=> (and (= x i) (= y j) )(inv-f x y i j )))
(constraint (=> (and (inv-f x y i j ) (or (and (not (= x (_ bv0 32))) (and (= x! (bvsub x (_ bv1 32))) (and (= y! (bvsub y (_ bv1 32))) (and (= i! i) (= j! j) ) ) ) ) (and (= x (_ bv0 32)) (and (= x! x) (and (= y! y) (and (= i! i) (= j! j) ) ) ) ) ) )(inv-f x! y! i! j! )))
(constraint (=> (inv-f x y i j )(=> (= x (_ bv0 32))(or (not (= i j)) (= y (_ bv0 32)) ))))
(check-synth)

