#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000010e25e0 .scope module, "test" "test" 2 3;
 .timescale -9 -9;
v0000000001180f80_0 .var "clk", 0 0;
v0000000001181020_0 .var "reset", 0 0;
o0000000001127198 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001183850_0 .net "rx", 0 0, o0000000001127198;  0 drivers
v0000000001182db0_0 .net "tx", 0 0, L_00000000011ccf10;  1 drivers
S_00000000010e2770 .scope module, "tok" "TOK" 2 20, 3 11 0, S_00000000010e25e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rx";
L_0000000001121c00 .functor AND 1, v000000000117c1a0_0, L_00000000011837b0, C4<1>, C4<1>;
L_0000000001121ff0 .functor AND 1, L_0000000001183710, L_0000000001183b70, C4<1>, C4<1>;
L_00000000011215e0 .functor AND 1, L_0000000001182130, L_0000000001121e30, C4<1>, C4<1>;
L_00000000011216c0 .functor AND 1, L_00000000011833f0, L_0000000001183e90, C4<1>, C4<1>;
L_0000000001121ab0 .functor OR 1, L_00000000011215e0, L_00000000011216c0, C4<0>, C4<0>;
L_00000000011211f0 .functor OR 1, L_0000000001183670, L_0000000001183c10, C4<0>, C4<0>;
L_00000000011213b0 .functor OR 1, L_00000000011211f0, L_0000000001183030, C4<0>, C4<0>;
L_0000000001121260 .functor OR 1, L_00000000011213b0, L_0000000001182a90, C4<0>, C4<0>;
L_00000000011218f0 .functor OR 1, L_0000000001183ad0, L_0000000001182e50, C4<0>, C4<0>;
L_00000000011219d0 .functor OR 1, L_0000000001183490, L_0000000001182630, C4<0>, C4<0>;
L_0000000001121b20 .functor AND 1, L_0000000001182b30, L_0000000001183a30, C4<1>, C4<1>;
L_0000000001121f80 .functor AND 1, v0000000001181980_0, L_0000000001183cb0, C4<1>, C4<1>;
L_0000000001121b90 .functor AND 1, L_0000000001182bd0, L_0000000001121f80, C4<1>, C4<1>;
L_0000000001121180 .functor AND 1, L_0000000001121b90, v0000000001181980_0, C4<1>, C4<1>;
v000000000117cba0_0 .var "A", 15 0;
v000000000117cec0_0 .var "A_", 15 0;
v000000000117d280_0 .net "A_low", 7 0, L_00000000011838f0;  1 drivers
v000000000117f6f0_0 .var "A_stk_delta", 1 0;
v000000000117e110_0 .var "A_stk_write", 0 0;
v000000000117fb50_0 .var "C_stk_delta", 1 0;
v000000000117f790_0 .var "C_stk_write", 0 0;
v000000000117fd30_0 .net "S", 15 0, L_0000000001121ea0;  1 drivers
v000000000117ecf0_0 .net "T", 7 0, v00000000010f63c0_0;  1 drivers
L_0000000001184058 .functor BUFT 1, C4<00100111>, C4<0>, C4<0>, C4<0>;
v000000000117e1b0_0 .net/2u *"_ivl_0", 7 0, L_0000000001184058;  1 drivers
v000000000117eb10_0 .net *"_ivl_10", 0 0, L_0000000001183b70;  1 drivers
L_0000000001184568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000117ea70_0 .net/2u *"_ivl_100", 31 0, L_0000000001184568;  1 drivers
v000000000117ee30_0 .net *"_ivl_102", 0 0, L_0000000001182630;  1 drivers
v000000000117fbf0_0 .net *"_ivl_104", 0 0, L_00000000011219d0;  1 drivers
v000000000117ec50_0 .net *"_ivl_106", 0 0, L_0000000001182b30;  1 drivers
v000000000117fe70_0 .net *"_ivl_108", 31 0, L_00000000011824f0;  1 drivers
L_00000000011845b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000117ed90_0 .net *"_ivl_111", 15 0, L_00000000011845b0;  1 drivers
L_00000000011845f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000117ebb0_0 .net/2u *"_ivl_112", 31 0, L_00000000011845f8;  1 drivers
v000000000117e9d0_0 .net *"_ivl_114", 0 0, L_0000000001183a30;  1 drivers
v000000000117e430_0 .net *"_ivl_116", 0 0, L_0000000001121b20;  1 drivers
v000000000117fa10_0 .net *"_ivl_118", 0 0, L_0000000001183cb0;  1 drivers
v000000000117fc90_0 .net *"_ivl_123", 0 0, L_0000000001121b90;  1 drivers
v000000000117e6b0_0 .net *"_ivl_125", 0 0, L_0000000001121180;  1 drivers
L_0000000001184640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000117fdd0_0 .net/2u *"_ivl_126", 0 0, L_0000000001184640;  1 drivers
L_0000000001184688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000117f010_0 .net/2u *"_ivl_128", 0 0, L_0000000001184688;  1 drivers
L_00000000011846d0 .functor BUFT 1, C4<00101000>, C4<0>, C4<0>, C4<0>;
v000000000117f510_0 .net/2u *"_ivl_132", 7 0, L_00000000011846d0;  1 drivers
v000000000117f150_0 .net *"_ivl_134", 0 0, L_0000000001183210;  1 drivers
v000000000117e7f0_0 .net *"_ivl_136", 15 0, L_0000000001183d50;  1 drivers
L_0000000001184718 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000000000117f830_0 .net *"_ivl_139", 7 0, L_0000000001184718;  1 drivers
L_00000000011840e8 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v000000000117ff10_0 .net/2u *"_ivl_14", 7 0, L_00000000011840e8;  1 drivers
L_0000000001184760 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000000000117eed0_0 .net/2u *"_ivl_142", 7 0, L_0000000001184760;  1 drivers
v000000000117e750_0 .net *"_ivl_16", 0 0, L_0000000001182130;  1 drivers
v000000000117f330_0 .net *"_ivl_18", 0 0, L_00000000011215e0;  1 drivers
v000000000117e070_0 .net *"_ivl_2", 0 0, L_00000000011837b0;  1 drivers
L_0000000001184130 .functor BUFT 1, C4<00100111>, C4<0>, C4<0>, C4<0>;
v000000000117f970_0 .net/2u *"_ivl_20", 7 0, L_0000000001184130;  1 drivers
v000000000117fab0_0 .net *"_ivl_22", 0 0, L_00000000011833f0;  1 drivers
v000000000117ef70_0 .net *"_ivl_25", 0 0, L_0000000001183e90;  1 drivers
v000000000117e250_0 .net *"_ivl_26", 0 0, L_00000000011216c0;  1 drivers
L_0000000001184178 .functor BUFT 1, C4<00100011>, C4<0>, C4<0>, C4<0>;
v000000000117f3d0_0 .net/2u *"_ivl_30", 7 0, L_0000000001184178;  1 drivers
L_00000000011841c0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v000000000117f0b0_0 .net/2u *"_ivl_36", 7 0, L_00000000011841c0;  1 drivers
v000000000117e2f0_0 .net *"_ivl_38", 0 0, L_0000000001183990;  1 drivers
L_0000000001184208 .functor BUFT 1, C4<01111011>, C4<0>, C4<0>, C4<0>;
v000000000117f470_0 .net/2u *"_ivl_40", 7 0, L_0000000001184208;  1 drivers
v000000000117f1f0_0 .net *"_ivl_42", 0 0, L_0000000001182270;  1 drivers
v000000000117f290_0 .net *"_ivl_45", 7 0, L_0000000001182770;  1 drivers
v000000000117e390_0 .net *"_ivl_46", 7 0, L_0000000001183530;  1 drivers
L_0000000001184250 .functor BUFT 1, C4<00100001>, C4<0>, C4<0>, C4<0>;
v000000000117e890_0 .net/2u *"_ivl_50", 7 0, L_0000000001184250;  1 drivers
v000000000117e570_0 .net *"_ivl_52", 0 0, L_0000000001183670;  1 drivers
L_0000000001184298 .functor BUFT 1, C4<01000000>, C4<0>, C4<0>, C4<0>;
v000000000117e930_0 .net/2u *"_ivl_54", 7 0, L_0000000001184298;  1 drivers
v000000000117f5b0_0 .net *"_ivl_56", 0 0, L_0000000001183c10;  1 drivers
v000000000117e4d0_0 .net *"_ivl_58", 0 0, L_00000000011211f0;  1 drivers
L_00000000011842e0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v000000000117f650_0 .net/2u *"_ivl_60", 7 0, L_00000000011842e0;  1 drivers
v000000000117e610_0 .net *"_ivl_62", 0 0, L_0000000001183030;  1 drivers
v000000000117f8d0_0 .net *"_ivl_64", 0 0, L_00000000011213b0;  1 drivers
L_0000000001184328 .functor BUFT 1, C4<00101000>, C4<0>, C4<0>, C4<0>;
v0000000001181e80_0 .net/2u *"_ivl_66", 7 0, L_0000000001184328;  1 drivers
v0000000001180260_0 .net *"_ivl_68", 0 0, L_0000000001182a90;  1 drivers
v00000000011803a0_0 .net *"_ivl_7", 0 0, L_0000000001183710;  1 drivers
v00000000011810c0_0 .net *"_ivl_70", 0 0, L_0000000001121260;  1 drivers
L_0000000001184370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001181660_0 .net/2u *"_ivl_72", 0 0, L_0000000001184370;  1 drivers
L_00000000011843b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001180ee0_0 .net/2u *"_ivl_74", 0 0, L_00000000011843b8;  1 drivers
L_0000000001184400 .functor BUFT 1, C4<00100001>, C4<0>, C4<0>, C4<0>;
v0000000001180bc0_0 .net/2u *"_ivl_78", 7 0, L_0000000001184400;  1 drivers
L_00000000011840a0 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v00000000011812a0_0 .net/2u *"_ivl_8", 7 0, L_00000000011840a0;  1 drivers
v00000000011813e0_0 .net *"_ivl_80", 0 0, L_0000000001183ad0;  1 drivers
L_0000000001184448 .functor BUFT 1, C4<00101000>, C4<0>, C4<0>, C4<0>;
v0000000001180080_0 .net/2u *"_ivl_82", 7 0, L_0000000001184448;  1 drivers
v0000000001181160_0 .net *"_ivl_84", 0 0, L_0000000001182e50;  1 drivers
v00000000011809e0_0 .net *"_ivl_86", 0 0, L_00000000011218f0;  1 drivers
L_0000000001184490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000011818e0_0 .net/2u *"_ivl_88", 0 0, L_0000000001184490;  1 drivers
L_00000000011844d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001180760_0 .net/2u *"_ivl_90", 0 0, L_00000000011844d8;  1 drivers
v00000000011806c0_0 .net *"_ivl_94", 0 0, L_0000000001183490;  1 drivers
v0000000001181340_0 .net *"_ivl_96", 31 0, L_0000000001183350;  1 drivers
L_0000000001184520 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001180b20_0 .net *"_ivl_99", 15 0, L_0000000001184520;  1 drivers
v0000000001180580_0 .net "c_stk_r", 7 0, L_00000000011212d0;  1 drivers
v0000000001181480_0 .net "c_stk_w", 7 0, L_0000000001182810;  1 drivers
v0000000001181520_0 .net "clk", 0 0, v0000000001180f80_0;  1 drivers
v00000000011801c0_0 .var "depth", 3 0;
v00000000011815c0_0 .var "depth_", 3 0;
v0000000001181700_0 .net "found_slot", 0 0, L_0000000001121f80;  1 drivers
v0000000001180800_0 .var "idx", 7 0;
v0000000001180300_0 .var "idx_", 7 0;
v0000000001180d00_0 .net "key_rd", 15 0, v00000000011096e0_0;  1 drivers
v00000000011817a0_0 .net "reset", 0 0, v0000000001181020_0;  1 drivers
v0000000001181ac0_0 .net "rx", 0 0, o0000000001127198;  alias, 0 drivers
v0000000001181840_0 .var "search_clk", 0 0;
v0000000001181980_0 .var "stall", 0 0;
v0000000001181a20_0 .var "stall_", 0 0;
v0000000001181b60_0 .net "table_rd", 15 0, v000000000117c060_0;  1 drivers
v0000000001181200_0 .net "table_search", 0 0, L_00000000011830d0;  1 drivers
v0000000001181c00_0 .net "table_wr_data", 15 0, L_0000000001183df0;  1 drivers
v0000000001181ca0_0 .net "table_write", 0 0, L_0000000001182bd0;  1 drivers
v00000000011808a0_0 .var "tc", 7 0;
v0000000001181d40_0 .var "tc_", 7 0;
v0000000001181de0_0 .net "tc_plus_1", 7 0, L_0000000001182090;  1 drivers
v0000000001181f20_0 .net "tx", 0 0, L_00000000011ccf10;  alias, 1 drivers
v0000000001180440_0 .net "uart_error", 0 0, v000000000117de60_0;  1 drivers
v0000000001180940_0 .net "uart_rd", 0 0, L_0000000001121c00;  1 drivers
v0000000001180120_0 .net "uart_rx_data", 7 0, v000000000117d0a0_0;  1 drivers
v00000000011804e0_0 .net "uart_rx_valid", 0 0, v000000000117c1a0_0;  1 drivers
v0000000001180620_0 .net "uart_stall", 0 0, L_0000000001121ab0;  1 drivers
v0000000001180a80_0 .net "uart_tx_busy", 0 0, L_0000000001121e30;  1 drivers
v0000000001180c60_0 .net "uart_wr", 0 0, L_0000000001121ff0;  1 drivers
v0000000001180da0_0 .net "write_flag", 0 0, L_00000000011835d0;  1 drivers
v0000000001180e40_0 .net "write_slot", 0 0, L_0000000001183f30;  1 drivers
E_0000000001119bb0/0 .event negedge, v000000000117df00_0;
E_0000000001119bb0/1 .event posedge, v000000000110a680_0;
E_0000000001119bb0 .event/or E_0000000001119bb0/0, E_0000000001119bb0/1;
E_0000000001119e70/0 .event edge, v0000000001181a20_0, v00000000011801c0_0, v00000000010f63c0_0, v00000000011808a0_0;
E_0000000001119e70/1 .event edge, v000000000117c060_0, v0000000001109280_0, v00000000011089c0_0, v0000000001181de0_0;
E_0000000001119e70 .event/or E_0000000001119e70/0, E_0000000001119e70/1;
E_0000000001119270 .event edge, v0000000001181980_0, v00000000011801c0_0, v00000000010f63c0_0;
E_00000000011196b0/0 .event edge, v00000000011801c0_0, v00000000010f63c0_0, v0000000001109e60_0, v0000000001181980_0;
E_00000000011196b0/1 .event edge, v00000000011815c0_0, v00000000011089c0_0, v000000000117c060_0, v000000000117d0a0_0;
E_00000000011196b0 .event/or E_00000000011196b0/0, E_00000000011196b0/1;
E_0000000001119d30/0 .event edge, v0000000001181840_0, v0000000001181700_0, v0000000001181200_0, v0000000001180620_0;
E_0000000001119d30/1 .event edge, v0000000001181980_0, v00000000011089c0_0, v0000000001109820_0;
E_0000000001119d30 .event/or E_0000000001119d30/0, E_0000000001119d30/1;
L_00000000011837b0 .cmp/eq 8, v00000000010f63c0_0, L_0000000001184058;
L_0000000001183710 .reduce/nor L_0000000001121e30;
L_0000000001183b70 .cmp/eq 8, v00000000010f63c0_0, L_00000000011840a0;
L_0000000001182130 .cmp/eq 8, v00000000010f63c0_0, L_00000000011840e8;
L_00000000011833f0 .cmp/eq 8, v00000000010f63c0_0, L_0000000001184130;
L_0000000001183e90 .reduce/nor v000000000117c1a0_0;
L_00000000011835d0 .cmp/eq 8, v00000000010f63c0_0, L_0000000001184178;
L_00000000011838f0 .part v000000000117cba0_0, 0, 8;
L_0000000001183990 .cmp/eq 8, v00000000010f63c0_0, L_00000000011841c0;
L_0000000001182270 .cmp/eq 8, v00000000010f63c0_0, L_0000000001184208;
L_0000000001182770 .part v000000000117cba0_0, 0, 8;
L_0000000001183530 .functor MUXZ 8, L_0000000001182770, v00000000011808a0_0, L_0000000001182270, C4<>;
L_0000000001182810 .functor MUXZ 8, L_0000000001183530, L_0000000001182090, L_0000000001183990, C4<>;
L_0000000001183670 .cmp/eq 8, v00000000010f63c0_0, L_0000000001184250;
L_0000000001183c10 .cmp/eq 8, v00000000010f63c0_0, L_0000000001184298;
L_0000000001183030 .cmp/eq 8, v00000000010f63c0_0, L_00000000011842e0;
L_0000000001182a90 .cmp/eq 8, v00000000010f63c0_0, L_0000000001184328;
L_00000000011830d0 .functor MUXZ 1, L_00000000011843b8, L_0000000001184370, L_0000000001121260, C4<>;
L_0000000001183ad0 .cmp/eq 8, v00000000010f63c0_0, L_0000000001184400;
L_0000000001182e50 .cmp/eq 8, v00000000010f63c0_0, L_0000000001184448;
L_0000000001182bd0 .functor MUXZ 1, L_00000000011844d8, L_0000000001184490, L_00000000011218f0, C4<>;
L_0000000001183490 .cmp/eq 16, v00000000011096e0_0, v000000000117cba0_0;
L_0000000001183350 .concat [ 16 16 0 0], v00000000011096e0_0, L_0000000001184520;
L_0000000001182630 .cmp/eq 32, L_0000000001183350, L_0000000001184568;
L_0000000001182b30 .cmp/eq 16, v00000000011096e0_0, v000000000117cba0_0;
L_00000000011824f0 .concat [ 16 16 0 0], v00000000011096e0_0, L_00000000011845b0;
L_0000000001183a30 .cmp/ne 32, L_00000000011824f0, L_00000000011845f8;
L_0000000001183cb0 .functor MUXZ 1, L_0000000001121b20, L_00000000011219d0, L_0000000001182bd0, C4<>;
L_0000000001183f30 .functor MUXZ 1, L_0000000001184688, L_0000000001184640, L_0000000001121180, C4<>;
L_0000000001183210 .cmp/eq 8, v00000000010f63c0_0, L_00000000011846d0;
L_0000000001183d50 .concat [ 8 8 0 0], L_0000000001182090, L_0000000001184718;
L_0000000001183df0 .functor MUXZ 16, L_0000000001121ea0, L_0000000001183d50, L_0000000001183210, C4<>;
L_0000000001182090 .arith/sum 8, v00000000011808a0_0, L_0000000001184760;
L_0000000001182590 .part v000000000117cba0_0, 0, 8;
S_00000000010e2900 .scope module, "A_stk" "STACK" 3 186, 4 3 0, S_00000000010e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "rd";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "delta";
    .port_info 4 /INPUT 16 "wd";
P_00000000010ff160 .param/l "BITS" 1 4 11, +C4<00000000000000000000000000000000000000000000000000000000001111111>;
P_00000000010ff198 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_00000000010ff1d0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0000000001121ea0 .functor BUFZ 16, v000000000110a360_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000000000110a220_0 .net *"_ivl_11", 111 0, L_0000000001182c70;  1 drivers
v00000000011087e0_0 .net *"_ivl_12", 127 0, L_00000000011832b0;  1 drivers
v0000000001109dc0_0 .net *"_ivl_15", 111 0, L_0000000001182450;  1 drivers
v000000000110a0e0_0 .net *"_ivl_16", 127 0, L_00000000011828b0;  1 drivers
v0000000001108ec0_0 .net *"_ivl_3", 15 0, L_0000000001182310;  1 drivers
v0000000001108880_0 .net *"_ivl_7", 0 0, L_00000000011826d0;  1 drivers
L_00000000011847a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001108d80_0 .net/2u *"_ivl_8", 15 0, L_00000000011847a8;  1 drivers
v000000000110a680_0 .net "clk", 0 0, v0000000001180f80_0;  alias, 1 drivers
v0000000001108c40_0 .net "delta", 1 0, v000000000117f6f0_0;  1 drivers
v000000000110a360_0 .var "head", 15 0;
v0000000001109320_0 .net "headN", 15 0, L_00000000011823b0;  1 drivers
v000000000110a400_0 .net "move", 0 0, L_00000000011821d0;  1 drivers
v0000000001109e60_0 .net "rd", 15 0, L_0000000001121ea0;  alias, 1 drivers
v0000000001109c80_0 .var "tail", 127 0;
v0000000001108920_0 .net "tailN", 127 0, L_0000000001182950;  1 drivers
v00000000011089c0_0 .net "wd", 15 0, v000000000117cba0_0;  1 drivers
v0000000001108e20_0 .net "we", 0 0, v000000000117e110_0;  1 drivers
E_0000000001119970 .event posedge, v000000000110a680_0;
L_00000000011821d0 .part v000000000117f6f0_0, 0, 1;
L_0000000001182310 .part v0000000001109c80_0, 0, 16;
L_00000000011823b0 .functor MUXZ 16, L_0000000001182310, v000000000117cba0_0, v000000000117e110_0, C4<>;
L_00000000011826d0 .part v000000000117f6f0_0, 1, 1;
L_0000000001182c70 .part v0000000001109c80_0, 16, 112;
L_00000000011832b0 .concat [ 112 16 0 0], L_0000000001182c70, L_00000000011847a8;
L_0000000001182450 .part v0000000001109c80_0, 0, 112;
L_00000000011828b0 .concat [ 16 112 0 0], v000000000110a360_0, L_0000000001182450;
L_0000000001182950 .functor MUXZ 128, L_00000000011828b0, L_00000000011832b0, L_00000000011826d0, C4<>;
S_00000000010bac40 .scope module, "C_stk" "STACK" 3 196, 4 3 0, S_00000000010e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "rd";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "delta";
    .port_info 4 /INPUT 8 "wd";
P_00000000010ace40 .param/l "BITS" 1 4 11, +C4<00000000000000000000000000000000000000000000000000000000000111111>;
P_00000000010ace78 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_00000000010aceb0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
L_00000000011212d0 .functor BUFZ 8, v00000000011090a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000000000110a180_0 .net *"_ivl_11", 55 0, L_00000000011829f0;  1 drivers
v000000000110a4a0_0 .net *"_ivl_12", 63 0, L_00000000011cdeb0;  1 drivers
v0000000001108ce0_0 .net *"_ivl_15", 55 0, L_00000000011cd410;  1 drivers
v000000000110a5e0_0 .net *"_ivl_16", 63 0, L_00000000011cd7d0;  1 drivers
v0000000001108b00_0 .net *"_ivl_3", 7 0, L_0000000001182ef0;  1 drivers
v0000000001109f00_0 .net *"_ivl_7", 0 0, L_0000000001182f90;  1 drivers
L_00000000011847f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000001108ba0_0 .net/2u *"_ivl_8", 7 0, L_00000000011847f0;  1 drivers
v0000000001108f60_0 .net "clk", 0 0, v0000000001180f80_0;  alias, 1 drivers
v0000000001109000_0 .net "delta", 1 0, v000000000117fb50_0;  1 drivers
v00000000011090a0_0 .var "head", 7 0;
v0000000001109140_0 .net "headN", 7 0, L_0000000001183170;  1 drivers
v00000000011091e0_0 .net "move", 0 0, L_0000000001182d10;  1 drivers
v0000000001109280_0 .net "rd", 7 0, L_00000000011212d0;  alias, 1 drivers
v00000000011093c0_0 .var "tail", 63 0;
v0000000001109500_0 .net "tailN", 63 0, L_00000000011cd4b0;  1 drivers
v0000000001109460_0 .net "wd", 7 0, L_0000000001182810;  alias, 1 drivers
v00000000011095a0_0 .net "we", 0 0, v000000000117f790_0;  1 drivers
L_0000000001182d10 .part v000000000117fb50_0, 0, 1;
L_0000000001182ef0 .part v00000000011093c0_0, 0, 8;
L_0000000001183170 .functor MUXZ 8, L_0000000001182ef0, L_0000000001182810, v000000000117f790_0, C4<>;
L_0000000001182f90 .part v000000000117fb50_0, 1, 1;
L_00000000011829f0 .part v00000000011093c0_0, 8, 56;
L_00000000011cdeb0 .concat [ 56 8 0 0], L_00000000011829f0, L_00000000011847f0;
L_00000000011cd410 .part v00000000011093c0_0, 0, 56;
L_00000000011cd7d0 .concat [ 8 56 0 0], v00000000011090a0_0, L_00000000011cd410;
L_00000000011cd4b0 .functor MUXZ 64, L_00000000011cd7d0, L_00000000011cdeb0, L_0000000001182f90, C4<>;
S_00000000010badd0 .scope module, "keys" "RAM" 3 206, 5 3 0, S_00000000010e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "waddr";
    .port_info 3 /INPUT 1 "wclk";
    .port_info 4 /INPUT 8 "raddr";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /OUTPUT 16 "dout";
P_00000000010baf60 .param/l "addr_width" 0 5 5, +C4<00000000000000000000000000001000>;
P_00000000010baf98 .param/l "data_width" 0 5 6, +C4<00000000000000000000000000010000>;
P_00000000010bafd0 .param/str "init_file" 0 5 4, "blank256.hex";
v0000000001109640_0 .net "din", 15 0, v000000000117cba0_0;  alias, 1 drivers
v00000000011096e0_0 .var "dout", 15 0;
v0000000001109780 .array "mem", 0 255, 15 0;
v0000000001109820_0 .net "raddr", 7 0, v0000000001180800_0;  1 drivers
v0000000001109960_0 .net "rclk", 0 0, v0000000001180f80_0;  alias, 1 drivers
v0000000001109a00_0 .net "waddr", 7 0, v0000000001180800_0;  alias, 1 drivers
v0000000001109b40_0 .net "wclk", 0 0, v0000000001180f80_0;  alias, 1 drivers
v0000000001109be0_0 .net "write_en", 0 0, L_0000000001183f30;  alias, 1 drivers
S_000000000094d040 .scope module, "ram" "RAM" 3 173, 5 3 0, S_00000000010e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "din";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "waddr";
    .port_info 3 /INPUT 1 "wclk";
    .port_info 4 /INPUT 8 "raddr";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /OUTPUT 8 "dout";
P_00000000010bb010 .param/l "addr_width" 0 5 5, +C4<00000000000000000000000000001000>;
P_00000000010bb048 .param/l "data_width" 0 5 6, +C4<00000000000000000000000000001000>;
P_00000000010bb080 .param/str "init_file" 0 5 4, "init.hex";
v0000000001109d20_0 .net "din", 7 0, L_0000000001182590;  1 drivers
v00000000010f63c0_0 .var "dout", 7 0;
v00000000010f75e0 .array "mem", 0 255, 7 0;
v00000000010f7400_0 .net "raddr", 7 0, v0000000001181d40_0;  1 drivers
v00000000010f6460_0 .net "rclk", 0 0, v0000000001180f80_0;  alias, 1 drivers
v00000000010f7680_0 .net "waddr", 7 0, L_00000000011838f0;  alias, 1 drivers
v00000000010f6500_0 .net "wclk", 0 0, v0000000001180f80_0;  alias, 1 drivers
v00000000010f59c0_0 .net "write_en", 0 0, L_00000000011835d0;  alias, 1 drivers
S_000000000094d1d0 .scope module, "uart" "UART" 3 232, 6 3 0, S_00000000010e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetq";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 1 "wr";
    .port_info 6 /OUTPUT 1 "valid";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /INPUT 8 "tx_data";
    .port_info 9 /OUTPUT 8 "rx_data";
    .port_info 10 /OUTPUT 1 "error";
P_000000000094d360 .param/l "BAUD" 0 6 21, +C4<00000000000000011100001000000000>;
P_000000000094d398 .param/l "CDSIZE" 1 6 26, +C4<000000000000000000000000000000111>;
P_000000000094d3d0 .param/l "CLKFREQ" 0 6 22, +C4<00000001011011100011011000000000>;
P_000000000094d408 .param/l "CLOCK_DIVIDE" 0 6 23, +C4<0000000000000000000000000000000000000000000000000000000000110100>;
L_0000000001121570 .functor AND 1, o0000000001127198, L_00000000011cd370, C4<1>, C4<1>;
L_0000000001121c70 .functor AND 1, L_00000000011cc5b0, L_00000000011cdaf0, C4<1>, C4<1>;
L_0000000001121420 .functor AND 1, L_00000000011cd550, o0000000001127198, C4<1>, C4<1>;
L_0000000001121ce0 .functor NOT 1, L_00000000011cde10, C4<0>, C4<0>, C4<0>;
L_0000000001121960 .functor AND 1, L_00000000011cda50, L_0000000001121ce0, C4<1>, C4<1>;
L_0000000001121e30 .functor NOT 1, L_00000000011cc510, C4<0>, C4<0>, C4<0>;
v00000000010f6780_0 .net *"_ivl_0", 63 0, L_00000000011cd690;  1 drivers
L_00000000011848c8 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v00000000010f6d20_0 .net/2u *"_ivl_12", 5 0, L_00000000011848c8;  1 drivers
v00000000010f6f00_0 .net *"_ivl_17", 1 0, L_00000000011cd2d0;  1 drivers
L_0000000001184910 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000000000117cc40_0 .net/2u *"_ivl_18", 1 0, L_0000000001184910;  1 drivers
v000000000117c420_0 .net *"_ivl_20", 0 0, L_00000000011cc5b0;  1 drivers
L_0000000001184958 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000000000117d460_0 .net/2u *"_ivl_24", 5 0, L_0000000001184958;  1 drivers
v000000000117c4c0_0 .net *"_ivl_26", 0 0, L_00000000011cd550;  1 drivers
L_0000000001184838 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000117dbe0_0 .net *"_ivl_3", 56 0, L_0000000001184838;  1 drivers
v000000000117d5a0_0 .net *"_ivl_34", 0 0, L_0000000001121ce0;  1 drivers
v000000000117d6e0_0 .net *"_ivl_38", 63 0, L_00000000011cc970;  1 drivers
L_0000000001184880 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000110100>, C4<0>, C4<0>, C4<0>;
v000000000117d780_0 .net/2u *"_ivl_4", 63 0, L_0000000001184880;  1 drivers
L_00000000011849a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000117c880_0 .net *"_ivl_41", 54 0, L_00000000011849a0;  1 drivers
L_00000000011849e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000011010000>, C4<0>, C4<0>, C4<0>;
v000000000117dc80_0 .net/2u *"_ivl_42", 63 0, L_00000000011849e8;  1 drivers
L_0000000001184a30 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000000000117c7e0_0 .net/2u *"_ivl_46", 3 0, L_0000000001184a30;  1 drivers
v000000000117d820_0 .net *"_ivl_9", 0 0, L_00000000011cd370;  1 drivers
v000000000117d500_0 .net "busy", 0 0, L_0000000001121e30;  alias, 1 drivers
v000000000117d320_0 .var "bytephase", 5 0;
v000000000117c600_0 .var "capture", 9 0;
v000000000117d3c0_0 .net "clk", 0 0, v0000000001180f80_0;  alias, 1 drivers
v000000000117daa0_0 .net "done", 0 0, L_00000000011cc510;  1 drivers
v000000000117de60_0 .var "error", 0 0;
v000000000117d8c0_0 .net "good", 0 0, L_0000000001121960;  1 drivers
v000000000117cf60_0 .net "nonstarter", 0 0, L_0000000001121420;  1 drivers
v000000000117cb00_0 .net "rd", 0 0, L_0000000001121c00;  alias, 1 drivers
v000000000117df00_0 .net "resetq", 0 0, v0000000001181020_0;  alias, 1 drivers
v000000000117ce20_0 .net "rx", 0 0, o0000000001127198;  alias, 0 drivers
v000000000117d0a0_0 .var "rx_data", 7 0;
v000000000117c920_0 .var "rxclkcounter", 6 0;
v000000000117d960_0 .net "rxqtick", 0 0, L_00000000011cdaf0;  1 drivers
v000000000117d000_0 .net "rxrst", 0 0, L_0000000001121570;  1 drivers
v000000000117c380_0 .net "rxstop", 0 0, L_00000000011cc6f0;  1 drivers
v000000000117da00_0 .net "sample", 0 0, L_0000000001121c70;  1 drivers
v000000000117cce0_0 .var "sender", 9 0;
v000000000117cd80_0 .var "sentbits", 3 0;
v000000000117ca60_0 .net "startbit", 0 0, L_00000000011cde10;  1 drivers
v000000000117c100_0 .net "stopbit", 0 0, L_00000000011cda50;  1 drivers
v000000000117c240_0 .net "tx", 0 0, L_00000000011ccf10;  alias, 1 drivers
v000000000117dd20_0 .net "tx_data", 7 0, L_00000000011838f0;  alias, 1 drivers
v000000000117db40_0 .var "txclkcounter", 8 0;
v000000000117d140_0 .net "txtick", 0 0, L_00000000011cdb90;  1 drivers
v000000000117c1a0_0 .var "valid", 0 0;
v000000000117c2e0_0 .net "wr", 0 0, L_0000000001121ff0;  alias, 1 drivers
L_00000000011cd690 .concat [ 7 57 0 0], v000000000117c920_0, L_0000000001184838;
L_00000000011cdaf0 .cmp/eq 64, L_00000000011cd690, L_0000000001184880;
L_00000000011cd370 .reduce/nor v000000000117d320_0;
L_00000000011cc6f0 .cmp/eq 6, v000000000117d320_0, L_00000000011848c8;
L_00000000011cd2d0 .part v000000000117d320_0, 0, 2;
L_00000000011cc5b0 .cmp/eq 2, L_00000000011cd2d0, L_0000000001184910;
L_00000000011cd550 .cmp/eq 6, v000000000117d320_0, L_0000000001184958;
L_00000000011cde10 .part v000000000117c600_0, 0, 1;
L_00000000011cda50 .part v000000000117c600_0, 9, 1;
L_00000000011cc970 .concat [ 9 55 0 0], v000000000117db40_0, L_00000000011849a0;
L_00000000011cdb90 .cmp/eq 64, L_00000000011cc970, L_00000000011849e8;
L_00000000011cc510 .cmp/eq 4, v000000000117cd80_0, L_0000000001184a30;
L_00000000011ccf10 .part v000000000117cce0_0, 0, 1;
S_00000000010727e0 .scope module, "vals" "RAM" 3 219, 5 3 0, S_00000000010e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "waddr";
    .port_info 3 /INPUT 1 "wclk";
    .port_info 4 /INPUT 8 "raddr";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /OUTPUT 16 "dout";
P_000000000094d450 .param/l "addr_width" 0 5 5, +C4<00000000000000000000000000001000>;
P_000000000094d488 .param/l "data_width" 0 5 6, +C4<00000000000000000000000000010000>;
P_000000000094d4c0 .param/str "init_file" 0 5 4, "blank256.hex";
v000000000117ddc0_0 .net "din", 15 0, L_0000000001183df0;  alias, 1 drivers
v000000000117c060_0 .var "dout", 15 0;
v000000000117c560 .array "mem", 0 255, 15 0;
v000000000117c6a0_0 .net "raddr", 7 0, v0000000001180800_0;  alias, 1 drivers
v000000000117d640_0 .net "rclk", 0 0, v0000000001180f80_0;  alias, 1 drivers
v000000000117c740_0 .net "waddr", 7 0, v0000000001180800_0;  alias, 1 drivers
v000000000117d1e0_0 .net "wclk", 0 0, v0000000001180f80_0;  alias, 1 drivers
v000000000117c9c0_0 .net "write_en", 0 0, L_0000000001183f30;  alias, 1 drivers
    .scope S_000000000094d040;
T_0 ;
    %wait E_0000000001119970;
    %load/vec4 v00000000010f59c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000001109d20_0;
    %load/vec4 v00000000010f7680_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010f75e0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000094d040;
T_1 ;
    %wait E_0000000001119970;
    %load/vec4 v00000000010f7400_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000010f75e0, 4;
    %assign/vec4 v00000000010f63c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000094d040;
T_2 ;
    %vpi_call 5 24 "$readmemh", P_00000000010bb080, v00000000010f75e0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000010e2900;
T_3 ;
    %wait E_0000000001119970;
    %load/vec4 v0000000001108e20_0;
    %load/vec4 v000000000110a400_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000001109320_0;
    %assign/vec4 v000000000110a360_0, 0;
T_3.0 ;
    %load/vec4 v000000000110a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000001108920_0;
    %assign/vec4 v0000000001109c80_0, 0;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010bac40;
T_4 ;
    %wait E_0000000001119970;
    %load/vec4 v00000000011095a0_0;
    %load/vec4 v00000000011091e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000001109140_0;
    %assign/vec4 v00000000011090a0_0, 0;
T_4.0 ;
    %load/vec4 v00000000011091e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000001109500_0;
    %assign/vec4 v00000000011093c0_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000010badd0;
T_5 ;
    %wait E_0000000001119970;
    %load/vec4 v0000000001109be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000001109640_0;
    %load/vec4 v0000000001109a00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001109780, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000010badd0;
T_6 ;
    %wait E_0000000001119970;
    %load/vec4 v0000000001109820_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000001109780, 4;
    %assign/vec4 v00000000011096e0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000010badd0;
T_7 ;
    %vpi_call 5 24 "$readmemh", P_00000000010bafd0, v0000000001109780 {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000000010727e0;
T_8 ;
    %wait E_0000000001119970;
    %load/vec4 v000000000117c9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000000000117ddc0_0;
    %load/vec4 v000000000117c740_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000117c560, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000010727e0;
T_9 ;
    %wait E_0000000001119970;
    %load/vec4 v000000000117c6a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000117c560, 4;
    %assign/vec4 v000000000117c060_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000010727e0;
T_10 ;
    %vpi_call 5 24 "$readmemh", P_000000000094d4c0, v000000000117c560 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000000000094d1d0;
T_11 ;
    %wait E_0000000001119970;
    %load/vec4 v000000000117d000_0;
    %load/vec4 v000000000117d960_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 1, 0, 7;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v000000000117c920_0;
    %addi 1, 0, 7;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %assign/vec4 v000000000117c920_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000094d1d0;
T_12 ;
    %wait E_0000000001119970;
    %load/vec4 v000000000117c380_0;
    %load/vec4 v000000000117cf60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v000000000117d960_0;
    %flag_set/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v000000000117d320_0;
    %addi 1, 0, 6;
    %jmp/1 T_12.3, 9;
T_12.2 ; End of true expr.
    %load/vec4 v000000000117d320_0;
    %jmp/0 T_12.3, 9;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v000000000117d320_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000094d1d0;
T_13 ;
    %wait E_0000000001119970;
    %load/vec4 v000000000117da00_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %load/vec4 v000000000117ce20_0;
    %load/vec4 v000000000117c600_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v000000000117c600_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %assign/vec4 v000000000117c600_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000094d1d0;
T_14 ;
    %wait E_0000000001119970;
    %load/vec4 v000000000117cb00_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v000000000117c380_0;
    %load/vec4 v000000000117d8c0_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_14.2, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v000000000117c1a0_0;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %assign/vec4 v000000000117c1a0_0, 0;
    %load/vec4 v000000000117c380_0;
    %load/vec4 v000000000117d8c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %load/vec4 v000000000117c600_0;
    %parti/s 8, 1, 2;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %load/vec4 v000000000117d0a0_0;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %assign/vec4 v000000000117d0a0_0, 0;
    %load/vec4 v000000000117cf60_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.7, 8;
T_14.6 ; End of true expr.
    %load/vec4 v000000000117c380_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.8, 9;
    %load/vec4 v000000000117d8c0_0;
    %inv;
    %jmp/1 T_14.9, 9;
T_14.8 ; End of true expr.
    %load/vec4 v000000000117de60_0;
    %jmp/0 T_14.9, 9;
 ; End of false expr.
    %blend;
T_14.9;
    %jmp/0 T_14.7, 8;
 ; End of false expr.
    %blend;
T_14.7;
    %assign/vec4 v000000000117de60_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_000000000094d1d0;
T_15 ;
    %wait E_0000000001119970;
    %load/vec4 v000000000117d140_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 1, 0, 9;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v000000000117db40_0;
    %addi 1, 0, 9;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %assign/vec4 v000000000117db40_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000000000094d1d0;
T_16 ;
    %wait E_0000000001119970;
    %load/vec4 v000000000117d140_0;
    %load/vec4 v000000000117daa0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v000000000117cd80_0;
    %addi 1, 0, 4;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v000000000117c2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_16.2, 9;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v000000000117cd80_0;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %assign/vec4 v000000000117cd80_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000094d1d0;
T_17 ;
    %wait E_0000000001119970;
    %load/vec4 v000000000117c2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %load/vec4 v000000000117dd20_0;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v000000000117d140_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.2, 9;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000117cce0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v000000000117cce0_0;
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %assign/vec4 v000000000117cce0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000010e2770;
T_18 ;
    %wait E_0000000001119270;
    %load/vec4 v0000000001181980_0;
    %load/vec4 v00000000011801c0_0;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000117ecf0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 40, 0, 10;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 10;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 10;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 10;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 10;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 126, 0, 10;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 10;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117f6f0_0, 0, 2;
    %store/vec4 v000000000117e110_0, 0, 1;
    %jmp T_18.9;
T_18.0 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117f6f0_0, 0, 2;
    %store/vec4 v000000000117e110_0, 0, 1;
    %jmp T_18.9;
T_18.1 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117f6f0_0, 0, 2;
    %store/vec4 v000000000117e110_0, 0, 1;
    %jmp T_18.9;
T_18.2 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117f6f0_0, 0, 2;
    %store/vec4 v000000000117e110_0, 0, 1;
    %jmp T_18.9;
T_18.3 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117f6f0_0, 0, 2;
    %store/vec4 v000000000117e110_0, 0, 1;
    %jmp T_18.9;
T_18.4 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117f6f0_0, 0, 2;
    %store/vec4 v000000000117e110_0, 0, 1;
    %jmp T_18.9;
T_18.5 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117f6f0_0, 0, 2;
    %store/vec4 v000000000117e110_0, 0, 1;
    %jmp T_18.9;
T_18.6 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117f6f0_0, 0, 2;
    %store/vec4 v000000000117e110_0, 0, 1;
    %jmp T_18.9;
T_18.7 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117f6f0_0, 0, 2;
    %store/vec4 v000000000117e110_0, 0, 1;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000000010e2770;
T_19 ;
    %wait E_0000000001119270;
    %load/vec4 v0000000001181980_0;
    %load/vec4 v00000000011801c0_0;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000117ecf0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 0, 10;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 10;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 125, 0, 10;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 126, 0, 10;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 123, 0, 10;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117fb50_0, 0, 2;
    %store/vec4 v000000000117f790_0, 0, 1;
    %jmp T_19.6;
T_19.0 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117fb50_0, 0, 2;
    %store/vec4 v000000000117f790_0, 0, 1;
    %jmp T_19.6;
T_19.1 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117fb50_0, 0, 2;
    %store/vec4 v000000000117f790_0, 0, 1;
    %jmp T_19.6;
T_19.2 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117fb50_0, 0, 2;
    %store/vec4 v000000000117f790_0, 0, 1;
    %jmp T_19.6;
T_19.3 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117fb50_0, 0, 2;
    %store/vec4 v000000000117f790_0, 0, 1;
    %jmp T_19.6;
T_19.4 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000117fb50_0, 0, 2;
    %store/vec4 v000000000117f790_0, 0, 1;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000000010e2770;
T_20 ;
    %wait E_0000000001119d30;
    %load/vec4 v0000000001181840_0;
    %load/vec4 v0000000001181700_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001181200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001180620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001181980_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 24, 5;
    %cmp/z;
    %jmp/1 T_20.0, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/z;
    %jmp/1 T_20.1, 4;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/z;
    %jmp/1 T_20.2, 4;
    %dup/vec4;
    %pushi/vec4 2, 28, 5;
    %cmp/z;
    %jmp/1 T_20.3, 4;
    %dup/vec4;
    %pushi/vec4 1, 28, 5;
    %cmp/z;
    %jmp/1 T_20.4, 4;
    %load/vec4 v0000000001181980_0;
    %load/vec4 v0000000001180800_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001180300_0, 0, 8;
    %store/vec4 v0000000001181a20_0, 0, 1;
    %jmp T_20.6;
T_20.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000117cba0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001180300_0, 0, 8;
    %store/vec4 v0000000001181a20_0, 0, 1;
    %jmp T_20.6;
T_20.1 ;
    %load/vec4 v0000000001181980_0;
    %load/vec4 v0000000001180800_0;
    %addi 1, 0, 8;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001180300_0, 0, 8;
    %store/vec4 v0000000001181a20_0, 0, 1;
    %jmp T_20.6;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000001180800_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001180300_0, 0, 8;
    %store/vec4 v0000000001181a20_0, 0, 1;
    %jmp T_20.6;
T_20.3 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000001180800_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001180300_0, 0, 8;
    %store/vec4 v0000000001181a20_0, 0, 1;
    %jmp T_20.6;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000001180800_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001180300_0, 0, 8;
    %store/vec4 v0000000001181a20_0, 0, 1;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000000010e2770;
T_21 ;
    %wait E_00000000011196b0;
    %load/vec4 v00000000011801c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000117ecf0_0;
    %pushi/vec4 40, 0, 8; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000000000117fd30_0;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000001181980_0;
    %pad/u 4;
    %load/vec4 v00000000011815c0_0;
    %or;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v000000000117cba0_0;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v000000000117ecf0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 98, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %dup/vec4;
    %pushi/vec4 102, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.26, 6;
    %dup/vec4;
    %pushi/vec4 104, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.27, 6;
    %dup/vec4;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.28, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.29, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.30, 6;
    %dup/vec4;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.31, 6;
    %dup/vec4;
    %pushi/vec4 109, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.32, 6;
    %dup/vec4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.33, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.34, 6;
    %dup/vec4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.35, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.36, 6;
    %dup/vec4;
    %pushi/vec4 114, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.37, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.38, 6;
    %dup/vec4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.39, 6;
    %dup/vec4;
    %pushi/vec4 117, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.40, 6;
    %dup/vec4;
    %pushi/vec4 118, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.41, 6;
    %dup/vec4;
    %pushi/vec4 119, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.42, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.43, 6;
    %dup/vec4;
    %pushi/vec4 121, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.44, 6;
    %dup/vec4;
    %pushi/vec4 122, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.45, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.46, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.47, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.48, 6;
    %dup/vec4;
    %pushi/vec4 95, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.49, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.50, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.51, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.52, 6;
    %dup/vec4;
    %pushi/vec4 126, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.53, 6;
    %dup/vec4;
    %pushi/vec4 126, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.54, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.55, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.56, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.57, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.58, 6;
    %load/vec4 v000000000117cba0_0;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.4 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.5 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.6 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.7 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.8 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.9 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.10 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.11 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.12 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.13 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.14 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.15 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.16 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.17 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.18 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.19 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.20 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.21 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.22 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.23 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.24 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.25 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.26 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.27 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.28 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.29 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.30 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.31 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.32 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.33 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.34 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.35 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.36 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.37 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.38 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.39 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.40 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.41 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.42 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.43 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.44 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.45 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000117ecf0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.46 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.47 ;
    %load/vec4 v000000000117cba0_0;
    %load/vec4 v000000000117fd30_0;
    %add;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.48 ;
    %load/vec4 v000000000117fd30_0;
    %load/vec4 v000000000117cba0_0;
    %sub;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.49 ;
    %load/vec4 v000000000117cba0_0;
    %inv;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.50 ;
    %load/vec4 v000000000117cba0_0;
    %load/vec4 v000000000117fd30_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_21.61, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_21.62, 8;
T_21.61 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_21.62, 8;
 ; End of false expr.
    %blend;
T_21.62;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.51 ;
    %load/vec4 v000000000117fd30_0;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.52 ;
    %load/vec4 v000000000117fd30_0;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.53 ;
    %load/vec4 v000000000117fd30_0;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.54 ;
    %load/vec4 v000000000117fd30_0;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.55 ;
    %load/vec4 v000000000117cba0_0;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.56 ;
    %load/vec4 v0000000001181b60_0;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.57 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0000000001180120_0;
    %pad/u 16;
    %or;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.58 ;
    %load/vec4 v000000000117cba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000117cec0_0, 0, 16;
    %jmp T_21.60;
T_21.60 ;
    %pop/vec4 1;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000010e2770;
T_22 ;
    %wait E_0000000001119270;
    %load/vec4 v0000000001181980_0;
    %load/vec4 v00000000011801c0_0;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000117ecf0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 40, 0, 10;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 297, 0, 10;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %load/vec4 v00000000011801c0_0;
    %store/vec4 v00000000011815c0_0, 0, 4;
    %jmp T_22.3;
T_22.0 ;
    %load/vec4 v00000000011801c0_0;
    %addi 1, 0, 4;
    %store/vec4 v00000000011815c0_0, 0, 4;
    %jmp T_22.3;
T_22.1 ;
    %load/vec4 v00000000011801c0_0;
    %subi 1, 0, 4;
    %store/vec4 v00000000011815c0_0, 0, 4;
    %jmp T_22.3;
T_22.3 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000000010e2770;
T_23 ;
    %wait E_0000000001119e70;
    %load/vec4 v0000000001181a20_0;
    %load/vec4 v00000000011801c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000117ecf0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4096, 4095, 13;
    %cmp/z;
    %jmp/1 T_23.0, 4;
    %dup/vec4;
    %pushi/vec4 126, 0, 13;
    %cmp/z;
    %jmp/1 T_23.1, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 13;
    %cmp/z;
    %jmp/1 T_23.2, 4;
    %dup/vec4;
    %pushi/vec4 125, 0, 13;
    %cmp/z;
    %jmp/1 T_23.3, 4;
    %dup/vec4;
    %pushi/vec4 63, 0, 13;
    %cmp/z;
    %jmp/1 T_23.4, 4;
    %load/vec4 v0000000001181de0_0;
    %assign/vec4 v0000000001181d40_0, 0;
    %jmp T_23.6;
T_23.0 ;
    %load/vec4 v00000000011808a0_0;
    %assign/vec4 v0000000001181d40_0, 0;
    %jmp T_23.6;
T_23.1 ;
    %load/vec4 v0000000001181b60_0;
    %pad/u 8;
    %assign/vec4 v0000000001181d40_0, 0;
    %jmp T_23.6;
T_23.2 ;
    %load/vec4 v0000000001180580_0;
    %assign/vec4 v0000000001181d40_0, 0;
    %jmp T_23.6;
T_23.3 ;
    %load/vec4 v0000000001180580_0;
    %assign/vec4 v0000000001181d40_0, 0;
    %jmp T_23.6;
T_23.4 ;
    %load/vec4 v000000000117cba0_0;
    %cmpi/ne 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_23.7, 8;
    %load/vec4 v0000000001180580_0;
    %jmp/1 T_23.8, 8;
T_23.7 ; End of true expr.
    %load/vec4 v0000000001181de0_0;
    %jmp/0 T_23.8, 8;
 ; End of false expr.
    %blend;
T_23.8;
    %assign/vec4 v0000000001181d40_0, 0;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000000010e2770;
T_24 ;
    %wait E_0000000001119bb0;
    %load/vec4 v00000000011817a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000117cba0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v00000000011808a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001181840_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000011801c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001181980_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001180800_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000000000117cec0_0;
    %assign/vec4 v000000000117cba0_0, 0;
    %load/vec4 v0000000001181d40_0;
    %assign/vec4 v00000000011808a0_0, 0;
    %load/vec4 v00000000011815c0_0;
    %assign/vec4 v00000000011801c0_0, 0;
    %load/vec4 v0000000001181840_0;
    %inv;
    %assign/vec4 v0000000001181840_0, 0;
    %load/vec4 v0000000001181a20_0;
    %assign/vec4 v0000000001181980_0, 0;
    %load/vec4 v0000000001180300_0;
    %assign/vec4 v0000000001180800_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000000010e25e0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001181020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001180f80_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_00000000010e25e0;
T_26 ;
    %vpi_call 2 8 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000010e25e0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001181020_0, 0, 1;
    %delay 512, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_00000000010e25e0;
T_27 ;
    %delay 1, 0;
    %load/vec4 v0000000001180f80_0;
    %nor/r;
    %store/vec4 v0000000001180f80_0, 0, 1;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "test.v";
    "tok.v";
    "stack.v";
    "ram.v";
    "uart.v";
