// Seed: 687762925
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_6, id_7;
  logic id_8;
  type_11(
      id_1, id_7, id_1, (1), id_7
  );
endmodule
