#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,10) clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (14,10) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (14,10))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 2
Startpoint: single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,7) clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (2,7) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (2,7))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 3
Startpoint: single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,7) clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (2,7) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (2,7))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 4
Startpoint: single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,7) clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (2,7) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (2,7))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 5
Startpoint: single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,7) clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (2,7) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (2,7))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 6
Startpoint: single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,7) clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (2,7) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (2,7))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 7
Startpoint: single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,10) clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (14,10) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (14,10))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 8
Startpoint: single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,10) clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (14,10) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (14,10))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 9
Startpoint: single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,10) clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (14,10) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (14,10))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 10
Startpoint: single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,7) clocked by clk)
Endpoint  : single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (2,7) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (2,7))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH10.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,7))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 11
Startpoint: single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,10) clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (14,10) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (14,10))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 12
Startpoint: single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,10) clocked by clk)
Endpoint  : single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (14,10) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (14,10))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL9.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,10))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 13
Startpoint: single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,7) clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (8,7) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (8,7))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 14
Startpoint: single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,7) clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (8,7) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (8,7))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 15
Startpoint: single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,7) clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (8,7) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (8,7))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 16
Startpoint: single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,7) clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (8,7) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (8,7))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 17
Startpoint: single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,7) clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (8,7) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (8,7))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 18
Startpoint: single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,7) clocked by clk)
Endpoint  : single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,7) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,7))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HL5.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,7))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 19
Startpoint: single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,1) clocked by clk)
Endpoint  : single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (2,1) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (2,1))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 20
Startpoint: single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,1) clocked by clk)
Endpoint  : single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (14,1) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (14,1))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 21
Startpoint: single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,1) clocked by clk)
Endpoint  : single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (14,1) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (14,1))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 22
Startpoint: single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,1) clocked by clk)
Endpoint  : single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (14,1) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (14,1))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 23
Startpoint: single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,1) clocked by clk)
Endpoint  : single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (14,1) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (14,1))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 24
Startpoint: single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,1) clocked by clk)
Endpoint  : single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (14,1) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (14,1))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 25
Startpoint: single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,1) clocked by clk)
Endpoint  : single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (14,1) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (14,1))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_LH6.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,1))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 26
Startpoint: single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,1) clocked by clk)
Endpoint  : single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (2,1) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (2,1))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 27
Startpoint: single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,1) clocked by clk)
Endpoint  : single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (2,1) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (2,1))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 28
Startpoint: single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,4) clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (14,4) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (14,4))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 29
Startpoint: single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,1) clocked by clk)
Endpoint  : single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (2,1) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (2,1))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 30
Startpoint: single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,1) clocked by clk)
Endpoint  : single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (2,1) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (2,1))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 31
Startpoint: single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,16) clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (14,16) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.042     0.042
| (inter-block routing:global net)                                                                                               0.000     0.042
| (intra 'memory' routing)                                                                                                       0.000     0.042
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                 0.060     0.103
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,16)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                    12.660    12.763
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (14,16))                        0.000    12.763
data arrival time                                                                                                                         12.763

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.042     0.042
| (inter-block routing:global net)                                                                                               0.000     0.042
| (intra 'memory' routing)                                                                                                       0.000     0.042
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.019     0.024
data required time                                                                                                                         0.024
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.024
data arrival time                                                                                                                        -12.763
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -12.739


#Path 32
Startpoint: single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,16) clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (14,16) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.042     0.042
| (inter-block routing:global net)                                                                                               0.000     0.042
| (intra 'memory' routing)                                                                                                       0.000     0.042
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                 0.060     0.103
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,16)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                    12.660    12.763
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (14,16))                        0.000    12.763
data arrival time                                                                                                                         12.763

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.042     0.042
| (inter-block routing:global net)                                                                                               0.000     0.042
| (intra 'memory' routing)                                                                                                       0.000     0.042
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.019     0.024
data required time                                                                                                                         0.024
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.024
data arrival time                                                                                                                        -12.763
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -12.739


#Path 33
Startpoint: single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,16) clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (14,16) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.042     0.042
| (inter-block routing:global net)                                                                                               0.000     0.042
| (intra 'memory' routing)                                                                                                       0.000     0.042
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                 0.060     0.103
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,16)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                    12.660    12.763
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (14,16))                        0.000    12.763
data arrival time                                                                                                                         12.763

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.042     0.042
| (inter-block routing:global net)                                                                                               0.000     0.042
| (intra 'memory' routing)                                                                                                       0.000     0.042
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.019     0.024
data required time                                                                                                                         0.024
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.024
data arrival time                                                                                                                        -12.763
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -12.739


#Path 34
Startpoint: single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,16) clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (14,16) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.042     0.042
| (inter-block routing:global net)                                                                                               0.000     0.042
| (intra 'memory' routing)                                                                                                       0.000     0.042
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                 0.060     0.103
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,16)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                    12.660    12.763
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (14,16))                        0.000    12.763
data arrival time                                                                                                                         12.763

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.042     0.042
| (inter-block routing:global net)                                                                                               0.000     0.042
| (intra 'memory' routing)                                                                                                       0.000     0.042
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.019     0.024
data required time                                                                                                                         0.024
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.024
data arrival time                                                                                                                        -12.763
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -12.739


#Path 35
Startpoint: single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,16) clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (14,16) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.042     0.042
| (inter-block routing:global net)                                                                                               0.000     0.042
| (intra 'memory' routing)                                                                                                       0.000     0.042
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                 0.060     0.103
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,16)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                    12.660    12.763
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (14,16))                        0.000    12.763
data arrival time                                                                                                                         12.763

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.042     0.042
| (inter-block routing:global net)                                                                                               0.000     0.042
| (intra 'memory' routing)                                                                                                       0.000     0.042
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.019     0.024
data required time                                                                                                                         0.024
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.024
data arrival time                                                                                                                        -12.763
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -12.739


#Path 36
Startpoint: single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,16) clocked by clk)
Endpoint  : single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (14,16) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.042     0.042
| (inter-block routing:global net)                                                                                               0.000     0.042
| (intra 'memory' routing)                                                                                                       0.000     0.042
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                 0.060     0.103
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,16)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                    12.660    12.763
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (14,16))                        0.000    12.763
data arrival time                                                                                                                         12.763

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                           0.042     0.042
| (inter-block routing:global net)                                                                                               0.000     0.042
| (intra 'memory' routing)                                                                                                       0.000     0.042
single_conv.single_conv_LH14.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,16))                        0.000     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.019     0.024
data required time                                                                                                                         0.024
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.024
data arrival time                                                                                                                        -12.763
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -12.739


#Path 37
Startpoint: single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,7) clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (14,7) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (14,7))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 38
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,13) clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (8,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,13)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (8,13))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 39
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,13) clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (8,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,13)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (8,13))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 40
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,13) clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (8,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,13)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (8,13))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 41
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,13) clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (8,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,13)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (8,13))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 42
Startpoint: single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,7) clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (14,7) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (14,7))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 43
Startpoint: single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,7) clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (14,7) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (14,7))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 44
Startpoint: single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,7) clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (14,7) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (14,7))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 45
Startpoint: single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,7) clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (14,7) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (14,7))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 46
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,13) clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (8,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,13)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (8,13))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 47
Startpoint: single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,7) clocked by clk)
Endpoint  : single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (14,7) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,7)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (14,7))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH12.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,7))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 48
Startpoint: single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,4) clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,4) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,4))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 49
Startpoint: single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,4) clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (8,4) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (8,4))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 50
Startpoint: single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,4) clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (8,4) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (8,4))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 51
Startpoint: single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,4) clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (8,4) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (8,4))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 52
Startpoint: single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,4) clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (8,4) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (8,4))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 53
Startpoint: single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,4) clocked by clk)
Endpoint  : single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (8,4) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (8,4))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH4.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,4))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 54
Startpoint: single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,13) clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (14,13))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 55
Startpoint: single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,10) clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (8,10) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (8,10))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 56
Startpoint: single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,4) clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (14,4) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (14,4))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 57
Startpoint: single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,4) clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (14,4) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (14,4))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 58
Startpoint: single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,4) clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (14,4) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (14,4))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 59
Startpoint: single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,4) clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (14,4) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (14,4))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 60
Startpoint: single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,4) clocked by clk)
Endpoint  : single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (14,4) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (14,4))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HL13.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,4))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 61
Startpoint: single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,10) clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (8,10) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (8,10))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 62
Startpoint: single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,10) clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (8,10) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (8,10))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 63
Startpoint: single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,10) clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (8,10) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (8,10))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 64
Startpoint: single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,1) clocked by clk)
Endpoint  : single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (2,1) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (2,1))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LH2.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,1))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 65
Startpoint: single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,10) clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (8,10) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (8,10))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 66
Startpoint: single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,10) clocked by clk)
Endpoint  : single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,10) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,10))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HL1.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,10))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 67
Startpoint: single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,13) clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (14,13))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 68
Startpoint: single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,13) clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (14,13))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 69
Startpoint: single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,13) clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (14,13))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 70
Startpoint: single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,13) clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (14,13))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 71
Startpoint: single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,13) clocked by clk)
Endpoint  : single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (14,13) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (14,13)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (14,13))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_HH8.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (14,13))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 72
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,13) clocked by clk)
Endpoint  : single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,13) clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                               0.060     0.103
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,13)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                  12.660    12.763
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,13))                        0.000    12.763
data arrival time                                                                                                                       12.763

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                         0.042     0.042
| (inter-block routing:global net)                                                                                             0.000     0.042
| (intra 'memory' routing)                                                                                                     0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                        0.000     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.019     0.024
data required time                                                                                                                       0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.024
data arrival time                                                                                                                      -12.763
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -12.739


#Path 73
Startpoint: single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,4) clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (2,4) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (2,4))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 74
Startpoint: single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,16) clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (8,16) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,16)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (8,16))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 75
Startpoint: single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,16) clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,16) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,16)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,16))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 76
Startpoint: single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,16) clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (8,16) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,16)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (8,16))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 77
Startpoint: single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,16) clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (8,16) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,16)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (8,16))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 78
Startpoint: single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,10) clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (2,10) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (2,10))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 79
Startpoint: single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,10) clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (2,10) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (2,10))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 80
Startpoint: single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,10) clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (2,10) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (2,10))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 81
Startpoint: single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,16) clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (8,16) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,16)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (8,16))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 82
Startpoint: single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,16) clocked by clk)
Endpoint  : single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (8,16) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,16)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (8,16))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL15.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,16))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 83
Startpoint: single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,4) clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (2,4) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (2,4))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 84
Startpoint: single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,4) clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (2,4) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (2,4))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 85
Startpoint: single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,10) clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (2,10) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (2,10))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 86
Startpoint: single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,1) clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (8,1) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (8,1))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 87
Startpoint: single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,4) clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (2,4) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (2,4))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 88
Startpoint: single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,4) clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (2,4) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (2,4))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 89
Startpoint: single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,10) clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (2,10) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (2,10))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 90
Startpoint: single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,4) clocked by clk)
Endpoint  : single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (2,4) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,4)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[5] (bram_pim at (2,4))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL3.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,4))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 91
Startpoint: single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,1) clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,1) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,1))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 92
Startpoint: single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,1) clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (8,1) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[1] (bram_pim at (8,1))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 93
Startpoint: single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,1) clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (8,1) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[2] (bram_pim at (8,1))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 94
Startpoint: single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,1) clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (8,1) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[3] (bram_pim at (8,1))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 95
Startpoint: single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,10) clocked by clk)
Endpoint  : single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (2,10) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                                0.060     0.103
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (2,10)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                   12.660    12.763
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (2,10))                        0.000    12.763
data arrival time                                                                                                                        12.763

clock clk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                          0.042     0.042
| (inter-block routing:global net)                                                                                              0.000     0.042
| (intra 'memory' routing)                                                                                                      0.000     0.042
single_conv.single_conv_LL11.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (2,10))                        0.000     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.019     0.024
data required time                                                                                                                        0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.024
data arrival time                                                                                                                       -12.763
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -12.739


#Path 96
Startpoint: single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,1) clocked by clk)
Endpoint  : single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (8,1) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].data[0] (bram_pim at (8,1)) [clock-to-output]     0.000     0.103
| (primitive 'bram_pim' combinational delay)                                                                                 12.660    12.763
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[4] (bram_pim at (8,1))                        0.000    12.763
data arrival time                                                                                                                      12.763

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_LL7.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,1))                        0.000     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.019     0.024
data required time                                                                                                                      0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.024
data arrival time                                                                                                                     -12.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -12.739


#Path 97
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,13) clocked by clk)
Endpoint  : out:out_data[17].outpad[0] (.output at (7,0) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                       0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,13)) [clock-to-output]     0.000     0.103
| (intra 'memory' routing)                                                                                                    0.000     0.103
| (OPIN:23389 side: (TOP,) (8,13))                                                                                            0.000     0.103
| (CHANX:64213 L4 length:4 (8,13)->(5,13))                                                                                    0.208     0.311
| (CHANY:73795 L4 length:4 (7,13)->(7,10))                                                                                    0.208     0.519
| (IPIN:20262 side: (RIGHT,) (7,12))                                                                                          0.130     0.649
| (intra 'clb' routing)                                                                                                       0.206     0.855
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder at (7,12))                                                          0.000     0.855
| (primitive 'adder' combinational delay)                                                                                     0.069     0.924
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder at (7,12))                                                     0.000     0.924
| (intra 'clb' routing)                                                                                                       0.040     0.964
| (OPIN:20289 side: (TOP,) (7,12))                                                                                            0.000     0.964
| (CHANX:63459 L4 length:4 (7,12)->(4,12))                                                                                    0.208     1.171
| (CHANY:73067 L4 length:4 (6,12)->(6,9))                                                                                     0.208     1.379
| (CHANY:72933 L4 length:4 (6,8)->(6,5))                                                                                      0.208     1.587
| (CHANX:57792 L4 length:4 (7,4)->(10,4))                                                                                     0.208     1.795
| (IPIN:19021 side: (TOP,) (7,4))                                                                                             0.130     1.925
| (intra 'clb' routing)                                                                                                       0.206     2.132
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder at (7,4))                                                          -0.000     2.132
| (primitive 'adder' combinational delay)                                                                                     0.069     2.200
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder at (7,4))                                                      0.000     2.200
| (intra 'clb' routing)                                                                                                       0.040     2.240
| (OPIN:19089 side: (TOP,) (7,4))                                                                                             0.000     2.240
| (CHANX:57774 L4 length:4 (7,4)->(10,4))                                                                                     0.208     2.448
| (CHANY:73381 L4 length:4 (7,4)->(7,1))                                                                                      0.208     2.656
| (IPIN:18868 side: (RIGHT,) (7,3))                                                                                           0.130     2.786
| (intra 'clb' routing)                                                                                                       0.206     2.992
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder at (7,3))                                                          0.000     2.992
| (primitive 'adder' combinational delay)                                                                                     0.069     3.061
single_conv.tmp_res[12]_adder_sumout_8_cout[1].sumout[0] (adder at (7,3))                                                     0.000     3.061
| (intra 'clb' routing)                                                                                                       0.040     3.101
| (OPIN:18939 side: (TOP,) (7,3))                                                                                             0.000     3.101
| (CHANX:57050 L4 length:4 (7,3)->(10,3))                                                                                     0.208     3.309
| (CHANY:73435 L4 length:3 (7,3)->(7,1))                                                                                      0.208     3.517
| (IPIN:18734 side: (RIGHT,) (7,2))                                                                                           0.130     3.647
| (intra 'clb' routing)                                                                                                       0.206     3.853
single_conv.Out_data_adder_sumout_cout[1].a[0] (adder at (7,2))                                                               0.000     3.853
| (primitive 'adder' combinational delay)                                                                                     0.049     3.903
single_conv.Out_data_adder_sumout_cout[1].cout[0] (adder at (7,2))                                                            0.000     3.903
| (intra 'clb' routing)                                                                                                       0.000     3.903
single_conv.Out_data_adder_sumout_cout[2].cin[0] (adder at (7,2))                                                             0.000     3.903
| (primitive 'adder' combinational delay)                                                                                     0.026     3.928
single_conv.Out_data_adder_sumout_cout[2].cout[0] (adder at (7,2))                                                            0.000     3.928
| (intra 'clb' routing)                                                                                                       0.000     3.928
single_conv.Out_data_adder_sumout_cout[3].cin[0] (adder at (7,2))                                                             0.000     3.928
| (primitive 'adder' combinational delay)                                                                                     0.026     3.954
single_conv.Out_data_adder_sumout_cout[3].cout[0] (adder at (7,2))                                                            0.000     3.954
| (intra 'clb' routing)                                                                                                       0.000     3.954
single_conv.Out_data_adder_sumout_cout[4].cin[0] (adder at (7,2))                                                             0.000     3.954
| (primitive 'adder' combinational delay)                                                                                     0.026     3.979
single_conv.Out_data_adder_sumout_cout[4].cout[0] (adder at (7,2))                                                            0.000     3.979
| (intra 'clb' routing)                                                                                                       0.000     3.979
single_conv.Out_data_adder_sumout_cout[5].cin[0] (adder at (7,2))                                                             0.000     3.979
| (primitive 'adder' combinational delay)                                                                                     0.026     4.005
single_conv.Out_data_adder_sumout_cout[5].cout[0] (adder at (7,2))                                                            0.000     4.005
| (intra 'clb' routing)                                                                                                       0.000     4.005
single_conv.Out_data_adder_sumout_cout[6].cin[0] (adder at (7,2))                                                             0.000     4.005
| (primitive 'adder' combinational delay)                                                                                     0.026     4.030
single_conv.Out_data_adder_sumout_cout[6].cout[0] (adder at (7,2))                                                            0.000     4.030
| (intra 'clb' routing)                                                                                                       0.000     4.030
single_conv.Out_data_adder_sumout_cout[7].cin[0] (adder at (7,2))                                                             0.000     4.030
| (primitive 'adder' combinational delay)                                                                                     0.026     4.056
single_conv.Out_data_adder_sumout_cout[7].cout[0] (adder at (7,2))                                                            0.000     4.056
| (intra 'clb' routing)                                                                                                       0.000     4.056
single_conv.Out_data_adder_sumout_cout[8].cin[0] (adder at (7,2))                                                             0.000     4.056
| (primitive 'adder' combinational delay)                                                                                     0.026     4.081
single_conv.Out_data_adder_sumout_cout[8].cout[0] (adder at (7,2))                                                            0.000     4.081
| (intra 'clb' routing)                                                                                                       0.000     4.081
single_conv.Out_data_adder_sumout_cout[9].cin[0] (adder at (7,2))                                                             0.000     4.081
| (primitive 'adder' combinational delay)                                                                                     0.026     4.107
single_conv.Out_data_adder_sumout_cout[9].cout[0] (adder at (7,2))                                                            0.000     4.107
| (intra 'clb' routing)                                                                                                       0.000     4.107
single_conv.Out_data_adder_sumout_cout[10].cin[0] (adder at (7,2))                                                            0.000     4.107
| (primitive 'adder' combinational delay)                                                                                     0.026     4.133
single_conv.Out_data_adder_sumout_cout[10].cout[0] (adder at (7,2))                                                           0.000     4.133
| (intra 'clb' routing)                                                                                                       0.000     4.133
single_conv.Out_data_adder_sumout_cout[11].cin[0] (adder at (7,2))                                                            0.000     4.133
| (primitive 'adder' combinational delay)                                                                                     0.026     4.158
single_conv.Out_data_adder_sumout_cout[11].cout[0] (adder at (7,2))                                                           0.000     4.158
| (intra 'clb' routing)                                                                                                       0.000     4.158
single_conv.Out_data_adder_sumout_cout[12].cin[0] (adder at (7,2))                                                            0.000     4.158
| (primitive 'adder' combinational delay)                                                                                     0.026     4.184
single_conv.Out_data_adder_sumout_cout[12].cout[0] (adder at (7,2))                                                           0.000     4.184
| (intra 'clb' routing)                                                                                                       0.000     4.184
single_conv.Out_data_adder_sumout_cout[13].cin[0] (adder at (7,2))                                                            0.000     4.184
| (primitive 'adder' combinational delay)                                                                                     0.026     4.209
single_conv.Out_data_adder_sumout_cout[13].cout[0] (adder at (7,2))                                                           0.000     4.209
| (intra 'clb' routing)                                                                                                       0.000     4.209
single_conv.Out_data_adder_sumout_cout[14].cin[0] (adder at (7,2))                                                            0.000     4.209
| (primitive 'adder' combinational delay)                                                                                     0.026     4.235
single_conv.Out_data_adder_sumout_cout[14].cout[0] (adder at (7,2))                                                           0.000     4.235
| (intra 'clb' routing)                                                                                                       0.000     4.235
single_conv.Out_data_adder_sumout_cout[15].cin[0] (adder at (7,2))                                                            0.000     4.235
| (primitive 'adder' combinational delay)                                                                                     0.026     4.260
single_conv.Out_data_adder_sumout_cout[15].cout[0] (adder at (7,2))                                                           0.000     4.260
| (intra 'clb' routing)                                                                                                       0.000     4.260
single_conv.Out_data_adder_sumout_cout[16].cin[0] (adder at (7,2))                                                            0.000     4.260
| (primitive 'adder' combinational delay)                                                                                     0.026     4.286
single_conv.Out_data_adder_sumout_cout[16].cout[0] (adder at (7,2))                                                           0.000     4.286
| (intra 'clb' routing)                                                                                                       0.000     4.286
single_conv.Out_data_adder_sumout_cout[17].cin[0] (adder at (7,2))                                                            0.000     4.286
| (primitive 'adder' combinational delay)                                                                                     0.026     4.312
single_conv.Out_data_adder_sumout_cout[17].cout[0] (adder at (7,2))                                                           0.000     4.312
| (intra 'clb' routing)                                                                                                       0.000     4.312
single_conv.Out_data_adder_sumout_cout[18].cin[0] (adder at (7,2))                                                            0.000     4.312
| (primitive 'adder' combinational delay)                                                                                     0.035     4.347
single_conv.Out_data_adder_sumout_cout[18].sumout[0] (adder at (7,2))                                                         0.000     4.347
| (intra 'clb' routing)                                                                                                       0.040     4.387
| (OPIN:18817 side: (TOP,) (7,2))                                                                                             0.000     4.387
| (CHANX:56243 L4 length:4 (7,2)->(4,2))                                                                                      0.208     4.595
| (CHANY:70551 L4 length:2 (3,2)->(3,1))                                                                                      0.208     4.803
| (CHANX:54776 L4 length:4 (4,0)->(7,0))                                                                                      0.208     5.011
| (IPIN:18496 side: (TOP,) (7,0))                                                                                             0.130     5.141
| (intra 'io' routing)                                                                                                        0.014     5.154
out:out_data[17].outpad[0] (.output at (7,0))                                                                                 0.000     5.154
data arrival time                                                                                                                       5.154

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.154
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.154


#Path 98
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,13) clocked by clk)
Endpoint  : out:out_data[16].outpad[0] (.output at (7,0) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                       0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,13)) [clock-to-output]     0.000     0.103
| (intra 'memory' routing)                                                                                                    0.000     0.103
| (OPIN:23389 side: (TOP,) (8,13))                                                                                            0.000     0.103
| (CHANX:64213 L4 length:4 (8,13)->(5,13))                                                                                    0.208     0.311
| (CHANY:73795 L4 length:4 (7,13)->(7,10))                                                                                    0.208     0.519
| (IPIN:20262 side: (RIGHT,) (7,12))                                                                                          0.130     0.649
| (intra 'clb' routing)                                                                                                       0.206     0.855
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder at (7,12))                                                          0.000     0.855
| (primitive 'adder' combinational delay)                                                                                     0.069     0.924
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder at (7,12))                                                     0.000     0.924
| (intra 'clb' routing)                                                                                                       0.040     0.964
| (OPIN:20289 side: (TOP,) (7,12))                                                                                            0.000     0.964
| (CHANX:63459 L4 length:4 (7,12)->(4,12))                                                                                    0.208     1.171
| (CHANY:73067 L4 length:4 (6,12)->(6,9))                                                                                     0.208     1.379
| (CHANY:72933 L4 length:4 (6,8)->(6,5))                                                                                      0.208     1.587
| (CHANX:57792 L4 length:4 (7,4)->(10,4))                                                                                     0.208     1.795
| (IPIN:19021 side: (TOP,) (7,4))                                                                                             0.130     1.925
| (intra 'clb' routing)                                                                                                       0.206     2.132
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder at (7,4))                                                          -0.000     2.132
| (primitive 'adder' combinational delay)                                                                                     0.069     2.200
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder at (7,4))                                                      0.000     2.200
| (intra 'clb' routing)                                                                                                       0.040     2.240
| (OPIN:19089 side: (TOP,) (7,4))                                                                                             0.000     2.240
| (CHANX:57774 L4 length:4 (7,4)->(10,4))                                                                                     0.208     2.448
| (CHANY:73381 L4 length:4 (7,4)->(7,1))                                                                                      0.208     2.656
| (IPIN:18868 side: (RIGHT,) (7,3))                                                                                           0.130     2.786
| (intra 'clb' routing)                                                                                                       0.206     2.992
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder at (7,3))                                                          0.000     2.992
| (primitive 'adder' combinational delay)                                                                                     0.069     3.061
single_conv.tmp_res[12]_adder_sumout_8_cout[1].sumout[0] (adder at (7,3))                                                     0.000     3.061
| (intra 'clb' routing)                                                                                                       0.040     3.101
| (OPIN:18939 side: (TOP,) (7,3))                                                                                             0.000     3.101
| (CHANX:57050 L4 length:4 (7,3)->(10,3))                                                                                     0.208     3.309
| (CHANY:73435 L4 length:3 (7,3)->(7,1))                                                                                      0.208     3.517
| (IPIN:18734 side: (RIGHT,) (7,2))                                                                                           0.130     3.647
| (intra 'clb' routing)                                                                                                       0.206     3.853
single_conv.Out_data_adder_sumout_cout[1].a[0] (adder at (7,2))                                                               0.000     3.853
| (primitive 'adder' combinational delay)                                                                                     0.049     3.903
single_conv.Out_data_adder_sumout_cout[1].cout[0] (adder at (7,2))                                                            0.000     3.903
| (intra 'clb' routing)                                                                                                       0.000     3.903
single_conv.Out_data_adder_sumout_cout[2].cin[0] (adder at (7,2))                                                             0.000     3.903
| (primitive 'adder' combinational delay)                                                                                     0.026     3.928
single_conv.Out_data_adder_sumout_cout[2].cout[0] (adder at (7,2))                                                            0.000     3.928
| (intra 'clb' routing)                                                                                                       0.000     3.928
single_conv.Out_data_adder_sumout_cout[3].cin[0] (adder at (7,2))                                                             0.000     3.928
| (primitive 'adder' combinational delay)                                                                                     0.026     3.954
single_conv.Out_data_adder_sumout_cout[3].cout[0] (adder at (7,2))                                                            0.000     3.954
| (intra 'clb' routing)                                                                                                       0.000     3.954
single_conv.Out_data_adder_sumout_cout[4].cin[0] (adder at (7,2))                                                             0.000     3.954
| (primitive 'adder' combinational delay)                                                                                     0.026     3.979
single_conv.Out_data_adder_sumout_cout[4].cout[0] (adder at (7,2))                                                            0.000     3.979
| (intra 'clb' routing)                                                                                                       0.000     3.979
single_conv.Out_data_adder_sumout_cout[5].cin[0] (adder at (7,2))                                                             0.000     3.979
| (primitive 'adder' combinational delay)                                                                                     0.026     4.005
single_conv.Out_data_adder_sumout_cout[5].cout[0] (adder at (7,2))                                                            0.000     4.005
| (intra 'clb' routing)                                                                                                       0.000     4.005
single_conv.Out_data_adder_sumout_cout[6].cin[0] (adder at (7,2))                                                             0.000     4.005
| (primitive 'adder' combinational delay)                                                                                     0.026     4.030
single_conv.Out_data_adder_sumout_cout[6].cout[0] (adder at (7,2))                                                            0.000     4.030
| (intra 'clb' routing)                                                                                                       0.000     4.030
single_conv.Out_data_adder_sumout_cout[7].cin[0] (adder at (7,2))                                                             0.000     4.030
| (primitive 'adder' combinational delay)                                                                                     0.026     4.056
single_conv.Out_data_adder_sumout_cout[7].cout[0] (adder at (7,2))                                                            0.000     4.056
| (intra 'clb' routing)                                                                                                       0.000     4.056
single_conv.Out_data_adder_sumout_cout[8].cin[0] (adder at (7,2))                                                             0.000     4.056
| (primitive 'adder' combinational delay)                                                                                     0.026     4.081
single_conv.Out_data_adder_sumout_cout[8].cout[0] (adder at (7,2))                                                            0.000     4.081
| (intra 'clb' routing)                                                                                                       0.000     4.081
single_conv.Out_data_adder_sumout_cout[9].cin[0] (adder at (7,2))                                                             0.000     4.081
| (primitive 'adder' combinational delay)                                                                                     0.026     4.107
single_conv.Out_data_adder_sumout_cout[9].cout[0] (adder at (7,2))                                                            0.000     4.107
| (intra 'clb' routing)                                                                                                       0.000     4.107
single_conv.Out_data_adder_sumout_cout[10].cin[0] (adder at (7,2))                                                            0.000     4.107
| (primitive 'adder' combinational delay)                                                                                     0.026     4.133
single_conv.Out_data_adder_sumout_cout[10].cout[0] (adder at (7,2))                                                           0.000     4.133
| (intra 'clb' routing)                                                                                                       0.000     4.133
single_conv.Out_data_adder_sumout_cout[11].cin[0] (adder at (7,2))                                                            0.000     4.133
| (primitive 'adder' combinational delay)                                                                                     0.026     4.158
single_conv.Out_data_adder_sumout_cout[11].cout[0] (adder at (7,2))                                                           0.000     4.158
| (intra 'clb' routing)                                                                                                       0.000     4.158
single_conv.Out_data_adder_sumout_cout[12].cin[0] (adder at (7,2))                                                            0.000     4.158
| (primitive 'adder' combinational delay)                                                                                     0.026     4.184
single_conv.Out_data_adder_sumout_cout[12].cout[0] (adder at (7,2))                                                           0.000     4.184
| (intra 'clb' routing)                                                                                                       0.000     4.184
single_conv.Out_data_adder_sumout_cout[13].cin[0] (adder at (7,2))                                                            0.000     4.184
| (primitive 'adder' combinational delay)                                                                                     0.026     4.209
single_conv.Out_data_adder_sumout_cout[13].cout[0] (adder at (7,2))                                                           0.000     4.209
| (intra 'clb' routing)                                                                                                       0.000     4.209
single_conv.Out_data_adder_sumout_cout[14].cin[0] (adder at (7,2))                                                            0.000     4.209
| (primitive 'adder' combinational delay)                                                                                     0.026     4.235
single_conv.Out_data_adder_sumout_cout[14].cout[0] (adder at (7,2))                                                           0.000     4.235
| (intra 'clb' routing)                                                                                                       0.000     4.235
single_conv.Out_data_adder_sumout_cout[15].cin[0] (adder at (7,2))                                                            0.000     4.235
| (primitive 'adder' combinational delay)                                                                                     0.026     4.260
single_conv.Out_data_adder_sumout_cout[15].cout[0] (adder at (7,2))                                                           0.000     4.260
| (intra 'clb' routing)                                                                                                       0.000     4.260
single_conv.Out_data_adder_sumout_cout[16].cin[0] (adder at (7,2))                                                            0.000     4.260
| (primitive 'adder' combinational delay)                                                                                     0.026     4.286
single_conv.Out_data_adder_sumout_cout[16].cout[0] (adder at (7,2))                                                           0.000     4.286
| (intra 'clb' routing)                                                                                                       0.000     4.286
single_conv.Out_data_adder_sumout_cout[17].cin[0] (adder at (7,2))                                                            0.000     4.286
| (primitive 'adder' combinational delay)                                                                                     0.035     4.321
single_conv.Out_data_adder_sumout_cout[17].sumout[0] (adder at (7,2))                                                         0.000     4.321
| (intra 'clb' routing)                                                                                                       0.040     4.361
| (OPIN:18797 side: (TOP,) (7,2))                                                                                             0.000     4.361
| (CHANX:56346 L4 length:4 (7,2)->(10,2))                                                                                     0.208     4.569
| (CHANY:73377 L4 length:2 (7,2)->(7,1))                                                                                      0.208     4.777
| (CHANX:54775 L4 length:4 (7,0)->(4,0))                                                                                      0.208     4.985
| (IPIN:18505 side: (TOP,) (7,0))                                                                                             0.130     5.115
| (intra 'io' routing)                                                                                                        0.014     5.129
out:out_data[16].outpad[0] (.output at (7,0))                                                                                 0.000     5.129
data arrival time                                                                                                                       5.129

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.129
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.129


#Path 99
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,13) clocked by clk)
Endpoint  : out:out_data[7].outpad[0] (.output at (8,0) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                       0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,13)) [clock-to-output]     0.000     0.103
| (intra 'memory' routing)                                                                                                    0.000     0.103
| (OPIN:23389 side: (TOP,) (8,13))                                                                                            0.000     0.103
| (CHANX:64213 L4 length:4 (8,13)->(5,13))                                                                                    0.208     0.311
| (CHANY:73795 L4 length:4 (7,13)->(7,10))                                                                                    0.208     0.519
| (IPIN:20262 side: (RIGHT,) (7,12))                                                                                          0.130     0.649
| (intra 'clb' routing)                                                                                                       0.206     0.855
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder at (7,12))                                                          0.000     0.855
| (primitive 'adder' combinational delay)                                                                                     0.069     0.924
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder at (7,12))                                                     0.000     0.924
| (intra 'clb' routing)                                                                                                       0.040     0.964
| (OPIN:20289 side: (TOP,) (7,12))                                                                                            0.000     0.964
| (CHANX:63459 L4 length:4 (7,12)->(4,12))                                                                                    0.208     1.171
| (CHANY:73067 L4 length:4 (6,12)->(6,9))                                                                                     0.208     1.379
| (CHANY:72933 L4 length:4 (6,8)->(6,5))                                                                                      0.208     1.587
| (CHANX:57792 L4 length:4 (7,4)->(10,4))                                                                                     0.208     1.795
| (IPIN:19021 side: (TOP,) (7,4))                                                                                             0.130     1.925
| (intra 'clb' routing)                                                                                                       0.206     2.132
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder at (7,4))                                                          -0.000     2.132
| (primitive 'adder' combinational delay)                                                                                     0.069     2.200
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder at (7,4))                                                      0.000     2.200
| (intra 'clb' routing)                                                                                                       0.040     2.240
| (OPIN:19089 side: (TOP,) (7,4))                                                                                             0.000     2.240
| (CHANX:57774 L4 length:4 (7,4)->(10,4))                                                                                     0.208     2.448
| (CHANY:73381 L4 length:4 (7,4)->(7,1))                                                                                      0.208     2.656
| (IPIN:18868 side: (RIGHT,) (7,3))                                                                                           0.130     2.786
| (intra 'clb' routing)                                                                                                       0.206     2.992
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder at (7,3))                                                          0.000     2.992
| (primitive 'adder' combinational delay)                                                                                     0.069     3.061
single_conv.tmp_res[12]_adder_sumout_8_cout[1].sumout[0] (adder at (7,3))                                                     0.000     3.061
| (intra 'clb' routing)                                                                                                       0.040     3.101
| (OPIN:18939 side: (TOP,) (7,3))                                                                                             0.000     3.101
| (CHANX:57050 L4 length:4 (7,3)->(10,3))                                                                                     0.208     3.309
| (CHANY:73435 L4 length:3 (7,3)->(7,1))                                                                                      0.208     3.517
| (IPIN:18734 side: (RIGHT,) (7,2))                                                                                           0.130     3.647
| (intra 'clb' routing)                                                                                                       0.206     3.853
single_conv.Out_data_adder_sumout_cout[1].a[0] (adder at (7,2))                                                               0.000     3.853
| (primitive 'adder' combinational delay)                                                                                     0.049     3.903
single_conv.Out_data_adder_sumout_cout[1].cout[0] (adder at (7,2))                                                            0.000     3.903
| (intra 'clb' routing)                                                                                                       0.000     3.903
single_conv.Out_data_adder_sumout_cout[2].cin[0] (adder at (7,2))                                                             0.000     3.903
| (primitive 'adder' combinational delay)                                                                                     0.026     3.928
single_conv.Out_data_adder_sumout_cout[2].cout[0] (adder at (7,2))                                                            0.000     3.928
| (intra 'clb' routing)                                                                                                       0.000     3.928
single_conv.Out_data_adder_sumout_cout[3].cin[0] (adder at (7,2))                                                             0.000     3.928
| (primitive 'adder' combinational delay)                                                                                     0.026     3.954
single_conv.Out_data_adder_sumout_cout[3].cout[0] (adder at (7,2))                                                            0.000     3.954
| (intra 'clb' routing)                                                                                                       0.000     3.954
single_conv.Out_data_adder_sumout_cout[4].cin[0] (adder at (7,2))                                                             0.000     3.954
| (primitive 'adder' combinational delay)                                                                                     0.026     3.979
single_conv.Out_data_adder_sumout_cout[4].cout[0] (adder at (7,2))                                                            0.000     3.979
| (intra 'clb' routing)                                                                                                       0.000     3.979
single_conv.Out_data_adder_sumout_cout[5].cin[0] (adder at (7,2))                                                             0.000     3.979
| (primitive 'adder' combinational delay)                                                                                     0.026     4.005
single_conv.Out_data_adder_sumout_cout[5].cout[0] (adder at (7,2))                                                            0.000     4.005
| (intra 'clb' routing)                                                                                                       0.000     4.005
single_conv.Out_data_adder_sumout_cout[6].cin[0] (adder at (7,2))                                                             0.000     4.005
| (primitive 'adder' combinational delay)                                                                                     0.026     4.030
single_conv.Out_data_adder_sumout_cout[6].cout[0] (adder at (7,2))                                                            0.000     4.030
| (intra 'clb' routing)                                                                                                       0.000     4.030
single_conv.Out_data_adder_sumout_cout[7].cin[0] (adder at (7,2))                                                             0.000     4.030
| (primitive 'adder' combinational delay)                                                                                     0.026     4.056
single_conv.Out_data_adder_sumout_cout[7].cout[0] (adder at (7,2))                                                            0.000     4.056
| (intra 'clb' routing)                                                                                                       0.000     4.056
single_conv.Out_data_adder_sumout_cout[8].cin[0] (adder at (7,2))                                                             0.000     4.056
| (primitive 'adder' combinational delay)                                                                                     0.035     4.091
single_conv.Out_data_adder_sumout_cout[8].sumout[0] (adder at (7,2))                                                          0.000     4.091
| (intra 'clb' routing)                                                                                                       0.040     4.131
| (OPIN:18812 side: (LEFT,) (7,2))                                                                                            0.000     4.131
| (CHANY:72683 L4 length:2 (6,2)->(6,1))                                                                                      0.208     4.339
| (CHANX:55598 L4 length:4 (7,1)->(10,1))                                                                                     0.208     4.547
| (CHANY:75579 L4 length:1 (10,1)->(10,1))                                                                                    0.208     4.755
| (CHANX:54897 L4 length:4 (10,0)->(7,0))                                                                                     0.208     4.963
| (IPIN:21313 side: (TOP,) (8,0))                                                                                             0.130     5.093
| (intra 'io' routing)                                                                                                        0.014     5.107
out:out_data[7].outpad[0] (.output at (8,0))                                                                                  0.000     5.107
data arrival time                                                                                                                       5.107

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.107
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.107


#Path 100
Startpoint: single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,13) clocked by clk)
Endpoint  : out:out_data[6].outpad[0] (.output at (6,0) clocked by clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                        0.042     0.042
| (inter-block routing:global net)                                                                                            0.000     0.042
| (intra 'memory' routing)                                                                                                    0.000     0.042
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].clk[0] (bram_pim at (8,13))                       0.000     0.042
| (primitive 'bram_pim' Tcq_max)                                                                                              0.060     0.103
single_conv.single_conv_HH0.conv_inst.genblk1.single_conv.genblk1.Resout[0].out[0] (bram_pim at (8,13)) [clock-to-output]     0.000     0.103
| (intra 'memory' routing)                                                                                                    0.000     0.103
| (OPIN:23389 side: (TOP,) (8,13))                                                                                            0.000     0.103
| (CHANX:64213 L4 length:4 (8,13)->(5,13))                                                                                    0.208     0.311
| (CHANY:73795 L4 length:4 (7,13)->(7,10))                                                                                    0.208     0.519
| (IPIN:20262 side: (RIGHT,) (7,12))                                                                                          0.130     0.649
| (intra 'clb' routing)                                                                                                       0.206     0.855
single_conv.tmp_res[0]_adder_sumout_6_cout[1].a[0] (adder at (7,12))                                                          0.000     0.855
| (primitive 'adder' combinational delay)                                                                                     0.069     0.924
single_conv.tmp_res[0]_adder_sumout_6_cout[1].sumout[0] (adder at (7,12))                                                     0.000     0.924
| (intra 'clb' routing)                                                                                                       0.040     0.964
| (OPIN:20289 side: (TOP,) (7,12))                                                                                            0.000     0.964
| (CHANX:63459 L4 length:4 (7,12)->(4,12))                                                                                    0.208     1.171
| (CHANY:73067 L4 length:4 (6,12)->(6,9))                                                                                     0.208     1.379
| (CHANY:72933 L4 length:4 (6,8)->(6,5))                                                                                      0.208     1.587
| (CHANX:57792 L4 length:4 (7,4)->(10,4))                                                                                     0.208     1.795
| (IPIN:19021 side: (TOP,) (7,4))                                                                                             0.130     1.925
| (intra 'clb' routing)                                                                                                       0.206     2.132
single_conv.tmp_res[8]_adder_sumout_7_cout[1].a[0] (adder at (7,4))                                                          -0.000     2.132
| (primitive 'adder' combinational delay)                                                                                     0.069     2.200
single_conv.tmp_res[8]_adder_sumout_7_cout[1].sumout[0] (adder at (7,4))                                                      0.000     2.200
| (intra 'clb' routing)                                                                                                       0.040     2.240
| (OPIN:19089 side: (TOP,) (7,4))                                                                                             0.000     2.240
| (CHANX:57774 L4 length:4 (7,4)->(10,4))                                                                                     0.208     2.448
| (CHANY:73381 L4 length:4 (7,4)->(7,1))                                                                                      0.208     2.656
| (IPIN:18868 side: (RIGHT,) (7,3))                                                                                           0.130     2.786
| (intra 'clb' routing)                                                                                                       0.206     2.992
single_conv.tmp_res[12]_adder_sumout_8_cout[1].a[0] (adder at (7,3))                                                          0.000     2.992
| (primitive 'adder' combinational delay)                                                                                     0.069     3.061
single_conv.tmp_res[12]_adder_sumout_8_cout[1].sumout[0] (adder at (7,3))                                                     0.000     3.061
| (intra 'clb' routing)                                                                                                       0.040     3.101
| (OPIN:18939 side: (TOP,) (7,3))                                                                                             0.000     3.101
| (CHANX:57050 L4 length:4 (7,3)->(10,3))                                                                                     0.208     3.309
| (CHANY:73435 L4 length:3 (7,3)->(7,1))                                                                                      0.208     3.517
| (IPIN:18734 side: (RIGHT,) (7,2))                                                                                           0.130     3.647
| (intra 'clb' routing)                                                                                                       0.206     3.853
single_conv.Out_data_adder_sumout_cout[1].a[0] (adder at (7,2))                                                               0.000     3.853
| (primitive 'adder' combinational delay)                                                                                     0.049     3.903
single_conv.Out_data_adder_sumout_cout[1].cout[0] (adder at (7,2))                                                            0.000     3.903
| (intra 'clb' routing)                                                                                                       0.000     3.903
single_conv.Out_data_adder_sumout_cout[2].cin[0] (adder at (7,2))                                                             0.000     3.903
| (primitive 'adder' combinational delay)                                                                                     0.026     3.928
single_conv.Out_data_adder_sumout_cout[2].cout[0] (adder at (7,2))                                                            0.000     3.928
| (intra 'clb' routing)                                                                                                       0.000     3.928
single_conv.Out_data_adder_sumout_cout[3].cin[0] (adder at (7,2))                                                             0.000     3.928
| (primitive 'adder' combinational delay)                                                                                     0.026     3.954
single_conv.Out_data_adder_sumout_cout[3].cout[0] (adder at (7,2))                                                            0.000     3.954
| (intra 'clb' routing)                                                                                                       0.000     3.954
single_conv.Out_data_adder_sumout_cout[4].cin[0] (adder at (7,2))                                                             0.000     3.954
| (primitive 'adder' combinational delay)                                                                                     0.026     3.979
single_conv.Out_data_adder_sumout_cout[4].cout[0] (adder at (7,2))                                                            0.000     3.979
| (intra 'clb' routing)                                                                                                       0.000     3.979
single_conv.Out_data_adder_sumout_cout[5].cin[0] (adder at (7,2))                                                             0.000     3.979
| (primitive 'adder' combinational delay)                                                                                     0.026     4.005
single_conv.Out_data_adder_sumout_cout[5].cout[0] (adder at (7,2))                                                            0.000     4.005
| (intra 'clb' routing)                                                                                                       0.000     4.005
single_conv.Out_data_adder_sumout_cout[6].cin[0] (adder at (7,2))                                                             0.000     4.005
| (primitive 'adder' combinational delay)                                                                                     0.026     4.030
single_conv.Out_data_adder_sumout_cout[6].cout[0] (adder at (7,2))                                                            0.000     4.030
| (intra 'clb' routing)                                                                                                       0.000     4.030
single_conv.Out_data_adder_sumout_cout[7].cin[0] (adder at (7,2))                                                             0.000     4.030
| (primitive 'adder' combinational delay)                                                                                     0.035     4.066
single_conv.Out_data_adder_sumout_cout[7].sumout[0] (adder at (7,2))                                                          0.000     4.066
| (intra 'clb' routing)                                                                                                       0.040     4.106
| (OPIN:18792 side: (LEFT,) (7,2))                                                                                            0.000     4.106
| (CHANY:72699 L4 length:2 (6,2)->(6,1))                                                                                      0.208     4.314
| (CHANX:55487 L4 length:4 (6,1)->(3,1))                                                                                      0.208     4.521
| (CHANY:72043 L4 length:1 (5,1)->(5,1))                                                                                      0.208     4.729
| (CHANX:54852 L4 length:4 (6,0)->(9,0))                                                                                      0.208     4.937
| (IPIN:15257 side: (TOP,) (6,0))                                                                                             0.130     5.067
| (intra 'io' routing)                                                                                                        0.014     5.081
out:out_data[6].outpad[0] (.output at (6,0))                                                                                  0.000     5.081
data arrival time                                                                                                                       5.081

clock clk (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.081


#End of timing report
