{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79977,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79987,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000227636,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000100566,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 4.79745e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000100566,
	"finish__design__instance__count__class:buffer": 36,
	"finish__design__instance__area__class:buffer": 265.254,
	"finish__design__instance__count__class:timing_repair_buffer": 70,
	"finish__design__instance__area__class:timing_repair_buffer": 410.394,
	"finish__design__instance__count__class:inverter": 5,
	"finish__design__instance__area__class:inverter": 18.768,
	"finish__design__instance__count__class:multi_input_combinational_cell": 386,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3453.31,
	"finish__design__instance__count": 497,
	"finish__design__instance__area": 4147.73,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.07178,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.460106,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.830575,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000348557,
	"finish__power__switching__total": 0.000458323,
	"finish__power__leakage__total": 1.63467e-09,
	"finish__power__total": 0.000806881,
	"finish__design__io": 70,
	"finish__design__die__area": 5701.01,
	"finish__design__core__area": 5139.93,
	"finish__design__instance__count": 567,
	"finish__design__instance__area": 4235.31,
	"finish__design__instance__count__stdcell": 567,
	"finish__design__instance__area__stdcell": 4235.31,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.824002,
	"finish__design__instance__utilization__stdcell": 0.824002,
	"finish__design__rows": 26,
	"finish__design__rows:unithd": 26,
	"finish__design__sites": 4108,
	"finish__design__sites:unithd": 4108,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}