=====
SETUP
6.370
14.592
20.961
uCpu/uRam/ramMem_ramMem_0_0_s
1.361
4.821
uCpu/aluOpaSrc_0_s1
6.285
7.384
uCpu/uAlu/n41_s1
8.684
9.234
uCpu/uAlu/n40_s1
9.234
9.797
uCpu/uAlu/aluResult_Z_1_s1
10.601
11.627
uCpu/uAlu/aluResult_Z_1_s0
12.046
13.145
uCpu/uAlu/aluResult_Z_1_s
13.966
14.592
uCpu/uAccTemp/accOut_1_s0
14.592
=====
SETUP
6.899
14.062
20.961
uCpu/uRam/ramMem_ramMem_0_0_s
1.361
4.821
uCpu/aluOpaSrc_0_s1
6.285
7.384
uCpu/uAlu/n41_s1
8.684
9.234
uCpu/uAlu/n40_s1
9.234
9.291
uCpu/uAlu/n39_s1
9.291
9.348
uCpu/uAlu/n38_s1
9.348
9.405
uCpu/uDecoder/n409_s43
10.772
11.398
uCpu/uDecoder/n409_s41
12.202
13.234
uCpu/uDecoder/n409_s36
13.240
14.062
uCpu/uDecoder/carryFlag_s1
14.062
=====
SETUP
7.503
14.410
21.913
uMux/uClkDiv/n52_s5
13.311
14.410
uMux/uClkDiv/count_4_s0
14.410
=====
SETUP
7.503
14.410
21.913
uMux/uClkDiv/n48_s4
13.311
14.410
uMux/uClkDiv/count_8_s0
14.410
=====
SETUP
7.564
13.397
20.961
uCpu/uRam/ramMem_ramMem_0_0_s
1.361
4.821
uCpu/aluOpaSrc_0_s1
6.285
7.384
uCpu/uAlu/n41_s1
8.684
9.234
uCpu/uAlu/n40_s1
9.234
9.291
uCpu/uAlu/n39_s1
9.291
9.819
uCpu/uAlu/aluResult_Z_2_s1
10.238
11.270
uCpu/uAlu/aluResult_Z_2_s
12.575
13.397
uCpu/uAccTemp/accOut_2_s0
13.397
=====
SETUP
7.570
14.343
21.913
uMux/uClkDiv/n56_s4
13.311
14.343
uMux/uClkDiv/count_0_s0
14.343
=====
SETUP
8.137
12.824
20.961
uCpu/uRam/ramMem_ramMem_0_0_s
1.361
4.821
uCpu/aluOpaSrc_0_s1
6.285
7.384
uCpu/uAlu/n19_s
8.684
9.234
uCpu/uAlu/n18_s
9.234
9.291
uCpu/uAlu/n17_s
9.291
9.348
uCpu/uAlu/n16_s
9.348
9.876
uCpu/uAlu/aluResult_Z_3_s0
10.295
11.394
uCpu/uAlu/aluResult_Z_3_s
12.198
12.824
uCpu/uAccTemp/accOut_3_s0
12.824
=====
SETUP
8.298
13.615
21.913
uMux/uClkDiv/n54_s2
12.989
13.615
uMux/uClkDiv/count_2_s0
13.615
=====
SETUP
8.298
13.615
21.913
uMux/uClkDiv/n53_s5
12.989
13.615
uMux/uClkDiv/count_3_s0
13.615
=====
SETUP
8.298
13.615
21.913
uMux/uClkDiv/n51_s2
12.989
13.615
uMux/uClkDiv/count_5_s0
13.615
=====
SETUP
8.303
13.611
21.913
uMux/uClkDiv/n50_s5
12.985
13.611
uMux/uClkDiv/count_6_s0
13.611
=====
SETUP
8.303
13.611
21.913
uMux/uClkDiv/n49_s5
12.985
13.611
uMux/uClkDiv/count_7_s0
13.611
=====
SETUP
8.604
12.358
20.961
uCpu/uRam/ramMem_ramMem_0_0_s
1.361
4.821
uCpu/aluOpaSrc_0_s1
6.285
7.384
uCpu/uAlu/n19_s
8.684
9.385
uCpu/uAlu/aluResult_Z_0_s0
9.804
10.836
uCpu/uAlu/aluResult_Z_0_s
11.326
12.358
uCpu/uAccTemp/accOut_0_s0
12.358
=====
SETUP
8.756
13.157
21.913
uDebounce/clkDivInst/n54_s2
12.058
13.157
uDebounce/clkDivInst/count_2_s0
13.157
=====
SETUP
8.756
13.157
21.913
uDebounce/clkDivInst/n49_s2
12.058
13.157
uDebounce/clkDivInst/count_7_s0
13.157
=====
SETUP
8.778
13.135
21.913
uDebounce/clkDivInst/n56_s2
12.036
13.135
uDebounce/clkDivInst/count_0_s0
13.135
=====
SETUP
8.778
13.135
21.913
uDebounce/clkDivInst/n53_s2
12.036
13.135
uDebounce/clkDivInst/count_3_s0
13.135
=====
SETUP
8.834
13.079
21.913
uDebounce/clkDivInst/n48_s2
12.047
13.079
uDebounce/clkDivInst/count_8_s0
13.079
=====
SETUP
8.834
13.079
21.913
uDebounce/clkDivInst/n47_s2
12.047
13.079
uDebounce/clkDivInst/count_9_s0
13.079
=====
SETUP
8.845
13.068
21.913
uDebounce/clkDivInst/n50_s2
12.036
13.068
uDebounce/clkDivInst/count_6_s0
13.068
=====
SETUP
8.845
13.068
21.913
uDebounce/clkDivInst/n46_s2
12.036
13.068
uDebounce/clkDivInst/count_10_s0
13.068
=====
SETUP
8.845
13.068
21.913
uDebounce/clkDivInst/n45_s2
12.036
13.068
uDebounce/clkDivInst/count_11_s0
13.068
=====
SETUP
9.229
12.684
21.913
uDebounce/clkDivInst/n51_s2
12.058
12.684
uDebounce/clkDivInst/count_5_s0
12.684
=====
SETUP
9.240
12.673
21.913
uDebounce/clkDivInst/n52_s2
12.047
12.673
uDebounce/clkDivInst/count_4_s0
12.673
=====
SETUP
9.240
12.673
21.913
uDebounce/clkDivInst/n43_s2
12.047
12.673
uDebounce/clkDivInst/count_13_s0
12.673
=====
HOLD
-1.464
0.377
1.841
uDebounce/clkDivInst/n44_s2
0.005
0.377
uDebounce/clkDivInst/count_12_s0
0.377
=====
HOLD
-1.464
0.377
1.841
uDebounce/clkDivInst/n42_s2
0.005
0.377
uDebounce/clkDivInst/count_14_s0
0.377
=====
HOLD
-1.462
0.378
1.841
uMux/uClkDiv/n55_s4
0.006
0.378
uMux/uClkDiv/count_1_s0
0.378
=====
HOLD
-1.462
0.378
1.841
uMux/uClkDiv/n47_s2
0.006
0.378
uMux/uClkDiv/count_9_s0
0.378
=====
HOLD
-1.462
0.378
1.841
uMux/uClkDiv/n46_s2
0.006
0.378
uMux/uClkDiv/count_10_s0
0.378
=====
HOLD
-0.123
1.717
1.841
uDebounce/clkDivInst/n55_s2
1.345
1.717
uDebounce/clkDivInst/count_1_s0
1.717
=====
HOLD
-0.122
1.719
1.841
uDebounce/clkDivInst/n52_s2
1.347
1.719
uDebounce/clkDivInst/count_4_s0
1.719
=====
HOLD
-0.122
1.719
1.841
uDebounce/clkDivInst/n43_s2
1.347
1.719
uDebounce/clkDivInst/count_13_s0
1.719
=====
HOLD
-0.121
1.720
1.841
uDebounce/clkDivInst/n51_s2
1.348
1.720
uDebounce/clkDivInst/count_5_s0
1.720
=====
HOLD
0.229
2.069
1.841
uDebounce/clkDivInst/n56_s2
1.345
2.069
uDebounce/clkDivInst/count_0_s0
2.069
=====
HOLD
0.229
2.069
1.841
uDebounce/clkDivInst/n53_s2
1.345
2.069
uDebounce/clkDivInst/count_3_s0
2.069
=====
HOLD
0.231
2.071
1.841
uDebounce/clkDivInst/n50_s2
1.345
2.071
uDebounce/clkDivInst/count_6_s0
2.071
=====
HOLD
0.231
2.071
1.841
uDebounce/clkDivInst/n46_s2
1.345
2.071
uDebounce/clkDivInst/count_10_s0
2.071
=====
HOLD
0.231
2.071
1.841
uDebounce/clkDivInst/n45_s2
1.345
2.071
uDebounce/clkDivInst/count_11_s0
2.071
=====
HOLD
0.231
2.072
1.841
uDebounce/clkDivInst/n54_s2
1.348
2.072
uDebounce/clkDivInst/count_2_s0
2.072
=====
HOLD
0.231
2.072
1.841
uDebounce/clkDivInst/n49_s2
1.348
2.072
uDebounce/clkDivInst/count_7_s0
2.072
=====
HOLD
0.232
2.073
1.841
uDebounce/clkDivInst/n48_s2
1.347
2.073
uDebounce/clkDivInst/count_8_s0
2.073
=====
HOLD
0.232
2.073
1.841
uDebounce/clkDivInst/n47_s2
1.347
2.073
uDebounce/clkDivInst/count_9_s0
2.073
=====
HOLD
0.297
2.138
1.841
uMux/uClkDiv/n50_s5
1.766
2.138
uMux/uClkDiv/count_6_s0
2.138
=====
HOLD
0.297
2.138
1.841
uMux/uClkDiv/n49_s5
1.766
2.138
uMux/uClkDiv/count_7_s0
2.138
=====
HOLD
0.301
2.141
1.841
uMux/uClkDiv/n54_s2
1.769
2.141
uMux/uClkDiv/count_2_s0
2.141
=====
HOLD
0.301
2.141
1.841
uMux/uClkDiv/n53_s5
1.769
2.141
uMux/uClkDiv/count_3_s0
2.141
=====
HOLD
0.301
2.141
1.841
uMux/uClkDiv/n51_s2
1.769
2.141
uMux/uClkDiv/count_5_s0
2.141
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uMux/uClkDiv/count_8_s0
1.811
2.144
uMux/uClkDiv/n48_s4
2.146
2.518
uMux/uClkDiv/count_8_s0
2.518
=====
HOLD
0.708
1.674
0.966
uCpu/uMc/cycle_2_s0
0.966
1.300
uclockReset/n15_s2
1.302
1.674
uCpu/uMc/cycle_2_s0
1.674
