{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1630159513151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1630159513152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 28 17:05:12 2021 " "Processing started: Sat Aug 28 17:05:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1630159513152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1630159513152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_loopback_cyc1000 -c UART_LOOPBACK_CYC1000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_loopback_cyc1000 -c UART_LOOPBACK_CYC1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1630159513152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1630159514355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/lab6_final/uart-for-fpga/rtl/comp/uart_clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/lab6_final/uart-for-fpga/rtl/comp/uart_clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_CLK_DIV-RTL " "Found design unit 1: UART_CLK_DIV-RTL" {  } { { "../../../rtl/comp/uart_clk_div.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/rtl/comp/uart_clk_div.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630159515282 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_CLK_DIV " "Found entity 1: UART_CLK_DIV" {  } { { "../../../rtl/comp/uart_clk_div.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/rtl/comp/uart_clk_div.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630159515282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630159515282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/lab6_final/uart-for-fpga/rtl/comp/uart_parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/lab6_final/uart-for-fpga/rtl/comp/uart_parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARITY-RTL " "Found design unit 1: UART_PARITY-RTL" {  } { { "../../../rtl/comp/uart_parity.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/rtl/comp/uart_parity.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630159515287 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARITY " "Found entity 1: UART_PARITY" {  } { { "../../../rtl/comp/uart_parity.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/rtl/comp/uart_parity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630159515287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630159515287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/lab6_final/uart-for-fpga/rtl/comp/uart_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/lab6_final/uart-for-fpga/rtl/comp/uart_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_DEBOUNCER-RTL " "Found design unit 1: UART_DEBOUNCER-RTL" {  } { { "../../../rtl/comp/uart_debouncer.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/rtl/comp/uart_debouncer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630159515293 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_DEBOUNCER " "Found entity 1: UART_DEBOUNCER" {  } { { "../../../rtl/comp/uart_debouncer.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/rtl/comp/uart_debouncer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630159515293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630159515293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/lab6_final/uart-for-fpga/rtl/comp/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/lab6_final/uart-for-fpga/rtl/comp/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "../../../rtl/comp/uart_tx.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/rtl/comp/uart_tx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630159515298 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../../../rtl/comp/uart_tx.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/rtl/comp/uart_tx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630159515298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630159515298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/lab6_final/uart-for-fpga/rtl/comp/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/lab6_final/uart-for-fpga/rtl/comp/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-RTL " "Found design unit 1: UART_RX-RTL" {  } { { "../../../rtl/comp/uart_rx.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/rtl/comp/uart_rx.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630159515302 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../../../rtl/comp/uart_rx.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/rtl/comp/uart_rx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630159515302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630159515302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/lab6_final/uart-for-fpga/rtl/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/lab6_final/uart-for-fpga/rtl/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Found design unit 1: UART-RTL" {  } { { "../../../rtl/uart.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/rtl/uart.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630159515307 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../../../rtl/uart.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/rtl/uart.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630159515307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630159515307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/lab6_final/uart-for-fpga/examples/common/rst_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/lab6_final/uart-for-fpga/examples/common/rst_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RST_SYNC-RTL " "Found design unit 1: RST_SYNC-RTL" {  } { { "../../common/rst_sync.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/common/rst_sync.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630159515313 ""} { "Info" "ISGN_ENTITY_NAME" "1 RST_SYNC " "Found entity 1: RST_SYNC" {  } { { "../../common/rst_sync.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/common/rst_sync.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630159515313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630159515313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/lab6_final/uart-for-fpga/examples/loopback/uart_loopback_cyc1000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/lab6_final/uart-for-fpga/examples/loopback/uart_loopback_cyc1000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_LOOPBACK_CYC1000-RTL " "Found design unit 1: UART_LOOPBACK_CYC1000-RTL" {  } { { "../uart_loopback_cyc1000.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/uart_loopback_cyc1000.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630159515318 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_LOOPBACK_CYC1000 " "Found entity 1: UART_LOOPBACK_CYC1000" {  } { { "../uart_loopback_cyc1000.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/examples/loopback/uart_loopback_cyc1000.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630159515318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630159515318 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "PARITY_MODE uart_tx.vhd(104) " "VHDL error at uart_tx.vhd(104): formal port or parameter \"PARITY_MODE\" must have actual or default value" {  } { { "../../../rtl/comp/uart_tx.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/rtl/comp/uart_tx.vhd" 104 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1 1630159515323 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "PARITY_MODE uart_parity.vhd(20) " "HDL error at uart_parity.vhd(20): see declaration for object \"PARITY_MODE\"" {  } { { "../../../rtl/comp/uart_parity.vhd" "" { Text "C:/Users/elads/Desktop/LAB6_FINAL/uart-for-fpga/rtl/comp/uart_parity.vhd" 20 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1630159515323 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1630159515638 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 28 17:05:15 2021 " "Processing ended: Sat Aug 28 17:05:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1630159515638 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1630159515638 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1630159515638 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1630159515638 ""}
