#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe84440 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe96300 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0xe88230 .functor NOT 1, L_0xee5550, C4<0>, C4<0>, C4<0>;
L_0xeaeee0 .functor XOR 1, L_0xee5180, L_0xee52b0, C4<0>, C4<0>;
L_0xee5440 .functor XOR 1, L_0xeaeee0, L_0xee53a0, C4<0>, C4<0>;
v0xed33f0_0 .net *"_ivl_10", 0 0, L_0xee53a0;  1 drivers
v0xed34f0_0 .net *"_ivl_12", 0 0, L_0xee5440;  1 drivers
v0xed35d0_0 .net *"_ivl_2", 0 0, L_0xee50e0;  1 drivers
v0xed3690_0 .net *"_ivl_4", 0 0, L_0xee5180;  1 drivers
v0xed3770_0 .net *"_ivl_6", 0 0, L_0xee52b0;  1 drivers
v0xed38a0_0 .net *"_ivl_8", 0 0, L_0xeaeee0;  1 drivers
v0xed3980_0 .net "areset", 0 0, L_0xe82320;  1 drivers
v0xed3a20_0 .var "clk", 0 0;
v0xed3ac0_0 .var/2u "stats1", 159 0;
v0xed3c30_0 .var/2u "strobe", 0 0;
v0xed3cf0_0 .net "tb_match", 0 0, L_0xee5550;  1 drivers
v0xed3d90_0 .net "tb_mismatch", 0 0, L_0xe88230;  1 drivers
v0xed3e30_0 .net "wavedrom_enable", 0 0, v0xed2370_0;  1 drivers
v0xed3ed0_0 .net "wavedrom_title", 511 0, v0xed2460_0;  1 drivers
v0xed3f70_0 .net "x", 0 0, v0xed2540_0;  1 drivers
v0xed4010_0 .net "z_dut", 0 0, v0xed3050_0;  1 drivers
v0xed40e0_0 .net "z_ref", 0 0, L_0xe82fa0;  1 drivers
L_0xee50e0 .concat [ 1 0 0 0], L_0xe82fa0;
L_0xee5180 .concat [ 1 0 0 0], L_0xe82fa0;
L_0xee52b0 .concat [ 1 0 0 0], v0xed3050_0;
L_0xee53a0 .concat [ 1 0 0 0], L_0xe82fa0;
L_0xee5550 .cmp/eeq 1, L_0xee50e0, L_0xee5440;
S_0xea0430 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0xe96300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xeadfb0 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0xeadff0 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0xe82560 .functor AND 1, L_0xee4460, L_0xee4730, C4<1>, C4<1>;
L_0xe82820 .functor AND 1, L_0xee4b00, L_0xee4d70, C4<1>, C4<1>;
L_0xe82fa0 .functor OR 1, L_0xe82560, L_0xe82820, C4<0>, C4<0>;
v0xe87e00_0 .net *"_ivl_0", 31 0, L_0xed42f0;  1 drivers
L_0x7f7fcf05a0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe88140_0 .net *"_ivl_11", 30 0, L_0x7f7fcf05a0a8;  1 drivers
L_0x7f7fcf05a0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xe88340_0 .net/2u *"_ivl_12", 31 0, L_0x7f7fcf05a0f0;  1 drivers
v0xe82390_0 .net *"_ivl_14", 0 0, L_0xee4730;  1 drivers
v0xe82630_0 .net *"_ivl_17", 0 0, L_0xe82560;  1 drivers
v0xe828f0_0 .net *"_ivl_18", 31 0, L_0xee4970;  1 drivers
L_0x7f7fcf05a138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe830f0_0 .net *"_ivl_21", 30 0, L_0x7f7fcf05a138;  1 drivers
L_0x7f7fcf05a180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xed0600_0 .net/2u *"_ivl_22", 31 0, L_0x7f7fcf05a180;  1 drivers
v0xed06e0_0 .net *"_ivl_24", 0 0, L_0xee4b00;  1 drivers
v0xed0830_0 .net *"_ivl_26", 31 0, L_0xee4c80;  1 drivers
L_0x7f7fcf05a1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xed0910_0 .net *"_ivl_29", 30 0, L_0x7f7fcf05a1c8;  1 drivers
L_0x7f7fcf05a018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xed09f0_0 .net *"_ivl_3", 30 0, L_0x7f7fcf05a018;  1 drivers
L_0x7f7fcf05a210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xed0ad0_0 .net/2u *"_ivl_30", 31 0, L_0x7f7fcf05a210;  1 drivers
v0xed0bb0_0 .net *"_ivl_32", 0 0, L_0xee4d70;  1 drivers
v0xed0c70_0 .net *"_ivl_35", 0 0, L_0xe82820;  1 drivers
L_0x7f7fcf05a060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xed0d30_0 .net/2u *"_ivl_4", 31 0, L_0x7f7fcf05a060;  1 drivers
v0xed0e10_0 .net *"_ivl_6", 0 0, L_0xee4460;  1 drivers
v0xed0ed0_0 .net *"_ivl_8", 31 0, L_0xee45d0;  1 drivers
v0xed0fb0_0 .net "areset", 0 0, L_0xe82320;  alias, 1 drivers
v0xed1070_0 .net "clk", 0 0, v0xed3a20_0;  1 drivers
v0xed1130_0 .var "state", 0 0;
v0xed11f0_0 .net "x", 0 0, v0xed2540_0;  alias, 1 drivers
v0xed12b0_0 .net "z", 0 0, L_0xe82fa0;  alias, 1 drivers
E_0xe94420 .event posedge, v0xed0fb0_0, v0xed1070_0;
L_0xed42f0 .concat [ 1 31 0 0], v0xed1130_0, L_0x7f7fcf05a018;
L_0xee4460 .cmp/eq 32, L_0xed42f0, L_0x7f7fcf05a060;
L_0xee45d0 .concat [ 1 31 0 0], v0xed2540_0, L_0x7f7fcf05a0a8;
L_0xee4730 .cmp/eq 32, L_0xee45d0, L_0x7f7fcf05a0f0;
L_0xee4970 .concat [ 1 31 0 0], v0xed1130_0, L_0x7f7fcf05a138;
L_0xee4b00 .cmp/eq 32, L_0xee4970, L_0x7f7fcf05a180;
L_0xee4c80 .concat [ 1 31 0 0], v0xed2540_0, L_0x7f7fcf05a1c8;
L_0xee4d70 .cmp/eq 32, L_0xee4c80, L_0x7f7fcf05a210;
S_0xed13f0 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0xe96300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0xe82320 .functor BUFZ 1, v0xed2200_0, C4<0>, C4<0>, C4<0>;
v0xed2060_0 .net "areset", 0 0, L_0xe82320;  alias, 1 drivers
v0xed2130_0 .net "clk", 0 0, v0xed3a20_0;  alias, 1 drivers
v0xed2200_0 .var "reset", 0 0;
v0xed22d0_0 .net "tb_match", 0 0, L_0xee5550;  alias, 1 drivers
v0xed2370_0 .var "wavedrom_enable", 0 0;
v0xed2460_0 .var "wavedrom_title", 511 0;
v0xed2540_0 .var "x", 0 0;
E_0xe93f00/0 .event negedge, v0xed1070_0;
E_0xe93f00/1 .event posedge, v0xed1070_0;
E_0xe93f00 .event/or E_0xe93f00/0, E_0xe93f00/1;
S_0xed1690 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0xed13f0;
 .timescale -12 -12;
v0xed18a0_0 .var/2u "arfail", 0 0;
v0xed1980_0 .var "async", 0 0;
v0xed1a40_0 .var/2u "datafail", 0 0;
v0xed1ae0_0 .var/2u "srfail", 0 0;
E_0xe7a9f0 .event posedge, v0xed1070_0;
E_0xeb3160 .event negedge, v0xed1070_0;
TD_tb.stim1.reset_test ;
    %wait E_0xe7a9f0;
    %wait E_0xe7a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xed2200_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe7a9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xeb3160;
    %load/vec4 v0xed22d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xed1a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xed2200_0, 0;
    %wait E_0xe7a9f0;
    %load/vec4 v0xed22d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xed18a0_0, 0, 1;
    %wait E_0xe7a9f0;
    %load/vec4 v0xed22d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xed1ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xed2200_0, 0;
    %load/vec4 v0xed1ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xed18a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xed1980_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xed1a40_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xed1980_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xed1ba0 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0xed13f0;
 .timescale -12 -12;
v0xed1da0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xed1e80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0xed13f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xed2680 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0xe96300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xed0780 .param/l "A" 0 4 15, C4<00>;
P_0xed07c0 .param/l "B" 0 4 16, C4<01>;
v0xed2ab0_0 .net "areset", 0 0, L_0xe82320;  alias, 1 drivers
v0xed2bc0_0 .net "clk", 0 0, v0xed3a20_0;  alias, 1 drivers
v0xed2cd0_0 .var "next_state", 1 0;
v0xed2d70_0 .var "state", 1 0;
v0xed2e50_0 .net "x", 0 0, v0xed2540_0;  alias, 1 drivers
v0xed2f90_0 .net "z", 0 0, v0xed3050_0;  alias, 1 drivers
v0xed3050_0 .var "z_output", 0 0;
E_0xe93ca0 .event anyedge, v0xed2d70_0;
E_0xed2a50 .event anyedge, v0xed11f0_0, v0xed2d70_0;
S_0xed3190 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0xe96300;
 .timescale -12 -12;
E_0xed3370 .event anyedge, v0xed3c30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xed3c30_0;
    %nor/r;
    %assign/vec4 v0xed3c30_0, 0;
    %wait E_0xed3370;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xed13f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xed2540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xed2200_0, 0;
    %wait E_0xe7a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xed2200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xed2540_0, 0;
    %wait E_0xe7a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xed2540_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xed1980_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xed1690;
    %join;
    %wait E_0xeb3160;
    %wait E_0xe7a9f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xed2540_0, 0;
    %assign/vec4 v0xed2200_0, 0;
    %wait E_0xe7a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xed2540_0, 0;
    %assign/vec4 v0xed2200_0, 0;
    %wait E_0xe7a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xed2540_0, 0;
    %assign/vec4 v0xed2200_0, 0;
    %wait E_0xe7a9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xed2540_0, 0;
    %assign/vec4 v0xed2200_0, 0;
    %wait E_0xe7a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xed2540_0, 0;
    %assign/vec4 v0xed2200_0, 0;
    %wait E_0xe7a9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xed2540_0, 0;
    %assign/vec4 v0xed2200_0, 0;
    %wait E_0xe7a9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xed2540_0, 0;
    %assign/vec4 v0xed2200_0, 0;
    %wait E_0xe7a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xed2540_0, 0;
    %assign/vec4 v0xed2200_0, 0;
    %wait E_0xe7a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xed2540_0, 0;
    %assign/vec4 v0xed2200_0, 0;
    %wait E_0xeb3160;
    %fork TD_tb.stim1.wavedrom_stop, S_0xed1e80;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe93f00;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0xed2540_0, 0;
    %assign/vec4 v0xed2200_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xea0430;
T_5 ;
    %wait E_0xe94420;
    %load/vec4 v0xed0fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xed1130_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xed1130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0xed11f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0xed1130_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xed1130_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xed2680;
T_6 ;
    %wait E_0xe94420;
    %load/vec4 v0xed2ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xed2d70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xed2cd0_0;
    %assign/vec4 v0xed2d70_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xed2680;
T_7 ;
    %wait E_0xed2a50;
    %load/vec4 v0xed2d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0xed2e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xed2cd0_0, 0, 2;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xed2cd0_0, 0, 2;
T_7.4 ;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0xed2e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xed2cd0_0, 0, 2;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xed2cd0_0, 0, 2;
T_7.6 ;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xed2680;
T_8 ;
    %wait E_0xe93ca0;
    %load/vec4 v0xed2d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xed3050_0, 0, 1;
    %jmp T_8.2;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xed3050_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xe96300;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xed3a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xed3c30_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xe96300;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xed3a20_0;
    %inv;
    %store/vec4 v0xed3a20_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xe96300;
T_11 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0xed2130_0, v0xed3d90_0, v0xed3a20_0, v0xed3980_0, v0xed3f70_0, v0xed40e0_0, v0xed4010_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xe96300;
T_12 ;
    %load/vec4 v0xed3ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xed3ac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xed3ac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_12.1 ;
    %load/vec4 v0xed3ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xed3ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xed3ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xed3ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xe96300;
T_13 ;
    %wait E_0xe93f00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed3ac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed3ac0_0, 4, 32;
    %load/vec4 v0xed3cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xed3ac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed3ac0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed3ac0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed3ac0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xed40e0_0;
    %load/vec4 v0xed40e0_0;
    %load/vec4 v0xed4010_0;
    %xor;
    %load/vec4 v0xed40e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xed3ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed3ac0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xed3ac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed3ac0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2014_q5b/iter0/response48/top_module.sv";
