# ğŸ”¥ TITAN Radar - RFSoC 4x2 PYNQ Overlay

## Complete Radar-on-Chip for QEDMMA

**Author:** Dr. Mladen MeÅ¡ter  
**Platform:** AMD RFSoC 4x2 (Zynq UltraScale+ ZU48DR)  
**Price:** $2,149 Academic

---

## ğŸ“Š Hardware Specifications

| Component | Specification |
|-----------|---------------|
| **ADC** | 4Ã— 5 GSPS, 14-bit, DC-6 GHz |
| **DAC** | 2Ã— 9.85 GSPS, 14-bit |
| **Logic Cells** | 930,000 |
| **DSP Slices** | 4,272 |
| **Block RAM** | 38.8 Mb |
| **UltraRAM** | 22.5 Mb |
| **DDR4** | 8 GB (4GB PS + 4GB PL) |
| **High-Speed I/O** | 100 GbE QSFP28 |

---

## ğŸ“ Directory Structure

```
rfsoc_4x2/
â”œâ”€â”€ drivers/
â”‚   â””â”€â”€ titan_radar.py       # Main PYNQ driver
â”œâ”€â”€ notebooks/
â”‚   â””â”€â”€ titan_radar_demo.ipynb   # Jupyter demonstration
â”œâ”€â”€ hls/
â”‚   â””â”€â”€ zero_dsp_correlator.cpp  # HLS correlator source
â”œâ”€â”€ tcl/
â”‚   â””â”€â”€ build_titan_overlay.tcl  # Vivado build script
â””â”€â”€ README.md
```

---

## ğŸš€ Quick Start

### 1. Build Overlay (on development machine)

```bash
# Open Vivado
vivado -mode batch -source tcl/build_titan_overlay.tcl
```

### 2. Deploy to RFSoC 4x2

```bash
# Copy files to board
scp titan_radar.bit titan_radar.hwh xilinx@rfsoc4x2:/home/xilinx/
scp -r drivers/ notebooks/ xilinx@rfsoc4x2:/home/xilinx/titan_radar/
```

### 3. Run on RFSoC 4x2

```python
from titan_radar import TitanRadarOverlay, TitanConfig

# Initialize
radar = TitanRadarOverlay('titan_radar.bit')
radar.configure()
radar.start()

# Process
result = radar.process_cpi()
print(f"Detections: {len(result['detections'])}")

# Cleanup
radar.stop()
```

---

## âš¡ TITAN Radar Capabilities

| Parameter | Value |
|-----------|-------|
| Frequency | DC - 6 GHz (direct sampling) |
| Range Bins | 16,384 |
| Range Resolution | 15 m (@ 10 Mchip/s) |
| Max Range | 2,457 km theoretical |
| Doppler Bins | 1,024 |
| Beamforming | 4-channel, Â±60Â° steering |
| ECCM | 3 simultaneous nulls |
| Max Tracks | 256 |
| Update Rate | 1,000+ Hz possible |

---

## ğŸ—ï¸ Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    RFSoC 4x2 BOARD                          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚  RF DATA CONVERTERS                                   â”‚  â”‚
â”‚  â”‚  DAC0 â”€â”€â–º SMA â”€â”€â–º PA â”€â”€â–º TX Antenna                  â”‚  â”‚
â”‚  â”‚  ADC0-3 â—„â”€â”€ SMA â—„â”€â”€ LNA â—„â”€â”€ RX Array (4-element)     â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                          â”‚                                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚  PROGRAMMABLE LOGIC (FPGA)                            â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚  â”‚
â”‚  â”‚  â”‚Waveform â”‚ â”‚Correlatorâ”‚ â”‚ Doppler â”‚ â”‚    CFAR     â”‚ â”‚  â”‚
â”‚  â”‚  â”‚Generatorâ”‚â†’â”‚(Zero-DSP)â”‚â†’â”‚   FFT   â”‚â†’â”‚  Detector   â”‚ â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚  â”‚
â”‚  â”‚       â”‚                                      â”‚        â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”                          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚  â”‚
â”‚  â”‚  â”‚Beamformerâ”‚                          â”‚ Tracker  â”‚   â”‚  â”‚
â”‚  â”‚  â”‚ (4-ch)  â”‚                          â”‚ (Kalman) â”‚   â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                          â”‚                                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚  PROCESSOR SYSTEM (ARM)                               â”‚  â”‚
â”‚  â”‚  4Ã— Cortex-A53 @ 1.5 GHz + 2Ã— Cortex-R5 @ 600 MHz    â”‚  â”‚
â”‚  â”‚  Ubuntu/PYNQ + FreeRTOS                               â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                          â”‚                                   â”‚
â”‚              QSFP28 (100 GbE) for data offload              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ’° Bill of Materials

| Component | Price |
|-----------|:-----:|
| RFSoC 4x2 Board | â‚¬2,000 |
| PA Module (100W VHF) | â‚¬200 |
| 4Ã— LNA (SPF5189Z) | â‚¬50 |
| TX Antenna (Yagi) | â‚¬40 |
| RX Array (4Ã— Yagi) | â‚¬160 |
| Cables & connectors | â‚¬100 |
| Enclosure | â‚¬100 |
| Power supplies | â‚¬150 |
| **TOTAL** | **~â‚¬2,800** |

---

## ğŸ“ˆ Comparison

| Platform | ADC | DSP | Price | Verdict |
|----------|:---:|:---:|:-----:|---------|
| PlutoSDR | 61 MSPS | 80 | â‚¬230 | Starter |
| KV260 | External | 1,248 | â‚¬230 | Good processing |
| bladeRF xA9 | 122 MSPS | 684 | â‚¬860 | Native VHF |
| **RFSoC 4x2** | **5,000 MSPS** | **4,272** | **â‚¬2,000** | **COMPLETE RADAR** |

**RFSoC 4x2 = 82Ã— faster ADC and 53Ã— more DSP than PlutoSDR!**

---

## âš ï¸ Requirements

### To Purchase RFSoC 4x2:
- University or Research Institute affiliation required
- Apply via AMD University Program
- URL: https://www.amd.com/en/corporate/university-program

### To Build Overlay:
- Vivado 2024.1 or later
- Vitis HLS 2024.1
- Linux development machine (Ubuntu 22.04 recommended)

### To Run:
- RFSoC 4x2 board with PYNQ image
- Python 3.10+
- NumPy, Matplotlib

---

## ğŸ“š References

- [RFSoC-PYNQ Documentation](http://www.rfsoc-pynq.io/)
- [Real Digital RFSoC 4x2](https://www.realdigital.org/hardware/rfsoc-4x2)
- [AMD University Program](https://www.amd.com/en/corporate/university-program)
- [Xilinx RFSoC GitHub](https://github.com/Xilinx/RFSoC-PYNQ)

---

**Copyright Â© 2026 Dr. Mladen MeÅ¡ter - All Rights Reserved**
