Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jul 18 11:17:07 2019
| Host         : saverio-UX530UX running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.801        0.000                      0                    7        0.176        0.000                      0                    7        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
synth_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
synth_clk           8.801        0.000                      0                    7        0.176        0.000                      0                    7        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  synth_clk
  To Clock:  synth_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 c_r/genblk1[25].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (synth_clk rise@10.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.435%)  route 0.619ns (57.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.711     5.314    c_r/genblk1[25].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  c_r/genblk1[25].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  c_r/genblk1[25].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.619     6.388    counter[25]
    SLICE_X1Y71          FDRE                                         r  h_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.593    15.016    clk_i_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  h_c_reg[0]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y71          FDRE (Setup_fdre_C_D)       -0.067    15.189    h_c_reg[0]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  8.801    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 c_r/genblk1[31].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (synth_clk rise@10.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.543%)  route 0.616ns (57.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.711     5.314    c_r/genblk1[31].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  c_r/genblk1[31].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  c_r/genblk1[31].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.616     6.386    counter[31]
    SLICE_X1Y71          FDRE                                         r  h_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.593    15.016    clk_i_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  h_c_reg[6]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y71          FDRE (Setup_fdre_C_D)       -0.061    15.195    h_c_reg[6]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.883ns  (required time - arrival time)
  Source:                 c_r/genblk1[29].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (synth_clk rise@10.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.456ns (46.561%)  route 0.523ns (53.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.713     5.316    c_r/genblk1[29].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  c_r/genblk1[29].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  c_r/genblk1[29].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.523     6.295    counter[29]
    SLICE_X0Y67          FDRE                                         r  h_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.597    15.020    clk_i_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  h_c_reg[4]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.081    15.178    h_c_reg[4]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  8.883    

Slack (MET) :             8.885ns  (required time - arrival time)
  Source:                 c_r/genblk1[26].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (synth_clk rise@10.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.711     5.314    c_r/genblk1[26].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  c_r/genblk1[26].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  c_r/genblk1[26].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.521     6.291    counter[26]
    SLICE_X1Y71          FDRE                                         r  h_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.593    15.016    clk_i_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  h_c_reg[1]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y71          FDRE (Setup_fdre_C_D)       -0.081    15.175    h_c_reg[1]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  8.885    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 c_r/genblk1[28].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (synth_clk rise@10.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.456ns (54.481%)  route 0.381ns (45.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.713     5.316    c_r/genblk1[28].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  c_r/genblk1[28].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  c_r/genblk1[28].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.381     6.153    counter[28]
    SLICE_X1Y69          FDRE                                         r  h_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.594    15.017    clk_i_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  h_c_reg[3]/C
                         clock pessimism              0.277    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X1Y69          FDRE (Setup_fdre_C_D)       -0.067    15.191    h_c_reg[3]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 c_r/genblk1[30].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (synth_clk rise@10.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.456ns (57.023%)  route 0.344ns (42.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.718     5.321    c_r/genblk1[30].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  c_r/genblk1[30].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  c_r/genblk1[30].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.344     6.120    counter[30]
    SLICE_X0Y63          FDRE                                         r  h_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.600    15.023    clk_i_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  h_c_reg[5]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.067    15.195    h_c_reg[5]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  9.075    

Slack (MET) :             9.077ns  (required time - arrival time)
  Source:                 c_r/genblk1[27].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (synth_clk rise@10.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.456ns (57.023%)  route 0.344ns (42.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.713     5.316    c_r/genblk1[27].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  c_r/genblk1[27].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  c_r/genblk1[27].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.344     6.115    counter[27]
    SLICE_X0Y67          FDRE                                         r  h_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.597    15.020    clk_i_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  h_c_reg[2]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.067    15.192    h_c_reg[2]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  9.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 c_r/genblk1[28].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synth_clk rise@0.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.596     1.515    c_r/genblk1[28].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  c_r/genblk1[28].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  c_r/genblk1[28].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.118     1.774    counter[28]
    SLICE_X1Y69          FDRE                                         r  h_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.867     2.032    clk_i_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  h_c_reg[3]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.070     1.598    h_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 c_r/genblk1[27].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synth_clk rise@0.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.596     1.515    c_r/genblk1[27].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  c_r/genblk1[27].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  c_r/genblk1[27].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.126     1.782    counter[27]
    SLICE_X0Y67          FDRE                                         r  h_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.869     2.034    clk_i_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  h_c_reg[2]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.070     1.601    h_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 c_r/genblk1[30].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synth_clk rise@0.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.600     1.519    c_r/genblk1[30].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  c_r/genblk1[30].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  c_r/genblk1[30].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.126     1.786    counter[30]
    SLICE_X0Y63          FDRE                                         r  h_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.872     2.037    clk_i_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  h_c_reg[5]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.070     1.604    h_c_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 c_r/genblk1[26].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synth_clk rise@0.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.594     1.513    c_r/genblk1[26].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  c_r/genblk1[26].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  c_r/genblk1[26].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.172     1.826    counter[26]
    SLICE_X1Y71          FDRE                                         r  h_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.865     2.030    clk_i_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  h_c_reg[1]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.066     1.592    h_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 c_r/genblk1[29].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synth_clk rise@0.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.151%)  route 0.178ns (55.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.596     1.515    c_r/genblk1[29].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  c_r/genblk1[29].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  c_r/genblk1[29].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.178     1.835    counter[29]
    SLICE_X0Y67          FDRE                                         r  h_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.869     2.034    clk_i_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  h_c_reg[4]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.066     1.597    h_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 c_r/genblk1[25].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synth_clk rise@0.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.047%)  route 0.230ns (61.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.594     1.513    c_r/genblk1[25].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  c_r/genblk1[25].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  c_r/genblk1[25].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.230     1.884    counter[25]
    SLICE_X1Y71          FDRE                                         r  h_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.865     2.030    clk_i_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  h_c_reg[0]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.070     1.596    h_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 c_r/genblk1[31].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synth_clk rise@0.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.019%)  route 0.230ns (61.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.594     1.513    c_r/genblk1[31].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  c_r/genblk1[31].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  c_r/genblk1[31].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.230     1.884    counter[31]
    SLICE_X1Y71          FDRE                                         r  h_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.865     2.030    clk_i_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  h_c_reg[6]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.070     1.596    h_c_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         synth_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     c_r/genblk1[25].fdre_inst/FDRE_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     c_r/genblk1[26].fdre_inst/FDRE_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     c_r/genblk1[27].fdre_inst/FDRE_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     c_r/genblk1[28].fdre_inst/FDRE_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     c_r/genblk1[29].fdre_inst/FDRE_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     c_r/genblk1[30].fdre_inst/FDRE_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     c_r/genblk1[31].fdre_inst/FDRE_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71     h_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71     h_c_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     c_r/genblk1[27].fdre_inst/FDRE_inst/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     c_r/genblk1[28].fdre_inst/FDRE_inst/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     c_r/genblk1[29].fdre_inst/FDRE_inst/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     h_c_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     c_r/genblk1[30].fdre_inst/FDRE_inst/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     h_c_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     h_c_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     h_c_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     h_c_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     c_r/genblk1[25].fdre_inst/FDRE_inst/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     c_r/genblk1[30].fdre_inst/FDRE_inst/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     c_r/genblk1[25].fdre_inst/FDRE_inst/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     c_r/genblk1[25].fdre_inst/FDRE_inst/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     c_r/genblk1[26].fdre_inst/FDRE_inst/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     c_r/genblk1[26].fdre_inst/FDRE_inst/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     c_r/genblk1[27].fdre_inst/FDRE_inst/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     c_r/genblk1[28].fdre_inst/FDRE_inst/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     c_r/genblk1[29].fdre_inst/FDRE_inst/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     c_r/genblk1[30].fdre_inst/FDRE_inst/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     c_r/genblk1[31].fdre_inst/FDRE_inst/C



