// Seed: 1511975223
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  supply1 id_10 = id_10, id_11;
  wor id_12 = 1 ? 1 : 1;
  always_ff begin : LABEL_0
    id_1 = id_10 !== 1;
  end
  tri1 id_13;
  parameter id_15 = -1'b0;
  wire id_16;
  wire id_17;
  assign id_10 = id_14;
  parameter id_18 = id_13;
endmodule
module module_1;
  assign id_1 = (id_1);
  assign id_2 = id_1;
  wire id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2
  );
  supply1 id_5 = 1;
endmodule
