// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_2_HH_
#define _depthwise_conv2d_fix_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mul_mul_16s_16s_29_1_1.h"
#include "network_mac_muladd_6ns_9ns_5ns_14_1_1.h"

namespace ap_rtl {

struct depthwise_conv2d_fix_2 : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<7> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<6> > output_height;
    sc_in< sc_lv<6> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<4> > bias_address0;
    sc_out< sc_logic > bias_ce0;
    sc_in< sc_lv<16> > bias_q0;
    sc_out< sc_lv<8> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<16> > kernel_q0;
    sc_out< sc_lv<8> > kernel_address1;
    sc_out< sc_logic > kernel_ce1;
    sc_in< sc_lv<16> > kernel_q1;


    // Module declarations
    depthwise_conv2d_fix_2(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix_2);

    ~depthwise_conv2d_fix_2();

    sc_trace_file* mVcdFile;

    network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>* network_mul_mul_16s_16s_29_1_1_U34;
    network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>* network_mul_mul_16s_16s_29_1_1_U35;
    network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>* network_mul_mul_16s_16s_29_1_1_U36;
    network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>* network_mul_mul_16s_16s_29_1_1_U37;
    network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>* network_mul_mul_16s_16s_29_1_1_U38;
    network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>* network_mul_mul_16s_16s_29_1_1_U39;
    network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>* network_mul_mul_16s_16s_29_1_1_U40;
    network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>* network_mul_mul_16s_16s_29_1_1_U41;
    network_mac_muladd_6ns_9ns_5ns_14_1_1<1,1,6,9,5,14>* network_mac_muladd_6ns_9ns_5ns_14_1_1_U42;
    network_mul_mul_16s_16s_29_1_1<1,1,16,16,29>* network_mul_mul_16s_16s_29_1_1_U43;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > indvar_flatten48_reg_304;
    sc_signal< sc_lv<5> > out_d_0_reg_316;
    sc_signal< sc_lv<10> > indvar_flatten_reg_328;
    sc_signal< sc_lv<5> > out_h_0_reg_339;
    sc_signal< sc_lv<5> > out_w_0_reg_350;
    sc_signal< sc_lv<16> > reg_361;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln22_reg_1243;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<16> > reg_366;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<16> > reg_370;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > reg_374;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<16> > reg_379;
    sc_signal< sc_lv<1> > icmp_ln22_reg_1243_pp0_iter1_reg;
    sc_signal< sc_lv<16> > reg_384;
    sc_signal< sc_lv<9> > zext_ln37_fu_393_p1;
    sc_signal< sc_lv<9> > zext_ln37_reg_1189;
    sc_signal< sc_lv<14> > zext_ln37_6_cast14_fu_397_p1;
    sc_signal< sc_lv<14> > zext_ln37_6_cast14_reg_1195;
    sc_signal< sc_lv<9> > zext_ln45_fu_401_p1;
    sc_signal< sc_lv<9> > zext_ln45_reg_1202;
    sc_signal< sc_lv<14> > zext_ln45_1_cast_fu_405_p1;
    sc_signal< sc_lv<14> > zext_ln45_1_cast_reg_1208;
    sc_signal< sc_lv<5> > empty_fu_409_p1;
    sc_signal< sc_lv<5> > empty_reg_1213;
    sc_signal< sc_lv<10> > mul_ln4_fu_425_p2;
    sc_signal< sc_lv<10> > mul_ln4_reg_1218;
    sc_signal< sc_lv<14> > tmp_1_fu_431_p3;
    sc_signal< sc_lv<14> > tmp_1_reg_1223;
    sc_signal< sc_lv<1> > icmp_ln32_fu_439_p2;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1228;
    sc_signal< sc_lv<9> > zext_ln45_1_fu_445_p1;
    sc_signal< sc_lv<9> > zext_ln45_1_reg_1233;
    sc_signal< sc_lv<9> > zext_ln45_1_reg_1233_pp0_iter1_reg;
    sc_signal< sc_lv<9> > zext_ln37_7_cast_fu_480_p1;
    sc_signal< sc_lv<9> > zext_ln37_7_cast_reg_1238;
    sc_signal< sc_lv<9> > zext_ln37_7_cast_reg_1238_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln22_fu_490_p2;
    sc_signal< sc_lv<5> > out_d_fu_495_p2;
    sc_signal< sc_lv<5> > out_d_reg_1247;
    sc_signal< sc_lv<1> > icmp_ln31_fu_501_p2;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1252;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1252_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln23_fu_506_p3;
    sc_signal< sc_lv<5> > select_ln23_reg_1260;
    sc_signal< sc_lv<9> > zext_ln45_2_fu_514_p1;
    sc_signal< sc_lv<9> > zext_ln45_2_reg_1265;
    sc_signal< sc_lv<8> > select_ln23_1_fu_544_p3;
    sc_signal< sc_lv<8> > select_ln23_1_reg_1270;
    sc_signal< sc_lv<1> > select_ln23_7_fu_583_p3;
    sc_signal< sc_lv<1> > select_ln23_7_reg_1287;
    sc_signal< sc_lv<1> > select_ln23_7_reg_1287_pp0_iter1_reg;
    sc_signal< sc_lv<5> > out_h_fu_590_p2;
    sc_signal< sc_lv<5> > out_h_reg_1293;
    sc_signal< sc_lv<5> > out_w_0_mid2_fu_602_p3;
    sc_signal< sc_lv<5> > out_w_0_mid2_reg_1298;
    sc_signal< sc_lv<9> > zext_ln37_7_cast_mid_fu_610_p1;
    sc_signal< sc_lv<9> > zext_ln37_7_cast_mid_reg_1305;
    sc_signal< sc_lv<9> > zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg;
    sc_signal< sc_lv<9> > tmp10_0_0_mid2_v_v_fu_620_p3;
    sc_signal< sc_lv<9> > tmp10_0_0_mid2_v_v_reg_1310;
    sc_signal< sc_lv<10> > add_ln31_1_fu_628_p2;
    sc_signal< sc_lv<10> > add_ln31_1_reg_1317;
    sc_signal< sc_lv<14> > tmp10_0_0_mid2_fu_657_p2;
    sc_signal< sc_lv<14> > tmp10_0_0_mid2_reg_1332;
    sc_signal< sc_lv<14> > tmp10_1_0_mid2_fu_671_p2;
    sc_signal< sc_lv<14> > tmp10_1_0_mid2_reg_1339;
    sc_signal< sc_lv<14> > tmp10_2_0_mid2_fu_705_p2;
    sc_signal< sc_lv<14> > tmp10_2_0_mid2_reg_1356;
    sc_signal< sc_lv<14> > zext_ln37_17_fu_710_p1;
    sc_signal< sc_lv<14> > zext_ln37_17_reg_1363;
    sc_signal< sc_lv<14> > zext_ln37_17_reg_1363_pp0_iter1_reg;
    sc_signal< sc_lv<5> > out_w_fu_723_p2;
    sc_signal< sc_lv<5> > out_w_reg_1375;
    sc_signal< sc_lv<14> > zext_ln37_19_fu_728_p1;
    sc_signal< sc_lv<14> > zext_ln37_19_reg_1380;
    sc_signal< sc_lv<16> > kernel_load_4_reg_1391;
    sc_signal< sc_lv<9> > mul_ln45_1_fu_762_p2;
    sc_signal< sc_lv<9> > mul_ln45_1_reg_1406;
    sc_signal< sc_lv<14> > zext_ln37_21_fu_771_p1;
    sc_signal< sc_lv<14> > zext_ln37_21_reg_1412;
    sc_signal< sc_lv<14> > add_ln22_fu_794_p2;
    sc_signal< sc_lv<14> > add_ln22_reg_1428;
    sc_signal< sc_lv<5> > select_ln23_2_fu_828_p3;
    sc_signal< sc_lv<5> > select_ln23_2_reg_1443;
    sc_signal< sc_lv<5> > select_ln31_fu_834_p3;
    sc_signal< sc_lv<5> > select_ln31_reg_1449;
    sc_signal< sc_lv<16> > trunc_ln_reg_1454;
    sc_signal< sc_lv<16> > trunc_ln45_s_reg_1459;
    sc_signal< sc_lv<10> > select_ln31_6_fu_883_p3;
    sc_signal< sc_lv<10> > select_ln31_6_reg_1474;
    sc_signal< sc_lv<16> > trunc_ln45_1_reg_1484;
    sc_signal< sc_lv<16> > trunc_ln45_2_reg_1489;
    sc_signal< sc_lv<14> > add_ln37_20_fu_945_p2;
    sc_signal< sc_lv<14> > add_ln37_20_reg_1504;
    sc_signal< sc_lv<16> > trunc_ln45_3_reg_1509;
    sc_signal< sc_lv<16> > trunc_ln45_4_reg_1514;
    sc_signal< sc_lv<16> > add_ln45_4_fu_1000_p2;
    sc_signal< sc_lv<16> > add_ln45_4_reg_1524;
    sc_signal< sc_lv<9> > tmp12_mid2_v_v_fu_1040_p3;
    sc_signal< sc_lv<9> > tmp12_mid2_v_v_reg_1529;
    sc_signal< sc_lv<16> > trunc_ln45_5_reg_1534;
    sc_signal< sc_lv<16> > trunc_ln45_6_reg_1539;
    sc_signal< sc_lv<16> > add_ln45_5_fu_1073_p2;
    sc_signal< sc_lv<16> > add_ln45_5_reg_1544;
    sc_signal< sc_lv<16> > trunc_ln45_7_reg_1549;
    sc_signal< sc_lv<14> > grp_fu_1176_p3;
    sc_signal< sc_lv<14> > add_ln45_reg_1554;
    sc_signal< sc_lv<16> > add_ln45_9_fu_1111_p2;
    sc_signal< sc_lv<16> > add_ln45_9_reg_1559;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<14> > ap_phi_mux_indvar_flatten48_phi_fu_308_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_out_d_0_phi_fu_320_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_332_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_h_0_phi_fu_343_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_354_p4;
    sc_signal< sc_lv<64> > zext_ln23_fu_552_p1;
    sc_signal< sc_lv<64> > zext_ln23_14_fu_639_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln23_15_fu_649_p1;
    sc_signal< sc_lv<64> > zext_ln23_16_fu_681_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln23_17_fu_691_p1;
    sc_signal< sc_lv<64> > zext_ln37_18_fu_718_p1;
    sc_signal< sc_lv<64> > zext_ln37_20_fu_737_p1;
    sc_signal< sc_lv<64> > zext_ln23_18_fu_747_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln23_19_fu_757_p1;
    sc_signal< sc_lv<64> > zext_ln37_22_fu_780_p1;
    sc_signal< sc_lv<64> > zext_ln37_23_fu_789_p1;
    sc_signal< sc_lv<64> > zext_ln23_20_fu_813_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln23_21_fu_823_p1;
    sc_signal< sc_lv<64> > zext_ln37_24_fu_869_p1;
    sc_signal< sc_lv<64> > zext_ln37_25_fu_878_p1;
    sc_signal< sc_lv<64> > zext_ln23_22_fu_897_p1;
    sc_signal< sc_lv<64> > zext_ln37_26_fu_931_p1;
    sc_signal< sc_lv<64> > zext_ln37_27_fu_940_p1;
    sc_signal< sc_lv<64> > zext_ln37_28_fu_982_p1;
    sc_signal< sc_lv<64> > zext_ln45_3_fu_1116_p1;
    sc_signal< sc_lv<7> > sext_ln4_fu_389_p1;
    sc_signal< sc_lv<5> > empty_56_fu_413_p1;
    sc_signal< sc_lv<5> > mul_ln4_fu_425_p0;
    sc_signal< sc_lv<5> > mul_ln4_fu_425_p1;
    sc_signal< sc_lv<4> > trunc_ln26_fu_453_p1;
    sc_signal< sc_lv<7> > shl_ln_fu_457_p3;
    sc_signal< sc_lv<8> > zext_ln26_fu_449_p1;
    sc_signal< sc_lv<8> > zext_ln26_4_fu_465_p1;
    sc_signal< sc_lv<5> > mul_ln37_fu_475_p0;
    sc_signal< sc_lv<7> > mul_ln37_fu_475_p1;
    sc_signal< sc_lv<9> > mul_ln37_fu_475_p2;
    sc_signal< sc_lv<4> > trunc_ln26_1_fu_522_p1;
    sc_signal< sc_lv<7> > shl_ln26_mid1_fu_526_p3;
    sc_signal< sc_lv<8> > zext_ln26_5_fu_518_p1;
    sc_signal< sc_lv<8> > zext_ln26_6_fu_534_p1;
    sc_signal< sc_lv<8> > add_ln26_1_fu_538_p2;
    sc_signal< sc_lv<8> > add_ln26_fu_469_p2;
    sc_signal< sc_lv<5> > mul_ln37_3_fu_557_p0;
    sc_signal< sc_lv<7> > mul_ln37_3_fu_557_p1;
    sc_signal< sc_lv<9> > mul_ln37_3_fu_557_p2;
    sc_signal< sc_lv<9> > tmp_0_0_fu_484_p2;
    sc_signal< sc_lv<1> > icmp_ln32_1_fu_578_p2;
    sc_signal< sc_lv<1> > empty_58_fu_596_p2;
    sc_signal< sc_lv<9> > select_ln23_3_fu_562_p3;
    sc_signal< sc_lv<9> > tmp_0_0_mid1_fu_614_p2;
    sc_signal< sc_lv<9> > select_ln23_5_fu_570_p3;
    sc_signal< sc_lv<8> > add_ln23_fu_634_p2;
    sc_signal< sc_lv<8> > add_ln23_4_fu_644_p2;
    sc_signal< sc_lv<7> > tmp10_0_0_mid2_fu_657_p0;
    sc_signal< sc_lv<9> > tmp10_0_0_mid2_fu_657_p1;
    sc_signal< sc_lv<9> > tmp10_1_0_mid2_v_v_fu_662_p2;
    sc_signal< sc_lv<7> > tmp10_1_0_mid2_fu_671_p0;
    sc_signal< sc_lv<9> > tmp10_1_0_mid2_fu_671_p1;
    sc_signal< sc_lv<8> > add_ln23_5_fu_676_p2;
    sc_signal< sc_lv<8> > add_ln23_6_fu_686_p2;
    sc_signal< sc_lv<9> > tmp10_2_0_mid2_v_v_fu_696_p2;
    sc_signal< sc_lv<7> > tmp10_2_0_mid2_fu_705_p0;
    sc_signal< sc_lv<9> > tmp10_2_0_mid2_fu_705_p1;
    sc_signal< sc_lv<14> > add_ln37_fu_713_p2;
    sc_signal< sc_lv<14> > add_ln37_12_fu_732_p2;
    sc_signal< sc_lv<8> > add_ln23_7_fu_742_p2;
    sc_signal< sc_lv<8> > add_ln23_8_fu_752_p2;
    sc_signal< sc_lv<5> > mul_ln45_1_fu_762_p0;
    sc_signal< sc_lv<6> > mul_ln45_1_fu_762_p1;
    sc_signal< sc_lv<5> > add_ln37_13_fu_766_p2;
    sc_signal< sc_lv<14> > add_ln37_14_fu_775_p2;
    sc_signal< sc_lv<14> > add_ln37_15_fu_785_p2;
    sc_signal< sc_lv<8> > add_ln23_9_fu_808_p2;
    sc_signal< sc_lv<8> > add_ln23_10_fu_818_p2;
    sc_signal< sc_lv<29> > mul_ln37_4_fu_1120_p2;
    sc_signal< sc_lv<29> > mul_ln37_5_fu_1127_p2;
    sc_signal< sc_lv<14> > add_ln37_16_fu_865_p2;
    sc_signal< sc_lv<14> > add_ln37_17_fu_874_p2;
    sc_signal< sc_lv<29> > mul_ln37_6_fu_1134_p2;
    sc_signal< sc_lv<29> > mul_ln37_7_fu_1141_p2;
    sc_signal< sc_lv<14> > add_ln37_18_fu_927_p2;
    sc_signal< sc_lv<14> > add_ln37_19_fu_936_p2;
    sc_signal< sc_lv<29> > mul_ln37_8_fu_1148_p2;
    sc_signal< sc_lv<29> > mul_ln37_9_fu_1155_p2;
    sc_signal< sc_lv<16> > add_ln45_2_fu_991_p2;
    sc_signal< sc_lv<16> > add_ln45_1_fu_986_p2;
    sc_signal< sc_lv<16> > add_ln45_3_fu_995_p2;
    sc_signal< sc_lv<5> > mul_ln45_fu_1006_p0;
    sc_signal< sc_lv<6> > mul_ln45_fu_1006_p1;
    sc_signal< sc_lv<9> > mul_ln45_fu_1006_p2;
    sc_signal< sc_lv<9> > tmp11_fu_1010_p2;
    sc_signal< sc_lv<9> > select_ln23_4_fu_1023_p3;
    sc_signal< sc_lv<9> > tmp11_mid1_fu_1035_p2;
    sc_signal< sc_lv<9> > select_ln23_6_fu_1029_p3;
    sc_signal< sc_lv<29> > mul_ln37_10_fu_1162_p2;
    sc_signal< sc_lv<29> > mul_ln37_11_fu_1169_p2;
    sc_signal< sc_lv<29> > mul_ln37_12_fu_1182_p2;
    sc_signal< sc_lv<16> > add_ln45_6_fu_1097_p2;
    sc_signal< sc_lv<16> > add_ln45_7_fu_1101_p2;
    sc_signal< sc_lv<16> > add_ln45_8_fu_1106_p2;
    sc_signal< sc_lv<6> > grp_fu_1176_p0;
    sc_signal< sc_lv<9> > grp_fu_1176_p1;
    sc_signal< sc_lv<5> > grp_fu_1176_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<14> > grp_fu_1176_p10;
    sc_signal< sc_lv<9> > mul_ln37_3_fu_557_p00;
    sc_signal< sc_lv<9> > mul_ln37_fu_475_p00;
    sc_signal< sc_lv<10> > mul_ln4_fu_425_p00;
    sc_signal< sc_lv<10> > mul_ln4_fu_425_p10;
    sc_signal< sc_lv<14> > tmp10_0_0_mid2_fu_657_p10;
    sc_signal< sc_lv<14> > tmp10_1_0_mid2_fu_671_p10;
    sc_signal< sc_lv<14> > tmp10_2_0_mid2_fu_705_p10;
    sc_signal< bool > ap_condition_150;
    sc_signal< bool > ap_condition_135;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state13;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<8> ap_const_lv8_8;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln22_fu_794_p2();
    void thread_add_ln23_10_fu_818_p2();
    void thread_add_ln23_4_fu_644_p2();
    void thread_add_ln23_5_fu_676_p2();
    void thread_add_ln23_6_fu_686_p2();
    void thread_add_ln23_7_fu_742_p2();
    void thread_add_ln23_8_fu_752_p2();
    void thread_add_ln23_9_fu_808_p2();
    void thread_add_ln23_fu_634_p2();
    void thread_add_ln26_1_fu_538_p2();
    void thread_add_ln26_fu_469_p2();
    void thread_add_ln31_1_fu_628_p2();
    void thread_add_ln37_12_fu_732_p2();
    void thread_add_ln37_13_fu_766_p2();
    void thread_add_ln37_14_fu_775_p2();
    void thread_add_ln37_15_fu_785_p2();
    void thread_add_ln37_16_fu_865_p2();
    void thread_add_ln37_17_fu_874_p2();
    void thread_add_ln37_18_fu_927_p2();
    void thread_add_ln37_19_fu_936_p2();
    void thread_add_ln37_20_fu_945_p2();
    void thread_add_ln37_fu_713_p2();
    void thread_add_ln45_1_fu_986_p2();
    void thread_add_ln45_2_fu_991_p2();
    void thread_add_ln45_3_fu_995_p2();
    void thread_add_ln45_4_fu_1000_p2();
    void thread_add_ln45_5_fu_1073_p2();
    void thread_add_ln45_6_fu_1097_p2();
    void thread_add_ln45_7_fu_1101_p2();
    void thread_add_ln45_8_fu_1106_p2();
    void thread_add_ln45_9_fu_1111_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_135();
    void thread_ap_condition_150();
    void thread_ap_condition_pp0_exit_iter1_state9();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten48_phi_fu_308_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_332_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_320_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_343_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_354_p4();
    void thread_ap_ready();
    void thread_bias_address0();
    void thread_bias_ce0();
    void thread_empty_56_fu_413_p1();
    void thread_empty_58_fu_596_p2();
    void thread_empty_fu_409_p1();
    void thread_grp_fu_1176_p0();
    void thread_grp_fu_1176_p1();
    void thread_grp_fu_1176_p10();
    void thread_grp_fu_1176_p2();
    void thread_icmp_ln22_fu_490_p2();
    void thread_icmp_ln31_fu_501_p2();
    void thread_icmp_ln32_1_fu_578_p2();
    void thread_icmp_ln32_fu_439_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_kernel_address0();
    void thread_kernel_address1();
    void thread_kernel_ce0();
    void thread_kernel_ce1();
    void thread_mul_ln37_3_fu_557_p0();
    void thread_mul_ln37_3_fu_557_p00();
    void thread_mul_ln37_3_fu_557_p1();
    void thread_mul_ln37_3_fu_557_p2();
    void thread_mul_ln37_fu_475_p0();
    void thread_mul_ln37_fu_475_p00();
    void thread_mul_ln37_fu_475_p1();
    void thread_mul_ln37_fu_475_p2();
    void thread_mul_ln45_1_fu_762_p0();
    void thread_mul_ln45_1_fu_762_p1();
    void thread_mul_ln45_1_fu_762_p2();
    void thread_mul_ln45_fu_1006_p0();
    void thread_mul_ln45_fu_1006_p1();
    void thread_mul_ln45_fu_1006_p2();
    void thread_mul_ln4_fu_425_p0();
    void thread_mul_ln4_fu_425_p00();
    void thread_mul_ln4_fu_425_p1();
    void thread_mul_ln4_fu_425_p10();
    void thread_mul_ln4_fu_425_p2();
    void thread_out_d_fu_495_p2();
    void thread_out_h_fu_590_p2();
    void thread_out_w_0_mid2_fu_602_p3();
    void thread_out_w_fu_723_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln23_1_fu_544_p3();
    void thread_select_ln23_2_fu_828_p3();
    void thread_select_ln23_3_fu_562_p3();
    void thread_select_ln23_4_fu_1023_p3();
    void thread_select_ln23_5_fu_570_p3();
    void thread_select_ln23_6_fu_1029_p3();
    void thread_select_ln23_7_fu_583_p3();
    void thread_select_ln23_fu_506_p3();
    void thread_select_ln31_6_fu_883_p3();
    void thread_select_ln31_fu_834_p3();
    void thread_sext_ln4_fu_389_p1();
    void thread_shl_ln26_mid1_fu_526_p3();
    void thread_shl_ln_fu_457_p3();
    void thread_tmp10_0_0_mid2_fu_657_p0();
    void thread_tmp10_0_0_mid2_fu_657_p1();
    void thread_tmp10_0_0_mid2_fu_657_p10();
    void thread_tmp10_0_0_mid2_fu_657_p2();
    void thread_tmp10_0_0_mid2_v_v_fu_620_p3();
    void thread_tmp10_1_0_mid2_fu_671_p0();
    void thread_tmp10_1_0_mid2_fu_671_p1();
    void thread_tmp10_1_0_mid2_fu_671_p10();
    void thread_tmp10_1_0_mid2_fu_671_p2();
    void thread_tmp10_1_0_mid2_v_v_fu_662_p2();
    void thread_tmp10_2_0_mid2_fu_705_p0();
    void thread_tmp10_2_0_mid2_fu_705_p1();
    void thread_tmp10_2_0_mid2_fu_705_p10();
    void thread_tmp10_2_0_mid2_fu_705_p2();
    void thread_tmp10_2_0_mid2_v_v_fu_696_p2();
    void thread_tmp11_fu_1010_p2();
    void thread_tmp11_mid1_fu_1035_p2();
    void thread_tmp12_mid2_v_v_fu_1040_p3();
    void thread_tmp_0_0_fu_484_p2();
    void thread_tmp_0_0_mid1_fu_614_p2();
    void thread_tmp_1_fu_431_p3();
    void thread_trunc_ln26_1_fu_522_p1();
    void thread_trunc_ln26_fu_453_p1();
    void thread_zext_ln23_14_fu_639_p1();
    void thread_zext_ln23_15_fu_649_p1();
    void thread_zext_ln23_16_fu_681_p1();
    void thread_zext_ln23_17_fu_691_p1();
    void thread_zext_ln23_18_fu_747_p1();
    void thread_zext_ln23_19_fu_757_p1();
    void thread_zext_ln23_20_fu_813_p1();
    void thread_zext_ln23_21_fu_823_p1();
    void thread_zext_ln23_22_fu_897_p1();
    void thread_zext_ln23_fu_552_p1();
    void thread_zext_ln26_4_fu_465_p1();
    void thread_zext_ln26_5_fu_518_p1();
    void thread_zext_ln26_6_fu_534_p1();
    void thread_zext_ln26_fu_449_p1();
    void thread_zext_ln37_17_fu_710_p1();
    void thread_zext_ln37_18_fu_718_p1();
    void thread_zext_ln37_19_fu_728_p1();
    void thread_zext_ln37_20_fu_737_p1();
    void thread_zext_ln37_21_fu_771_p1();
    void thread_zext_ln37_22_fu_780_p1();
    void thread_zext_ln37_23_fu_789_p1();
    void thread_zext_ln37_24_fu_869_p1();
    void thread_zext_ln37_25_fu_878_p1();
    void thread_zext_ln37_26_fu_931_p1();
    void thread_zext_ln37_27_fu_940_p1();
    void thread_zext_ln37_28_fu_982_p1();
    void thread_zext_ln37_6_cast14_fu_397_p1();
    void thread_zext_ln37_7_cast_fu_480_p1();
    void thread_zext_ln37_7_cast_mid_fu_610_p1();
    void thread_zext_ln37_fu_393_p1();
    void thread_zext_ln45_1_cast_fu_405_p1();
    void thread_zext_ln45_1_fu_445_p1();
    void thread_zext_ln45_2_fu_514_p1();
    void thread_zext_ln45_3_fu_1116_p1();
    void thread_zext_ln45_fu_401_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
