// Seed: 4086479594
module module_0;
endmodule
module module_1 (
    id_1,
    id_2#(
        .id_3 (id_4 & id_5),
        .id_6 (1'b0 ==? 1),
        .id_7 (1'b0),
        .id_8 (-1),
        .id_9 (1),
        .id_10(1),
        .id_11(1 << -1),
        .id_12(1),
        .id_13(1),
        .id_14(("")),
        .id_15(1)
    ),
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  wire id_21 = id_10;
  always id_9 = id_11;
  assign id_1[-1-(1)] = id_2;
  module_0 modCall_1 ();
  logic id_22;
  ;
  assign id_16 = -1;
endmodule
