0.6
2016.4
Dec 14 2016
22:45:39
/home/patmos/t-crest/patmos/hardware/build/Patmos.v,1488957809,verilog,,,,BRamCtrl;CpuInfo;DataCache;Decode;DirectMappedCache;Exceptions;Execute;Fetch;HLSControlReg;InOut;MCache;MCacheCtrl;MCacheMem;MCacheReplFifo;MemBlock_0;MemBlock_1;MemBlock_2;MemBlock_3;MemBlock_4;MemBridge;Memory;Nexys4DDRIO;NoMemoryManagement;NullCache;OcpBurstBus;OcpCoreBus;OcpIOBus;Patmos;PatmosCore;Queue;RegisterFile;Spm;StackCache;Timer;Uart;WriteBack;WriteNoBuffer,,,,,,,,
/home/patmos/t-crest/patmos/hardware/vhdl/bram/bram_tdp.vhd,1488382961,vhdl,,,,bram_tdp,,,,,,,,
/home/patmos/t-crest/patmos/hardware/vhdl/hls/matrixmul.vhd,1488744489,vhdl,,,,matrixmul,,,,,,,,
/home/patmos/t-crest/patmos/hardware/vhdl/hls/matrixmul_mux_32_bkb.vhd,1488743541,vhdl,,,,matrixmul_mux_32_bkb,,,,,,,,
/home/patmos/t-crest/patmos/hardware/vhdl/patmos_nexys4ddr.vhdl,1488956012,vhdl,,,,patmos_top,,,,,,,,
/home/patmos/t-crest/patmos/hardware/vivado/nexys4ddr/nexys4ddr.sim/sim_1/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
/home/patmos/t-crest/patmos/hardware/vivado/nexys4ddr/nexys4ddr.srcs/sources_1/ip/clk_manager/clk_manager_sim_netlist.v,1488957838,verilog,,,,clk_manager;clk_manager_clk_manager_clk_wiz,,,,,,,,
/home/patmos/t-crest/patmos/hardware/vivado/nexys4ddr/nexys4ddr.srcs/sources_1/ip/ddr2_ctrl/ddr2_ctrl_sim_netlist.v,1488957840,verilog,,,,ddr2_ctrl;ddr2_ctrl_ddr2_ctrl_mig;ddr2_ctrl_mig_7series_v4_0_arb_mux;ddr2_ctrl_mig_7series_v4_0_arb_row_col;ddr2_ctrl_mig_7series_v4_0_arb_select;ddr2_ctrl_mig_7series_v4_0_bank_cntrl;ddr2_ctrl_mig_7series_v4_0_bank_cntrl__parameterized0;ddr2_ctrl_mig_7series_v4_0_bank_cntrl__parameterized1;ddr2_ctrl_mig_7series_v4_0_bank_cntrl__parameterized2;ddr2_ctrl_mig_7series_v4_0_bank_common;ddr2_ctrl_mig_7series_v4_0_bank_compare;ddr2_ctrl_mig_7series_v4_0_bank_compare_0;ddr2_ctrl_mig_7series_v4_0_bank_compare_1;ddr2_ctrl_mig_7series_v4_0_bank_compare_2;ddr2_ctrl_mig_7series_v4_0_bank_mach;ddr2_ctrl_mig_7series_v4_0_bank_queue;ddr2_ctrl_mig_7series_v4_0_bank_queue__parameterized0;ddr2_ctrl_mig_7series_v4_0_bank_queue__parameterized1;ddr2_ctrl_mig_7series_v4_0_bank_queue__parameterized2;ddr2_ctrl_mig_7series_v4_0_bank_state;ddr2_ctrl_mig_7series_v4_0_bank_state__parameterized0;ddr2_ctrl_mig_7series_v4_0_bank_state__parameterized1;ddr2_ctrl_mig_7series_v4_0_bank_state__parameterized2;ddr2_ctrl_mig_7series_v4_0_clk_ibuf;ddr2_ctrl_mig_7series_v4_0_col_mach;ddr2_ctrl_mig_7series_v4_0_ddr_byte_group_io;ddr2_ctrl_mig_7series_v4_0_ddr_byte_group_io__parameterized0;ddr2_ctrl_mig_7series_v4_0_ddr_byte_group_io__parameterized1;ddr2_ctrl_mig_7series_v4_0_ddr_byte_group_io__parameterized2;ddr2_ctrl_mig_7series_v4_0_ddr_byte_lane;ddr2_ctrl_mig_7series_v4_0_ddr_byte_lane__parameterized0;ddr2_ctrl_mig_7series_v4_0_ddr_byte_lane__parameterized1;ddr2_ctrl_mig_7series_v4_0_ddr_byte_lane__parameterized2;ddr2_ctrl_mig_7series_v4_0_ddr_calib_top;ddr2_ctrl_mig_7series_v4_0_ddr_if_post_fifo;ddr2_ctrl_mig_7series_v4_0_ddr_if_post_fifo_3;ddr2_ctrl_mig_7series_v4_0_ddr_mc_phy;ddr2_ctrl_mig_7series_v4_0_ddr_mc_phy_wrapper;ddr2_ctrl_mig_7series_v4_0_ddr_of_pre_fifo;ddr2_ctrl_mig_7series_v4_0_ddr_of_pre_fifo__parameterized0;ddr2_ctrl_mig_7series_v4_0_ddr_of_pre_fifo__parameterized1;ddr2_ctrl_mig_7series_v4_0_ddr_of_pre_fifo__parameterized2;ddr2_ctrl_mig_7series_v4_0_ddr_of_pre_fifo__parameterized3;ddr2_ctrl_mig_7series_v4_0_ddr_of_pre_fifo__parameterized4;ddr2_ctrl_mig_7series_v4_0_ddr_of_pre_fifo__parameterized5;ddr2_ctrl_mig_7series_v4_0_ddr_phy_4lanes;ddr2_ctrl_mig_7series_v4_0_ddr_phy_dqs_found_cal_hr;ddr2_ctrl_mig_7series_v4_0_ddr_phy_init;ddr2_ctrl_mig_7series_v4_0_ddr_phy_rdlvl;ddr2_ctrl_mig_7series_v4_0_ddr_phy_tempmon;ddr2_ctrl_mig_7series_v4_0_ddr_phy_top;ddr2_ctrl_mig_7series_v4_0_ddr_phy_wrcal;ddr2_ctrl_mig_7series_v4_0_ddr_phy_wrlvl_off_delay;ddr2_ctrl_mig_7series_v4_0_infrastructure;ddr2_ctrl_mig_7series_v4_0_iodelay_ctrl;ddr2_ctrl_mig_7series_v4_0_mc;ddr2_ctrl_mig_7series_v4_0_mem_intfc;ddr2_ctrl_mig_7series_v4_0_memc_ui_top_std;ddr2_ctrl_mig_7series_v4_0_rank_cntrl;ddr2_ctrl_mig_7series_v4_0_rank_common;ddr2_ctrl_mig_7series_v4_0_rank_mach;ddr2_ctrl_mig_7series_v4_0_round_robin_arb;ddr2_ctrl_mig_7series_v4_0_round_robin_arb__parameterized1;ddr2_ctrl_mig_7series_v4_0_round_robin_arb__parameterized2;ddr2_ctrl_mig_7series_v4_0_round_robin_arb__parameterized3;ddr2_ctrl_mig_7series_v4_0_round_robin_arb__parameterized4;ddr2_ctrl_mig_7series_v4_0_tempmon;ddr2_ctrl_mig_7series_v4_0_ui_cmd;ddr2_ctrl_mig_7series_v4_0_ui_rd_data;ddr2_ctrl_mig_7series_v4_0_ui_top;ddr2_ctrl_mig_7series_v4_0_ui_wr_data,,,,,,,,
/home/patmos/t-crest/patmos/hardware/vivado/nexys4ddr/nexys4ddr.srcs/sources_1/new/nexys4ddr_io.vhd,1488382580,vhdl,,,,nexys4ddr_io,,,,,,,,
/home/patmos/t-crest/patmos/hardware/vivado/nexys4ddr/nexys4ddr.srcs/sources_1/new/ocp_burst_to_ddr2_ctrl.vhd,1488382580,vhdl,,,,ocp_burst_to_ddr2_ctrl,,,,,,,,
