

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Mon Oct  4 12:42:24 2021
    * Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
    * Project:        baseline
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+
    |             Modules            |  Issue |       | Latency | Latency | Iteration|         | Trip |          |      |           |             |             |     |
    |             & Loops            |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |      FF     |     LUT     | URAM|
    +--------------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+
    |+ fir                           |  Timing|  -0.10|       61|  610.000|         -|       62|     -|        no|     -|  183 (83%)|  27086 (25%)|  18341 (34%)|    -|
    | + grp_fir_Pipeline_TDL_fu_104  |  Timing|  -0.10|       30|  300.000|         -|       30|     -|        no|     -|          -|    3197 (3%)|   6913 (12%)|    -|
    |  o TDL                         |      II|   7.30|       28|  280.000|        13|        2|     8|       yes|     -|          -|            -|            -|    -|
    | + grp_fir_Pipeline_MAC_fu_142  |       -|   0.32|       26|  260.000|         -|       26|     -|        no|     -|          -|  13538 (12%)|    5096 (9%)|    -|
    |  o MAC                         |       -|   7.30|       24|  240.000|        18|        1|     8|       yes|     -|          -|            -|            -|    -|
    +--------------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| x         | ap_none | 32       |
| y         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------+---------+
| Argument | HW Name  | HW Type |
+----------+----------+---------+
| y        | y        | port    |
| y        | y_ap_vld | port    |
| x        | x        | port    |
+----------+----------+---------+


================================================================
== M_AXI Burst Information
================================================================

