Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu May 09 23:39:31 2019
| Host         : CORSAIRONE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file async_245_fifo_timing_summary_routed.rpt -rpx async_245_fifo_timing_summary_routed.rpx
| Design       : async_245_fifo
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.305        0.000                      0                 4363        0.043        0.000                      0                 4363        4.500        0.000                       0                  1631  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               3.305        0.000                      0                 2748        0.043        0.000                      0                 2748        4.500        0.000                       0                  1631  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_clk              i_clk                    3.544        0.000                      0                 1615        0.181        0.000                      0                 1615  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.704ns (11.098%)  route 5.639ns (88.902%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.552     5.136    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X43Y60         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          4.807    10.399    IIC_NUM_20/U1/iic_en
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  IIC_NUM_20/U1/i[4]_i_3__41/O
                         net (fo=1, routed)           0.280    10.803    IIC_NUM_20/U1/i[4]_i_3__41_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.927 r  IIC_NUM_20/U1/i[4]_i_1__43/O
                         net (fo=5, routed)           0.553    11.479    IIC_NUM_20/i
    SLICE_X45Y32         FDCE                                         r  IIC_NUM_20/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.440    14.845    IIC_NUM_20/i_clk_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  IIC_NUM_20/i_reg[2]/C
                         clock pessimism              0.179    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X45Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.784    IIC_NUM_20/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.704ns (11.098%)  route 5.639ns (88.902%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.552     5.136    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X43Y60         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          4.807    10.399    IIC_NUM_20/U1/iic_en
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  IIC_NUM_20/U1/i[4]_i_3__41/O
                         net (fo=1, routed)           0.280    10.803    IIC_NUM_20/U1/i[4]_i_3__41_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.927 r  IIC_NUM_20/U1/i[4]_i_1__43/O
                         net (fo=5, routed)           0.553    11.479    IIC_NUM_20/i
    SLICE_X45Y32         FDCE                                         r  IIC_NUM_20/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.440    14.845    IIC_NUM_20/i_clk_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  IIC_NUM_20/i_reg[3]/C
                         clock pessimism              0.179    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X45Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.784    IIC_NUM_20/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.704ns (11.098%)  route 5.639ns (88.902%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.552     5.136    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X43Y60         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          4.807    10.399    IIC_NUM_20/U1/iic_en
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  IIC_NUM_20/U1/i[4]_i_3__41/O
                         net (fo=1, routed)           0.280    10.803    IIC_NUM_20/U1/i[4]_i_3__41_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.927 r  IIC_NUM_20/U1/i[4]_i_1__43/O
                         net (fo=5, routed)           0.553    11.479    IIC_NUM_20/i
    SLICE_X45Y32         FDCE                                         r  IIC_NUM_20/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.440    14.845    IIC_NUM_20/i_clk_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  IIC_NUM_20/i_reg[4]/C
                         clock pessimism              0.179    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X45Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.784    IIC_NUM_20/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 0.704ns (11.486%)  route 5.425ns (88.514%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.552     5.136    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X43Y60         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          4.807    10.399    IIC_NUM_20/U1/iic_en
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  IIC_NUM_20/U1/i[4]_i_3__41/O
                         net (fo=1, routed)           0.280    10.803    IIC_NUM_20/U1/i[4]_i_3__41_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.927 r  IIC_NUM_20/U1/i[4]_i_1__43/O
                         net (fo=5, routed)           0.339    11.265    IIC_NUM_20/i
    SLICE_X43Y33         FDCE                                         r  IIC_NUM_20/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.440    14.845    IIC_NUM_20/i_clk_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  IIC_NUM_20/i_reg[0]/C
                         clock pessimism              0.179    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X43Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.784    IIC_NUM_20/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 0.704ns (11.486%)  route 5.425ns (88.514%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.552     5.136    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X43Y60         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          4.807    10.399    IIC_NUM_20/U1/iic_en
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.523 r  IIC_NUM_20/U1/i[4]_i_3__41/O
                         net (fo=1, routed)           0.280    10.803    IIC_NUM_20/U1/i[4]_i_3__41_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.927 r  IIC_NUM_20/U1/i[4]_i_1__43/O
                         net (fo=5, routed)           0.339    11.265    IIC_NUM_20/i
    SLICE_X43Y33         FDCE                                         r  IIC_NUM_20/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.440    14.845    IIC_NUM_20/i_clk_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  IIC_NUM_20/i_reg[1]/C
                         clock pessimism              0.179    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X43Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.784    IIC_NUM_20/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 0.704ns (12.005%)  route 5.160ns (87.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.552     5.136    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X43Y60         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          4.207     9.799    IIC_NUM_21/U1/iic_en
    SLICE_X45Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.923 r  IIC_NUM_21/U1/i[4]_i_3__42/O
                         net (fo=1, routed)           0.263    10.186    IIC_NUM_21/U1/i[4]_i_3__42_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.124    10.310 r  IIC_NUM_21/U1/i[4]_i_1__44/O
                         net (fo=5, routed)           0.690    11.000    IIC_NUM_21/i
    SLICE_X45Y40         FDCE                                         r  IIC_NUM_21/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.446    14.851    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  IIC_NUM_21/i_reg[0]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X45Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.790    IIC_NUM_21/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 0.704ns (12.005%)  route 5.160ns (87.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.552     5.136    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X43Y60         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          4.207     9.799    IIC_NUM_21/U1/iic_en
    SLICE_X45Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.923 r  IIC_NUM_21/U1/i[4]_i_3__42/O
                         net (fo=1, routed)           0.263    10.186    IIC_NUM_21/U1/i[4]_i_3__42_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.124    10.310 r  IIC_NUM_21/U1/i[4]_i_1__44/O
                         net (fo=5, routed)           0.690    11.000    IIC_NUM_21/i
    SLICE_X45Y40         FDCE                                         r  IIC_NUM_21/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.446    14.851    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  IIC_NUM_21/i_reg[2]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X45Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.790    IIC_NUM_21/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 0.704ns (12.005%)  route 5.160ns (87.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.552     5.136    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X43Y60         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          4.207     9.799    IIC_NUM_21/U1/iic_en
    SLICE_X45Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.923 r  IIC_NUM_21/U1/i[4]_i_3__42/O
                         net (fo=1, routed)           0.263    10.186    IIC_NUM_21/U1/i[4]_i_3__42_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.124    10.310 r  IIC_NUM_21/U1/i[4]_i_1__44/O
                         net (fo=5, routed)           0.690    11.000    IIC_NUM_21/i
    SLICE_X45Y40         FDCE                                         r  IIC_NUM_21/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.446    14.851    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  IIC_NUM_21/i_reg[3]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X45Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.790    IIC_NUM_21/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 0.704ns (12.005%)  route 5.160ns (87.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.552     5.136    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X43Y60         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          4.207     9.799    IIC_NUM_21/U1/iic_en
    SLICE_X45Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.923 r  IIC_NUM_21/U1/i[4]_i_3__42/O
                         net (fo=1, routed)           0.263    10.186    IIC_NUM_21/U1/i[4]_i_3__42_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.124    10.310 r  IIC_NUM_21/U1/i[4]_i_1__44/O
                         net (fo=5, routed)           0.690    11.000    IIC_NUM_21/i
    SLICE_X45Y40         FDCE                                         r  IIC_NUM_21/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.446    14.851    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X45Y40         FDCE                                         r  IIC_NUM_21/i_reg[4]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X45Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.790    IIC_NUM_21/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 nolabel_line311/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line311/usb_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 0.949ns (15.347%)  route 5.235ns (84.653%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.553     5.137    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X44Y60         FDCE                                         r  nolabel_line311/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456     5.593 r  nolabel_line311/i_reg[0]/Q
                         net (fo=58, routed)          3.521     9.114    nolabel_line311/Q[0]
    SLICE_X46Y37         LUT6 (Prop_lut6_I4_O)        0.124     9.238 r  nolabel_line311/usb_data[7]_i_9/O
                         net (fo=1, routed)           1.714    10.952    nolabel_line311/usb_data[7]_i_9_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.076 r  nolabel_line311/usb_data[7]_i_3/O
                         net (fo=1, routed)           0.000    11.076    nolabel_line311/usb_data[7]_i_3_n_0
    SLICE_X48Y59         MUXF7 (Prop_muxf7_I1_O)      0.245    11.321 r  nolabel_line311/usb_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    11.321    nolabel_line311/usb_data_reg[7]_i_1_n_0
    SLICE_X48Y59         FDCE                                         r  nolabel_line311/usb_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.439    14.843    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X48Y59         FDCE                                         r  nolabel_line311/usb_data_reg[7]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X48Y59         FDCE (Setup_fdce_C_D)        0.064    15.130    nolabel_line311/usb_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  3.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 IIC_NUM_11/reg_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/U1/D_NOT_OUT1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.227ns (55.974%)  route 0.179ns (44.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.565     1.509    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X49Y50         FDCE                                         r  IIC_NUM_11/reg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.128     1.637 r  IIC_NUM_11/reg_addr_reg[5]/Q
                         net (fo=1, routed)           0.179     1.815    IIC_NUM_11/U1/reg_addr_reg[5][4]
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.099     1.914 r  IIC_NUM_11/U1/D_NOT_OUT1[5]_i_1__10/O
                         net (fo=1, routed)           0.000     1.914    IIC_NUM_11/U1/D_NOT_OUT1[5]_i_1__10_n_0
    SLICE_X48Y49         FDCE                                         r  IIC_NUM_11/U1/D_NOT_OUT1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.837     2.027    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  IIC_NUM_11/U1/D_NOT_OUT1_reg[5]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X48Y49         FDCE (Hold_fdce_C_D)         0.091     1.872    IIC_NUM_11/U1/D_NOT_OUT1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 USB_Handle/o_start_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line311/o_led_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.577%)  route 0.244ns (63.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.557     1.501    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X35Y62         FDCE                                         r  USB_Handle/o_start_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  USB_Handle/o_start_en_reg/Q
                         net (fo=4, routed)           0.244     1.886    nolabel_line311/start_en
    SLICE_X39Y60         FDCE                                         r  nolabel_line311/o_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.827     2.017    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X39Y60         FDCE                                         r  nolabel_line311/o_led_reg/C
                         clock pessimism             -0.251     1.767    
    SLICE_X39Y60         FDCE (Hold_fdce_C_D)         0.070     1.837    nolabel_line311/o_led_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 IIC_NUM_06/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_06/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.562     1.506    IIC_NUM_06/i_clk_IBUF_BUFG
    SLICE_X57Y63         FDCE                                         r  IIC_NUM_06/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  IIC_NUM_06/j_reg[3]/Q
                         net (fo=1, routed)           0.054     1.701    IIC_NUM_06/j_reg_n_0_[3]
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.746 r  IIC_NUM_06/i[3]_i_1__33/O
                         net (fo=1, routed)           0.000     1.746    IIC_NUM_06/i[3]_i_1__33_n_0
    SLICE_X56Y63         FDCE                                         r  IIC_NUM_06/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.829     2.019    IIC_NUM_06/i_clk_IBUF_BUFG
    SLICE_X56Y63         FDCE                                         r  IIC_NUM_06/i_reg[3]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y63         FDCE (Hold_fdce_C_D)         0.121     1.640    IIC_NUM_06/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 IIC_NUM_13/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_13/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.567     1.511    IIC_NUM_13/i_clk_IBUF_BUFG
    SLICE_X53Y47         FDCE                                         r  IIC_NUM_13/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  IIC_NUM_13/j_reg[3]/Q
                         net (fo=1, routed)           0.056     1.708    IIC_NUM_13/j_reg_n_0_[3]
    SLICE_X52Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.753 r  IIC_NUM_13/i[3]_i_1__39/O
                         net (fo=1, routed)           0.000     1.753    IIC_NUM_13/i[3]_i_1__39_n_0
    SLICE_X52Y47         FDCE                                         r  IIC_NUM_13/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.838     2.028    IIC_NUM_13/i_clk_IBUF_BUFG
    SLICE_X52Y47         FDCE                                         r  IIC_NUM_13/i_reg[3]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X52Y47         FDCE (Hold_fdce_C_D)         0.120     1.644    IIC_NUM_13/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 IIC_NUM_11/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/sel_reg/D
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.398%)  route 0.262ns (55.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.567     1.511    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X50Y49         FDCE                                         r  IIC_NUM_11/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.164     1.675 r  IIC_NUM_11/i_reg[1]/Q
                         net (fo=27, routed)          0.262     1.936    IIC_NUM_11/U1/Q[1]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.981 r  IIC_NUM_11/U1/sel_i_1__10/O
                         net (fo=1, routed)           0.000     1.981    IIC_NUM_11/U1_n_22
    SLICE_X51Y50         FDPE                                         r  IIC_NUM_11/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.835     2.025    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X51Y50         FDPE                                         r  IIC_NUM_11/sel_reg/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDPE (Hold_fdpe_C_D)         0.091     1.871    IIC_NUM_11/sel_reg
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 IIC_NUM_12/isCall_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_12/U1/D1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.254ns (53.879%)  route 0.217ns (46.121%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.567     1.511    IIC_NUM_12/i_clk_IBUF_BUFG
    SLICE_X54Y49         FDCE                                         r  IIC_NUM_12/isCall_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDCE (Prop_fdce_C_Q)         0.164     1.675 f  IIC_NUM_12/isCall_reg[1]/Q
                         net (fo=40, routed)          0.154     1.828    IIC_NUM_12/U1/isCall_reg[1]
    SLICE_X57Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.873 r  IIC_NUM_12/U1/D1[5]_i_2__11/O
                         net (fo=2, routed)           0.064     1.937    IIC_NUM_12/U1/D1[5]_i_2__11_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.982 r  IIC_NUM_12/U1/D1[1]_i_1__11/O
                         net (fo=1, routed)           0.000     1.982    IIC_NUM_12/U1/D1[1]_i_1__11_n_0
    SLICE_X57Y50         FDCE                                         r  IIC_NUM_12/U1/D1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.835     2.025    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X57Y50         FDCE                                         r  IIC_NUM_12/U1/D1_reg[1]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDCE (Hold_fdce_C_D)         0.091     1.871    IIC_NUM_12/U1/D1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 IIC_NUM_09/reg_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/U1/D_NOT_OUT1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.563     1.507    IIC_NUM_09/i_clk_IBUF_BUFG
    SLICE_X51Y58         FDCE                                         r  IIC_NUM_09/reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  IIC_NUM_09/reg_addr_reg[2]/Q
                         net (fo=2, routed)           0.063     1.711    IIC_NUM_09/U1/reg_addr_reg[5]_0[2]
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.756 r  IIC_NUM_09/U1/D_NOT_OUT1[2]_i_1__8/O
                         net (fo=1, routed)           0.000     1.756    IIC_NUM_09/U1/D_NOT_OUT1[2]_i_1__8_n_0
    SLICE_X50Y58         FDCE                                         r  IIC_NUM_09/U1/D_NOT_OUT1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.833     2.023    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X50Y58         FDCE                                         r  IIC_NUM_09/U1/D_NOT_OUT1_reg[2]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X50Y58         FDCE (Hold_fdce_C_D)         0.121     1.641    IIC_NUM_09/U1/D_NOT_OUT1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 IIC_NUM_12/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_12/reg_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.192ns (37.583%)  route 0.319ns (62.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.565     1.509    IIC_NUM_12/i_clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  IIC_NUM_12/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  IIC_NUM_12/i_reg[1]/Q
                         net (fo=27, routed)          0.319     1.969    IIC_NUM_12/i_reg_n_0_[1]
    SLICE_X55Y49         LUT4 (Prop_lut4_I2_O)        0.051     2.020 r  IIC_NUM_12/reg_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.020    IIC_NUM_12/reg_addr[3]_i_1_n_0
    SLICE_X55Y49         FDCE                                         r  IIC_NUM_12/reg_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.838     2.028    IIC_NUM_12/i_clk_IBUF_BUFG
    SLICE_X55Y49         FDCE                                         r  IIC_NUM_12/reg_addr_reg[3]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X55Y49         FDCE (Hold_fdce_C_D)         0.102     1.884    IIC_NUM_12/reg_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 IIC_NUM_11/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/reg_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.215ns (42.192%)  route 0.295ns (57.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.567     1.511    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X50Y49         FDCE                                         r  IIC_NUM_11/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.164     1.675 r  IIC_NUM_11/i_reg[1]/Q
                         net (fo=27, routed)          0.295     1.969    IIC_NUM_11/i_reg_n_0_[1]
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.051     2.020 r  IIC_NUM_11/reg_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.020    IIC_NUM_11/reg_addr[3]_i_1_n_0
    SLICE_X49Y50         FDCE                                         r  IIC_NUM_11/reg_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.834     2.024    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X49Y50         FDCE                                         r  IIC_NUM_11/reg_addr_reg[3]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.102     1.881    IIC_NUM_11/reg_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 IIC_NUM_06/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_06/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.562     1.506    IIC_NUM_06/i_clk_IBUF_BUFG
    SLICE_X57Y63         FDCE                                         r  IIC_NUM_06/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  IIC_NUM_06/j_reg[2]/Q
                         net (fo=1, routed)           0.087     1.734    IIC_NUM_06/j_reg_n_0_[2]
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  IIC_NUM_06/i[2]_i_1__18/O
                         net (fo=1, routed)           0.000     1.779    IIC_NUM_06/i[2]_i_1__18_n_0
    SLICE_X56Y63         FDCE                                         r  IIC_NUM_06/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.829     2.019    IIC_NUM_06/i_clk_IBUF_BUFG
    SLICE_X56Y63         FDCE                                         r  IIC_NUM_06/i_reg[2]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y63         FDCE (Hold_fdce_C_D)         0.120     1.639    IIC_NUM_06/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y68   IIC_NUM_01/U1/i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y67   IIC_NUM_01/U1/i_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y67   IIC_NUM_01/U1/i_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y68   IIC_NUM_01/U1/i_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y68   IIC_NUM_01/U1/i_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X53Y68   IIC_NUM_01/U1/isAck_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y65   IIC_NUM_01/U1/isDone_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y75   IIC_NUM_04/U1/i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y75   IIC_NUM_04/U1/i_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   IIC_NUM_04/U1/i_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   IIC_NUM_04/U1/isAck_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y63   IIC_NUM_07/U1/i_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y63   IIC_NUM_07/U1/i_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y63   IIC_NUM_07/U1/i_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y63   IIC_NUM_07/U1/i_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y63   IIC_NUM_07/U1/isAck_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   IIC_NUM_07/U1/isDone_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y65   IIC_NUM_07/U1/isQ_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y54   IIC_NUM_10/U1/i_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   IIC_NUM_04/U1/i_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   IIC_NUM_04/U1/i_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y63   IIC_NUM_07/U1/i_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y63   IIC_NUM_07/U1/i_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y63   IIC_NUM_07/U1/i_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y63   IIC_NUM_07/U1/i_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y63   IIC_NUM_07/U1/isAck_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   IIC_NUM_07/U1/isDone_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y54   IIC_NUM_10/U1/i_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y54   IIC_NUM_10/U1/i_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/U1/rSCL_reg/PRE
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 0.456ns (7.675%)  route 5.485ns (92.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.556     5.140    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X44Y50         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDPE (Prop_fdpe_C_Q)         0.456     5.596 f  SYS_RST/o_rst_reg/Q
                         net (fo=26, routed)          5.485    11.081    IIC_NUM_20/U1/sys_rst
    SLICE_X38Y32         FDPE                                         f  IIC_NUM_20/U1/rSCL_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.437    14.842    IIC_NUM_20/U1/i_clk_IBUF_BUFG
    SLICE_X38Y32         FDPE                                         r  IIC_NUM_20/U1/rSCL_reg/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X38Y32         FDPE (Recov_fdpe_C_PRE)     -0.361    14.625    IIC_NUM_20/U1/rSCL_reg
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -11.081    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[3]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.456ns (7.728%)  route 5.444ns (92.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.555     5.139    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.595 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         5.444    11.039    IIC_NUM_04/U1/o_rst_reg_rep__6[0]
    SLICE_X61Y80         FDCE                                         f  IIC_NUM_04/U1/C1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.497    14.901    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X61Y80         FDCE                                         r  IIC_NUM_04/U1/C1_reg[3]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X61Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.719    IIC_NUM_04/U1/C1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.456ns (7.728%)  route 5.444ns (92.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.555     5.139    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.595 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         5.444    11.039    IIC_NUM_04/U1/o_rst_reg_rep__6[0]
    SLICE_X60Y80         FDCE                                         f  IIC_NUM_04/U1/C1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.497    14.901    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X60Y80         FDCE                                         r  IIC_NUM_04/U1/C1_reg[2]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y80         FDCE (Recov_fdce_C_CLR)     -0.319    14.805    IIC_NUM_04/U1/C1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.789ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_03/U1/isDone_reg/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 0.456ns (7.966%)  route 5.268ns (92.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.555     5.139    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.595 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         5.268    10.863    IIC_NUM_03/U1/o_rst_reg_rep__6[0]
    SLICE_X49Y80         FDCE                                         f  IIC_NUM_03/U1/isDone_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.430    14.834    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X49Y80         FDCE                                         r  IIC_NUM_03/U1/isDone_reg/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X49Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.652    IIC_NUM_03/U1/isDone_reg
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  3.789    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_03/U1/C1_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 0.456ns (7.851%)  route 5.352ns (92.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.555     5.139    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.595 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=124, routed)         5.352    10.947    IIC_NUM_03/U1/o_rst_reg_rep__5[0]
    SLICE_X50Y83         FDCE                                         f  IIC_NUM_03/U1/C1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.435    14.839    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X50Y83         FDCE                                         r  IIC_NUM_03/U1/C1_reg[2]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X50Y83         FDCE (Recov_fdce_C_CLR)     -0.319    14.743    IIC_NUM_03/U1/C1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_03/U1/C1_reg[4]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 0.456ns (7.969%)  route 5.266ns (92.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.555     5.139    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.595 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=124, routed)         5.266    10.861    IIC_NUM_03/U1/o_rst_reg_rep__5[0]
    SLICE_X49Y87         FDCE                                         f  IIC_NUM_03/U1/C1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.437    14.841    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X49Y87         FDCE                                         r  IIC_NUM_03/U1/C1_reg[4]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X49Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.659    IIC_NUM_03/U1/C1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_03/U1/C1_reg[6]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 0.456ns (7.969%)  route 5.266ns (92.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.555     5.139    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.595 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=124, routed)         5.266    10.861    IIC_NUM_03/U1/o_rst_reg_rep__5[0]
    SLICE_X49Y87         FDCE                                         f  IIC_NUM_03/U1/C1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.437    14.841    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X49Y87         FDCE                                         r  IIC_NUM_03/U1/C1_reg[6]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X49Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.659    IIC_NUM_03/U1/C1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.456ns (8.123%)  route 5.157ns (91.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.555     5.139    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.595 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         5.157    10.752    IIC_NUM_04/U1/o_rst_reg_rep__6[0]
    SLICE_X60Y81         FDCE                                         f  IIC_NUM_04/U1/C1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.498    14.902    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X60Y81         FDCE                                         r  IIC_NUM_04/U1/C1_reg[0]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X60Y81         FDCE (Recov_fdce_C_CLR)     -0.319    14.806    IIC_NUM_04/U1/C1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[7]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.456ns (8.123%)  route 5.157ns (91.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.555     5.139    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.595 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         5.157    10.752    IIC_NUM_04/U1/o_rst_reg_rep__6[0]
    SLICE_X60Y81         FDCE                                         f  IIC_NUM_04/U1/C1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.498    14.902    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X60Y81         FDCE                                         r  IIC_NUM_04/U1/C1_reg[7]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X60Y81         FDCE (Recov_fdce_C_CLR)     -0.319    14.806    IIC_NUM_04/U1/C1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_03/U1/C1_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 0.456ns (8.378%)  route 4.987ns (91.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.555     5.139    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.595 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=124, routed)         4.987    10.582    IIC_NUM_03/U1/o_rst_reg_rep__5[0]
    SLICE_X48Y86         FDCE                                         f  IIC_NUM_03/U1/C1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        1.436    14.840    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  IIC_NUM_03/U1/C1_reg[1]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.658    IIC_NUM_03/U1/C1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                  4.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_15/U1/isAck_reg/PRE
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.469%)  route 0.216ns (60.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=124, routed)         0.216     1.864    IIC_NUM_15/U1/o_rst_reg_rep__8
    SLICE_X47Y44         FDPE                                         f  IIC_NUM_15/U1/isAck_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.834     2.024    IIC_NUM_15/U1/i_clk_IBUF_BUFG
    SLICE_X47Y44         FDPE                                         r  IIC_NUM_15/U1/isAck_reg/C
                         clock pessimism             -0.246     1.778    
    SLICE_X47Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     1.683    IIC_NUM_15/U1/isAck_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__9/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/D1_reg[7]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.420%)  route 0.226ns (61.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__9/Q
                         net (fo=124, routed)         0.226     1.874    IIC_NUM_17/U1/o_rst_reg_rep__9[1]
    SLICE_X45Y45         FDCE                                         f  IIC_NUM_17/U1/D1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.834     2.024    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X45Y45         FDCE                                         r  IIC_NUM_17/U1/D1_reg[7]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X45Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.686    IIC_NUM_17/U1/D1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__9/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/i_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.764%)  route 0.243ns (63.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__9/Q
                         net (fo=124, routed)         0.243     1.890    IIC_NUM_17/U1/o_rst_reg_rep__9[1]
    SLICE_X41Y48         FDCE                                         f  IIC_NUM_17/U1/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.834     2.024    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  IIC_NUM_17/U1/i_reg[1]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X41Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.686    IIC_NUM_17/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__9/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/i_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.352%)  route 0.247ns (63.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__9/Q
                         net (fo=124, routed)         0.247     1.895    IIC_NUM_17/U1/o_rst_reg_rep__9[1]
    SLICE_X40Y48         FDCE                                         f  IIC_NUM_17/U1/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.834     2.024    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  IIC_NUM_17/U1/i_reg[2]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X40Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.686    IIC_NUM_17/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_15/i_reg[4]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.261%)  route 0.283ns (66.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X44Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__0/Q
                         net (fo=124, routed)         0.283     1.931    IIC_NUM_15/o_rst_reg_rep__0[0]
    SLICE_X50Y48         FDCE                                         f  IIC_NUM_15/i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.838     2.028    IIC_NUM_15/i_clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  IIC_NUM_15/i_reg[4]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.715    IIC_NUM_15/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/D1_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.759%)  route 0.289ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=124, routed)         0.289     1.937    IIC_NUM_17/U1/o_rst_reg_rep__8
    SLICE_X46Y45         FDCE                                         f  IIC_NUM_17/U1/D1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.834     2.024    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  IIC_NUM_17/U1/D1_reg[0]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X46Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.711    IIC_NUM_17/U1/D1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/D1_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.759%)  route 0.289ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=124, routed)         0.289     1.937    IIC_NUM_17/U1/o_rst_reg_rep__8
    SLICE_X46Y45         FDCE                                         f  IIC_NUM_17/U1/D1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.834     2.024    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  IIC_NUM_17/U1/D1_reg[1]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X46Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.711    IIC_NUM_17/U1/D1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/D1_reg[4]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.759%)  route 0.289ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=124, routed)         0.289     1.937    IIC_NUM_17/U1/o_rst_reg_rep__8
    SLICE_X46Y45         FDCE                                         f  IIC_NUM_17/U1/D1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.834     2.024    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  IIC_NUM_17/U1/D1_reg[4]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X46Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.711    IIC_NUM_17/U1/D1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/D1_reg[5]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.759%)  route 0.289ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=124, routed)         0.289     1.937    IIC_NUM_17/U1/o_rst_reg_rep__8
    SLICE_X46Y45         FDCE                                         f  IIC_NUM_17/U1/D1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.834     2.024    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  IIC_NUM_17/U1/D1_reg[5]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X46Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.711    IIC_NUM_17/U1/D1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/D1_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.597%)  route 0.292ns (67.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X45Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=124, routed)         0.292     1.939    IIC_NUM_17/U1/o_rst_reg_rep__8
    SLICE_X44Y45         FDCE                                         f  IIC_NUM_17/U1/D1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1630, routed)        0.834     2.024    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X44Y45         FDCE                                         r  IIC_NUM_17/U1/D1_reg[2]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X44Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.686    IIC_NUM_17/U1/D1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.254    





