/* Generated by Yosys 0.48+5 (git sha1 7a362f1f7, clang++ 18.1.8 -fPIC -O3) */

(* top =  1  *)
(* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:1.1-28.10" *)
module WaveFormGenerator(clock, reset, io_randomWave, io_clockWave);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  (* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:21.19-21.31" *)
  wire _04_;
  (* force_downto = 32'd1 *)
  (* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:20.49-20.67|/home/jglossner/Programs/oss-cad-suite/lib/../share/yosys/techmap.v:270.23-270.24" *)
  wire [2:0] _05_;
  (* force_downto = 32'd1 *)
  (* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:20.49-20.67|/home/jglossner/Programs/oss-cad-suite/lib/../share/yosys/techmap.v:270.26-270.27" *)
  wire [2:0] _06_;
  (* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:11.13-11.17" *)
  wire [7:0] _GEN;
  (* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:7.8-7.13" *)
  input clock;
  wire clock;
  (* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:13.6-13.17" *)
  reg clockToggle;
  (* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:10.14-10.26" *)
  output io_clockWave;
  wire io_clockWave;
  (* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:9.14-9.27" *)
  output io_randomWave;
  wire io_randomWave;
  (* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:12.12-12.23" *)
  reg [2:0] randomIndex;
  (* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:8.8-8.13" *)
  input reset;
  wire reset;
  assign _05_[0] = ~randomIndex[0];
  assign _01_ = randomIndex[1] | randomIndex[0];
  assign _02_ = randomIndex[2] & ~(_01_);
  assign _00_ = _02_ | reset;
  assign io_randomWave = randomIndex[0] & ~(randomIndex[2]);
  assign _04_ = ~clockToggle;
  assign _06_[1] = randomIndex[1] ^ randomIndex[0];
  assign _03_ = randomIndex[1] & randomIndex[0];
  assign _06_[2] = _03_ ^ randomIndex[2];
  (* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:14.2-22.6" *)
  always @(posedge clock)
    if (reset) clockToggle <= 1'h0;
    else clockToggle <= _04_;
  (* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:14.2-22.6" *)
  always @(posedge clock)
    if (_00_) randomIndex[0] <= 1'h0;
    else randomIndex[0] <= _05_[0];
  (* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:14.2-22.6" *)
  always @(posedge clock)
    if (_00_) randomIndex[1] <= 1'h0;
    else randomIndex[1] <= _06_[1];
  (* src = "generators/generated/verilog_sv2v_clean/WaveFormGenerator.v:14.2-22.6" *)
  always @(posedge clock)
    if (_00_) randomIndex[2] <= 1'h0;
    else randomIndex[2] <= _06_[2];
  assign _06_[0] = _05_[0];
  assign _05_[2:1] = randomIndex[2:1];
  assign _GEN = 8'h0a;
  assign io_clockWave = clockToggle;
endmodule
