

================================================================
== Vitis HLS Report for 'conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Sun Mar  3 21:30:19 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.165 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        8|        9|  26.664 ns|  29.997 ns|    8|    8|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PartitionLoop  |        8|        8|         2|          1|          1|     8|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 4 [1/1] (0.38ns)   --->   "%br_ln34 = br void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 4 'br' 'br_ln34' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %arrayidx96.78.exit, i1 1, void %for.end105"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read3_rewind = phi i128 0, void %entry, i128 %p_read3_phi, void %arrayidx96.78.exit, i128 0, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 6 'phi' 'p_read3_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%partition = phi i3 0, void %entry, i3 %i_part, void %arrayidx96.78.exit, i3 0, void %for.end105"   --->   Operation 7 'phi' 'partition' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body36.split, void %rewind_init"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 32, void @empty_5, void @empty_3, void @empty_3, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:31]   --->   Operation 9 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_206 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 10 'read' 'p_read_206' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln34 = br void %for.body36.split" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 11 'br' 'br_ln34' <Predicate = (do_init)> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read3_phi = phi i128 %p_read_206, void %rewind_init, i128 %p_read3_rewind, void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 12 'phi' 'p_read3_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:35]   --->   Operation 14 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:18]   --->   Operation 15 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.57ns)   --->   "%i_part = add i3 %partition, i3 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 16 'add' 'i_part' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.34ns)   --->   "%switch_ln37 = switch i3 %partition, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, i3 7, void %if.then102.i, i3 1, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit77.i, i3 2, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit47.i, i3 3, void %if.then42.i, i3 4, void %if.then57.i, i3 5, void %if.then72.i, i3 6, void %if.then87.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:37]   --->   Operation 17 'switch' 'switch_ln37' <Predicate = true> <Delay = 0.34>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_buf_V_84 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 48, i32 63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:62]   --->   Operation 18 'partselect' 'data_buf_V_84' <Predicate = (partition == 6)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_buf_V_85 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 64, i32 79" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:62]   --->   Operation 19 'partselect' 'data_buf_V_85' <Predicate = (partition == 6)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_buf_V_86 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 80, i32 95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:62]   --->   Operation 20 'partselect' 'data_buf_V_86' <Predicate = (partition == 6)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_buf_V_87 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 96, i32 111" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:62]   --->   Operation 21 'partselect' 'data_buf_V_87' <Predicate = (partition == 6)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.58ns)   --->   "%br_ln65 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:65]   --->   Operation 22 'br' 'br_ln65' <Predicate = (partition == 6)> <Delay = 0.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_buf_V_80 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 32, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:58]   --->   Operation 23 'partselect' 'data_buf_V_80' <Predicate = (partition == 5)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_buf_V_81 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 48, i32 63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:58]   --->   Operation 24 'partselect' 'data_buf_V_81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_buf_V_82 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 64, i32 79" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:58]   --->   Operation 25 'partselect' 'data_buf_V_82' <Predicate = (partition == 5)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_buf_V_83 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 80, i32 95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:58]   --->   Operation 26 'partselect' 'data_buf_V_83' <Predicate = (partition == 5)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.58ns)   --->   "%br_ln61 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:61]   --->   Operation 27 'br' 'br_ln61' <Predicate = (partition == 5)> <Delay = 0.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_buf_V_76 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 16, i32 31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:54]   --->   Operation 28 'partselect' 'data_buf_V_76' <Predicate = (partition == 4)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_buf_V_77 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 32, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:54]   --->   Operation 29 'partselect' 'data_buf_V_77' <Predicate = (partition == 4)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_buf_V_78 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 48, i32 63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:54]   --->   Operation 30 'partselect' 'data_buf_V_78' <Predicate = (partition == 4)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_buf_V_79 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 64, i32 79" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:54]   --->   Operation 31 'partselect' 'data_buf_V_79' <Predicate = (partition == 4)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.58ns)   --->   "%br_ln57 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:57]   --->   Operation 32 'br' 'br_ln57' <Predicate = (partition == 4)> <Delay = 0.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_buf_V_72 = trunc i128 %p_read3_phi" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:50]   --->   Operation 33 'trunc' 'data_buf_V_72' <Predicate = (partition == 3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_buf_V_73 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 16, i32 31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:50]   --->   Operation 34 'partselect' 'data_buf_V_73' <Predicate = (partition == 3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_buf_V_74 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 32, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:50]   --->   Operation 35 'partselect' 'data_buf_V_74' <Predicate = (partition == 3)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_buf_V_75 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 48, i32 63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:50]   --->   Operation 36 'partselect' 'data_buf_V_75' <Predicate = (partition == 3)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.58ns)   --->   "%br_ln53 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:53]   --->   Operation 37 'br' 'br_ln53' <Predicate = (partition == 3)> <Delay = 0.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_buf_V_69 = trunc i128 %p_read3_phi" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:46]   --->   Operation 38 'trunc' 'data_buf_V_69' <Predicate = (partition == 2)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_buf_V_70 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 16, i32 31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:46]   --->   Operation 39 'partselect' 'data_buf_V_70' <Predicate = (partition == 2)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_buf_V_71 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 32, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:46]   --->   Operation 40 'partselect' 'data_buf_V_71' <Predicate = (partition == 2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.58ns)   --->   "%br_ln49 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:49]   --->   Operation 41 'br' 'br_ln49' <Predicate = (partition == 2)> <Delay = 0.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_buf_V_67 = trunc i128 %p_read3_phi" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:42]   --->   Operation 42 'trunc' 'data_buf_V_67' <Predicate = (partition == 1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_buf_V_68 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 16, i32 31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:42]   --->   Operation 43 'partselect' 'data_buf_V_68' <Predicate = (partition == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.58ns)   --->   "%br_ln45 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:45]   --->   Operation 44 'br' 'br_ln45' <Predicate = (partition == 1)> <Delay = 0.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_buf_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 64, i32 79" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:66]   --->   Operation 45 'partselect' 'data_buf_V_63' <Predicate = (partition == 7)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_buf_V_64 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 80, i32 95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:66]   --->   Operation 46 'partselect' 'data_buf_V_64' <Predicate = (partition == 7)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_buf_V_65 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 96, i32 111" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:66]   --->   Operation 47 'partselect' 'data_buf_V_65' <Predicate = (partition == 7)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_buf_V_66 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %p_read3_phi, i32 112, i32 127" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:66]   --->   Operation 48 'partselect' 'data_buf_V_66' <Predicate = (partition == 7)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.58ns)   --->   "%br_ln68 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:68]   --->   Operation 49 'br' 'br_ln68' <Predicate = (partition == 7)> <Delay = 0.58>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_buf_V = trunc i128 %p_read3_phi" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:38]   --->   Operation 50 'trunc' 'data_buf_V' <Predicate = (partition == 0)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.58ns)   --->   "%br_ln41 = br void %_ZN4nnet13fill_buffer_2I8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EE7config2E11fill_bufferEPS4_PA4_S4_j.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:41]   --->   Operation 51 'br' 'br_ln41' <Predicate = (partition == 0)> <Delay = 0.58>
ST_1 : Operation 52 [1/1] (0.49ns)   --->   "%icmp_ln34 = icmp_eq  i3 %partition, i3 7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 52 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %rewind_header, void %for.end105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 53 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln86 = br void %rewind_header" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:86]   --->   Operation 54 'br' 'br_ln86' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%data_buf_V_95 = phi i16 %data_buf_V_66, void %if.then102.i, i16 %data_buf_V_87, void %if.then87.i, i16 %data_buf_V_83, void %if.then72.i, i16 %data_buf_V_79, void %if.then57.i, i16 %data_buf_V_75, void %if.then42.i, i16 %data_buf_V_71, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit47.i, i16 %data_buf_V_68, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit77.i, i16 %data_buf_V, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 55 'phi' 'data_buf_V_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%data_buf_V_94 = phi i16 %data_buf_V_65, void %if.then102.i, i16 %data_buf_V_86, void %if.then87.i, i16 %data_buf_V_82, void %if.then72.i, i16 %data_buf_V_78, void %if.then57.i, i16 %data_buf_V_74, void %if.then42.i, i16 %data_buf_V_70, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit47.i, i16 %data_buf_V_67, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit77.i, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 56 'phi' 'data_buf_V_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%data_buf_V_93 = phi i16 %data_buf_V_64, void %if.then102.i, i16 %data_buf_V_85, void %if.then87.i, i16 %data_buf_V_81, void %if.then72.i, i16 %data_buf_V_77, void %if.then57.i, i16 %data_buf_V_73, void %if.then42.i, i16 %data_buf_V_69, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit47.i, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit77.i, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 57 'phi' 'data_buf_V_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%data_buf_V_92 = phi i16 %data_buf_V_63, void %if.then102.i, i16 %data_buf_V_84, void %if.then87.i, i16 %data_buf_V_80, void %if.then72.i, i16 %data_buf_V_76, void %if.then57.i, i16 %data_buf_V_72, void %if.then42.i, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit47.i, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit77.i, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 58 'phi' 'data_buf_V_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_buf_V_92, i5 0"   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.81ns)   --->   "%r_V_108 = sub i21 0, i21 %shl_ln"   --->   Operation 60 'sub' 'r_V_108' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_108, i32 5, i32 20"   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_buf_V_93, i5 0"   --->   Operation 62 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.81ns)   --->   "%r_V_110 = sub i21 0, i21 %shl_ln1273_s"   --->   Operation 63 'sub' 'r_V_110' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_110, i32 5, i32 20"   --->   Operation 64 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln1273_41 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_buf_V_94, i5 0"   --->   Operation 65 'bitconcatenate' 'shl_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.81ns)   --->   "%r_V_112 = sub i21 0, i21 %shl_ln1273_41"   --->   Operation 66 'sub' 'r_V_112' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln818_71 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_112, i32 5, i32 20"   --->   Operation 67 'partselect' 'trunc_ln818_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln1273_42 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_buf_V_95, i5 0"   --->   Operation 68 'bitconcatenate' 'shl_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.81ns)   --->   "%r_V_114 = sub i21 0, i21 %shl_ln1273_42"   --->   Operation 69 'sub' 'r_V_114' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln818_72 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_114, i32 5, i32 20"   --->   Operation 70 'partselect' 'trunc_ln818_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i16 %trunc_ln818_s, i16 %trunc_ln818_71"   --->   Operation 71 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_64 = add i16 %trunc_ln, i16 64512"   --->   Operation 72 'add' 'add_ln813_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_65 = add i16 %add_ln813_64, i16 %trunc_ln818_72"   --->   Operation 73 'add' 'add_ln813_65' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_66 = add i16 %add_ln813_65, i16 %add_ln813"   --->   Operation 74 'add' 'add_ln813_66' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.34ns)   --->   "%switch_ln81 = switch i3 %partition, void %arrayidx96.78.case.63, i3 0, void %arrayidx96.78.case.7, i3 1, void %arrayidx96.78.case.15, i3 2, void %arrayidx96.78.case.23, i3 3, void %arrayidx96.78.case.31, i3 4, void %arrayidx96.78.case.39, i3 5, void %arrayidx96.78.case.47, i3 6, void %arrayidx96.78.case.55" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 75 'switch' 'switch_ln81' <Predicate = true> <Delay = 0.34>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_48, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 76 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_49, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 77 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_50, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 78 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_51, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 79 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_52, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 80 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_53, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 81 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_54, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 82 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_55, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 83 'write' 'write_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 84 'br' 'br_ln81' <Predicate = (partition == 6)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_40, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 85 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_41, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 86 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_42, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 87 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_43, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 88 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_44, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 89 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_45, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 90 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_46, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 91 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_47, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 92 'write' 'write_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 93 'br' 'br_ln81' <Predicate = (partition == 5)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_32, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 94 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_33, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 95 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_34, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 96 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_35, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 97 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_36, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 98 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_37, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 99 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_38, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 100 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_39, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 101 'write' 'write_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 102 'br' 'br_ln81' <Predicate = (partition == 4)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_24, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 103 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_25, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 104 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_26, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 105 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_27, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 106 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_28, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 107 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_29, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 108 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_30, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 109 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_31, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 110 'write' 'write_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 111 'br' 'br_ln81' <Predicate = (partition == 3)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_16, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 112 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_17, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 113 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_18, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 114 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_19, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 115 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_20, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 116 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_21, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 117 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_22, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 118 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_23, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 119 'write' 'write_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 120 'br' 'br_ln81' <Predicate = (partition == 2)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_8, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 121 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_9, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 122 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_10, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 123 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_11, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 124 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_12, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 125 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_13, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 126 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_14, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 127 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_15, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 128 'write' 'write_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 129 'br' 'br_ln81' <Predicate = (partition == 1)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_0, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 130 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_1, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 131 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_2, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 132 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_3, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 133 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_4, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 134 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_5, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 135 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_6, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 136 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_7, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 137 'write' 'write_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 138 'br' 'br_ln81' <Predicate = (partition == 0)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_56, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 139 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_57, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 140 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_58, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 141 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_59, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 142 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_60, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 143 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_61, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 144 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_62, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 145 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %res_63, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 146 'write' 'write_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.78.exit" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 147 'br' 'br_ln81' <Predicate = (partition == 7)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%return_ln86 = return void @_ssdm_op_Return" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:86]   --->   Operation 148 'return' 'return_ln86' <Predicate = (icmp_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.959ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_part') with incoming values : ('i_part', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34) [70]  (0.387 ns)
	'phi' operation ('i_part') with incoming values : ('i_part', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34) [70]  (0 ns)
	'add' operation ('i_part', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:34) [81]  (0.572 ns)

 <State 2>: 2.16ns
The critical path consists of the following:
	'phi' operation ('data_buf.V') with incoming values : ('data_buf.V', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:62) ('data_buf.V', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:58) ('data_buf.V', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:54) ('data_buf.V', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:50) ('data_buf.V', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:46) ('data_buf.V', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:42) ('data_buf.V', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:66) ('data_buf.V', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_code_gen.h:38) [126]  (0 ns)
	'sub' operation ('r.V') [140]  (0.815 ns)
	'add' operation ('add_ln813_65') [144]  (0.675 ns)
	'add' operation ('add_ln813_66') [145]  (0.675 ns)
	wire write operation ('write_ln81', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81) on port 'res_40' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_latency.h:81) [158]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
