$date
	Tue Mar 28 21:48:40 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teste $end
$var reg 1 ! clk $end
$upscope $end
$scope module teste $end
$var wire 1 " saida $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
x!
$end
#1
0"
#7
1"
1!
#8
0"
0!
#10
1"
1!
#12
0"
0!
#14
1"
1!
#16
0"
0!
#18
1"
1!
#20
0"
0!
#22
1"
1!
#24
0"
0!
#26
1"
1!
#28
0"
0!
#30
1"
1!
#32
0"
0!
#34
1"
1!
#36
0"
0!
#38
1"
1!
#40
0"
0!
#42
1"
1!
#44
0"
0!
#46
1"
1!
#48
0"
0!
#50
1"
1!
#52
0"
0!
#54
1"
1!
#56
0"
0!
#58
1"
1!
#60
0"
0!
#62
1"
1!
#64
0"
0!
#66
1"
1!
#68
0"
0!
#70
1"
1!
#72
0"
0!
#74
1"
1!
#76
0"
0!
#78
1"
1!
#80
0"
0!
#82
1"
1!
#84
0"
0!
#86
1"
1!
#88
0"
0!
#90
1"
1!
#92
0"
0!
#94
1"
1!
#96
0"
0!
#98
1"
1!
#100
0"
0!
#102
1"
1!
#104
0"
0!
#106
1"
1!
#108
0"
0!
#110
1"
1!
#112
0"
0!
#114
1"
1!
#116
0"
0!
#118
1"
1!
#120
0"
0!
#122
1"
1!
#124
0"
0!
#126
1"
1!
#128
0"
0!
#130
1"
1!
#132
0"
0!
#134
1"
1!
#136
0"
0!
#138
1"
1!
#140
0"
0!
#142
1"
1!
#144
0"
0!
#146
1"
1!
#148
0"
0!
#150
1"
1!
#152
0"
0!
#154
1"
1!
#156
0"
0!
#158
1"
1!
#160
0"
0!
#162
1"
1!
#164
0"
0!
#166
1"
1!
#168
0"
0!
#170
1"
1!
#172
0"
0!
#174
1"
1!
#176
0"
0!
#178
1"
1!
#180
0"
0!
#182
1"
1!
#184
0"
0!
#186
1"
1!
#188
0"
0!
#190
1"
1!
#192
0"
0!
#194
1"
1!
#196
0"
0!
#198
1"
1!
#200
0"
0!
#202
1"
1!
#204
0"
0!
#206
1"
1!
#208
0"
0!
#210
1"
1!
#212
0"
0!
#214
1"
1!
#216
0"
0!
#218
1"
1!
#220
0"
0!
#222
1"
1!
#224
0"
0!
#226
1"
1!
#228
0"
0!
#230
1"
1!
#232
0"
0!
#234
1"
1!
#236
0"
0!
#238
1"
1!
#240
0"
0!
#242
1"
1!
#244
0"
0!
#246
1"
1!
#248
0"
0!
#250
1"
1!
#252
0"
0!
#254
1"
1!
#256
0"
0!
#258
1"
1!
#260
0"
0!
#262
1"
1!
#264
0"
0!
#266
1"
1!
#268
0"
0!
#270
1"
1!
#272
0"
0!
#274
1"
1!
#276
0"
0!
#278
1"
1!
#280
0"
0!
#282
1"
1!
#284
0"
0!
#286
1"
1!
#288
0"
0!
#290
1"
1!
#292
0"
0!
#294
1"
1!
#296
0"
0!
#298
1"
1!
#300
0"
0!
#302
1"
1!
#304
0"
0!
#306
1"
1!
#307
