INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module shift_right_arithmetic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/PCPlus4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/br_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/brcomp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brcomp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/ctrl_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/immGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/inst_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/op_a_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_a_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/op_b_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_b_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/reg_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/singlecycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sources_1/new/wb_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/sim_1/new/singlecycle_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycle_tb
