// Seed: 1037992967
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input id_13;
  input id_12;
  inout id_11;
  input id_10;
  inout id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  inout id_1;
  assign id_6 = id_2;
  type_14(
      id_12 - 1'b0, 1
  );
  logic id_13;
  assign id_6[1'b0] = id_10;
  always @(posedge 1);
  assign id_11 = id_7;
endmodule
