;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-21
	SUB #52, <0
	SUB #82, @-202
	SUB #82, @-202
	SUB #82, @-202
	SUB @-127, 100
	SUB 1, <-1
	DJN -67, @-20
	SUB 1, <-1
	SUB @-127, 100
	SUB -207, <-120
	SUB @-127, 100
	SUB -207, <-120
	SUB 0, -100
	SUB -12, @15
	SLT 210, 0
	SUB 8, <-1
	SUB -207, <-120
	CMP 210, -0
	SUB @0, @2
	CMP @0, @2
	CMP #0, @10
	SUB -170, 0
	CMP 0, -100
	SUB #112, 151
	SUB 210, -0
	SUB -100, 0
	SUB #0, -0
	CMP 82, <10
	MOV -1, <-21
	ADD 270, 60
	MOV -1, <-21
	SUB @-127, 100
	SUB #0, -0
	SUB #0, -0
	ADD #270, <1
	SPL <128, 100
	SLT -120, 510
	SUB #82, @-202
	SUB #82, @-202
	MOV -1, <-21
	JMP @12, #101
	MOV -1, <-21
	SUB #72, @200
	ADD 3, 0
	SUB #82, @-202
	MOV -1, <-21
	MOV -7, <-20
