// Seed: 1316963493
module module_0 (
    output wire id_0,
    input  wand id_1,
    output tri0 id_2,
    input  wire id_3,
    output tri0 id_4,
    output tri1 id_5
);
  assign id_0 = id_3;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    output tri id_7,
    output wand id_8,
    output uwire id_9,
    output tri1 id_10,
    output supply0 id_11,
    input tri id_12,
    input wand id_13,
    input uwire id_14,
    input tri id_15,
    input wor id_16,
    input supply1 id_17,
    input tri id_18,
    input tri1 id_19,
    output supply1 id_20,
    input wire id_21,
    input tri1 id_22,
    input uwire id_23,
    input wire id_24,
    output wire id_25,
    output wand id_26,
    input uwire id_27,
    output wire id_28
);
  wire id_30;
  module_0(
      id_8, id_27, id_3, id_22, id_3, id_7
  );
endmodule
