INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/lab/lab07/lab07.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/lab/lab07/lab07.srcs/sources_1/new/lab07_kb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_keyboard
INFO: [VRFC 10-311] analyzing module ps2_keyboard_model
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-311] analyzing module keyboard_t
INFO: [VRFC 10-311] analyzing module keyboard_b
INFO: [VRFC 10-311] analyzing module scancode_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/lab/lab07/lab07.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-311] analyzing module decode38
INFO: [VRFC 10-311] analyzing module bcd7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/lab/lab07/lab07.srcs/sim_1/new/lab07_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_sim
INFO: [VRFC 10-311] analyzing module keyboard_sim_b
