#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Aug 27 22:36:55 2024
# Process ID: 3552395
# Current directory: /home/charlie-wu/Workspace/zhou_2020_hwpq/zhou_2020_hwpq.runs/synth_1
# Command line: vivado -log open_list_queue.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source open_list_queue.tcl
# Log file: /home/charlie-wu/Workspace/zhou_2020_hwpq/zhou_2020_hwpq.runs/synth_1/open_list_queue.vds
# Journal file: /home/charlie-wu/Workspace/zhou_2020_hwpq/zhou_2020_hwpq.runs/synth_1/vivado.jou
# Running On        :Charlie-ThinkPad-P53
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :Intel(R) Core(TM) i7-9750H CPU @ 2.60GHz
# CPU Frequency     :3999.881 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16467 MB
# Swap memory       :4294 MB
# Total Virtual     :20762 MB
# Available Virtual :16700 MB
#-----------------------------------------------------------
source open_list_queue.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1458.699 ; gain = 39.840 ; free physical = 10774 ; free virtual = 15684
Command: read_checkpoint -auto_incremental -incremental /home/charlie-wu/Workspace/zhou_2020_hwpq/zhou_2020_hwpq.srcs/utils_1/imports/synth_1/open_list_queue.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/charlie-wu/Workspace/zhou_2020_hwpq/zhou_2020_hwpq.srcs/utils_1/imports/synth_1/open_list_queue.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top open_list_queue -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3553421
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3068.703 ; gain = 403.746 ; free physical = 8717 ; free virtual = 13901
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'open_list_queue' [/home/charlie-wu/Workspace/zhou_2020_hwpq/zhou_2020_hwpq.srcs/sources_1/imports/my_hwpq/open_list_queue.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'open_list_queue' (0#1) [/home/charlie-wu/Workspace/zhou_2020_hwpq/zhou_2020_hwpq.srcs/sources_1/imports/my_hwpq/open_list_queue.sv:6]
WARNING: [Synth 8-3936] Found unconnected internal register 'lessThanPrevInQueue_reg' and it is trimmed from '1024' to '1023' bits. [/home/charlie-wu/Workspace/zhou_2020_hwpq/zhou_2020_hwpq.srcs/sources_1/imports/my_hwpq/open_list_queue.sv:116]
WARNING: [Synth 8-3936] Found unconnected internal register 'lessThanSameOutQueue_reg' and it is trimmed from '1024' to '1023' bits. [/home/charlie-wu/Workspace/zhou_2020_hwpq/zhou_2020_hwpq.srcs/sources_1/imports/my_hwpq/open_list_queue.sv:118]
WARNING: [Synth 8-3936] Found unconnected internal register 'lessThanNextInQueue_reg' and it is trimmed from '1024' to '1023' bits. [/home/charlie-wu/Workspace/zhou_2020_hwpq/zhou_2020_hwpq.srcs/sources_1/imports/my_hwpq/open_list_queue.sv:117]
WARNING: [Synth 8-3936] Found unconnected internal register 'lessThanNextOutQueue_reg' and it is trimmed from '1024' to '1023' bits. [/home/charlie-wu/Workspace/zhou_2020_hwpq/zhou_2020_hwpq.srcs/sources_1/imports/my_hwpq/open_list_queue.sv:119]
WARNING: [Synth 8-3936] Found unconnected internal register 'lessThanNextNextOutQueue_reg' and it is trimmed from '1024' to '1023' bits. [/home/charlie-wu/Workspace/zhou_2020_hwpq/zhou_2020_hwpq.srcs/sources_1/imports/my_hwpq/open_list_queue.sv:120]
WARNING: [Synth 8-7129] Port i_valid in module open_list_queue is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 4324.234 ; gain = 1659.277 ; free physical = 7357 ; free virtual = 12556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 4324.234 ; gain = 1659.277 ; free physical = 7365 ; free virtual = 12564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 4324.234 ; gain = 1659.277 ; free physical = 7365 ; free virtual = 12564
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4364.234 ; gain = 0.000 ; free physical = 7430 ; free virtual = 12630
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/charlie-wu/Workspace/zhou_2020_hwpq/zhou_2020_hwpq.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [/home/charlie-wu/Workspace/zhou_2020_hwpq/zhou_2020_hwpq.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5006.977 ; gain = 0.000 ; free physical = 6888 ; free virtual = 12088
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 5018.898 ; gain = 0.000 ; free physical = 6879 ; free virtual = 12079
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:42 ; elapsed = 00:01:35 . Memory (MB): peak = 5018.898 ; gain = 2353.941 ; free physical = 4760 ; free virtual = 9960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:42 ; elapsed = 00:01:35 . Memory (MB): peak = 5022.984 ; gain = 2358.027 ; free physical = 4760 ; free virtual = 9960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:35 . Memory (MB): peak = 5022.984 ; gain = 2358.027 ; free physical = 4749 ; free virtual = 9949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:48 ; elapsed = 00:01:41 . Memory (MB): peak = 5026.898 ; gain = 2361.941 ; free physical = 3460 ; free virtual = 8674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:48 ; elapsed = 00:01:41 . Memory (MB): peak = 5026.898 ; gain = 2361.941 ; free physical = 3460 ; free virtual = 8674
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'open_list_queue'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   WRITE |                                0 | 00000000000000000000000000000000
                    READ |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'open_list_queue'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:46 ; elapsed = 00:05:43 . Memory (MB): peak = 5030.988 ; gain = 2366.031 ; free physical = 437 ; free virtual = 3969
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2048  
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 1026  
	   2 Input   32 Bit        Muxes := 3076  
	   2 Input    2 Bit        Muxes := 1025  
	   2 Input    1 Bit        Muxes := 7170  
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design open_list_queue has port o_ready_deq driven by constant 1
WARNING: [Synth 8-7129] Port i_valid in module open_list_queue is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:10:26 ; elapsed = 00:10:33 . Memory (MB): peak = 5297.750 ; gain = 2632.793 ; free physical = 211 ; free virtual = 1209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:40 ; elapsed = 00:10:49 . Memory (MB): peak = 5333.406 ; gain = 2668.449 ; free physical = 246 ; free virtual = 1252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:45 ; elapsed = 00:10:53 . Memory (MB): peak = 5333.406 ; gain = 2668.449 ; free physical = 239 ; free virtual = 1245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
