verilog xil_defaultlib --include "C:/ProgramFiles/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/8cdf/hdl" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/f0b6/hdl/verilog" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/66be/hdl/verilog" \
"../../../bd/design_ann/ip/design_ann_zynq_ultra_ps_e_0_0/sim/design_ann_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_ann/ip/design_ann_xbar_0/sim/design_ann_xbar_0.v" \
"../../../bd/design_ann/ip/design_ann_axi_smc_0/bd_0/ip/ip_0/sim/bd_9870_one_0.v" \

sv xil_defaultlib --include "C:/ProgramFiles/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/8cdf/hdl" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/f0b6/hdl/verilog" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/66be/hdl/verilog" \
"../../../bd/design_ann/ip/design_ann_axi_smc_0/bd_0/ip/ip_2/sim/bd_9870_s00mmu_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_0/bd_0/ip/ip_3/sim/bd_9870_s00tr_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_0/bd_0/ip/ip_4/sim/bd_9870_s00sic_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_0/bd_0/ip/ip_5/sim/bd_9870_s00a2s_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_0/bd_0/ip/ip_6/sim/bd_9870_sarn_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_0/bd_0/ip/ip_7/sim/bd_9870_srn_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_0/bd_0/ip/ip_8/sim/bd_9870_m00s2a_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_0/bd_0/ip/ip_9/sim/bd_9870_m00e_0.sv" \

verilog xil_defaultlib --include "C:/ProgramFiles/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/8cdf/hdl" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/f0b6/hdl/verilog" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/66be/hdl/verilog" \
"../../../bd/design_ann/ip/design_ann_axi_smc_0/bd_0/sim/bd_9870.v" \
"../../../bd/design_ann/ip/design_ann_axi_smc_0/sim/design_ann_axi_smc_0.v" \
"../../../bd/design_ann/ip/design_ann_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_4e4c_one_0.v" \

sv xil_defaultlib --include "C:/ProgramFiles/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/8cdf/hdl" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/f0b6/hdl/verilog" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/66be/hdl/verilog" \
"../../../bd/design_ann/ip/design_ann_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_4e4c_s00mmu_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_4e4c_s00tr_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_4e4c_s00sic_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_4e4c_s00a2s_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_4e4c_sawn_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_4e4c_swn_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_4e4c_sbn_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_4e4c_m00s2a_0.sv" \
"../../../bd/design_ann/ip/design_ann_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_4e4c_m00e_0.sv" \

verilog xil_defaultlib --include "C:/ProgramFiles/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/8cdf/hdl" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/f0b6/hdl/verilog" --include "../../../../vivado.gen/sources_1/bd/design_ann/ipshared/66be/hdl/verilog" \
"../../../bd/design_ann/ip/design_ann_axi_smc_1_0/bd_0/sim/bd_4e4c.v" \
"../../../bd/design_ann/ip/design_ann_axi_smc_1_0/sim/design_ann_axi_smc_1_0.v" \
"../../../bd/design_ann/ip/design_ann_auto_ds_0/sim/design_ann_auto_ds_0.v" \
"../../../bd/design_ann/ip/design_ann_auto_pc_0/sim/design_ann_auto_pc_0.v" \
"../../../bd/design_ann/ip/design_ann_auto_ds_1/sim/design_ann_auto_ds_1.v" \
"../../../bd/design_ann/ip/design_ann_auto_pc_1/sim/design_ann_auto_pc_1.v" \
"../../../bd/design_ann/ip/design_ann_axis_ann_0_0/sim/design_ann_axis_ann_0_0.v" \
"../../../bd/design_ann/sim/design_ann.v" \

verilog xil_defaultlib "glbl.v"

nosort
