
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//size_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004018c8 <.init>:
  4018c8:	stp	x29, x30, [sp, #-16]!
  4018cc:	mov	x29, sp
  4018d0:	bl	4021f8 <ferror@plt+0x478>
  4018d4:	ldp	x29, x30, [sp], #16
  4018d8:	ret

Disassembly of section .plt:

00000000004018e0 <memcpy@plt-0x20>:
  4018e0:	stp	x16, x30, [sp, #-16]!
  4018e4:	adrp	x16, 415000 <ferror@plt+0x13280>
  4018e8:	ldr	x17, [x16, #4088]
  4018ec:	add	x16, x16, #0xff8
  4018f0:	br	x17
  4018f4:	nop
  4018f8:	nop
  4018fc:	nop

0000000000401900 <memcpy@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14280>
  401904:	ldr	x17, [x16]
  401908:	add	x16, x16, #0x0
  40190c:	br	x17

0000000000401910 <memmove@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14280>
  401914:	ldr	x17, [x16, #8]
  401918:	add	x16, x16, #0x8
  40191c:	br	x17

0000000000401920 <mkstemps@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14280>
  401924:	ldr	x17, [x16, #16]
  401928:	add	x16, x16, #0x10
  40192c:	br	x17

0000000000401930 <strlen@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14280>
  401934:	ldr	x17, [x16, #24]
  401938:	add	x16, x16, #0x18
  40193c:	br	x17

0000000000401940 <fputs@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14280>
  401944:	ldr	x17, [x16, #32]
  401948:	add	x16, x16, #0x20
  40194c:	br	x17

0000000000401950 <bfd_scan_vma@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14280>
  401954:	ldr	x17, [x16, #40]
  401958:	add	x16, x16, #0x28
  40195c:	br	x17

0000000000401960 <exit@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14280>
  401964:	ldr	x17, [x16, #48]
  401968:	add	x16, x16, #0x30
  40196c:	br	x17

0000000000401970 <bfd_core_file_failing_command@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14280>
  401974:	ldr	x17, [x16, #56]
  401978:	add	x16, x16, #0x38
  40197c:	br	x17

0000000000401980 <bfd_arch_list@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14280>
  401984:	ldr	x17, [x16, #64]
  401988:	add	x16, x16, #0x40
  40198c:	br	x17

0000000000401990 <bfd_set_default_target@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14280>
  401994:	ldr	x17, [x16, #72]
  401998:	add	x16, x16, #0x48
  40199c:	br	x17

00000000004019a0 <ftell@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14280>
  4019a4:	ldr	x17, [x16, #80]
  4019a8:	add	x16, x16, #0x50
  4019ac:	br	x17

00000000004019b0 <sprintf@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x14280>
  4019b4:	ldr	x17, [x16, #88]
  4019b8:	add	x16, x16, #0x58
  4019bc:	br	x17

00000000004019c0 <putc@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14280>
  4019c4:	ldr	x17, [x16, #96]
  4019c8:	add	x16, x16, #0x60
  4019cc:	br	x17

00000000004019d0 <fputc@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14280>
  4019d4:	ldr	x17, [x16, #104]
  4019d8:	add	x16, x16, #0x68
  4019dc:	br	x17

00000000004019e0 <ctime@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14280>
  4019e4:	ldr	x17, [x16, #112]
  4019e8:	add	x16, x16, #0x70
  4019ec:	br	x17

00000000004019f0 <bfd_openr@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14280>
  4019f4:	ldr	x17, [x16, #120]
  4019f8:	add	x16, x16, #0x78
  4019fc:	br	x17

0000000000401a00 <fclose@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14280>
  401a04:	ldr	x17, [x16, #128]
  401a08:	add	x16, x16, #0x80
  401a0c:	br	x17

0000000000401a10 <atoi@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x14280>
  401a14:	ldr	x17, [x16, #136]
  401a18:	add	x16, x16, #0x88
  401a1c:	br	x17

0000000000401a20 <fopen@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x14280>
  401a24:	ldr	x17, [x16, #144]
  401a28:	add	x16, x16, #0x90
  401a2c:	br	x17

0000000000401a30 <xrealloc@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x14280>
  401a34:	ldr	x17, [x16, #152]
  401a38:	add	x16, x16, #0x98
  401a3c:	br	x17

0000000000401a40 <bindtextdomain@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x14280>
  401a44:	ldr	x17, [x16, #160]
  401a48:	add	x16, x16, #0xa0
  401a4c:	br	x17

0000000000401a50 <bfd_target_list@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x14280>
  401a54:	ldr	x17, [x16, #168]
  401a58:	add	x16, x16, #0xa8
  401a5c:	br	x17

0000000000401a60 <__libc_start_main@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x14280>
  401a64:	ldr	x17, [x16, #176]
  401a68:	add	x16, x16, #0xb0
  401a6c:	br	x17

0000000000401a70 <bfd_get_error@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x14280>
  401a74:	ldr	x17, [x16, #184]
  401a78:	add	x16, x16, #0xb8
  401a7c:	br	x17

0000000000401a80 <memset@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x14280>
  401a84:	ldr	x17, [x16, #192]
  401a88:	add	x16, x16, #0xc0
  401a8c:	br	x17

0000000000401a90 <xmalloc@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x14280>
  401a94:	ldr	x17, [x16, #200]
  401a98:	add	x16, x16, #0xc8
  401a9c:	br	x17

0000000000401aa0 <bfd_set_error@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401aa4:	ldr	x17, [x16, #208]
  401aa8:	add	x16, x16, #0xd0
  401aac:	br	x17

0000000000401ab0 <xmalloc_set_program_name@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401ab4:	ldr	x17, [x16, #216]
  401ab8:	add	x16, x16, #0xd8
  401abc:	br	x17

0000000000401ac0 <xstrdup@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401ac4:	ldr	x17, [x16, #224]
  401ac8:	add	x16, x16, #0xe0
  401acc:	br	x17

0000000000401ad0 <bfd_init@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401ad4:	ldr	x17, [x16, #232]
  401ad8:	add	x16, x16, #0xe8
  401adc:	br	x17

0000000000401ae0 <strerror@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401ae4:	ldr	x17, [x16, #240]
  401ae8:	add	x16, x16, #0xf0
  401aec:	br	x17

0000000000401af0 <close@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401af4:	ldr	x17, [x16, #248]
  401af8:	add	x16, x16, #0xf8
  401afc:	br	x17

0000000000401b00 <strrchr@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x14280>
  401b04:	ldr	x17, [x16, #256]
  401b08:	add	x16, x16, #0x100
  401b0c:	br	x17

0000000000401b10 <atol@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x14280>
  401b14:	ldr	x17, [x16, #264]
  401b18:	add	x16, x16, #0x108
  401b1c:	br	x17

0000000000401b20 <__gmon_start__@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x14280>
  401b24:	ldr	x17, [x16, #272]
  401b28:	add	x16, x16, #0x110
  401b2c:	br	x17

0000000000401b30 <bfd_set_format@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x14280>
  401b34:	ldr	x17, [x16, #280]
  401b38:	add	x16, x16, #0x118
  401b3c:	br	x17

0000000000401b40 <mkdtemp@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x14280>
  401b44:	ldr	x17, [x16, #288]
  401b48:	add	x16, x16, #0x120
  401b4c:	br	x17

0000000000401b50 <fseek@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x14280>
  401b54:	ldr	x17, [x16, #296]
  401b58:	add	x16, x16, #0x128
  401b5c:	br	x17

0000000000401b60 <abort@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x14280>
  401b64:	ldr	x17, [x16, #304]
  401b68:	add	x16, x16, #0x130
  401b6c:	br	x17

0000000000401b70 <access@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x14280>
  401b74:	ldr	x17, [x16, #312]
  401b78:	add	x16, x16, #0x138
  401b7c:	br	x17

0000000000401b80 <bfd_close_all_done@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x14280>
  401b84:	ldr	x17, [x16, #320]
  401b88:	add	x16, x16, #0x140
  401b8c:	br	x17

0000000000401b90 <puts@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x14280>
  401b94:	ldr	x17, [x16, #328]
  401b98:	add	x16, x16, #0x148
  401b9c:	br	x17

0000000000401ba0 <textdomain@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401ba4:	ldr	x17, [x16, #336]
  401ba8:	add	x16, x16, #0x150
  401bac:	br	x17

0000000000401bb0 <getopt_long@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401bb4:	ldr	x17, [x16, #344]
  401bb8:	add	x16, x16, #0x158
  401bbc:	br	x17

0000000000401bc0 <strcmp@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401bc4:	ldr	x17, [x16, #352]
  401bc8:	add	x16, x16, #0x160
  401bcc:	br	x17

0000000000401bd0 <bfd_printable_arch_mach@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401bd4:	ldr	x17, [x16, #360]
  401bd8:	add	x16, x16, #0x168
  401bdc:	br	x17

0000000000401be0 <fread@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401be4:	ldr	x17, [x16, #368]
  401be8:	add	x16, x16, #0x170
  401bec:	br	x17

0000000000401bf0 <bfd_iterate_over_targets@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401bf4:	ldr	x17, [x16, #376]
  401bf8:	add	x16, x16, #0x178
  401bfc:	br	x17

0000000000401c00 <free@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x14280>
  401c04:	ldr	x17, [x16, #384]
  401c08:	add	x16, x16, #0x180
  401c0c:	br	x17

0000000000401c10 <bfd_openw@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x14280>
  401c14:	ldr	x17, [x16, #392]
  401c18:	add	x16, x16, #0x188
  401c1c:	br	x17

0000000000401c20 <bfd_set_error_program_name@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x14280>
  401c24:	ldr	x17, [x16, #400]
  401c28:	add	x16, x16, #0x190
  401c2c:	br	x17

0000000000401c30 <fflush@plt>:
  401c30:	adrp	x16, 416000 <ferror@plt+0x14280>
  401c34:	ldr	x17, [x16, #408]
  401c38:	add	x16, x16, #0x198
  401c3c:	br	x17

0000000000401c40 <strcpy@plt>:
  401c40:	adrp	x16, 416000 <ferror@plt+0x14280>
  401c44:	ldr	x17, [x16, #416]
  401c48:	add	x16, x16, #0x1a0
  401c4c:	br	x17

0000000000401c50 <mkstemp@plt>:
  401c50:	adrp	x16, 416000 <ferror@plt+0x14280>
  401c54:	ldr	x17, [x16, #424]
  401c58:	add	x16, x16, #0x1a8
  401c5c:	br	x17

0000000000401c60 <xexit@plt>:
  401c60:	adrp	x16, 416000 <ferror@plt+0x14280>
  401c64:	ldr	x17, [x16, #432]
  401c68:	add	x16, x16, #0x1b0
  401c6c:	br	x17

0000000000401c70 <bfd_close@plt>:
  401c70:	adrp	x16, 416000 <ferror@plt+0x14280>
  401c74:	ldr	x17, [x16, #440]
  401c78:	add	x16, x16, #0x1b8
  401c7c:	br	x17

0000000000401c80 <bfd_check_format_matches@plt>:
  401c80:	adrp	x16, 416000 <ferror@plt+0x14280>
  401c84:	ldr	x17, [x16, #448]
  401c88:	add	x16, x16, #0x1c0
  401c8c:	br	x17

0000000000401c90 <bfd_errmsg@plt>:
  401c90:	adrp	x16, 416000 <ferror@plt+0x14280>
  401c94:	ldr	x17, [x16, #456]
  401c98:	add	x16, x16, #0x1c8
  401c9c:	br	x17

0000000000401ca0 <dcgettext@plt>:
  401ca0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401ca4:	ldr	x17, [x16, #464]
  401ca8:	add	x16, x16, #0x1d0
  401cac:	br	x17

0000000000401cb0 <bfd_check_format@plt>:
  401cb0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401cb4:	ldr	x17, [x16, #472]
  401cb8:	add	x16, x16, #0x1d8
  401cbc:	br	x17

0000000000401cc0 <bfd_openr_next_archived_file@plt>:
  401cc0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401cc4:	ldr	x17, [x16, #480]
  401cc8:	add	x16, x16, #0x1e0
  401ccc:	br	x17

0000000000401cd0 <vfprintf@plt>:
  401cd0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401cd4:	ldr	x17, [x16, #488]
  401cd8:	add	x16, x16, #0x1e8
  401cdc:	br	x17

0000000000401ce0 <printf@plt>:
  401ce0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401ce4:	ldr	x17, [x16, #496]
  401ce8:	add	x16, x16, #0x1f0
  401cec:	br	x17

0000000000401cf0 <bfd_map_over_sections@plt>:
  401cf0:	adrp	x16, 416000 <ferror@plt+0x14280>
  401cf4:	ldr	x17, [x16, #504]
  401cf8:	add	x16, x16, #0x1f8
  401cfc:	br	x17

0000000000401d00 <__assert_fail@plt>:
  401d00:	adrp	x16, 416000 <ferror@plt+0x14280>
  401d04:	ldr	x17, [x16, #512]
  401d08:	add	x16, x16, #0x200
  401d0c:	br	x17

0000000000401d10 <__errno_location@plt>:
  401d10:	adrp	x16, 416000 <ferror@plt+0x14280>
  401d14:	ldr	x17, [x16, #520]
  401d18:	add	x16, x16, #0x208
  401d1c:	br	x17

0000000000401d20 <getenv@plt>:
  401d20:	adrp	x16, 416000 <ferror@plt+0x14280>
  401d24:	ldr	x17, [x16, #528]
  401d28:	add	x16, x16, #0x210
  401d2c:	br	x17

0000000000401d30 <putchar@plt>:
  401d30:	adrp	x16, 416000 <ferror@plt+0x14280>
  401d34:	ldr	x17, [x16, #536]
  401d38:	add	x16, x16, #0x218
  401d3c:	br	x17

0000000000401d40 <__xstat@plt>:
  401d40:	adrp	x16, 416000 <ferror@plt+0x14280>
  401d44:	ldr	x17, [x16, #544]
  401d48:	add	x16, x16, #0x220
  401d4c:	br	x17

0000000000401d50 <unlink@plt>:
  401d50:	adrp	x16, 416000 <ferror@plt+0x14280>
  401d54:	ldr	x17, [x16, #552]
  401d58:	add	x16, x16, #0x228
  401d5c:	br	x17

0000000000401d60 <fprintf@plt>:
  401d60:	adrp	x16, 416000 <ferror@plt+0x14280>
  401d64:	ldr	x17, [x16, #560]
  401d68:	add	x16, x16, #0x230
  401d6c:	br	x17

0000000000401d70 <setlocale@plt>:
  401d70:	adrp	x16, 416000 <ferror@plt+0x14280>
  401d74:	ldr	x17, [x16, #568]
  401d78:	add	x16, x16, #0x238
  401d7c:	br	x17

0000000000401d80 <ferror@plt>:
  401d80:	adrp	x16, 416000 <ferror@plt+0x14280>
  401d84:	ldr	x17, [x16, #576]
  401d88:	add	x16, x16, #0x240
  401d8c:	br	x17

Disassembly of section .text:

0000000000401d90 <.text>:
  401d90:	stp	x29, x30, [sp, #-80]!
  401d94:	mov	x29, sp
  401d98:	stp	x19, x20, [sp, #16]
  401d9c:	adrp	x19, 404000 <ferror@plt+0x2280>
  401da0:	add	x19, x19, #0x805
  401da4:	stp	x21, x22, [sp, #32]
  401da8:	str	x23, [sp, #48]
  401dac:	str	x1, [sp, #64]
  401db0:	mov	x1, x19
  401db4:	str	w0, [sp, #76]
  401db8:	mov	w0, #0x5                   	// #5
  401dbc:	bl	401d70 <setlocale@plt>
  401dc0:	mov	x1, x19
  401dc4:	mov	w0, #0x0                   	// #0
  401dc8:	bl	401d70 <setlocale@plt>
  401dcc:	adrp	x19, 404000 <ferror@plt+0x2280>
  401dd0:	adrp	x1, 404000 <ferror@plt+0x2280>
  401dd4:	add	x1, x1, #0x95f
  401dd8:	add	x19, x19, #0x971
  401ddc:	mov	x0, x19
  401de0:	bl	401a40 <bindtextdomain@plt>
  401de4:	mov	x0, x19
  401de8:	bl	401ba0 <textdomain@plt>
  401dec:	ldr	x0, [sp, #64]
  401df0:	adrp	x19, 416000 <ferror@plt+0x14280>
  401df4:	ldr	x0, [x0]
  401df8:	str	x0, [x19, #2176]
  401dfc:	bl	401ab0 <xmalloc_set_program_name@plt>
  401e00:	ldr	x0, [x19, #2176]
  401e04:	bl	401c20 <bfd_set_error_program_name@plt>
  401e08:	add	x1, sp, #0x40
  401e0c:	add	x0, sp, #0x4c
  401e10:	bl	403f40 <ferror@plt+0x21c0>
  401e14:	bl	401ad0 <bfd_init@plt>
  401e18:	cmp	w0, #0x118
  401e1c:	b.eq	401e38 <ferror@plt+0xb8>  // b.none
  401e20:	adrp	x1, 404000 <ferror@plt+0x2280>
  401e24:	add	x1, x1, #0x97a
  401e28:	mov	w2, #0x5                   	// #5
  401e2c:	mov	x0, #0x0                   	// #0
  401e30:	bl	401ca0 <dcgettext@plt>
  401e34:	bl	402f48 <ferror@plt+0x11c8>
  401e38:	adrp	x20, 416000 <ferror@plt+0x14280>
  401e3c:	adrp	x19, 404000 <ferror@plt+0x2280>
  401e40:	adrp	x21, 404000 <ferror@plt+0x2280>
  401e44:	add	x20, x20, #0x258
  401e48:	add	x19, x19, #0x9cf
  401e4c:	add	x21, x21, #0xa1c
  401e50:	bl	403038 <ferror@plt+0x12b8>
  401e54:	adrp	x22, 404000 <ferror@plt+0x2280>
  401e58:	b	401e7c <ferror@plt+0xfc>
  401e5c:	cmp	w0, #0x78
  401e60:	b.gt	401f34 <ferror@plt+0x1b4>
  401e64:	cmp	w0, #0x6e
  401e68:	b.gt	401ed0 <ferror@plt+0x150>
  401e6c:	cmp	w0, #0x48
  401e70:	b.gt	401f0c <ferror@plt+0x18c>
  401e74:	cmp	w0, #0x3e
  401e78:	b.gt	401eec <ferror@plt+0x16c>
  401e7c:	ldr	w0, [sp, #76]
  401e80:	mov	x3, x20
  401e84:	ldr	x1, [sp, #64]
  401e88:	mov	x2, x19
  401e8c:	mov	x4, #0x0                   	// #0
  401e90:	bl	401bb0 <getopt_long@plt>
  401e94:	cmn	w0, #0x1
  401e98:	b.ne	401e5c <ferror@plt+0xdc>  // b.any
  401e9c:	adrp	x23, 416000 <ferror@plt+0x14280>
  401ea0:	add	x19, x23, #0x7e0
  401ea4:	ldr	w0, [x19, #128]
  401ea8:	cbz	w0, 401eb8 <ferror@plt+0x138>
  401eac:	adrp	x0, 404000 <ferror@plt+0x2280>
  401eb0:	add	x0, x0, #0x8e2
  401eb4:	bl	403a4c <ferror@plt+0x1ccc>
  401eb8:	ldr	w0, [x19, #132]
  401ebc:	cbz	w0, 402070 <ferror@plt+0x2f0>
  401ec0:	adrp	x0, 416000 <ferror@plt+0x14280>
  401ec4:	mov	w1, #0x0                   	// #0
  401ec8:	ldr	x0, [x0, #880]
  401ecc:	b	401fdc <ferror@plt+0x25c>
  401ed0:	sub	w0, w0, #0x6f
  401ed4:	cmp	w0, #0x9
  401ed8:	b.hi	401e7c <ferror@plt+0xfc>  // b.pmore
  401edc:	ldrb	w0, [x21, w0, uxtw]
  401ee0:	adr	x1, 401eec <ferror@plt+0x16c>
  401ee4:	add	x0, x1, w0, sxtb #2
  401ee8:	br	x0
  401eec:	sub	w0, w0, #0x3f
  401ef0:	cmp	w0, #0x9
  401ef4:	b.hi	401e7c <ferror@plt+0xfc>  // b.pmore
  401ef8:	add	x1, x22, #0xa28
  401efc:	ldrb	w0, [x1, w0, uxtw]
  401f00:	adr	x1, 401f0c <ferror@plt+0x18c>
  401f04:	add	x0, x1, w0, sxtb #2
  401f08:	br	x0
  401f0c:	cmp	w0, #0x64
  401f10:	b.eq	40202c <ferror@plt+0x2ac>  // b.none
  401f14:	cmp	w0, #0x68
  401f18:	b.eq	401fd0 <ferror@plt+0x250>  // b.none
  401f1c:	cmp	w0, #0x56
  401f20:	b.ne	401e7c <ferror@plt+0xfc>  // b.any
  401f24:	adrp	x0, 416000 <ferror@plt+0x14280>
  401f28:	mov	w1, #0x1                   	// #1
  401f2c:	str	w1, [x0, #2144]
  401f30:	b	401e54 <ferror@plt+0xd4>
  401f34:	cmp	w0, #0xc9
  401f38:	b.eq	401ff4 <ferror@plt+0x274>  // b.none
  401f3c:	cmp	w0, #0xca
  401f40:	b.eq	401fe0 <ferror@plt+0x260>  // b.none
  401f44:	cmp	w0, #0xc8
  401f48:	b.ne	401e7c <ferror@plt+0xfc>  // b.any
  401f4c:	adrp	x1, 416000 <ferror@plt+0x14280>
  401f50:	mov	x22, x1
  401f54:	ldr	x0, [x1, #864]
  401f58:	ldrb	w0, [x0]
  401f5c:	sub	w0, w0, #0x42
  401f60:	and	w0, w0, #0xff
  401f64:	cmp	w0, #0x31
  401f68:	b.hi	401fb4 <ferror@plt+0x234>  // b.pmore
  401f6c:	mov	x1, #0x1                   	// #1
  401f70:	lsl	x0, x1, x0
  401f74:	tst	x0, #0x2000000020
  401f78:	b.ne	401fa8 <ferror@plt+0x228>  // b.any
  401f7c:	tst	x0, #0x2000000020000
  401f80:	b.ne	401f98 <ferror@plt+0x218>  // b.any
  401f84:	tst	x0, #0x100000001
  401f88:	b.eq	401fb4 <ferror@plt+0x234>  // b.none
  401f8c:	adrp	x0, 416000 <ferror@plt+0x14280>
  401f90:	str	wzr, [x0, #2016]
  401f94:	b	401e54 <ferror@plt+0xd4>
  401f98:	adrp	x0, 416000 <ferror@plt+0x14280>
  401f9c:	mov	w1, #0x1                   	// #1
  401fa0:	str	w1, [x0, #2016]
  401fa4:	b	401e54 <ferror@plt+0xd4>
  401fa8:	adrp	x0, 416000 <ferror@plt+0x14280>
  401fac:	mov	w1, #0x2                   	// #2
  401fb0:	b	401fa0 <ferror@plt+0x220>
  401fb4:	mov	w2, #0x5                   	// #5
  401fb8:	adrp	x1, 404000 <ferror@plt+0x2280>
  401fbc:	mov	x0, #0x0                   	// #0
  401fc0:	add	x1, x1, #0x99b
  401fc4:	bl	401ca0 <dcgettext@plt>
  401fc8:	ldr	x1, [x22, #864]
  401fcc:	bl	402fc0 <ferror@plt+0x1240>
  401fd0:	adrp	x0, 416000 <ferror@plt+0x14280>
  401fd4:	mov	w1, #0x1                   	// #1
  401fd8:	ldr	x0, [x0, #856]
  401fdc:	bl	40230c <ferror@plt+0x58c>
  401fe0:	adrp	x0, 416000 <ferror@plt+0x14280>
  401fe4:	ldr	x1, [x0, #864]
  401fe8:	adrp	x0, 416000 <ferror@plt+0x14280>
  401fec:	str	x1, [x0, #2136]
  401ff0:	b	401e54 <ferror@plt+0xd4>
  401ff4:	adrp	x0, 416000 <ferror@plt+0x14280>
  401ff8:	add	x22, x0, #0x360
  401ffc:	ldr	x0, [x0, #864]
  402000:	bl	401b10 <atol@plt>
  402004:	cmp	w0, #0xa
  402008:	b.eq	40202c <ferror@plt+0x2ac>  // b.none
  40200c:	cmp	w0, #0x10
  402010:	b.eq	402038 <ferror@plt+0x2b8>  // b.none
  402014:	cmp	w0, #0x8
  402018:	b.ne	402044 <ferror@plt+0x2c4>  // b.any
  40201c:	adrp	x0, 416000 <ferror@plt+0x14280>
  402020:	mov	w1, #0x1                   	// #1
  402024:	str	w1, [x0, #2048]
  402028:	b	401e54 <ferror@plt+0xd4>
  40202c:	adrp	x0, 416000 <ferror@plt+0x14280>
  402030:	str	wzr, [x0, #2048]
  402034:	b	401e54 <ferror@plt+0xd4>
  402038:	adrp	x0, 416000 <ferror@plt+0x14280>
  40203c:	mov	w1, #0x2                   	// #2
  402040:	b	402024 <ferror@plt+0x2a4>
  402044:	mov	w2, #0x5                   	// #5
  402048:	adrp	x1, 404000 <ferror@plt+0x2280>
  40204c:	mov	x0, #0x0                   	// #0
  402050:	add	x1, x1, #0x9bc
  402054:	bl	401ca0 <dcgettext@plt>
  402058:	ldr	x1, [x22]
  40205c:	b	401fcc <ferror@plt+0x24c>
  402060:	adrp	x0, 416000 <ferror@plt+0x14280>
  402064:	mov	w1, #0x1                   	// #1
  402068:	str	w1, [x0, #2100]
  40206c:	b	401e54 <ferror@plt+0xd4>
  402070:	adrp	x20, 416000 <ferror@plt+0x14280>
  402074:	ldr	w0, [sp, #76]
  402078:	ldr	w1, [x20, #872]
  40207c:	cmp	w1, w0
  402080:	b.eq	4020b0 <ferror@plt+0x330>  // b.none
  402084:	add	x20, x20, #0x368
  402088:	ldr	w0, [x20]
  40208c:	ldr	w1, [sp, #76]
  402090:	cmp	w0, w1
  402094:	b.ge	4020bc <ferror@plt+0x33c>  // b.tcont
  402098:	add	w1, w0, #0x1
  40209c:	str	w1, [x20]
  4020a0:	ldr	x1, [sp, #64]
  4020a4:	ldr	x0, [x1, w0, sxtw #3]
  4020a8:	bl	402aa0 <ferror@plt+0xd20>
  4020ac:	b	402088 <ferror@plt+0x308>
  4020b0:	adrp	x0, 404000 <ferror@plt+0x2280>
  4020b4:	add	x0, x0, #0x9dc
  4020b8:	bl	402aa0 <ferror@plt+0xd20>
  4020bc:	ldr	w0, [x19, #84]
  4020c0:	cbz	w0, 402180 <ferror@plt+0x400>
  4020c4:	ldr	w0, [x23, #2016]
  4020c8:	tst	w0, #0xfffffffd
  4020cc:	b.ne	402180 <ferror@plt+0x400>  // b.any
  4020d0:	ldp	x1, x22, [x19, #88]
  4020d4:	cmp	w0, #0x0
  4020d8:	ldr	x2, [x19, #104]
  4020dc:	mov	w0, #0x9                   	// #9
  4020e0:	mov	w21, #0xa                   	// #10
  4020e4:	mov	w20, #0x20                  	// #32
  4020e8:	csel	w20, w20, w0, ne  // ne = any
  4020ec:	add	x22, x1, x22
  4020f0:	add	x22, x22, x2
  4020f4:	mov	w2, #0x7                   	// #7
  4020f8:	csel	w21, w21, w2, ne  // ne = any
  4020fc:	mov	w0, w21
  402100:	bl	402448 <ferror@plt+0x6c8>
  402104:	mov	w0, w20
  402108:	bl	401d30 <putchar@plt>
  40210c:	ldr	x1, [x19, #96]
  402110:	mov	w0, w21
  402114:	bl	402448 <ferror@plt+0x6c8>
  402118:	mov	w0, w20
  40211c:	bl	401d30 <putchar@plt>
  402120:	ldr	x1, [x19, #104]
  402124:	mov	w0, w21
  402128:	bl	402448 <ferror@plt+0x6c8>
  40212c:	mov	w0, w20
  402130:	bl	401d30 <putchar@plt>
  402134:	ldr	w0, [x23, #2016]
  402138:	cbnz	w0, 402198 <ferror@plt+0x418>
  40213c:	ldr	w1, [x19, #32]
  402140:	adrp	x3, 404000 <ferror@plt+0x2280>
  402144:	add	x3, x3, #0x8bb
  402148:	adrp	x0, 404000 <ferror@plt+0x2280>
  40214c:	cmp	w1, #0x1
  402150:	add	x0, x0, #0x8c5
  402154:	mov	x2, x22
  402158:	mov	x1, x22
  40215c:	csel	x0, x3, x0, eq  // eq = none
  402160:	bl	401ce0 <printf@plt>
  402164:	mov	w0, w20
  402168:	bl	401d30 <putchar@plt>
  40216c:	adrp	x0, 416000 <ferror@plt+0x14280>
  402170:	ldr	x1, [x0, #880]
  402174:	adrp	x0, 404000 <ferror@plt+0x2280>
  402178:	add	x0, x0, #0x9e2
  40217c:	bl	401940 <fputs@plt>
  402180:	ldr	w0, [x19, #112]
  402184:	ldp	x19, x20, [sp, #16]
  402188:	ldp	x21, x22, [sp, #32]
  40218c:	ldr	x23, [sp, #48]
  402190:	ldp	x29, x30, [sp], #80
  402194:	ret
  402198:	mov	x1, x22
  40219c:	mov	w0, w21
  4021a0:	bl	402448 <ferror@plt+0x6c8>
  4021a4:	b	402164 <ferror@plt+0x3e4>
  4021a8:	mov	x29, #0x0                   	// #0
  4021ac:	mov	x30, #0x0                   	// #0
  4021b0:	mov	x5, x0
  4021b4:	ldr	x1, [sp]
  4021b8:	add	x2, sp, #0x8
  4021bc:	mov	x6, sp
  4021c0:	movz	x0, #0x0, lsl #48
  4021c4:	movk	x0, #0x0, lsl #32
  4021c8:	movk	x0, #0x40, lsl #16
  4021cc:	movk	x0, #0x1d90
  4021d0:	movz	x3, #0x0, lsl #48
  4021d4:	movk	x3, #0x0, lsl #32
  4021d8:	movk	x3, #0x40, lsl #16
  4021dc:	movk	x3, #0x4470
  4021e0:	movz	x4, #0x0, lsl #48
  4021e4:	movk	x4, #0x0, lsl #32
  4021e8:	movk	x4, #0x40, lsl #16
  4021ec:	movk	x4, #0x44f0
  4021f0:	bl	401a60 <__libc_start_main@plt>
  4021f4:	bl	401b60 <abort@plt>
  4021f8:	adrp	x0, 415000 <ferror@plt+0x13280>
  4021fc:	ldr	x0, [x0, #4064]
  402200:	cbz	x0, 402208 <ferror@plt+0x488>
  402204:	b	401b20 <__gmon_start__@plt>
  402208:	ret
  40220c:	nop
  402210:	adrp	x0, 416000 <ferror@plt+0x14280>
  402214:	add	x0, x0, #0x358
  402218:	adrp	x1, 416000 <ferror@plt+0x14280>
  40221c:	add	x1, x1, #0x358
  402220:	cmp	x1, x0
  402224:	b.eq	40223c <ferror@plt+0x4bc>  // b.none
  402228:	adrp	x1, 404000 <ferror@plt+0x2280>
  40222c:	ldr	x1, [x1, #1312]
  402230:	cbz	x1, 40223c <ferror@plt+0x4bc>
  402234:	mov	x16, x1
  402238:	br	x16
  40223c:	ret
  402240:	adrp	x0, 416000 <ferror@plt+0x14280>
  402244:	add	x0, x0, #0x358
  402248:	adrp	x1, 416000 <ferror@plt+0x14280>
  40224c:	add	x1, x1, #0x358
  402250:	sub	x1, x1, x0
  402254:	lsr	x2, x1, #63
  402258:	add	x1, x2, x1, asr #3
  40225c:	cmp	xzr, x1, asr #1
  402260:	asr	x1, x1, #1
  402264:	b.eq	40227c <ferror@plt+0x4fc>  // b.none
  402268:	adrp	x2, 404000 <ferror@plt+0x2280>
  40226c:	ldr	x2, [x2, #1320]
  402270:	cbz	x2, 40227c <ferror@plt+0x4fc>
  402274:	mov	x16, x2
  402278:	br	x16
  40227c:	ret
  402280:	stp	x29, x30, [sp, #-32]!
  402284:	mov	x29, sp
  402288:	str	x19, [sp, #16]
  40228c:	adrp	x19, 416000 <ferror@plt+0x14280>
  402290:	ldrb	w0, [x19, #2008]
  402294:	cbnz	w0, 4022a4 <ferror@plt+0x524>
  402298:	bl	402210 <ferror@plt+0x490>
  40229c:	mov	w0, #0x1                   	// #1
  4022a0:	strb	w0, [x19, #2008]
  4022a4:	ldr	x19, [sp, #16]
  4022a8:	ldp	x29, x30, [sp], #32
  4022ac:	ret
  4022b0:	b	402240 <ferror@plt+0x4c0>
  4022b4:	ldr	w2, [x1, #32]
  4022b8:	tbz	w2, #0, 4022e4 <ferror@plt+0x564>
  4022bc:	ldr	x3, [x1, #56]
  4022c0:	adrp	x1, 416000 <ferror@plt+0x14280>
  4022c4:	add	x0, x1, #0x7e0
  4022c8:	tbnz	w2, #4, 4022d8 <ferror@plt+0x558>
  4022cc:	ldr	w1, [x1, #2016]
  4022d0:	cbnz	w1, 4022e8 <ferror@plt+0x568>
  4022d4:	tbz	w2, #3, 4022e8 <ferror@plt+0x568>
  4022d8:	ldr	x1, [x0, #8]
  4022dc:	add	x1, x1, x3
  4022e0:	str	x1, [x0, #8]
  4022e4:	ret
  4022e8:	tbz	w2, #8, 4022fc <ferror@plt+0x57c>
  4022ec:	ldr	x1, [x0, #16]
  4022f0:	add	x1, x1, x3
  4022f4:	str	x1, [x0, #16]
  4022f8:	b	4022e4 <ferror@plt+0x564>
  4022fc:	ldr	x1, [x0, #24]
  402300:	add	x1, x1, x3
  402304:	str	x1, [x0, #24]
  402308:	b	4022e4 <ferror@plt+0x564>
  40230c:	stp	x29, x30, [sp, #-48]!
  402310:	mov	w2, #0x5                   	// #5
  402314:	mov	x29, sp
  402318:	str	x21, [sp, #32]
  40231c:	adrp	x21, 416000 <ferror@plt+0x14280>
  402320:	stp	x19, x20, [sp, #16]
  402324:	mov	x19, x0
  402328:	mov	w20, w1
  40232c:	mov	x0, #0x0                   	// #0
  402330:	adrp	x1, 404000 <ferror@plt+0x2280>
  402334:	add	x1, x1, #0x530
  402338:	bl	401ca0 <dcgettext@plt>
  40233c:	ldr	x2, [x21, #2176]
  402340:	mov	x1, x0
  402344:	mov	x0, x19
  402348:	bl	401d60 <fprintf@plt>
  40234c:	mov	w2, #0x5                   	// #5
  402350:	adrp	x1, 404000 <ferror@plt+0x2280>
  402354:	mov	x0, #0x0                   	// #0
  402358:	add	x1, x1, #0x551
  40235c:	bl	401ca0 <dcgettext@plt>
  402360:	mov	x1, x0
  402364:	mov	x0, x19
  402368:	bl	401d60 <fprintf@plt>
  40236c:	mov	w2, #0x5                   	// #5
  402370:	adrp	x1, 404000 <ferror@plt+0x2280>
  402374:	mov	x0, #0x0                   	// #0
  402378:	add	x1, x1, #0x586
  40237c:	bl	401ca0 <dcgettext@plt>
  402380:	mov	x1, x0
  402384:	mov	x0, x19
  402388:	bl	401d60 <fprintf@plt>
  40238c:	mov	w2, #0x5                   	// #5
  402390:	adrp	x1, 404000 <ferror@plt+0x2280>
  402394:	mov	x0, #0x0                   	// #0
  402398:	add	x1, x1, #0x5bc
  40239c:	bl	401ca0 <dcgettext@plt>
  4023a0:	mov	x1, x0
  4023a4:	adrp	x2, 404000 <ferror@plt+0x2280>
  4023a8:	mov	x0, x19
  4023ac:	add	x2, x2, #0x806
  4023b0:	bl	401d60 <fprintf@plt>
  4023b4:	ldr	x0, [x21, #2176]
  4023b8:	mov	x1, x19
  4023bc:	bl	403120 <ferror@plt+0x13a0>
  4023c0:	cbnz	w20, 4023ec <ferror@plt+0x66c>
  4023c4:	mov	w2, #0x5                   	// #5
  4023c8:	adrp	x1, 404000 <ferror@plt+0x2280>
  4023cc:	mov	x0, #0x0                   	// #0
  4023d0:	add	x1, x1, #0x80f
  4023d4:	bl	401ca0 <dcgettext@plt>
  4023d8:	mov	x1, x0
  4023dc:	adrp	x2, 404000 <ferror@plt+0x2280>
  4023e0:	mov	x0, x19
  4023e4:	add	x2, x2, #0x822
  4023e8:	bl	401d60 <fprintf@plt>
  4023ec:	mov	w0, w20
  4023f0:	bl	401960 <exit@plt>
  4023f4:	stp	x29, x30, [sp, #-64]!
  4023f8:	mov	x2, x0
  4023fc:	adrp	x0, 416000 <ferror@plt+0x14280>
  402400:	mov	x29, sp
  402404:	ldr	w3, [x0, #2048]
  402408:	cbz	w3, 40243c <ferror@plt+0x6bc>
  40240c:	cmp	w3, #0x1
  402410:	adrp	x0, 404000 <ferror@plt+0x2280>
  402414:	adrp	x1, 404000 <ferror@plt+0x2280>
  402418:	add	x0, x0, #0xbe7
  40241c:	add	x1, x1, #0x84c
  402420:	csel	x1, x1, x0, eq  // eq = none
  402424:	add	x0, sp, #0x18
  402428:	bl	4019b0 <sprintf@plt>
  40242c:	add	x0, sp, #0x18
  402430:	bl	401930 <strlen@plt>
  402434:	ldp	x29, x30, [sp], #64
  402438:	ret
  40243c:	adrp	x1, 404000 <ferror@plt+0x2280>
  402440:	add	x1, x1, #0x848
  402444:	b	402424 <ferror@plt+0x6a4>
  402448:	stp	x29, x30, [sp, #-80]!
  40244c:	mov	x2, x1
  402450:	mov	x29, sp
  402454:	str	x19, [sp, #16]
  402458:	mov	w19, w0
  40245c:	adrp	x0, 416000 <ferror@plt+0x14280>
  402460:	ldr	w0, [x0, #2048]
  402464:	cbz	w0, 4024a8 <ferror@plt+0x728>
  402468:	cmp	w0, #0x1
  40246c:	adrp	x1, 404000 <ferror@plt+0x2280>
  402470:	adrp	x3, 404000 <ferror@plt+0x2280>
  402474:	add	x1, x1, #0xbe7
  402478:	add	x3, x3, #0x84c
  40247c:	csel	x1, x3, x1, eq  // eq = none
  402480:	add	x0, sp, #0x28
  402484:	bl	4019b0 <sprintf@plt>
  402488:	add	x2, sp, #0x28
  40248c:	mov	w1, w19
  402490:	adrp	x0, 404000 <ferror@plt+0x2280>
  402494:	add	x0, x0, #0xba1
  402498:	bl	401ce0 <printf@plt>
  40249c:	ldr	x19, [sp, #16]
  4024a0:	ldp	x29, x30, [sp], #80
  4024a4:	ret
  4024a8:	adrp	x3, 404000 <ferror@plt+0x2280>
  4024ac:	add	x1, x3, #0x848
  4024b0:	b	402480 <ferror@plt+0x700>
  4024b4:	stp	x29, x30, [sp, #-48]!
  4024b8:	mov	x29, sp
  4024bc:	stp	x19, x20, [sp, #16]
  4024c0:	adrp	x19, 416000 <ferror@plt+0x14280>
  4024c4:	add	x19, x19, #0x7e0
  4024c8:	str	x21, [sp, #32]
  4024cc:	mov	x21, x1
  4024d0:	mov	x20, x2
  4024d4:	mov	x2, x0
  4024d8:	ldr	w1, [x19, #36]
  4024dc:	adrp	x0, 404000 <ferror@plt+0x2280>
  4024e0:	add	x0, x0, #0x851
  4024e4:	bl	401ce0 <printf@plt>
  4024e8:	ldr	w0, [x19, #40]
  4024ec:	mov	x1, x21
  4024f0:	bl	402448 <ferror@plt+0x6c8>
  4024f4:	adrp	x0, 404000 <ferror@plt+0x2280>
  4024f8:	add	x0, x0, #0x855
  4024fc:	bl	401ce0 <printf@plt>
  402500:	ldr	w0, [x19, #44]
  402504:	mov	x1, x20
  402508:	bl	402448 <ferror@plt+0x6c8>
  40250c:	ldp	x19, x20, [sp, #16]
  402510:	mov	w0, #0xa                   	// #10
  402514:	ldr	x21, [sp, #32]
  402518:	ldp	x29, x30, [sp], #48
  40251c:	b	401d30 <putchar@plt>
  402520:	stp	x29, x30, [sp, #-64]!
  402524:	mov	x29, sp
  402528:	stp	x19, x20, [sp, #16]
  40252c:	mov	x20, x0
  402530:	stp	x23, x24, [sp, #48]
  402534:	adrp	x23, 416000 <ferror@plt+0x14280>
  402538:	add	x19, x23, #0x7e0
  40253c:	stp	x21, x22, [sp, #32]
  402540:	ldr	w1, [x19, #48]
  402544:	cbz	w1, 4025c4 <ferror@plt+0x844>
  402548:	ldr	w1, [x0, #72]
  40254c:	mov	w2, #0x52                  	// #82
  402550:	str	xzr, [x19, #56]
  402554:	and	w1, w1, w2
  402558:	cmp	w1, #0x10
  40255c:	b.ne	4025c4 <ferror@plt+0x844>  // b.any
  402560:	ldr	x1, [x0, #8]
  402564:	ldr	x1, [x1, #496]
  402568:	blr	x1
  40256c:	cmp	x0, #0x0
  402570:	b.ge	40257c <ferror@plt+0x7fc>  // b.tcont
  402574:	ldr	x0, [x20]
  402578:	bl	402ebc <ferror@plt+0x113c>
  40257c:	b.eq	402710 <ferror@plt+0x990>  // b.none
  402580:	bl	401a90 <xmalloc@plt>
  402584:	mov	x21, x0
  402588:	ldr	x0, [x20, #8]
  40258c:	mov	x1, x21
  402590:	ldr	x2, [x0, #504]
  402594:	mov	x0, x20
  402598:	blr	x2
  40259c:	tbnz	x0, #63, 402574 <ferror@plt+0x7f4>
  4025a0:	ldr	x1, [x19, #56]
  4025a4:	mov	w3, #0x0                   	// #0
  4025a8:	sub	x0, x0, #0x1
  4025ac:	cmn	x0, #0x1
  4025b0:	b.ne	402718 <ferror@plt+0x998>  // b.any
  4025b4:	cbz	w3, 4025bc <ferror@plt+0x83c>
  4025b8:	str	x1, [x19, #56]
  4025bc:	mov	x0, x21
  4025c0:	bl	401c00 <free@plt>
  4025c4:	ldr	w0, [x23, #2016]
  4025c8:	cmp	w0, #0x1
  4025cc:	b.ne	402740 <ferror@plt+0x9c0>  // b.any
  4025d0:	mov	x0, x20
  4025d4:	mov	x2, #0x0                   	// #0
  4025d8:	adrp	x1, 402000 <ferror@plt+0x280>
  4025dc:	add	x1, x1, #0x9c0
  4025e0:	str	wzr, [x19, #36]
  4025e4:	stp	xzr, xzr, [x19, #64]
  4025e8:	bl	401cf0 <bfd_map_over_sections@plt>
  4025ec:	ldr	w0, [x19, #48]
  4025f0:	cbz	w0, 402614 <ferror@plt+0x894>
  4025f4:	ldr	w0, [x19, #36]
  4025f8:	cmp	w0, #0x4
  4025fc:	b.gt	402608 <ferror@plt+0x888>
  402600:	mov	w0, #0x5                   	// #5
  402604:	str	w0, [x19, #36]
  402608:	ldp	x1, x0, [x19, #56]
  40260c:	add	x0, x0, x1
  402610:	str	x0, [x19, #64]
  402614:	ldr	x0, [x19, #72]
  402618:	mov	w21, #0x4                   	// #4
  40261c:	bl	4023f4 <ferror@plt+0x674>
  402620:	cmp	w0, #0x3
  402624:	csel	w0, w0, w21, hi  // hi = pmore
  402628:	str	w0, [x19, #44]
  40262c:	ldr	x0, [x19, #64]
  402630:	bl	4023f4 <ferror@plt+0x674>
  402634:	cmp	w0, #0x3
  402638:	ldr	x1, [x20]
  40263c:	csel	w0, w0, w21, hi  // hi = pmore
  402640:	str	w0, [x19, #40]
  402644:	adrp	x0, 404000 <ferror@plt+0x2280>
  402648:	add	x0, x0, #0x8cf
  40264c:	str	xzr, [x19, #64]
  402650:	bl	401ce0 <printf@plt>
  402654:	ldr	x0, [x20, #208]
  402658:	cbz	x0, 40266c <ferror@plt+0x8ec>
  40265c:	ldr	x1, [x0]
  402660:	adrp	x0, 404000 <ferror@plt+0x2280>
  402664:	add	x0, x0, #0x8d4
  402668:	bl	401ce0 <printf@plt>
  40266c:	ldp	w1, w3, [x19, #36]
  402670:	adrp	x6, 404000 <ferror@plt+0x2280>
  402674:	ldr	w5, [x19, #44]
  402678:	add	x6, x6, #0x8dd
  40267c:	adrp	x4, 404000 <ferror@plt+0x2280>
  402680:	add	x4, x4, #0x8e2
  402684:	adrp	x2, 404000 <ferror@plt+0x2280>
  402688:	adrp	x0, 404000 <ferror@plt+0x2280>
  40268c:	add	x2, x2, #0x8e7
  402690:	add	x0, x0, #0x8ef
  402694:	bl	401ce0 <printf@plt>
  402698:	mov	x0, x20
  40269c:	mov	x2, #0x0                   	// #0
  4026a0:	adrp	x1, 402000 <ferror@plt+0x280>
  4026a4:	add	x1, x1, #0xa48
  4026a8:	bl	401cf0 <bfd_map_over_sections@plt>
  4026ac:	ldr	w0, [x19, #48]
  4026b0:	cbz	w0, 4026d0 <ferror@plt+0x950>
  4026b4:	ldp	x1, x0, [x19, #56]
  4026b8:	mov	x2, #0x0                   	// #0
  4026bc:	add	x0, x0, x1
  4026c0:	str	x0, [x19, #64]
  4026c4:	adrp	x0, 404000 <ferror@plt+0x2280>
  4026c8:	add	x0, x0, #0x903
  4026cc:	bl	4024b4 <ferror@plt+0x734>
  4026d0:	ldr	w1, [x19, #36]
  4026d4:	adrp	x2, 404000 <ferror@plt+0x2280>
  4026d8:	adrp	x0, 404000 <ferror@plt+0x2280>
  4026dc:	add	x2, x2, #0x909
  4026e0:	add	x0, x0, #0x851
  4026e4:	bl	401ce0 <printf@plt>
  4026e8:	ldr	w0, [x19, #40]
  4026ec:	ldr	x1, [x19, #64]
  4026f0:	bl	402448 <ferror@plt+0x6c8>
  4026f4:	ldp	x19, x20, [sp, #16]
  4026f8:	adrp	x0, 404000 <ferror@plt+0x2280>
  4026fc:	ldp	x21, x22, [sp, #32]
  402700:	add	x0, x0, #0x804
  402704:	ldp	x23, x24, [sp, #48]
  402708:	ldp	x29, x30, [sp], #64
  40270c:	b	401b90 <puts@plt>
  402710:	mov	x21, #0x0                   	// #0
  402714:	b	402588 <ferror@plt+0x808>
  402718:	ldr	x2, [x21, x0, lsl #3]
  40271c:	ldr	x4, [x2, #32]
  402720:	ldr	w4, [x4, #32]
  402724:	tbz	w4, #12, 4025a8 <ferror@plt+0x828>
  402728:	ldr	w4, [x2, #24]
  40272c:	tbnz	w4, #8, 4025a8 <ferror@plt+0x828>
  402730:	ldr	x2, [x2, #16]
  402734:	mov	w3, #0x1                   	// #1
  402738:	add	x1, x1, x2
  40273c:	b	4025a8 <ferror@plt+0x828>
  402740:	cmp	w0, #0x0
  402744:	mov	w1, #0xa                   	// #10
  402748:	mov	w0, #0x20                  	// #32
  40274c:	mov	w22, #0x7                   	// #7
  402750:	mov	w21, #0x9                   	// #9
  402754:	csel	w22, w22, w1, eq  // eq = none
  402758:	csel	w21, w21, w0, eq  // eq = none
  40275c:	mov	x2, #0x0                   	// #0
  402760:	mov	x0, x20
  402764:	adrp	x1, 402000 <ferror@plt+0x280>
  402768:	add	x1, x1, #0x2b4
  40276c:	stp	xzr, xzr, [x19, #8]
  402770:	str	xzr, [x19, #24]
  402774:	bl	401cf0 <bfd_map_over_sections@plt>
  402778:	ldr	x0, [x19, #24]
  40277c:	ldr	x1, [x19, #56]
  402780:	add	x0, x0, x1
  402784:	str	x0, [x19, #24]
  402788:	ldr	w0, [x19, #80]
  40278c:	add	w1, w0, #0x1
  402790:	str	w1, [x19, #80]
  402794:	cbnz	w0, 4027c0 <ferror@plt+0xa40>
  402798:	ldr	w0, [x23, #2016]
  40279c:	cbnz	w0, 40289c <ferror@plt+0xb1c>
  4027a0:	ldr	w2, [x19, #32]
  4027a4:	adrp	x1, 404000 <ferror@plt+0x2280>
  4027a8:	adrp	x0, 404000 <ferror@plt+0x2280>
  4027ac:	add	x1, x1, #0x88a
  4027b0:	add	x0, x0, #0x859
  4027b4:	cmp	w2, #0x1
  4027b8:	csel	x0, x0, x1, eq  // eq = none
  4027bc:	bl	401b90 <puts@plt>
  4027c0:	ldp	x1, x0, [x19, #8]
  4027c4:	ldr	w2, [x19, #84]
  4027c8:	ldr	x4, [x19, #24]
  4027cc:	add	x24, x1, x0
  4027d0:	add	x24, x24, x4
  4027d4:	cbz	w2, 4027f4 <ferror@plt+0xa74>
  4027d8:	ldp	x3, x2, [x19, #88]
  4027dc:	add	x2, x2, x0
  4027e0:	add	x3, x3, x1
  4027e4:	ldr	x0, [x19, #104]
  4027e8:	stp	x3, x2, [x19, #88]
  4027ec:	add	x0, x0, x4
  4027f0:	str	x0, [x19, #104]
  4027f4:	mov	w0, w22
  4027f8:	bl	402448 <ferror@plt+0x6c8>
  4027fc:	mov	w0, w21
  402800:	bl	401d30 <putchar@plt>
  402804:	ldr	x1, [x19, #16]
  402808:	mov	w0, w22
  40280c:	bl	402448 <ferror@plt+0x6c8>
  402810:	mov	w0, w21
  402814:	bl	401d30 <putchar@plt>
  402818:	ldr	x1, [x19, #24]
  40281c:	mov	w0, w22
  402820:	bl	402448 <ferror@plt+0x6c8>
  402824:	mov	w0, w21
  402828:	bl	401d30 <putchar@plt>
  40282c:	ldr	w0, [x23, #2016]
  402830:	cbnz	w0, 4028a8 <ferror@plt+0xb28>
  402834:	ldr	w1, [x19, #32]
  402838:	adrp	x3, 404000 <ferror@plt+0x2280>
  40283c:	add	x3, x3, #0x8bb
  402840:	adrp	x0, 404000 <ferror@plt+0x2280>
  402844:	cmp	w1, #0x1
  402848:	add	x0, x0, #0x8c5
  40284c:	mov	x2, x24
  402850:	mov	x1, x24
  402854:	csel	x0, x3, x0, eq  // eq = none
  402858:	bl	401ce0 <printf@plt>
  40285c:	mov	w0, w21
  402860:	bl	401d30 <putchar@plt>
  402864:	adrp	x0, 416000 <ferror@plt+0x14280>
  402868:	ldr	x1, [x0, #880]
  40286c:	ldr	x0, [x20]
  402870:	bl	401940 <fputs@plt>
  402874:	ldr	x0, [x20, #208]
  402878:	cbz	x0, 4028b8 <ferror@plt+0xb38>
  40287c:	ldp	x19, x20, [sp, #16]
  402880:	ldp	x21, x22, [sp, #32]
  402884:	ldp	x23, x24, [sp, #48]
  402888:	ldp	x29, x30, [sp], #64
  40288c:	ldr	x1, [x0]
  402890:	adrp	x0, 404000 <ferror@plt+0x2280>
  402894:	add	x0, x0, #0x8d4
  402898:	b	401ce0 <printf@plt>
  40289c:	adrp	x0, 404000 <ferror@plt+0x2280>
  4028a0:	add	x0, x0, #0x90f
  4028a4:	b	4027bc <ferror@plt+0xa3c>
  4028a8:	mov	x1, x24
  4028ac:	mov	w0, w22
  4028b0:	bl	402448 <ferror@plt+0x6c8>
  4028b4:	b	40285c <ferror@plt+0xadc>
  4028b8:	ldp	x19, x20, [sp, #16]
  4028bc:	ldp	x21, x22, [sp, #32]
  4028c0:	ldp	x23, x24, [sp, #48]
  4028c4:	ldp	x29, x30, [sp], #64
  4028c8:	ret
  4028cc:	stp	x29, x30, [sp, #-48]!
  4028d0:	mov	w1, #0x2                   	// #2
  4028d4:	mov	x29, sp
  4028d8:	str	x19, [sp, #16]
  4028dc:	mov	x19, x0
  4028e0:	bl	401cb0 <bfd_check_format@plt>
  4028e4:	cbnz	w0, 40290c <ferror@plt+0xb8c>
  4028e8:	add	x2, sp, #0x28
  4028ec:	mov	x0, x19
  4028f0:	mov	w1, #0x1                   	// #1
  4028f4:	bl	401c80 <bfd_check_format_matches@plt>
  4028f8:	cbz	w0, 402918 <ferror@plt+0xb98>
  4028fc:	mov	x0, x19
  402900:	bl	402520 <ferror@plt+0x7a0>
  402904:	mov	w0, #0xa                   	// #10
  402908:	bl	401d30 <putchar@plt>
  40290c:	ldr	x19, [sp, #16]
  402910:	ldp	x29, x30, [sp], #48
  402914:	ret
  402918:	bl	401a70 <bfd_get_error@plt>
  40291c:	cmp	w0, #0xd
  402920:	b.ne	402940 <ferror@plt+0xbc0>  // b.any
  402924:	ldr	x0, [x19]
  402928:	bl	402c68 <ferror@plt+0xee8>
  40292c:	ldr	x0, [sp, #40]
  402930:	bl	403094 <ferror@plt+0x1314>
  402934:	ldr	x0, [sp, #40]
  402938:	bl	401c00 <free@plt>
  40293c:	b	4029b0 <ferror@plt+0xc30>
  402940:	add	x2, sp, #0x28
  402944:	mov	x0, x19
  402948:	mov	w1, #0x3                   	// #3
  40294c:	bl	401c80 <bfd_check_format_matches@plt>
  402950:	cbz	w0, 40299c <ferror@plt+0xc1c>
  402954:	mov	x0, x19
  402958:	bl	402520 <ferror@plt+0x7a0>
  40295c:	adrp	x0, 416000 <ferror@plt+0x14280>
  402960:	ldr	x1, [x0, #880]
  402964:	adrp	x0, 404000 <ferror@plt+0x2280>
  402968:	add	x0, x0, #0x944
  40296c:	bl	401940 <fputs@plt>
  402970:	mov	x0, x19
  402974:	bl	401970 <bfd_core_file_failing_command@plt>
  402978:	mov	x1, x0
  40297c:	cbz	x0, 40298c <ferror@plt+0xc0c>
  402980:	adrp	x0, 404000 <ferror@plt+0x2280>
  402984:	add	x0, x0, #0x950
  402988:	bl	401ce0 <printf@plt>
  40298c:	adrp	x0, 404000 <ferror@plt+0x2280>
  402990:	add	x0, x0, #0x9e9
  402994:	bl	401b90 <puts@plt>
  402998:	b	40290c <ferror@plt+0xb8c>
  40299c:	ldr	x0, [x19]
  4029a0:	bl	402c68 <ferror@plt+0xee8>
  4029a4:	bl	401a70 <bfd_get_error@plt>
  4029a8:	cmp	w0, #0xd
  4029ac:	b.eq	40292c <ferror@plt+0xbac>  // b.none
  4029b0:	adrp	x0, 416000 <ferror@plt+0x14280>
  4029b4:	mov	w1, #0x3                   	// #3
  4029b8:	str	w1, [x0, #2128]
  4029bc:	b	40290c <ferror@plt+0xb8c>
  4029c0:	stp	x29, x30, [sp, #-32]!
  4029c4:	mov	x29, sp
  4029c8:	stp	x19, x20, [sp, #16]
  4029cc:	mov	x19, x1
  4029d0:	ldr	w1, [x1, #32]
  4029d4:	cbz	w1, 402a3c <ferror@plt+0xcbc>
  4029d8:	adrp	x0, 416000 <ferror@plt+0x14280>
  4029dc:	add	x0, x0, #0x5a8
  4029e0:	cmp	x19, x0
  4029e4:	b.eq	402a3c <ferror@plt+0xcbc>  // b.none
  4029e8:	tbnz	w1, #12, 402a3c <ferror@plt+0xcbc>
  4029ec:	adrp	x0, 416000 <ferror@plt+0x14280>
  4029f0:	add	x0, x0, #0x490
  4029f4:	cmp	x19, x0
  4029f8:	b.eq	402a3c <ferror@plt+0xcbc>  // b.none
  4029fc:	ldr	x0, [x19]
  402a00:	ldr	x20, [x19, #56]
  402a04:	bl	401930 <strlen@plt>
  402a08:	adrp	x2, 416000 <ferror@plt+0x14280>
  402a0c:	add	x2, x2, #0x7e0
  402a10:	ldr	w1, [x2, #36]
  402a14:	cmp	w0, w1
  402a18:	b.le	402a20 <ferror@plt+0xca0>
  402a1c:	str	w0, [x2, #36]
  402a20:	ldp	x0, x1, [x2, #64]
  402a24:	add	x0, x0, x20
  402a28:	str	x0, [x2, #64]
  402a2c:	ldr	x0, [x19, #40]
  402a30:	cmp	x0, x1
  402a34:	b.ls	402a3c <ferror@plt+0xcbc>  // b.plast
  402a38:	str	x0, [x2, #72]
  402a3c:	ldp	x19, x20, [sp, #16]
  402a40:	ldp	x29, x30, [sp], #32
  402a44:	ret
  402a48:	ldr	w2, [x1, #32]
  402a4c:	mov	x0, x1
  402a50:	cbz	w2, 402a9c <ferror@plt+0xd1c>
  402a54:	adrp	x1, 416000 <ferror@plt+0x14280>
  402a58:	add	x1, x1, #0x5a8
  402a5c:	cmp	x0, x1
  402a60:	b.eq	402a9c <ferror@plt+0xd1c>  // b.none
  402a64:	tbnz	w2, #12, 402a9c <ferror@plt+0xd1c>
  402a68:	adrp	x1, 416000 <ferror@plt+0x14280>
  402a6c:	add	x1, x1, #0x490
  402a70:	cmp	x0, x1
  402a74:	b.eq	402a9c <ferror@plt+0xd1c>  // b.none
  402a78:	adrp	x2, 416000 <ferror@plt+0x14280>
  402a7c:	add	x2, x2, #0x7e0
  402a80:	ldr	x1, [x0, #56]
  402a84:	ldr	x3, [x2, #64]
  402a88:	add	x3, x3, x1
  402a8c:	str	x3, [x2, #64]
  402a90:	ldr	x2, [x0, #40]
  402a94:	ldr	x0, [x0]
  402a98:	b	4024b4 <ferror@plt+0x734>
  402a9c:	ret
  402aa0:	stp	x29, x30, [sp, #-64]!
  402aa4:	mov	x29, sp
  402aa8:	stp	x19, x20, [sp, #16]
  402aac:	stp	x21, x22, [sp, #32]
  402ab0:	adrp	x21, 416000 <ferror@plt+0x14280>
  402ab4:	add	x21, x21, #0x7e0
  402ab8:	str	x23, [sp, #48]
  402abc:	mov	x23, x0
  402ac0:	bl	4036b4 <ferror@plt+0x1934>
  402ac4:	cmp	x0, #0x0
  402ac8:	b.gt	402ae8 <ferror@plt+0xd68>
  402acc:	mov	w0, #0x1                   	// #1
  402ad0:	str	w0, [x21, #112]
  402ad4:	ldp	x19, x20, [sp, #16]
  402ad8:	ldp	x21, x22, [sp, #32]
  402adc:	ldr	x23, [sp, #48]
  402ae0:	ldp	x29, x30, [sp], #64
  402ae4:	ret
  402ae8:	ldr	x1, [x21, #120]
  402aec:	mov	x0, x23
  402af0:	bl	4019f0 <bfd_openr@plt>
  402af4:	mov	x19, x0
  402af8:	cbnz	x0, 402b08 <ferror@plt+0xd88>
  402afc:	mov	x0, x23
  402b00:	bl	402c68 <ferror@plt+0xee8>
  402b04:	b	402acc <ferror@plt+0xd4c>
  402b08:	mov	w1, #0x2                   	// #2
  402b0c:	bl	401cb0 <bfd_check_format@plt>
  402b10:	cbnz	w0, 402b6c <ferror@plt+0xdec>
  402b14:	mov	x0, x19
  402b18:	bl	4028cc <ferror@plt+0xb4c>
  402b1c:	b	402b8c <ferror@plt+0xe0c>
  402b20:	mov	x20, x22
  402b24:	mov	w0, #0x0                   	// #0
  402b28:	bl	401aa0 <bfd_set_error@plt>
  402b2c:	mov	x1, x20
  402b30:	mov	x0, x19
  402b34:	bl	401cc0 <bfd_openr_next_archived_file@plt>
  402b38:	mov	x22, x0
  402b3c:	cbnz	x0, 402b74 <ferror@plt+0xdf4>
  402b40:	bl	401a70 <bfd_get_error@plt>
  402b44:	cmp	w0, #0x9
  402b48:	b.eq	402b5c <ferror@plt+0xddc>  // b.none
  402b4c:	ldr	x0, [x19]
  402b50:	bl	402c68 <ferror@plt+0xee8>
  402b54:	mov	w0, #0x2                   	// #2
  402b58:	str	w0, [x21, #112]
  402b5c:	cbz	x20, 402b8c <ferror@plt+0xe0c>
  402b60:	mov	x0, x20
  402b64:	bl	401c70 <bfd_close@plt>
  402b68:	b	402b8c <ferror@plt+0xe0c>
  402b6c:	mov	x20, #0x0                   	// #0
  402b70:	b	402b24 <ferror@plt+0xda4>
  402b74:	bl	4028cc <ferror@plt+0xb4c>
  402b78:	cbz	x20, 402b20 <ferror@plt+0xda0>
  402b7c:	mov	x0, x20
  402b80:	bl	401c70 <bfd_close@plt>
  402b84:	cmp	x20, x22
  402b88:	b.ne	402b20 <ferror@plt+0xda0>  // b.any
  402b8c:	mov	x0, x19
  402b90:	bl	401c70 <bfd_close@plt>
  402b94:	cbnz	w0, 402ad4 <ferror@plt+0xd54>
  402b98:	b	402afc <ferror@plt+0xd7c>
  402b9c:	stp	x29, x30, [sp, #-48]!
  402ba0:	mov	w1, #0x2f                  	// #47
  402ba4:	mov	x29, sp
  402ba8:	stp	x19, x20, [sp, #16]
  402bac:	str	x21, [sp, #32]
  402bb0:	mov	x21, x0
  402bb4:	bl	401b00 <strrchr@plt>
  402bb8:	cbz	x0, 402c14 <ferror@plt+0xe94>
  402bbc:	sub	x20, x0, x21
  402bc0:	add	x0, x20, #0xb
  402bc4:	bl	401a90 <xmalloc@plt>
  402bc8:	mov	x19, x0
  402bcc:	mov	x1, x21
  402bd0:	mov	x2, x20
  402bd4:	bl	401900 <memcpy@plt>
  402bd8:	add	x1, x20, #0x1
  402bdc:	mov	w0, #0x2f                  	// #47
  402be0:	strb	w0, [x19, x20]
  402be4:	adrp	x0, 404000 <ferror@plt+0x2280>
  402be8:	add	x0, x0, #0xa32
  402bec:	add	x2, x19, x1
  402bf0:	ldr	x3, [x0]
  402bf4:	str	x3, [x19, x1]
  402bf8:	ldrb	w0, [x0, #8]
  402bfc:	strb	w0, [x2, #8]
  402c00:	mov	x0, x19
  402c04:	ldp	x19, x20, [sp, #16]
  402c08:	ldr	x21, [sp, #32]
  402c0c:	ldp	x29, x30, [sp], #48
  402c10:	ret
  402c14:	mov	x0, #0x9                   	// #9
  402c18:	bl	401a90 <xmalloc@plt>
  402c1c:	mov	x1, #0x0                   	// #0
  402c20:	mov	x19, x0
  402c24:	b	402be4 <ferror@plt+0xe64>
  402c28:	cbz	w0, 402c44 <ferror@plt+0xec4>
  402c2c:	cmp	w0, #0x1
  402c30:	b.eq	402c58 <ferror@plt+0xed8>  // b.none
  402c34:	adrp	x1, 404000 <ferror@plt+0x2280>
  402c38:	mov	w2, #0x5                   	// #5
  402c3c:	add	x1, x1, #0xa54
  402c40:	b	402c50 <ferror@plt+0xed0>
  402c44:	adrp	x1, 404000 <ferror@plt+0x2280>
  402c48:	add	x1, x1, #0xa3b
  402c4c:	mov	w2, #0x5                   	// #5
  402c50:	mov	x0, #0x0                   	// #0
  402c54:	b	401ca0 <dcgettext@plt>
  402c58:	adrp	x1, 404000 <ferror@plt+0x2280>
  402c5c:	mov	w2, #0x5                   	// #5
  402c60:	add	x1, x1, #0xa46
  402c64:	b	402c50 <ferror@plt+0xed0>
  402c68:	stp	x29, x30, [sp, #-32]!
  402c6c:	mov	x29, sp
  402c70:	stp	x19, x20, [sp, #16]
  402c74:	mov	x20, x0
  402c78:	bl	401a70 <bfd_get_error@plt>
  402c7c:	cbnz	w0, 402cd4 <ferror@plt+0xf54>
  402c80:	adrp	x1, 404000 <ferror@plt+0x2280>
  402c84:	mov	w2, #0x5                   	// #5
  402c88:	add	x1, x1, #0xa67
  402c8c:	mov	x0, #0x0                   	// #0
  402c90:	bl	401ca0 <dcgettext@plt>
  402c94:	mov	x19, x0
  402c98:	adrp	x0, 416000 <ferror@plt+0x14280>
  402c9c:	ldr	x0, [x0, #880]
  402ca0:	bl	401c30 <fflush@plt>
  402ca4:	adrp	x1, 416000 <ferror@plt+0x14280>
  402ca8:	adrp	x0, 416000 <ferror@plt+0x14280>
  402cac:	cbz	x20, 402cdc <ferror@plt+0xf5c>
  402cb0:	mov	x4, x19
  402cb4:	mov	x3, x20
  402cb8:	ldp	x19, x20, [sp, #16]
  402cbc:	ldp	x29, x30, [sp], #32
  402cc0:	ldr	x2, [x1, #2176]
  402cc4:	adrp	x1, 404000 <ferror@plt+0x2280>
  402cc8:	ldr	x0, [x0, #856]
  402ccc:	add	x1, x1, #0xa7e
  402cd0:	b	401d60 <fprintf@plt>
  402cd4:	bl	401c90 <bfd_errmsg@plt>
  402cd8:	b	402c94 <ferror@plt+0xf14>
  402cdc:	mov	x3, x19
  402ce0:	ldp	x19, x20, [sp, #16]
  402ce4:	ldp	x29, x30, [sp], #32
  402ce8:	ldr	x2, [x1, #2176]
  402cec:	adrp	x1, 404000 <ferror@plt+0x2280>
  402cf0:	ldr	x0, [x0, #856]
  402cf4:	add	x1, x1, #0xa82
  402cf8:	b	401d60 <fprintf@plt>
  402cfc:	stp	x29, x30, [sp, #-80]!
  402d00:	mov	x29, sp
  402d04:	stp	x19, x20, [sp, #16]
  402d08:	mov	x20, x0
  402d0c:	ldr	w0, [x1, #12]
  402d10:	stp	x21, x22, [sp, #32]
  402d14:	mov	x19, x1
  402d18:	add	w0, w0, #0x1
  402d1c:	stp	x23, x24, [sp, #48]
  402d20:	ldr	x2, [x1, #16]
  402d24:	str	x25, [sp, #64]
  402d28:	str	w0, [x1, #12]
  402d2c:	mov	w1, #0x60                  	// #96
  402d30:	smull	x1, w0, w1
  402d34:	cmp	x2, x1
  402d38:	b.cs	402d78 <ferror@plt+0xff8>  // b.hs, b.nlast
  402d3c:	mov	w21, #0xc0                  	// #192
  402d40:	cmp	w0, #0x3f
  402d44:	smull	x21, w0, w21
  402d48:	mov	x0, #0x3000                	// #12288
  402d4c:	csel	x21, x21, x0, gt
  402d50:	ldr	x0, [x19, #24]
  402d54:	mov	x1, x21
  402d58:	bl	401a30 <xrealloc@plt>
  402d5c:	str	x0, [x19, #24]
  402d60:	ldr	x3, [x19, #16]
  402d64:	mov	w1, #0x0                   	// #0
  402d68:	sub	x2, x21, x3
  402d6c:	add	x0, x0, x3
  402d70:	bl	401a80 <memset@plt>
  402d74:	str	x21, [x19, #16]
  402d78:	ldr	w0, [x19, #12]
  402d7c:	mov	w22, #0x60                  	// #96
  402d80:	mov	x23, #0xffffffffffffffa0    	// #-96
  402d84:	ldr	x1, [x19, #24]
  402d88:	smaddl	x0, w0, w22, x23
  402d8c:	ldr	x2, [x20]
  402d90:	str	x2, [x1, x0]
  402d94:	mov	w2, #0x5                   	// #5
  402d98:	adrp	x1, 404000 <ferror@plt+0x2280>
  402d9c:	mov	x0, #0x0                   	// #0
  402da0:	add	x1, x1, #0xa8a
  402da4:	bl	401ca0 <dcgettext@plt>
  402da8:	mov	x21, x0
  402dac:	ldr	w0, [x20, #16]
  402db0:	ldr	x25, [x20]
  402db4:	bl	402c28 <ferror@plt+0xea8>
  402db8:	mov	x24, x0
  402dbc:	ldr	w0, [x20, #12]
  402dc0:	bl	402c28 <ferror@plt+0xea8>
  402dc4:	mov	x3, x0
  402dc8:	mov	x2, x24
  402dcc:	mov	x1, x25
  402dd0:	mov	x0, x21
  402dd4:	bl	401ce0 <printf@plt>
  402dd8:	ldr	x0, [x19]
  402ddc:	ldr	x1, [x20]
  402de0:	bl	401c10 <bfd_openw@plt>
  402de4:	mov	x21, x0
  402de8:	cbnz	x0, 402e18 <ferror@plt+0x1098>
  402dec:	ldr	x0, [x19]
  402df0:	bl	402c68 <ferror@plt+0xee8>
  402df4:	mov	w0, #0x1                   	// #1
  402df8:	str	w0, [x19, #8]
  402dfc:	ldr	w0, [x19, #8]
  402e00:	ldp	x19, x20, [sp, #16]
  402e04:	ldp	x21, x22, [sp, #32]
  402e08:	ldp	x23, x24, [sp, #48]
  402e0c:	ldr	x25, [sp, #64]
  402e10:	ldp	x29, x30, [sp], #80
  402e14:	ret
  402e18:	mov	w1, #0x1                   	// #1
  402e1c:	bl	401b30 <bfd_set_format@plt>
  402e20:	cbnz	w0, 402e4c <ferror@plt+0x10cc>
  402e24:	bl	401a70 <bfd_get_error@plt>
  402e28:	cmp	w0, #0x5
  402e2c:	b.eq	402e40 <ferror@plt+0x10c0>  // b.none
  402e30:	ldr	x0, [x20]
  402e34:	bl	402c68 <ferror@plt+0xee8>
  402e38:	mov	w0, #0x1                   	// #1
  402e3c:	str	w0, [x19, #8]
  402e40:	mov	x0, x21
  402e44:	bl	401b80 <bfd_close_all_done@plt>
  402e48:	b	402dfc <ferror@plt+0x107c>
  402e4c:	adrp	x24, 404000 <ferror@plt+0x2280>
  402e50:	add	x24, x24, #0xaa4
  402e54:	mov	w20, #0x2                   	// #2
  402e58:	mov	w25, #0x1                   	// #1
  402e5c:	ldr	x0, [x21, #8]
  402e60:	mov	w1, w20
  402e64:	mov	x2, #0x0                   	// #0
  402e68:	ldr	x3, [x0, #656]
  402e6c:	mov	x0, x21
  402e70:	blr	x3
  402e74:	cbz	w0, 402eac <ferror@plt+0x112c>
  402e78:	mov	x1, #0x0                   	// #0
  402e7c:	mov	w0, w20
  402e80:	bl	401bd0 <bfd_printable_arch_mach@plt>
  402e84:	mov	x1, x0
  402e88:	mov	x0, x24
  402e8c:	bl	401ce0 <printf@plt>
  402e90:	ldr	w1, [x19, #12]
  402e94:	sub	w0, w20, #0x2
  402e98:	smaddl	x2, w1, w22, x23
  402e9c:	ldr	x1, [x19, #24]
  402ea0:	add	x1, x1, x2
  402ea4:	add	x0, x1, x0
  402ea8:	strb	w25, [x0, #8]
  402eac:	add	w20, w20, #0x1
  402eb0:	cmp	w20, #0x59
  402eb4:	b.ne	402e5c <ferror@plt+0x10dc>  // b.any
  402eb8:	b	402e40 <ferror@plt+0x10c0>
  402ebc:	stp	x29, x30, [sp, #-16]!
  402ec0:	mov	x29, sp
  402ec4:	bl	402c68 <ferror@plt+0xee8>
  402ec8:	mov	w0, #0x1                   	// #1
  402ecc:	bl	401c60 <xexit@plt>
  402ed0:	stp	x29, x30, [sp, #-80]!
  402ed4:	mov	x29, sp
  402ed8:	str	x21, [sp, #32]
  402edc:	mov	x21, x0
  402ee0:	adrp	x0, 416000 <ferror@plt+0x14280>
  402ee4:	stp	x19, x20, [sp, #16]
  402ee8:	mov	x19, x1
  402eec:	ldr	x0, [x0, #880]
  402ef0:	adrp	x20, 416000 <ferror@plt+0x14280>
  402ef4:	bl	401c30 <fflush@plt>
  402ef8:	adrp	x0, 416000 <ferror@plt+0x14280>
  402efc:	adrp	x1, 404000 <ferror@plt+0x2280>
  402f00:	add	x1, x1, #0xaaa
  402f04:	ldr	x2, [x0, #2176]
  402f08:	ldr	x0, [x20, #856]
  402f0c:	bl	401d60 <fprintf@plt>
  402f10:	ldp	x0, x1, [x19]
  402f14:	stp	x0, x1, [sp, #48]
  402f18:	add	x2, sp, #0x30
  402f1c:	ldp	x0, x1, [x19, #16]
  402f20:	stp	x0, x1, [sp, #64]
  402f24:	ldr	x0, [x20, #856]
  402f28:	mov	x1, x21
  402f2c:	bl	401cd0 <vfprintf@plt>
  402f30:	ldr	x1, [x20, #856]
  402f34:	mov	w0, #0xa                   	// #10
  402f38:	ldp	x19, x20, [sp, #16]
  402f3c:	ldr	x21, [sp, #32]
  402f40:	ldp	x29, x30, [sp], #80
  402f44:	b	4019c0 <putc@plt>
  402f48:	stp	x29, x30, [sp, #-272]!
  402f4c:	mov	x29, sp
  402f50:	stp	x1, x2, [sp, #216]
  402f54:	add	x1, sp, #0x110
  402f58:	stp	x1, x1, [sp, #48]
  402f5c:	add	x1, sp, #0xd0
  402f60:	str	x1, [sp, #64]
  402f64:	mov	w1, #0xffffffc8            	// #-56
  402f68:	str	w1, [sp, #72]
  402f6c:	mov	w1, #0xffffff80            	// #-128
  402f70:	str	w1, [sp, #76]
  402f74:	add	x1, sp, #0x10
  402f78:	stp	x3, x4, [sp, #232]
  402f7c:	ldp	x2, x3, [sp, #48]
  402f80:	stp	x2, x3, [sp, #16]
  402f84:	ldp	x2, x3, [sp, #64]
  402f88:	stp	x2, x3, [sp, #32]
  402f8c:	str	q0, [sp, #80]
  402f90:	str	q1, [sp, #96]
  402f94:	str	q2, [sp, #112]
  402f98:	str	q3, [sp, #128]
  402f9c:	str	q4, [sp, #144]
  402fa0:	str	q5, [sp, #160]
  402fa4:	str	q6, [sp, #176]
  402fa8:	str	q7, [sp, #192]
  402fac:	stp	x5, x6, [sp, #248]
  402fb0:	str	x7, [sp, #264]
  402fb4:	bl	402ed0 <ferror@plt+0x1150>
  402fb8:	mov	w0, #0x1                   	// #1
  402fbc:	bl	401c60 <xexit@plt>
  402fc0:	stp	x29, x30, [sp, #-272]!
  402fc4:	mov	x29, sp
  402fc8:	stp	x1, x2, [sp, #216]
  402fcc:	add	x1, sp, #0x110
  402fd0:	stp	x1, x1, [sp, #48]
  402fd4:	add	x1, sp, #0xd0
  402fd8:	str	x1, [sp, #64]
  402fdc:	mov	w1, #0xffffffc8            	// #-56
  402fe0:	str	w1, [sp, #72]
  402fe4:	mov	w1, #0xffffff80            	// #-128
  402fe8:	str	w1, [sp, #76]
  402fec:	add	x1, sp, #0x10
  402ff0:	stp	x3, x4, [sp, #232]
  402ff4:	ldp	x2, x3, [sp, #48]
  402ff8:	stp	x2, x3, [sp, #16]
  402ffc:	ldp	x2, x3, [sp, #64]
  403000:	stp	x2, x3, [sp, #32]
  403004:	str	q0, [sp, #80]
  403008:	str	q1, [sp, #96]
  40300c:	str	q2, [sp, #112]
  403010:	str	q3, [sp, #128]
  403014:	str	q4, [sp, #144]
  403018:	str	q5, [sp, #160]
  40301c:	str	q6, [sp, #176]
  403020:	str	q7, [sp, #192]
  403024:	stp	x5, x6, [sp, #248]
  403028:	str	x7, [sp, #264]
  40302c:	bl	402ed0 <ferror@plt+0x1150>
  403030:	ldp	x29, x30, [sp], #272
  403034:	ret
  403038:	stp	x29, x30, [sp, #-32]!
  40303c:	mov	x29, sp
  403040:	stp	x19, x20, [sp, #16]
  403044:	adrp	x19, 404000 <ferror@plt+0x2280>
  403048:	add	x19, x19, #0xaaf
  40304c:	mov	x0, x19
  403050:	bl	401990 <bfd_set_default_target@plt>
  403054:	cbnz	w0, 403088 <ferror@plt+0x1308>
  403058:	adrp	x1, 404000 <ferror@plt+0x2280>
  40305c:	add	x1, x1, #0xac9
  403060:	mov	w2, #0x5                   	// #5
  403064:	mov	x0, #0x0                   	// #0
  403068:	bl	401ca0 <dcgettext@plt>
  40306c:	mov	x20, x0
  403070:	bl	401a70 <bfd_get_error@plt>
  403074:	bl	401c90 <bfd_errmsg@plt>
  403078:	mov	x2, x0
  40307c:	mov	x1, x19
  403080:	mov	x0, x20
  403084:	bl	402f48 <ferror@plt+0x11c8>
  403088:	ldp	x19, x20, [sp, #16]
  40308c:	ldp	x29, x30, [sp], #32
  403090:	ret
  403094:	stp	x29, x30, [sp, #-48]!
  403098:	mov	x29, sp
  40309c:	stp	x19, x20, [sp, #16]
  4030a0:	mov	x19, x0
  4030a4:	adrp	x0, 416000 <ferror@plt+0x14280>
  4030a8:	adrp	x20, 416000 <ferror@plt+0x14280>
  4030ac:	str	x21, [sp, #32]
  4030b0:	ldr	x0, [x0, #880]
  4030b4:	bl	401c30 <fflush@plt>
  4030b8:	mov	w2, #0x5                   	// #5
  4030bc:	adrp	x1, 404000 <ferror@plt+0x2280>
  4030c0:	ldr	x21, [x20, #856]
  4030c4:	add	x1, x1, #0xaf2
  4030c8:	mov	x0, #0x0                   	// #0
  4030cc:	bl	401ca0 <dcgettext@plt>
  4030d0:	adrp	x1, 416000 <ferror@plt+0x14280>
  4030d4:	ldr	x2, [x1, #2176]
  4030d8:	mov	x1, x0
  4030dc:	mov	x0, x21
  4030e0:	adrp	x21, 404000 <ferror@plt+0x2280>
  4030e4:	add	x21, x21, #0xaee
  4030e8:	bl	401d60 <fprintf@plt>
  4030ec:	ldr	x2, [x19]
  4030f0:	ldr	x0, [x20, #856]
  4030f4:	cbnz	x2, 403110 <ferror@plt+0x1390>
  4030f8:	ldp	x19, x20, [sp, #16]
  4030fc:	mov	x1, x0
  403100:	ldr	x21, [sp, #32]
  403104:	mov	w0, #0xa                   	// #10
  403108:	ldp	x29, x30, [sp], #48
  40310c:	b	4019d0 <fputc@plt>
  403110:	add	x19, x19, #0x8
  403114:	mov	x1, x21
  403118:	bl	401d60 <fprintf@plt>
  40311c:	b	4030ec <ferror@plt+0x136c>
  403120:	stp	x29, x30, [sp, #-48]!
  403124:	mov	x29, sp
  403128:	stp	x19, x20, [sp, #16]
  40312c:	mov	x19, x1
  403130:	stp	x21, x22, [sp, #32]
  403134:	cbnz	x0, 403190 <ferror@plt+0x1410>
  403138:	mov	w2, #0x5                   	// #5
  40313c:	adrp	x1, 404000 <ferror@plt+0x2280>
  403140:	add	x1, x1, #0xb08
  403144:	bl	401ca0 <dcgettext@plt>
  403148:	mov	x1, x0
  40314c:	mov	x0, x19
  403150:	bl	401d60 <fprintf@plt>
  403154:	bl	401a50 <bfd_target_list@plt>
  403158:	adrp	x21, 404000 <ferror@plt+0x2280>
  40315c:	mov	x20, x0
  403160:	mov	x22, x0
  403164:	add	x21, x21, #0xaee
  403168:	ldr	x2, [x22], #8
  40316c:	cbnz	x2, 4031bc <ferror@plt+0x143c>
  403170:	mov	x1, x19
  403174:	mov	w0, #0xa                   	// #10
  403178:	bl	4019d0 <fputc@plt>
  40317c:	mov	x0, x20
  403180:	ldp	x19, x20, [sp, #16]
  403184:	ldp	x21, x22, [sp, #32]
  403188:	ldp	x29, x30, [sp], #48
  40318c:	b	401c00 <free@plt>
  403190:	mov	x20, x0
  403194:	mov	w2, #0x5                   	// #5
  403198:	adrp	x1, 404000 <ferror@plt+0x2280>
  40319c:	mov	x0, #0x0                   	// #0
  4031a0:	add	x1, x1, #0xb1b
  4031a4:	bl	401ca0 <dcgettext@plt>
  4031a8:	mov	x2, x20
  4031ac:	mov	x1, x0
  4031b0:	mov	x0, x19
  4031b4:	bl	401d60 <fprintf@plt>
  4031b8:	b	403154 <ferror@plt+0x13d4>
  4031bc:	mov	x1, x21
  4031c0:	mov	x0, x19
  4031c4:	bl	401d60 <fprintf@plt>
  4031c8:	b	403168 <ferror@plt+0x13e8>
  4031cc:	stp	x29, x30, [sp, #-48]!
  4031d0:	mov	x29, sp
  4031d4:	stp	x19, x20, [sp, #16]
  4031d8:	mov	x19, x1
  4031dc:	stp	x21, x22, [sp, #32]
  4031e0:	cbnz	x0, 40323c <ferror@plt+0x14bc>
  4031e4:	mov	w2, #0x5                   	// #5
  4031e8:	adrp	x1, 404000 <ferror@plt+0x2280>
  4031ec:	add	x1, x1, #0xb32
  4031f0:	bl	401ca0 <dcgettext@plt>
  4031f4:	mov	x1, x0
  4031f8:	mov	x0, x19
  4031fc:	bl	401d60 <fprintf@plt>
  403200:	bl	401980 <bfd_arch_list@plt>
  403204:	adrp	x22, 404000 <ferror@plt+0x2280>
  403208:	mov	x20, x0
  40320c:	mov	x21, x0
  403210:	add	x22, x22, #0xaee
  403214:	ldr	x2, [x21]
  403218:	cbnz	x2, 403268 <ferror@plt+0x14e8>
  40321c:	mov	x1, x19
  403220:	mov	w0, #0xa                   	// #10
  403224:	bl	4019d0 <fputc@plt>
  403228:	mov	x0, x20
  40322c:	ldp	x19, x20, [sp, #16]
  403230:	ldp	x21, x22, [sp, #32]
  403234:	ldp	x29, x30, [sp], #48
  403238:	b	401c00 <free@plt>
  40323c:	mov	x20, x0
  403240:	mov	w2, #0x5                   	// #5
  403244:	adrp	x1, 404000 <ferror@plt+0x2280>
  403248:	mov	x0, #0x0                   	// #0
  40324c:	add	x1, x1, #0xb4b
  403250:	bl	401ca0 <dcgettext@plt>
  403254:	mov	x2, x20
  403258:	mov	x1, x0
  40325c:	mov	x0, x19
  403260:	bl	401d60 <fprintf@plt>
  403264:	b	403200 <ferror@plt+0x1480>
  403268:	mov	x1, x22
  40326c:	mov	x0, x19
  403270:	add	x21, x21, #0x8
  403274:	bl	401d60 <fprintf@plt>
  403278:	b	403214 <ferror@plt+0x1494>
  40327c:	stp	x29, x30, [sp, #-144]!
  403280:	mov	w2, #0x5                   	// #5
  403284:	adrp	x1, 404000 <ferror@plt+0x2280>
  403288:	mov	x29, sp
  40328c:	add	x1, x1, #0xb68
  403290:	mov	x0, #0x0                   	// #0
  403294:	stp	x19, x20, [sp, #16]
  403298:	stp	x21, x22, [sp, #32]
  40329c:	stp	x23, x24, [sp, #48]
  4032a0:	stp	x25, x26, [sp, #64]
  4032a4:	stp	x27, x28, [sp, #80]
  4032a8:	bl	401ca0 <dcgettext@plt>
  4032ac:	adrp	x1, 404000 <ferror@plt+0x2280>
  4032b0:	add	x1, x1, #0xb84
  4032b4:	bl	401ce0 <printf@plt>
  4032b8:	mov	x0, #0x0                   	// #0
  4032bc:	bl	404464 <ferror@plt+0x26e4>
  4032c0:	stp	x0, xzr, [sp, #112]
  4032c4:	add	x1, sp, #0x70
  4032c8:	adrp	x0, 402000 <ferror@plt+0x280>
  4032cc:	add	x0, x0, #0xcfc
  4032d0:	stp	xzr, xzr, [sp, #128]
  4032d4:	bl	401bf0 <bfd_iterate_over_targets@plt>
  4032d8:	ldr	x0, [sp, #112]
  4032dc:	bl	401d50 <unlink@plt>
  4032e0:	ldr	x0, [sp, #112]
  4032e4:	bl	401c00 <free@plt>
  4032e8:	ldr	w19, [sp, #120]
  4032ec:	cbz	w19, 403310 <ferror@plt+0x1590>
  4032f0:	ldr	w0, [sp, #120]
  4032f4:	ldp	x19, x20, [sp, #16]
  4032f8:	ldp	x21, x22, [sp, #32]
  4032fc:	ldp	x23, x24, [sp, #48]
  403300:	ldp	x25, x26, [sp, #64]
  403304:	ldp	x27, x28, [sp, #80]
  403308:	ldp	x29, x30, [sp], #144
  40330c:	ret
  403310:	mov	w20, #0x0                   	// #0
  403314:	mov	w21, #0x2                   	// #2
  403318:	mov	x1, #0x0                   	// #0
  40331c:	mov	w0, w21
  403320:	bl	401bd0 <bfd_printable_arch_mach@plt>
  403324:	add	w21, w21, #0x1
  403328:	bl	401930 <strlen@plt>
  40332c:	cmp	w20, w0
  403330:	csel	w20, w20, w0, ge  // ge = tcont
  403334:	cmp	w21, #0x59
  403338:	b.ne	403318 <ferror@plt+0x1598>  // b.any
  40333c:	adrp	x0, 404000 <ferror@plt+0x2280>
  403340:	add	x0, x0, #0xb98
  403344:	bl	401d20 <getenv@plt>
  403348:	cbz	x0, 40346c <ferror@plt+0x16ec>
  40334c:	bl	401a10 <atoi@plt>
  403350:	cmp	w0, #0x0
  403354:	mov	w1, #0x50                  	// #80
  403358:	csel	w0, w0, w1, ne  // ne = any
  40335c:	sub	w0, w0, w20
  403360:	adrp	x26, 404000 <ferror@plt+0x2280>
  403364:	add	x26, x26, #0xbe2
  403368:	sub	w0, w0, #0x1
  40336c:	str	w0, [sp, #104]
  403370:	ldr	w24, [sp, #124]
  403374:	cmp	w19, w24
  403378:	b.ge	4032f0 <ferror@plt+0x1570>  // b.tcont
  40337c:	ldr	w23, [sp, #104]
  403380:	sxtw	x21, w19
  403384:	ldr	x25, [sp, #136]
  403388:	mov	x27, #0x60                  	// #96
  40338c:	mul	x0, x21, x27
  403390:	sub	w23, w23, #0x1
  403394:	mov	w22, w21
  403398:	ldr	x0, [x25, x0]
  40339c:	bl	401930 <strlen@plt>
  4033a0:	subs	w23, w23, w0
  4033a4:	b.mi	4033b8 <ferror@plt+0x1638>  // b.first
  4033a8:	add	w22, w21, #0x1
  4033ac:	add	x21, x21, #0x1
  4033b0:	cmp	w24, w21
  4033b4:	b.gt	40338c <ferror@plt+0x160c>
  4033b8:	mov	w23, #0x60                  	// #96
  4033bc:	mov	w21, w19
  4033c0:	add	w1, w20, #0x1
  4033c4:	adrp	x2, 404000 <ferror@plt+0x2280>
  4033c8:	smull	x23, w19, w23
  4033cc:	add	x2, x2, #0x857
  4033d0:	adrp	x0, 404000 <ferror@plt+0x2280>
  4033d4:	add	x0, x0, #0xba0
  4033d8:	mov	x24, x23
  4033dc:	bl	401ce0 <printf@plt>
  4033e0:	cmp	w21, w22
  4033e4:	b.ne	403474 <ferror@plt+0x16f4>  // b.any
  4033e8:	adrp	x27, 404000 <ferror@plt+0x2280>
  4033ec:	adrp	x28, 404000 <ferror@plt+0x2280>
  4033f0:	add	x27, x27, #0xba5
  4033f4:	add	x28, x28, #0xbae
  4033f8:	mov	w21, #0x2                   	// #2
  4033fc:	mov	w0, #0xa                   	// #10
  403400:	bl	401d30 <putchar@plt>
  403404:	mov	x1, #0x0                   	// #0
  403408:	mov	w0, w21
  40340c:	bl	401bd0 <bfd_printable_arch_mach@plt>
  403410:	mov	x1, x27
  403414:	bl	401bc0 <strcmp@plt>
  403418:	cbz	w0, 403458 <ferror@plt+0x16d8>
  40341c:	mov	x1, #0x0                   	// #0
  403420:	mov	w0, w21
  403424:	bl	401bd0 <bfd_printable_arch_mach@plt>
  403428:	mov	x25, x23
  40342c:	mov	x2, x0
  403430:	mov	w1, w20
  403434:	mov	x0, x28
  403438:	mov	w24, w19
  40343c:	bl	401ce0 <printf@plt>
  403440:	sub	w0, w21, #0x2
  403444:	str	x0, [sp, #96]
  403448:	cmp	w22, w24
  40344c:	b.ne	403490 <ferror@plt+0x1710>  // b.any
  403450:	mov	w0, #0xa                   	// #10
  403454:	bl	401d30 <putchar@plt>
  403458:	add	w21, w21, #0x1
  40345c:	cmp	w21, #0x59
  403460:	b.ne	403404 <ferror@plt+0x1684>  // b.any
  403464:	mov	w19, w22
  403468:	b	403370 <ferror@plt+0x15f0>
  40346c:	mov	w0, #0x50                  	// #80
  403470:	b	40335c <ferror@plt+0x15dc>
  403474:	ldr	x0, [sp, #136]
  403478:	add	w21, w21, #0x1
  40347c:	ldr	x1, [x0, x24]
  403480:	mov	x0, x26
  403484:	add	x24, x24, #0x60
  403488:	bl	401ce0 <printf@plt>
  40348c:	b	4033e0 <ferror@plt+0x1660>
  403490:	ldr	x0, [sp, #136]
  403494:	ldr	x2, [sp, #96]
  403498:	add	x1, x0, x25
  40349c:	ldr	x0, [x0, x25]
  4034a0:	add	x1, x1, x2
  4034a4:	ldrb	w1, [x1, #8]
  4034a8:	cbz	w1, 4034d4 <ferror@plt+0x1754>
  4034ac:	adrp	x1, 416000 <ferror@plt+0x14280>
  4034b0:	ldr	x1, [x1, #880]
  4034b4:	bl	401940 <fputs@plt>
  4034b8:	add	w24, w24, #0x1
  4034bc:	cmp	w22, w24
  4034c0:	b.eq	4034cc <ferror@plt+0x174c>  // b.none
  4034c4:	mov	w0, #0x20                  	// #32
  4034c8:	bl	401d30 <putchar@plt>
  4034cc:	add	x25, x25, #0x60
  4034d0:	b	403448 <ferror@plt+0x16c8>
  4034d4:	bl	401930 <strlen@plt>
  4034d8:	mov	w1, w0
  4034dc:	sub	w1, w1, #0x1
  4034e0:	cmn	w1, #0x1
  4034e4:	b.eq	4034b8 <ferror@plt+0x1738>  // b.none
  4034e8:	mov	w0, #0x2d                  	// #45
  4034ec:	str	w1, [sp, #108]
  4034f0:	bl	401d30 <putchar@plt>
  4034f4:	ldr	w1, [sp, #108]
  4034f8:	b	4034dc <ferror@plt+0x175c>
  4034fc:	stp	x29, x30, [sp, #-240]!
  403500:	mov	x29, sp
  403504:	stp	x19, x20, [sp, #16]
  403508:	mov	x20, x0
  40350c:	mov	x19, x1
  403510:	str	x21, [sp, #32]
  403514:	mov	w21, w3
  403518:	cbz	w2, 403594 <ferror@plt+0x1814>
  40351c:	ldr	x0, [x19, #8]
  403520:	add	x1, sp, #0x70
  403524:	ldr	x2, [x0, #480]
  403528:	mov	x0, x19
  40352c:	blr	x2
  403530:	cbnz	w0, 403594 <ferror@plt+0x1814>
  403534:	ldr	x0, [sp, #200]
  403538:	str	x0, [sp, #48]
  40353c:	add	x0, sp, #0x30
  403540:	bl	4019e0 <ctime@plt>
  403544:	cbnz	x0, 4035e0 <ferror@plt+0x1860>
  403548:	mov	w2, #0x5                   	// #5
  40354c:	adrp	x1, 404000 <ferror@plt+0x2280>
  403550:	add	x1, x1, #0xbb3
  403554:	bl	401ca0 <dcgettext@plt>
  403558:	mov	x1, x0
  40355c:	add	x0, sp, #0x48
  403560:	bl	4019b0 <sprintf@plt>
  403564:	ldr	w0, [sp, #128]
  403568:	add	x1, sp, #0x38
  40356c:	bl	403aa4 <ferror@plt+0x1d24>
  403570:	strb	wzr, [sp, #66]
  403574:	ldp	w3, w4, [sp, #136]
  403578:	adrp	x1, 404000 <ferror@plt+0x2280>
  40357c:	ldr	x5, [sp, #160]
  403580:	add	x6, sp, #0x48
  403584:	add	x2, sp, #0x39
  403588:	add	x1, x1, #0xbd2
  40358c:	mov	x0, x20
  403590:	bl	401d60 <fprintf@plt>
  403594:	ldr	x0, [x19]
  403598:	mov	x1, x20
  40359c:	bl	401940 <fputs@plt>
  4035a0:	cbz	w21, 4035c4 <ferror@plt+0x1844>
  4035a4:	ldrb	w0, [x19, #76]
  4035a8:	tbz	w0, #7, 4035fc <ferror@plt+0x187c>
  4035ac:	ldr	x2, [x19, #96]
  4035b0:	cbz	x2, 4035c4 <ferror@plt+0x1844>
  4035b4:	adrp	x1, 404000 <ferror@plt+0x2280>
  4035b8:	mov	x0, x20
  4035bc:	add	x1, x1, #0xbe6
  4035c0:	bl	401d60 <fprintf@plt>
  4035c4:	mov	x1, x20
  4035c8:	mov	w0, #0xa                   	// #10
  4035cc:	bl	4019d0 <fputc@plt>
  4035d0:	ldp	x19, x20, [sp, #16]
  4035d4:	ldr	x21, [sp, #32]
  4035d8:	ldp	x29, x30, [sp], #240
  4035dc:	ret
  4035e0:	add	x3, x0, #0x14
  4035e4:	add	x2, x0, #0x4
  4035e8:	adrp	x1, 404000 <ferror@plt+0x2280>
  4035ec:	add	x0, sp, #0x48
  4035f0:	add	x1, x1, #0xbc7
  4035f4:	bl	4019b0 <sprintf@plt>
  4035f8:	b	403564 <ferror@plt+0x17e4>
  4035fc:	ldr	x2, [x19, #88]
  403600:	b	4035b0 <ferror@plt+0x1830>
  403604:	stp	x29, x30, [sp, #-32]!
  403608:	mov	x29, sp
  40360c:	str	x19, [sp, #16]
  403610:	bl	402b9c <ferror@plt+0xe1c>
  403614:	mov	x19, x0
  403618:	bl	401c50 <mkstemp@plt>
  40361c:	cmn	w0, #0x1
  403620:	b.ne	403640 <ferror@plt+0x18c0>  // b.any
  403624:	mov	x0, x19
  403628:	mov	x19, #0x0                   	// #0
  40362c:	bl	401c00 <free@plt>
  403630:	mov	x0, x19
  403634:	ldr	x19, [sp, #16]
  403638:	ldp	x29, x30, [sp], #32
  40363c:	ret
  403640:	bl	401af0 <close@plt>
  403644:	b	403630 <ferror@plt+0x18b0>
  403648:	stp	x29, x30, [sp, #-16]!
  40364c:	mov	x29, sp
  403650:	bl	402b9c <ferror@plt+0xe1c>
  403654:	ldp	x29, x30, [sp], #16
  403658:	b	401b40 <mkdtemp@plt>
  40365c:	stp	x29, x30, [sp, #-48]!
  403660:	mov	w2, #0x0                   	// #0
  403664:	mov	x29, sp
  403668:	stp	x19, x20, [sp, #16]
  40366c:	mov	x20, x0
  403670:	mov	x19, x1
  403674:	add	x1, sp, #0x28
  403678:	bl	401950 <bfd_scan_vma@plt>
  40367c:	ldr	x1, [sp, #40]
  403680:	ldrb	w1, [x1]
  403684:	cbz	w1, 4036a8 <ferror@plt+0x1928>
  403688:	mov	w2, #0x5                   	// #5
  40368c:	adrp	x1, 404000 <ferror@plt+0x2280>
  403690:	mov	x0, #0x0                   	// #0
  403694:	add	x1, x1, #0xbed
  403698:	bl	401ca0 <dcgettext@plt>
  40369c:	mov	x2, x20
  4036a0:	mov	x1, x19
  4036a4:	bl	402f48 <ferror@plt+0x11c8>
  4036a8:	ldp	x19, x20, [sp, #16]
  4036ac:	ldp	x29, x30, [sp], #48
  4036b0:	ret
  4036b4:	cbz	x0, 40379c <ferror@plt+0x1a1c>
  4036b8:	stp	x29, x30, [sp, #-176]!
  4036bc:	mov	x29, sp
  4036c0:	add	x1, sp, #0x30
  4036c4:	stp	x19, x20, [sp, #16]
  4036c8:	mov	x19, x0
  4036cc:	str	x21, [sp, #32]
  4036d0:	bl	4044f8 <ferror@plt+0x2778>
  4036d4:	tbz	w0, #31, 40374c <ferror@plt+0x19cc>
  4036d8:	bl	401d10 <__errno_location@plt>
  4036dc:	mov	x20, x0
  4036e0:	ldr	w0, [x0]
  4036e4:	mov	w2, #0x5                   	// #5
  4036e8:	cmp	w0, #0x2
  4036ec:	b.ne	40370c <ferror@plt+0x198c>  // b.any
  4036f0:	adrp	x1, 404000 <ferror@plt+0x2280>
  4036f4:	add	x1, x1, #0xc00
  4036f8:	mov	x0, #0x0                   	// #0
  4036fc:	bl	401ca0 <dcgettext@plt>
  403700:	mov	x1, x19
  403704:	bl	402fc0 <ferror@plt+0x1240>
  403708:	b	403738 <ferror@plt+0x19b8>
  40370c:	adrp	x1, 404000 <ferror@plt+0x2280>
  403710:	mov	x0, #0x0                   	// #0
  403714:	add	x1, x1, #0xc13
  403718:	bl	401ca0 <dcgettext@plt>
  40371c:	mov	x21, x0
  403720:	ldr	w0, [x20]
  403724:	bl	401ae0 <strerror@plt>
  403728:	mov	x2, x0
  40372c:	mov	x1, x19
  403730:	mov	x0, x21
  403734:	bl	402fc0 <ferror@plt+0x1240>
  403738:	mov	x0, #0xffffffffffffffff    	// #-1
  40373c:	ldp	x19, x20, [sp, #16]
  403740:	ldr	x21, [sp, #32]
  403744:	ldp	x29, x30, [sp], #176
  403748:	ret
  40374c:	ldr	w0, [sp, #64]
  403750:	and	w0, w0, #0xf000
  403754:	cmp	w0, #0x4, lsl #12
  403758:	b.ne	40376c <ferror@plt+0x19ec>  // b.any
  40375c:	adrp	x1, 404000 <ferror@plt+0x2280>
  403760:	mov	w2, #0x5                   	// #5
  403764:	add	x1, x1, #0xc3f
  403768:	b	4036f8 <ferror@plt+0x1978>
  40376c:	cmp	w0, #0x8, lsl #12
  403770:	b.eq	403784 <ferror@plt+0x1a04>  // b.none
  403774:	adrp	x1, 404000 <ferror@plt+0x2280>
  403778:	mov	w2, #0x5                   	// #5
  40377c:	add	x1, x1, #0xc5c
  403780:	b	4036f8 <ferror@plt+0x1978>
  403784:	ldr	x0, [sp, #96]
  403788:	tbz	x0, #63, 40373c <ferror@plt+0x19bc>
  40378c:	adrp	x1, 404000 <ferror@plt+0x2280>
  403790:	mov	w2, #0x5                   	// #5
  403794:	add	x1, x1, #0xc82
  403798:	b	4036f8 <ferror@plt+0x1978>
  40379c:	mov	x0, #0xffffffffffffffff    	// #-1
  4037a0:	ret
  4037a4:	stp	x29, x30, [sp, #-48]!
  4037a8:	mov	x29, sp
  4037ac:	stp	x19, x20, [sp, #16]
  4037b0:	stp	x21, x22, [sp, #32]
  4037b4:	cbnz	x0, 4037d8 <ferror@plt+0x1a58>
  4037b8:	adrp	x3, 404000 <ferror@plt+0x2280>
  4037bc:	adrp	x1, 404000 <ferror@plt+0x2280>
  4037c0:	adrp	x0, 404000 <ferror@plt+0x2280>
  4037c4:	add	x3, x3, #0xcf1
  4037c8:	add	x1, x1, #0xcbc
  4037cc:	add	x0, x0, #0xcd4
  4037d0:	mov	w2, #0x281                 	// #641
  4037d4:	bl	401d00 <__assert_fail@plt>
  4037d8:	mov	x20, x0
  4037dc:	ldr	x0, [x0, #208]
  4037e0:	cbz	x0, 4037ec <ferror@plt+0x1a6c>
  4037e4:	ldrb	w1, [x0, #76]
  4037e8:	tbz	w1, #7, 403800 <ferror@plt+0x1a80>
  4037ec:	ldr	x0, [x20]
  4037f0:	ldp	x19, x20, [sp, #16]
  4037f4:	ldp	x21, x22, [sp, #32]
  4037f8:	ldp	x29, x30, [sp], #48
  4037fc:	ret
  403800:	ldr	x0, [x0]
  403804:	bl	401930 <strlen@plt>
  403808:	mov	x19, x0
  40380c:	ldr	x0, [x20]
  403810:	bl	401930 <strlen@plt>
  403814:	add	x19, x19, x0
  403818:	adrp	x0, 416000 <ferror@plt+0x14280>
  40381c:	add	x19, x19, #0x3
  403820:	add	x22, x0, #0x868
  403824:	mov	x21, x0
  403828:	ldr	x1, [x0, #2152]
  40382c:	cmp	x1, x19
  403830:	b.cs	403850 <ferror@plt+0x1ad0>  // b.hs, b.nlast
  403834:	cbz	x1, 403840 <ferror@plt+0x1ac0>
  403838:	ldr	x0, [x22, #8]
  40383c:	bl	401c00 <free@plt>
  403840:	add	x0, x19, x19, lsr #1
  403844:	str	x0, [x21, #2152]
  403848:	bl	401a90 <xmalloc@plt>
  40384c:	str	x0, [x22, #8]
  403850:	ldr	x0, [x20, #208]
  403854:	adrp	x1, 404000 <ferror@plt+0x2280>
  403858:	ldr	x3, [x20]
  40385c:	add	x1, x1, #0xce1
  403860:	ldr	x2, [x0]
  403864:	ldr	x0, [x22, #8]
  403868:	bl	4019b0 <sprintf@plt>
  40386c:	ldr	x0, [x22, #8]
  403870:	b	4037f0 <ferror@plt+0x1a70>
  403874:	stp	x29, x30, [sp, #-288]!
  403878:	mov	x29, sp
  40387c:	stp	x19, x20, [sp, #16]
  403880:	mov	x20, x0
  403884:	stp	x21, x22, [sp, #32]
  403888:	mov	x21, x1
  40388c:	stp	x23, x24, [sp, #48]
  403890:	mov	x24, x2
  403894:	mov	x23, x3
  403898:	str	q0, [sp, #128]
  40389c:	str	q1, [sp, #144]
  4038a0:	str	q2, [sp, #160]
  4038a4:	str	q3, [sp, #176]
  4038a8:	str	q4, [sp, #192]
  4038ac:	str	q5, [sp, #208]
  4038b0:	str	q6, [sp, #224]
  4038b4:	str	q7, [sp, #240]
  4038b8:	stp	x4, x5, [sp, #256]
  4038bc:	stp	x6, x7, [sp, #272]
  4038c0:	bl	401a70 <bfd_get_error@plt>
  4038c4:	cbnz	w0, 4039b0 <ferror@plt+0x1c30>
  4038c8:	adrp	x1, 404000 <ferror@plt+0x2280>
  4038cc:	mov	w2, #0x5                   	// #5
  4038d0:	add	x1, x1, #0xa67
  4038d4:	mov	x0, #0x0                   	// #0
  4038d8:	bl	401ca0 <dcgettext@plt>
  4038dc:	mov	x22, x0
  4038e0:	adrp	x0, 416000 <ferror@plt+0x14280>
  4038e4:	adrp	x19, 416000 <ferror@plt+0x14280>
  4038e8:	ldr	x0, [x0, #880]
  4038ec:	bl	401c30 <fflush@plt>
  4038f0:	add	x0, sp, #0x120
  4038f4:	stp	x0, x0, [sp, #96]
  4038f8:	add	x0, sp, #0x100
  4038fc:	str	x0, [sp, #112]
  403900:	mov	w0, #0xffffffe0            	// #-32
  403904:	str	w0, [sp, #120]
  403908:	mov	w0, #0xffffff80            	// #-128
  40390c:	str	w0, [sp, #124]
  403910:	adrp	x0, 416000 <ferror@plt+0x14280>
  403914:	ldr	x1, [x19, #856]
  403918:	ldr	x0, [x0, #2176]
  40391c:	bl	401940 <fputs@plt>
  403920:	cbz	x21, 4039b8 <ferror@plt+0x1c38>
  403924:	cbnz	x20, 403934 <ferror@plt+0x1bb4>
  403928:	mov	x0, x21
  40392c:	bl	4037a4 <ferror@plt+0x1a24>
  403930:	mov	x20, x0
  403934:	cbz	x24, 4039b8 <ferror@plt+0x1c38>
  403938:	ldr	x3, [x24]
  40393c:	cbz	x3, 4039b8 <ferror@plt+0x1c38>
  403940:	ldr	x0, [x19, #856]
  403944:	adrp	x1, 404000 <ferror@plt+0x2280>
  403948:	mov	x2, x20
  40394c:	add	x1, x1, #0xce8
  403950:	bl	401d60 <fprintf@plt>
  403954:	cbz	x23, 403988 <ferror@plt+0x1c08>
  403958:	ldr	x1, [x19, #856]
  40395c:	adrp	x0, 404000 <ferror@plt+0x2280>
  403960:	add	x0, x0, #0xaac
  403964:	bl	401940 <fputs@plt>
  403968:	ldp	x0, x1, [sp, #96]
  40396c:	stp	x0, x1, [sp, #64]
  403970:	add	x2, sp, #0x40
  403974:	ldp	x0, x1, [sp, #112]
  403978:	stp	x0, x1, [sp, #80]
  40397c:	ldr	x0, [x19, #856]
  403980:	mov	x1, x23
  403984:	bl	401cd0 <vfprintf@plt>
  403988:	ldr	x0, [x19, #856]
  40398c:	mov	x2, x22
  403990:	adrp	x1, 404000 <ferror@plt+0x2280>
  403994:	add	x1, x1, #0xa84
  403998:	bl	401d60 <fprintf@plt>
  40399c:	ldp	x19, x20, [sp, #16]
  4039a0:	ldp	x21, x22, [sp, #32]
  4039a4:	ldp	x23, x24, [sp, #48]
  4039a8:	ldp	x29, x30, [sp], #288
  4039ac:	ret
  4039b0:	bl	401c90 <bfd_errmsg@plt>
  4039b4:	b	4038dc <ferror@plt+0x1b5c>
  4039b8:	ldr	x0, [x19, #856]
  4039bc:	mov	x2, x20
  4039c0:	adrp	x1, 404000 <ferror@plt+0x2280>
  4039c4:	add	x1, x1, #0xaed
  4039c8:	bl	401d60 <fprintf@plt>
  4039cc:	b	403954 <ferror@plt+0x1bd4>
  4039d0:	ldrb	w1, [x0]
  4039d4:	cmp	w1, #0x2f
  4039d8:	b.ne	403a34 <ferror@plt+0x1cb4>  // b.any
  4039dc:	mov	w0, #0x0                   	// #0
  4039e0:	b	403a40 <ferror@plt+0x1cc0>
  4039e4:	cmp	w1, #0x2e
  4039e8:	b.ne	403a18 <ferror@plt+0x1c98>  // b.any
  4039ec:	ldrb	w1, [x0, #1]
  4039f0:	cmp	w1, #0x2e
  4039f4:	b.eq	403a00 <ferror@plt+0x1c80>  // b.none
  4039f8:	add	x0, x0, #0x1
  4039fc:	b	403a18 <ferror@plt+0x1c98>
  403a00:	add	x1, x0, #0x2
  403a04:	ldrb	w0, [x0, #2]
  403a08:	cbz	w0, 4039dc <ferror@plt+0x1c5c>
  403a0c:	cmp	w0, #0x2f
  403a10:	b.eq	4039dc <ferror@plt+0x1c5c>  // b.none
  403a14:	mov	x0, x1
  403a18:	ldrb	w1, [x0]
  403a1c:	cmp	w1, #0x2f
  403a20:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403a24:	b.ne	4039f8 <ferror@plt+0x1c78>  // b.any
  403a28:	ldrb	w1, [x0]
  403a2c:	cmp	w1, #0x2f
  403a30:	b.eq	403a44 <ferror@plt+0x1cc4>  // b.none
  403a34:	ldrb	w1, [x0]
  403a38:	cbnz	w1, 4039e4 <ferror@plt+0x1c64>
  403a3c:	mov	w0, #0x1                   	// #1
  403a40:	ret
  403a44:	add	x0, x0, #0x1
  403a48:	b	403a28 <ferror@plt+0x1ca8>
  403a4c:	stp	x29, x30, [sp, #-16]!
  403a50:	mov	x1, x0
  403a54:	adrp	x2, 404000 <ferror@plt+0x2280>
  403a58:	mov	x29, sp
  403a5c:	add	x2, x2, #0xb84
  403a60:	adrp	x0, 404000 <ferror@plt+0x2280>
  403a64:	add	x0, x0, #0xd0a
  403a68:	bl	401ce0 <printf@plt>
  403a6c:	adrp	x1, 404000 <ferror@plt+0x2280>
  403a70:	add	x1, x1, #0xd15
  403a74:	mov	w2, #0x5                   	// #5
  403a78:	mov	x0, #0x0                   	// #0
  403a7c:	bl	401ca0 <dcgettext@plt>
  403a80:	bl	401ce0 <printf@plt>
  403a84:	adrp	x1, 404000 <ferror@plt+0x2280>
  403a88:	add	x1, x1, #0xd48
  403a8c:	mov	w2, #0x5                   	// #5
  403a90:	mov	x0, #0x0                   	// #0
  403a94:	bl	401ca0 <dcgettext@plt>
  403a98:	bl	401ce0 <printf@plt>
  403a9c:	mov	w0, #0x0                   	// #0
  403aa0:	bl	401960 <exit@plt>
  403aa4:	and	x2, x0, #0xf000
  403aa8:	cmp	x2, #0x4, lsl #12
  403aac:	b.eq	403bac <ferror@plt+0x1e2c>  // b.none
  403ab0:	cmp	x2, #0xa, lsl #12
  403ab4:	b.eq	403bb4 <ferror@plt+0x1e34>  // b.none
  403ab8:	cmp	x2, #0x6, lsl #12
  403abc:	b.eq	403bbc <ferror@plt+0x1e3c>  // b.none
  403ac0:	cmp	x2, #0x2, lsl #12
  403ac4:	b.eq	403bc4 <ferror@plt+0x1e44>  // b.none
  403ac8:	cmp	x2, #0xc, lsl #12
  403acc:	b.eq	403bcc <ferror@plt+0x1e4c>  // b.none
  403ad0:	cmp	x2, #0x1, lsl #12
  403ad4:	mov	w3, #0x2d                  	// #45
  403ad8:	mov	w2, #0x70                  	// #112
  403adc:	csel	w2, w2, w3, eq  // eq = none
  403ae0:	tst	x0, #0x100
  403ae4:	mov	w5, #0x72                  	// #114
  403ae8:	strb	w2, [x1]
  403aec:	mov	w2, #0x2d                  	// #45
  403af0:	csel	w3, w5, w2, ne  // ne = any
  403af4:	tst	x0, #0x80
  403af8:	mov	w4, #0x77                  	// #119
  403afc:	strb	w3, [x1, #1]
  403b00:	csel	w3, w4, w2, ne  // ne = any
  403b04:	tst	x0, #0x40
  403b08:	strb	w3, [x1, #2]
  403b0c:	mov	w3, #0x78                  	// #120
  403b10:	csel	w7, w3, w2, ne  // ne = any
  403b14:	tst	x0, #0x20
  403b18:	csel	w6, w5, w2, ne  // ne = any
  403b1c:	tst	x0, #0x10
  403b20:	strb	w6, [x1, #4]
  403b24:	csel	w6, w4, w2, ne  // ne = any
  403b28:	tst	x0, #0x8
  403b2c:	strb	w6, [x1, #5]
  403b30:	csel	w6, w3, w2, ne  // ne = any
  403b34:	tst	x0, #0x4
  403b38:	csel	w5, w5, w2, ne  // ne = any
  403b3c:	tst	x0, #0x2
  403b40:	csel	w4, w4, w2, ne  // ne = any
  403b44:	tst	x0, #0x1
  403b48:	csel	w2, w3, w2, ne  // ne = any
  403b4c:	strb	w7, [x1, #3]
  403b50:	strb	w6, [x1, #6]
  403b54:	strb	w5, [x1, #7]
  403b58:	strb	w4, [x1, #8]
  403b5c:	strb	w2, [x1, #9]
  403b60:	tbz	w0, #11, 403b78 <ferror@plt+0x1df8>
  403b64:	cmp	w7, w3
  403b68:	mov	w4, #0x73                  	// #115
  403b6c:	mov	w3, #0x53                  	// #83
  403b70:	csel	w3, w3, w4, ne  // ne = any
  403b74:	strb	w3, [x1, #3]
  403b78:	tbz	w0, #10, 403b90 <ferror@plt+0x1e10>
  403b7c:	cmp	w6, #0x78
  403b80:	mov	w3, #0x53                  	// #83
  403b84:	mov	w4, #0x73                  	// #115
  403b88:	csel	w3, w3, w4, ne  // ne = any
  403b8c:	strb	w3, [x1, #6]
  403b90:	tbz	w0, #9, 403ba8 <ferror@plt+0x1e28>
  403b94:	cmp	w2, #0x78
  403b98:	mov	w0, #0x54                  	// #84
  403b9c:	mov	w2, #0x74                  	// #116
  403ba0:	csel	w0, w0, w2, ne  // ne = any
  403ba4:	strb	w0, [x1, #9]
  403ba8:	ret
  403bac:	mov	w2, #0x64                  	// #100
  403bb0:	b	403ae0 <ferror@plt+0x1d60>
  403bb4:	mov	w2, #0x6c                  	// #108
  403bb8:	b	403ae0 <ferror@plt+0x1d60>
  403bbc:	mov	w2, #0x62                  	// #98
  403bc0:	b	403ae0 <ferror@plt+0x1d60>
  403bc4:	mov	w2, #0x63                  	// #99
  403bc8:	b	403ae0 <ferror@plt+0x1d60>
  403bcc:	mov	w2, #0x73                  	// #115
  403bd0:	b	403ae0 <ferror@plt+0x1d60>
  403bd4:	stp	x29, x30, [sp, #-48]!
  403bd8:	mov	x29, sp
  403bdc:	stp	x19, x20, [sp, #16]
  403be0:	mov	x19, x0
  403be4:	str	x21, [sp, #32]
  403be8:	cbz	x0, 403c24 <ferror@plt+0x1ea4>
  403bec:	mov	x1, #0x0                   	// #0
  403bf0:	ldr	x2, [x19, x1, lsl #3]
  403bf4:	add	w0, w1, #0x1
  403bf8:	add	x1, x1, #0x1
  403bfc:	cbnz	x2, 403bf0 <ferror@plt+0x1e70>
  403c00:	sbfiz	x0, x0, #3, #32
  403c04:	bl	401a90 <xmalloc@plt>
  403c08:	mov	x20, x0
  403c0c:	mov	x21, #0x0                   	// #0
  403c10:	ldr	x0, [x19, x21]
  403c14:	add	x1, x20, x21
  403c18:	cbnz	x0, 403c38 <ferror@plt+0x1eb8>
  403c1c:	mov	x19, x20
  403c20:	str	xzr, [x1]
  403c24:	mov	x0, x19
  403c28:	ldp	x19, x20, [sp, #16]
  403c2c:	ldr	x21, [sp, #32]
  403c30:	ldp	x29, x30, [sp], #48
  403c34:	ret
  403c38:	bl	401ac0 <xstrdup@plt>
  403c3c:	str	x0, [x20, x21]
  403c40:	add	x21, x21, #0x8
  403c44:	b	403c10 <ferror@plt+0x1e90>
  403c48:	cbnz	x0, 403c70 <ferror@plt+0x1ef0>
  403c4c:	ret
  403c50:	add	x20, x20, #0x8
  403c54:	bl	401c00 <free@plt>
  403c58:	ldr	x0, [x20]
  403c5c:	cbnz	x0, 403c50 <ferror@plt+0x1ed0>
  403c60:	mov	x0, x19
  403c64:	ldp	x19, x20, [sp, #16]
  403c68:	ldp	x29, x30, [sp], #32
  403c6c:	b	401c00 <free@plt>
  403c70:	stp	x29, x30, [sp, #-32]!
  403c74:	mov	x29, sp
  403c78:	stp	x19, x20, [sp, #16]
  403c7c:	mov	x19, x0
  403c80:	mov	x20, x0
  403c84:	b	403c58 <ferror@plt+0x1ed8>
  403c88:	stp	x29, x30, [sp, #-112]!
  403c8c:	mov	x29, sp
  403c90:	stp	x19, x20, [sp, #16]
  403c94:	mov	x19, x0
  403c98:	stp	x21, x22, [sp, #32]
  403c9c:	stp	x23, x24, [sp, #48]
  403ca0:	stp	x25, x26, [sp, #64]
  403ca4:	stp	x27, x28, [sp, #80]
  403ca8:	cbz	x0, 403d78 <ferror@plt+0x1ff8>
  403cac:	adrp	x21, 415000 <ferror@plt+0x13280>
  403cb0:	bl	401930 <strlen@plt>
  403cb4:	add	x0, x0, #0x1
  403cb8:	bl	401a90 <xmalloc@plt>
  403cbc:	ldr	x23, [x21, #4056]
  403cc0:	mov	x20, x0
  403cc4:	mov	x28, #0x0                   	// #0
  403cc8:	mov	x24, #0x0                   	// #0
  403ccc:	mov	w22, #0x0                   	// #0
  403cd0:	mov	w25, #0x0                   	// #0
  403cd4:	mov	w26, #0x0                   	// #0
  403cd8:	mov	w27, #0x0                   	// #0
  403cdc:	ldr	x1, [x21, #4056]
  403ce0:	ldrb	w0, [x19]
  403ce4:	ldrh	w0, [x1, x0, lsl #1]
  403ce8:	tbnz	w0, #6, 403d98 <ferror@plt+0x2018>
  403cec:	cbz	w22, 403cfc <ferror@plt+0x1f7c>
  403cf0:	sub	w0, w22, #0x1
  403cf4:	cmp	w0, w28
  403cf8:	b.gt	403d14 <ferror@plt+0x1f94>
  403cfc:	cbnz	x24, 403da0 <ferror@plt+0x2020>
  403d00:	mov	x0, #0x40                  	// #64
  403d04:	bl	401a90 <xmalloc@plt>
  403d08:	mov	x24, x0
  403d0c:	mov	w22, #0x8                   	// #8
  403d10:	str	xzr, [x24, x28, lsl #3]
  403d14:	mov	w0, w25
  403d18:	mov	x1, x20
  403d1c:	ldrb	w2, [x19]
  403d20:	cbnz	w2, 403db8 <ferror@plt+0x2038>
  403d24:	mov	w25, w0
  403d28:	lsl	x2, x28, #3
  403d2c:	strb	wzr, [x1]
  403d30:	add	x1, x24, x28, lsl #3
  403d34:	mov	x0, x20
  403d38:	stp	x1, x2, [sp, #96]
  403d3c:	bl	401ac0 <xstrdup@plt>
  403d40:	ldp	x1, x2, [sp, #96]
  403d44:	str	x0, [x24, x2]
  403d48:	adrp	x0, 415000 <ferror@plt+0x13280>
  403d4c:	str	xzr, [x1, #8]
  403d50:	ldr	x2, [x0, #4056]
  403d54:	ldrb	w1, [x19]
  403d58:	ldrb	w0, [x19]
  403d5c:	ldrh	w1, [x2, x1, lsl #1]
  403d60:	tbnz	w1, #6, 403e64 <ferror@plt+0x20e4>
  403d64:	add	x28, x28, #0x1
  403d68:	cbnz	w0, 403cdc <ferror@plt+0x1f5c>
  403d6c:	mov	x19, x24
  403d70:	mov	x0, x20
  403d74:	bl	401c00 <free@plt>
  403d78:	mov	x0, x19
  403d7c:	ldp	x19, x20, [sp, #16]
  403d80:	ldp	x21, x22, [sp, #32]
  403d84:	ldp	x23, x24, [sp, #48]
  403d88:	ldp	x25, x26, [sp, #64]
  403d8c:	ldp	x27, x28, [sp, #80]
  403d90:	ldp	x29, x30, [sp], #112
  403d94:	ret
  403d98:	add	x19, x19, #0x1
  403d9c:	b	403ce0 <ferror@plt+0x1f60>
  403da0:	lsl	w22, w22, #1
  403da4:	mov	x0, x24
  403da8:	sbfiz	x1, x22, #3, #32
  403dac:	bl	401a30 <xrealloc@plt>
  403db0:	mov	x24, x0
  403db4:	b	403d10 <ferror@plt+0x1f90>
  403db8:	ldrh	w4, [x23, w2, sxtw #1]
  403dbc:	tbz	w4, #6, 403dcc <ferror@plt+0x204c>
  403dc0:	orr	w25, w27, w26
  403dc4:	orr	w25, w25, w0
  403dc8:	cbz	w25, 403e58 <ferror@plt+0x20d8>
  403dcc:	cbz	w0, 403de0 <ferror@plt+0x2060>
  403dd0:	mov	w0, #0x0                   	// #0
  403dd4:	strb	w2, [x1], #1
  403dd8:	add	x19, x19, #0x1
  403ddc:	b	403d1c <ferror@plt+0x1f9c>
  403de0:	cmp	w2, #0x5c
  403de4:	b.eq	403e34 <ferror@plt+0x20b4>  // b.none
  403de8:	cbz	w27, 403dfc <ferror@plt+0x207c>
  403dec:	cmp	w2, #0x27
  403df0:	b.eq	403e2c <ferror@plt+0x20ac>  // b.none
  403df4:	strb	w2, [x1], #1
  403df8:	b	403dd8 <ferror@plt+0x2058>
  403dfc:	cbz	w26, 403e14 <ferror@plt+0x2094>
  403e00:	cmp	w2, #0x22
  403e04:	b.ne	403dd0 <ferror@plt+0x2050>  // b.any
  403e08:	mov	w0, w27
  403e0c:	mov	w26, #0x0                   	// #0
  403e10:	b	403dd8 <ferror@plt+0x2058>
  403e14:	cmp	w2, #0x27
  403e18:	b.eq	403e3c <ferror@plt+0x20bc>  // b.none
  403e1c:	cmp	w2, #0x22
  403e20:	b.eq	403e48 <ferror@plt+0x20c8>  // b.none
  403e24:	mov	w0, w26
  403e28:	strb	w2, [x1], #1
  403e2c:	mov	w27, #0x0                   	// #0
  403e30:	b	403dd8 <ferror@plt+0x2058>
  403e34:	mov	w0, #0x1                   	// #1
  403e38:	b	403dd8 <ferror@plt+0x2058>
  403e3c:	mov	w0, w26
  403e40:	mov	w27, #0x1                   	// #1
  403e44:	b	403dd8 <ferror@plt+0x2058>
  403e48:	mov	w0, w26
  403e4c:	mov	w27, w26
  403e50:	mov	w26, #0x1                   	// #1
  403e54:	b	403dd8 <ferror@plt+0x2058>
  403e58:	mov	w26, #0x0                   	// #0
  403e5c:	mov	w27, #0x0                   	// #0
  403e60:	b	403d28 <ferror@plt+0x1fa8>
  403e64:	add	x19, x19, #0x1
  403e68:	b	403d54 <ferror@plt+0x1fd4>
  403e6c:	cbz	x1, 403f38 <ferror@plt+0x21b8>
  403e70:	stp	x29, x30, [sp, #-64]!
  403e74:	mov	x29, sp
  403e78:	stp	x23, x24, [sp, #48]
  403e7c:	adrp	x23, 415000 <ferror@plt+0x13280>
  403e80:	mov	x24, #0x21                  	// #33
  403e84:	ldr	x23, [x23, #4056]
  403e88:	stp	x19, x20, [sp, #16]
  403e8c:	mov	x20, x0
  403e90:	mov	x19, x1
  403e94:	movk	x24, #0x400, lsl #48
  403e98:	stp	x21, x22, [sp, #32]
  403e9c:	ldr	x21, [x20]
  403ea0:	cbnz	x21, 403f14 <ferror@plt+0x2194>
  403ea4:	mov	w0, #0x0                   	// #0
  403ea8:	b	403ee4 <ferror@plt+0x2164>
  403eac:	ldrh	w0, [x23, w22, sxtw #1]
  403eb0:	tbnz	w0, #6, 403ef8 <ferror@plt+0x2178>
  403eb4:	sub	w1, w22, #0x22
  403eb8:	and	w1, w1, #0xff
  403ebc:	cmp	w1, #0x3a
  403ec0:	b.hi	403ecc <ferror@plt+0x214c>  // b.pmore
  403ec4:	lsr	x1, x24, x1
  403ec8:	tbnz	w1, #0, 403ef8 <ferror@plt+0x2178>
  403ecc:	mov	x1, x19
  403ed0:	mov	w0, w22
  403ed4:	bl	4019d0 <fputc@plt>
  403ed8:	cmn	w0, #0x1
  403edc:	b.ne	403f10 <ferror@plt+0x2190>  // b.any
  403ee0:	mov	w0, #0x1                   	// #1
  403ee4:	ldp	x19, x20, [sp, #16]
  403ee8:	ldp	x21, x22, [sp, #32]
  403eec:	ldp	x23, x24, [sp, #48]
  403ef0:	ldp	x29, x30, [sp], #64
  403ef4:	ret
  403ef8:	mov	x1, x19
  403efc:	mov	w0, #0x5c                  	// #92
  403f00:	bl	4019d0 <fputc@plt>
  403f04:	cmn	w0, #0x1
  403f08:	b.ne	403ecc <ferror@plt+0x214c>  // b.any
  403f0c:	b	403ee0 <ferror@plt+0x2160>
  403f10:	add	x21, x21, #0x1
  403f14:	ldrb	w22, [x21]
  403f18:	cbnz	w22, 403eac <ferror@plt+0x212c>
  403f1c:	mov	x1, x19
  403f20:	mov	w0, #0xa                   	// #10
  403f24:	bl	4019d0 <fputc@plt>
  403f28:	cmn	w0, #0x1
  403f2c:	b.eq	403ee0 <ferror@plt+0x2160>  // b.none
  403f30:	add	x20, x20, #0x8
  403f34:	b	403e9c <ferror@plt+0x211c>
  403f38:	mov	w0, #0x1                   	// #1
  403f3c:	ret
  403f40:	stp	x29, x30, [sp, #-272]!
  403f44:	mov	x29, sp
  403f48:	stp	x21, x22, [sp, #32]
  403f4c:	mov	x21, x0
  403f50:	mov	w0, #0x7d0                 	// #2000
  403f54:	str	w0, [sp, #108]
  403f58:	add	x0, sp, #0x90
  403f5c:	str	x0, [sp, #120]
  403f60:	adrp	x0, 415000 <ferror@plt+0x13280>
  403f64:	stp	x27, x28, [sp, #80]
  403f68:	ldr	x28, [x1]
  403f6c:	stp	x19, x20, [sp, #16]
  403f70:	mov	x19, x1
  403f74:	ldr	x0, [x0, #4056]
  403f78:	stp	x23, x24, [sp, #48]
  403f7c:	stp	x25, x26, [sp, #64]
  403f80:	mov	w26, #0x0                   	// #0
  403f84:	str	x0, [sp, #128]
  403f88:	ldr	w0, [x21]
  403f8c:	add	w22, w26, #0x1
  403f90:	cmp	w0, w22
  403f94:	b.gt	403fb4 <ferror@plt+0x2234>
  403f98:	ldp	x19, x20, [sp, #16]
  403f9c:	ldp	x21, x22, [sp, #32]
  403fa0:	ldp	x23, x24, [sp, #48]
  403fa4:	ldp	x25, x26, [sp, #64]
  403fa8:	ldp	x27, x28, [sp, #80]
  403fac:	ldp	x29, x30, [sp], #272
  403fb0:	ret
  403fb4:	ldr	x0, [x19]
  403fb8:	sbfiz	x25, x22, #3, #32
  403fbc:	sxtw	x1, w22
  403fc0:	str	x1, [sp, #112]
  403fc4:	ldr	x20, [x0, x25]
  403fc8:	ldrb	w1, [x20]
  403fcc:	cmp	w1, #0x40
  403fd0:	b.ne	4041b4 <ferror@plt+0x2434>  // b.any
  403fd4:	ldr	w1, [sp, #108]
  403fd8:	subs	w1, w1, #0x1
  403fdc:	str	w1, [sp, #108]
  403fe0:	b.ne	404008 <ferror@plt+0x2288>  // b.any
  403fe4:	ldr	x2, [x0]
  403fe8:	adrp	x1, 404000 <ferror@plt+0x2280>
  403fec:	add	x1, x1, #0xe0c
  403ff0:	adrp	x0, 415000 <ferror@plt+0x13280>
  403ff4:	ldr	x0, [x0, #4048]
  403ff8:	ldr	x0, [x0]
  403ffc:	bl	401d60 <fprintf@plt>
  404000:	mov	w0, #0x1                   	// #1
  404004:	bl	401c60 <xexit@plt>
  404008:	ldr	x1, [sp, #120]
  40400c:	add	x20, x20, #0x1
  404010:	mov	x0, x20
  404014:	bl	4044f8 <ferror@plt+0x2778>
  404018:	tbnz	w0, #31, 4041b4 <ferror@plt+0x2434>
  40401c:	ldr	w0, [sp, #160]
  404020:	and	w0, w0, #0xf000
  404024:	cmp	w0, #0x4, lsl #12
  404028:	b.ne	404040 <ferror@plt+0x22c0>  // b.any
  40402c:	ldr	x0, [x19]
  404030:	adrp	x1, 404000 <ferror@plt+0x2280>
  404034:	add	x1, x1, #0xe35
  404038:	ldr	x2, [x0]
  40403c:	b	403ff0 <ferror@plt+0x2270>
  404040:	adrp	x0, 404000 <ferror@plt+0x2280>
  404044:	add	x1, x0, #0x8e0
  404048:	mov	x0, x20
  40404c:	bl	401a20 <fopen@plt>
  404050:	mov	x20, x0
  404054:	cbz	x0, 4041b4 <ferror@plt+0x2434>
  404058:	mov	w2, #0x2                   	// #2
  40405c:	mov	x1, #0x0                   	// #0
  404060:	bl	401b50 <fseek@plt>
  404064:	cmn	w0, #0x1
  404068:	b.eq	4041ac <ferror@plt+0x242c>  // b.none
  40406c:	mov	x0, x20
  404070:	bl	4019a0 <ftell@plt>
  404074:	mov	x24, x0
  404078:	cmn	x0, #0x1
  40407c:	b.eq	4041ac <ferror@plt+0x242c>  // b.none
  404080:	mov	x0, x20
  404084:	mov	w2, #0x0                   	// #0
  404088:	mov	x1, #0x0                   	// #0
  40408c:	bl	401b50 <fseek@plt>
  404090:	cmn	w0, #0x1
  404094:	b.eq	4041ac <ferror@plt+0x242c>  // b.none
  404098:	add	x0, x24, #0x1
  40409c:	bl	401a90 <xmalloc@plt>
  4040a0:	mov	x3, x20
  4040a4:	mov	x23, x0
  4040a8:	mov	x2, x24
  4040ac:	mov	x1, #0x1                   	// #1
  4040b0:	bl	401be0 <fread@plt>
  4040b4:	mov	x27, x0
  4040b8:	cmp	x24, x0
  4040bc:	b.ne	4041a0 <ferror@plt+0x2420>  // b.any
  4040c0:	mov	x0, x23
  4040c4:	strb	wzr, [x23, x27]
  4040c8:	ldrb	w1, [x0]
  4040cc:	cbz	w1, 4041cc <ferror@plt+0x244c>
  4040d0:	ldr	x2, [sp, #128]
  4040d4:	ldrh	w1, [x2, w1, sxtw #1]
  4040d8:	tbnz	w1, #6, 4041bc <ferror@plt+0x243c>
  4040dc:	mov	x0, x23
  4040e0:	bl	403c88 <ferror@plt+0x1f08>
  4040e4:	mov	x24, x0
  4040e8:	ldr	x0, [x19]
  4040ec:	cmp	x0, x28
  4040f0:	b.ne	404100 <ferror@plt+0x2380>  // b.any
  4040f4:	mov	x0, x28
  4040f8:	bl	403bd4 <ferror@plt+0x1e54>
  4040fc:	str	x0, [x19]
  404100:	mov	x27, #0x0                   	// #0
  404104:	ldr	x0, [x24, x27, lsl #3]
  404108:	lsl	x4, x27, #3
  40410c:	cbnz	x0, 4041c4 <ferror@plt+0x2444>
  404110:	ldr	x0, [x19]
  404114:	str	x4, [sp, #136]
  404118:	ldr	x0, [x0, x25]
  40411c:	bl	401c00 <free@plt>
  404120:	ldrsw	x1, [x21]
  404124:	ldr	x0, [x19]
  404128:	add	x1, x1, #0x1
  40412c:	add	x1, x1, x27
  404130:	lsl	x1, x1, #3
  404134:	bl	401a30 <xrealloc@plt>
  404138:	ldr	x3, [sp, #112]
  40413c:	add	x1, x25, #0x8
  404140:	ldr	w2, [x21]
  404144:	add	x1, x0, x1
  404148:	add	x5, x3, x27
  40414c:	str	x0, [x19]
  404150:	sub	w2, w2, w22
  404154:	mov	w22, w26
  404158:	add	x0, x0, x5, lsl #3
  40415c:	sbfiz	x2, x2, #3, #32
  404160:	bl	401910 <memmove@plt>
  404164:	ldr	x4, [sp, #136]
  404168:	mov	x1, x24
  40416c:	ldr	x0, [x19]
  404170:	mov	x2, x4
  404174:	add	x0, x0, x25
  404178:	bl	401900 <memcpy@plt>
  40417c:	ldr	w0, [x21]
  404180:	sub	w0, w0, #0x1
  404184:	add	w3, w0, w27
  404188:	str	w3, [x21]
  40418c:	mov	x0, x24
  404190:	bl	401c00 <free@plt>
  404194:	mov	x0, x23
  404198:	bl	401c00 <free@plt>
  40419c:	b	4041ac <ferror@plt+0x242c>
  4041a0:	mov	x0, x20
  4041a4:	bl	401d80 <ferror@plt>
  4041a8:	cbz	w0, 4040c0 <ferror@plt+0x2340>
  4041ac:	mov	x0, x20
  4041b0:	bl	401a00 <fclose@plt>
  4041b4:	mov	w26, w22
  4041b8:	b	403f88 <ferror@plt+0x2208>
  4041bc:	add	x0, x0, #0x1
  4041c0:	b	4040c8 <ferror@plt+0x2348>
  4041c4:	add	x27, x27, #0x1
  4041c8:	b	404104 <ferror@plt+0x2384>
  4041cc:	mov	x0, #0x8                   	// #8
  4041d0:	bl	401a90 <xmalloc@plt>
  4041d4:	mov	x24, x0
  4041d8:	str	xzr, [x0]
  4041dc:	b	4040e8 <ferror@plt+0x2368>
  4041e0:	cbz	x0, 404200 <ferror@plt+0x2480>
  4041e4:	sub	x1, x0, #0x8
  4041e8:	mov	x2, #0x0                   	// #0
  4041ec:	mov	w0, w2
  4041f0:	add	x2, x2, #0x1
  4041f4:	ldr	x3, [x1, x2, lsl #3]
  4041f8:	cbnz	x3, 4041ec <ferror@plt+0x246c>
  4041fc:	ret
  404200:	mov	w0, #0x0                   	// #0
  404204:	b	4041fc <ferror@plt+0x247c>
  404208:	cbnz	x1, 404240 <ferror@plt+0x24c0>
  40420c:	stp	x29, x30, [sp, #-32]!
  404210:	mov	x29, sp
  404214:	str	x19, [sp, #16]
  404218:	mov	x19, x0
  40421c:	cbz	x0, 404230 <ferror@plt+0x24b0>
  404220:	mov	w1, #0x7                   	// #7
  404224:	bl	401b70 <access@plt>
  404228:	cmp	w0, #0x0
  40422c:	csel	x1, xzr, x19, ne  // ne = any
  404230:	mov	x0, x1
  404234:	ldr	x19, [sp, #16]
  404238:	ldp	x29, x30, [sp], #32
  40423c:	ret
  404240:	mov	x0, x1
  404244:	ret
  404248:	stp	x29, x30, [sp, #-48]!
  40424c:	mov	x29, sp
  404250:	stp	x21, x22, [sp, #32]
  404254:	adrp	x21, 416000 <ferror@plt+0x14280>
  404258:	ldr	x0, [x21, #2168]
  40425c:	stp	x19, x20, [sp, #16]
  404260:	cbnz	x0, 404328 <ferror@plt+0x25a8>
  404264:	adrp	x0, 404000 <ferror@plt+0x2280>
  404268:	add	x0, x0, #0xe60
  40426c:	bl	401d20 <getenv@plt>
  404270:	mov	x1, #0x0                   	// #0
  404274:	bl	404208 <ferror@plt+0x2488>
  404278:	mov	x19, x0
  40427c:	adrp	x0, 404000 <ferror@plt+0x2280>
  404280:	add	x0, x0, #0xe67
  404284:	bl	401d20 <getenv@plt>
  404288:	mov	x1, x19
  40428c:	bl	404208 <ferror@plt+0x2488>
  404290:	mov	x19, x0
  404294:	adrp	x0, 404000 <ferror@plt+0x2280>
  404298:	add	x0, x0, #0xe6b
  40429c:	bl	401d20 <getenv@plt>
  4042a0:	mov	x1, x19
  4042a4:	bl	404208 <ferror@plt+0x2488>
  4042a8:	adrp	x19, 404000 <ferror@plt+0x2280>
  4042ac:	mov	x1, x0
  4042b0:	add	x19, x19, #0xea0
  4042b4:	adrp	x0, 404000 <ferror@plt+0x2280>
  4042b8:	add	x0, x0, #0xe70
  4042bc:	bl	404208 <ferror@plt+0x2488>
  4042c0:	mov	x1, x0
  4042c4:	mov	x0, x19
  4042c8:	bl	404208 <ferror@plt+0x2488>
  4042cc:	mov	x1, x0
  4042d0:	add	x0, x19, #0x9
  4042d4:	bl	404208 <ferror@plt+0x2488>
  4042d8:	mov	x1, x0
  4042dc:	add	x0, x19, #0x12
  4042e0:	bl	404208 <ferror@plt+0x2488>
  4042e4:	mov	x19, x0
  4042e8:	cbnz	x0, 4042f4 <ferror@plt+0x2574>
  4042ec:	adrp	x19, 404000 <ferror@plt+0x2280>
  4042f0:	add	x19, x19, #0xe5e
  4042f4:	mov	x0, x19
  4042f8:	bl	401930 <strlen@plt>
  4042fc:	mov	x20, x0
  404300:	add	w0, w0, #0x2
  404304:	bl	401a90 <xmalloc@plt>
  404308:	mov	x22, x0
  40430c:	mov	x1, x19
  404310:	bl	401c40 <strcpy@plt>
  404314:	mov	w0, #0x2f                  	// #47
  404318:	str	x22, [x21, #2168]
  40431c:	strb	w0, [x22, w20, uxtw]
  404320:	add	w20, w20, #0x1
  404324:	strb	wzr, [x22, x20]
  404328:	ldr	x0, [x21, #2168]
  40432c:	ldp	x19, x20, [sp, #16]
  404330:	ldp	x21, x22, [sp, #32]
  404334:	ldp	x29, x30, [sp], #48
  404338:	ret
  40433c:	stp	x29, x30, [sp, #-80]!
  404340:	mov	x29, sp
  404344:	stp	x19, x20, [sp, #16]
  404348:	mov	x20, x0
  40434c:	mov	x19, x1
  404350:	stp	x21, x22, [sp, #32]
  404354:	stp	x23, x24, [sp, #48]
  404358:	str	x25, [sp, #64]
  40435c:	bl	404248 <ferror@plt+0x24c8>
  404360:	mov	x24, x0
  404364:	cbnz	x20, 404370 <ferror@plt+0x25f0>
  404368:	adrp	x20, 404000 <ferror@plt+0x2280>
  40436c:	add	x20, x20, #0xe75
  404370:	cbnz	x19, 40437c <ferror@plt+0x25fc>
  404374:	adrp	x19, 404000 <ferror@plt+0x2280>
  404378:	add	x19, x19, #0x805
  40437c:	mov	x0, x24
  404380:	bl	401930 <strlen@plt>
  404384:	mov	x21, x0
  404388:	mov	x0, x20
  40438c:	bl	401930 <strlen@plt>
  404390:	mov	x23, x0
  404394:	mov	x0, x19
  404398:	bl	401930 <strlen@plt>
  40439c:	mov	x25, x0
  4043a0:	sxtw	x23, w23
  4043a4:	sxtw	x22, w21
  4043a8:	add	x0, x23, #0x7
  4043ac:	sxtw	x1, w25
  4043b0:	add	x21, x1, w21, sxtw
  4043b4:	add	x0, x0, x21
  4043b8:	bl	401a90 <xmalloc@plt>
  4043bc:	mov	x21, x0
  4043c0:	mov	x1, x24
  4043c4:	bl	401c40 <strcpy@plt>
  4043c8:	mov	x1, x20
  4043cc:	add	x0, x21, x22
  4043d0:	add	x22, x22, x23
  4043d4:	bl	401c40 <strcpy@plt>
  4043d8:	add	x0, x21, x22
  4043dc:	adrp	x1, 404000 <ferror@plt+0x2280>
  4043e0:	add	x22, x22, #0x6
  4043e4:	add	x1, x1, #0xa34
  4043e8:	bl	401c40 <strcpy@plt>
  4043ec:	mov	x1, x19
  4043f0:	add	x0, x21, x22
  4043f4:	bl	401c40 <strcpy@plt>
  4043f8:	mov	w1, w25
  4043fc:	mov	x0, x21
  404400:	bl	401920 <mkstemps@plt>
  404404:	cmn	w0, #0x1
  404408:	b.ne	404440 <ferror@plt+0x26c0>  // b.any
  40440c:	adrp	x0, 415000 <ferror@plt+0x13280>
  404410:	ldr	x0, [x0, #4048]
  404414:	ldr	x19, [x0]
  404418:	bl	401d10 <__errno_location@plt>
  40441c:	ldr	w0, [x0]
  404420:	bl	401ae0 <strerror@plt>
  404424:	mov	x3, x0
  404428:	adrp	x1, 404000 <ferror@plt+0x2280>
  40442c:	mov	x2, x24
  404430:	add	x1, x1, #0xe78
  404434:	mov	x0, x19
  404438:	bl	401d60 <fprintf@plt>
  40443c:	bl	401b60 <abort@plt>
  404440:	bl	401af0 <close@plt>
  404444:	cbnz	w0, 40443c <ferror@plt+0x26bc>
  404448:	mov	x0, x21
  40444c:	ldp	x19, x20, [sp, #16]
  404450:	ldp	x21, x22, [sp, #32]
  404454:	ldp	x23, x24, [sp, #48]
  404458:	ldr	x25, [sp, #64]
  40445c:	ldp	x29, x30, [sp], #80
  404460:	ret
  404464:	mov	x1, x0
  404468:	mov	x0, #0x0                   	// #0
  40446c:	b	40433c <ferror@plt+0x25bc>
  404470:	stp	x29, x30, [sp, #-64]!
  404474:	mov	x29, sp
  404478:	stp	x19, x20, [sp, #16]
  40447c:	adrp	x20, 415000 <ferror@plt+0x13280>
  404480:	add	x20, x20, #0xdb0
  404484:	stp	x21, x22, [sp, #32]
  404488:	adrp	x21, 415000 <ferror@plt+0x13280>
  40448c:	add	x21, x21, #0xda8
  404490:	sub	x20, x20, x21
  404494:	mov	w22, w0
  404498:	stp	x23, x24, [sp, #48]
  40449c:	mov	x23, x1
  4044a0:	mov	x24, x2
  4044a4:	bl	4018c8 <memcpy@plt-0x38>
  4044a8:	cmp	xzr, x20, asr #3
  4044ac:	b.eq	4044d8 <ferror@plt+0x2758>  // b.none
  4044b0:	asr	x20, x20, #3
  4044b4:	mov	x19, #0x0                   	// #0
  4044b8:	ldr	x3, [x21, x19, lsl #3]
  4044bc:	mov	x2, x24
  4044c0:	add	x19, x19, #0x1
  4044c4:	mov	x1, x23
  4044c8:	mov	w0, w22
  4044cc:	blr	x3
  4044d0:	cmp	x20, x19
  4044d4:	b.ne	4044b8 <ferror@plt+0x2738>  // b.any
  4044d8:	ldp	x19, x20, [sp, #16]
  4044dc:	ldp	x21, x22, [sp, #32]
  4044e0:	ldp	x23, x24, [sp, #48]
  4044e4:	ldp	x29, x30, [sp], #64
  4044e8:	ret
  4044ec:	nop
  4044f0:	ret
  4044f4:	nop
  4044f8:	mov	x2, x1
  4044fc:	mov	x1, x0
  404500:	mov	w0, #0x0                   	// #0
  404504:	b	401d40 <__xstat@plt>

Disassembly of section .fini:

0000000000404508 <.fini>:
  404508:	stp	x29, x30, [sp, #-16]!
  40450c:	mov	x29, sp
  404510:	ldp	x29, x30, [sp], #16
  404514:	ret
