============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 10 2024  02:29:46 pm
  Module:                 single_port_ram
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-4466 ps) Late External Delay Assertion at pin data_pad[0]
          Group: I2O
     Startpoint: (R) data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[0]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6485                  
             Slack:=   -4466                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_120 
  output_delay             3931            RAM_Constraints.sdc_line_139 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[0]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 2: VIOLATED (-4466 ps) Late External Delay Assertion at pin data_pad[1]
          Group: I2O
     Startpoint: (R) data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[1]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6485                  
             Slack:=   -4466                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_119 
  output_delay             3931            RAM_Constraints.sdc_line_138 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[1]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 3: VIOLATED (-4466 ps) Late External Delay Assertion at pin data_pad[2]
          Group: I2O
     Startpoint: (R) data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[2]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6485                  
             Slack:=   -4466                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_118 
  output_delay             3931            RAM_Constraints.sdc_line_137 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[2]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 4: VIOLATED (-4466 ps) Late External Delay Assertion at pin data_pad[3]
          Group: I2O
     Startpoint: (R) data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[3]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6485                  
             Slack:=   -4466                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_117 
  output_delay             3931            RAM_Constraints.sdc_line_136 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[3]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 5: VIOLATED (-4466 ps) Late External Delay Assertion at pin data_pad[4]
          Group: I2O
     Startpoint: (R) data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[4]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6485                  
             Slack:=   -4466                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_116 
  output_delay             3931            RAM_Constraints.sdc_line_135 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[4]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 6: VIOLATED (-4466 ps) Late External Delay Assertion at pin data_pad[5]
          Group: I2O
     Startpoint: (R) data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[5]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6485                  
             Slack:=   -4466                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_115 
  output_delay             3931            RAM_Constraints.sdc_line_134 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[5]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 7: VIOLATED (-4466 ps) Late External Delay Assertion at pin data_pad[6]
          Group: I2O
     Startpoint: (R) data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[6]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6485                  
             Slack:=   -4466                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_114 
  output_delay             3931            RAM_Constraints.sdc_line_133 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[6]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 8: VIOLATED (-4466 ps) Late External Delay Assertion at pin data_pad[7]
          Group: I2O
     Startpoint: (R) data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[7]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6485                  
             Slack:=   -4466                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_113 
  output_delay             3931            RAM_Constraints.sdc_line_132 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[7]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 9: MET (1003 ps) Setup Check with Pin ram_1/tempMem_reg[0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5262                  
             Slack:=    1003                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1493__6161/ZN   -       A2->ZN   F     nd03d1         4   35.9   717   496   10996    (-,-) 
  ram_1/g1484__5477/ZN   -       A2->ZN   R     nr02d1         8   88.2  2132  1129   12125    (-,-) 
  ram_1/g1446__6417/ZN   -       B1->ZN   F     aoi22d1        1    7.3   488   335   12461    (-,-) 
  ram_1/g1382__6161/ZN   -       A4->ZN   R     nd04d1         1    7.9   424   356   12816    (-,-) 
  ram_1/g1224__4319/Z    -       A->Z     R     aor211d1       1    5.5   169   196   13012    (-,-) 
  ram_1/tempMem_reg[0]/D -       -        R     dfnrq1         1      -     -     0   13012    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 10: MET (1003 ps) Setup Check with Pin ram_1/tempMem_reg[1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5262                  
             Slack:=    1003                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1493__6161/ZN   -       A2->ZN   F     nd03d1         4   35.9   717   496   10996    (-,-) 
  ram_1/g1484__5477/ZN   -       A2->ZN   R     nr02d1         8   88.2  2132  1129   12125    (-,-) 
  ram_1/g1452__4319/ZN   -       B1->ZN   F     aoi22d1        1    7.3   488   335   12461    (-,-) 
  ram_1/g1384__2883/ZN   -       A4->ZN   R     nd04d1         1    7.9   424   356   12816    (-,-) 
  ram_1/g1225__5526/Z    -       A->Z     R     aor211d1       1    5.5   169   196   13012    (-,-) 
  ram_1/tempMem_reg[1]/D -       -        R     dfnrq1         1      -     -     0   13012    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 11: MET (1003 ps) Setup Check with Pin ram_1/tempMem_reg[2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5262                  
             Slack:=    1003                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1493__6161/ZN   -       A2->ZN   F     nd03d1         4   35.9   717   496   10996    (-,-) 
  ram_1/g1484__5477/ZN   -       A2->ZN   R     nr02d1         8   88.2  2132  1129   12125    (-,-) 
  ram_1/g1459__2802/ZN   -       B1->ZN   F     aoi22d1        1    7.3   488   335   12461    (-,-) 
  ram_1/g1377__7482/ZN   -       A4->ZN   R     nd04d1         1    7.9   424   356   12816    (-,-) 
  ram_1/g1226__3680/Z    -       A->Z     R     aor211d1       1    5.5   169   196   13012    (-,-) 
  ram_1/tempMem_reg[2]/D -       -        R     dfnrq1         1      -     -     0   13012    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 12: MET (1003 ps) Setup Check with Pin ram_1/tempMem_reg[3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5262                  
             Slack:=    1003                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1493__6161/ZN   -       A2->ZN   F     nd03d1         4   35.9   717   496   10996    (-,-) 
  ram_1/g1484__5477/ZN   -       A2->ZN   R     nr02d1         8   88.2  2132  1129   12125    (-,-) 
  ram_1/g1451__6260/ZN   -       B1->ZN   F     aoi22d1        1    7.3   488   335   12461    (-,-) 
  ram_1/g1386__9945/ZN   -       A4->ZN   R     nd04d1         1    7.9   424   356   12816    (-,-) 
  ram_1/g1227__6260/Z    -       A->Z     R     aor211d1       1    5.5   169   196   13012    (-,-) 
  ram_1/tempMem_reg[3]/D -       -        R     dfnrq1         1      -     -     0   13012    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 13: MET (1003 ps) Setup Check with Pin ram_1/tempMem_reg[7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5262                  
             Slack:=    1003                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1493__6161/ZN   -       A2->ZN   F     nd03d1         4   35.9   717   496   10996    (-,-) 
  ram_1/g1484__5477/ZN   -       A2->ZN   R     nr02d1         8   88.2  2132  1129   12125    (-,-) 
  ram_1/g1413__6417/ZN   -       B1->ZN   F     aoi22d1        1    7.3   488   335   12461    (-,-) 
  ram_1/g1389__2346/ZN   -       A4->ZN   R     nd04d1         1    7.9   424   356   12816    (-,-) 
  ram_1/g1223__8428/Z    -       A->Z     R     aor211d1       1    5.5   169   196   13012    (-,-) 
  ram_1/tempMem_reg[7]/D -       -        R     dfnrq1         1      -     -     0   13012    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 14: MET (1003 ps) Setup Check with Pin ram_1/tempMem_reg[4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5262                  
             Slack:=    1003                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1493__6161/ZN   -       A2->ZN   F     nd03d1         4   35.9   717   496   10996    (-,-) 
  ram_1/g1484__5477/ZN   -       A2->ZN   R     nr02d1         8   88.2  2132  1129   12125    (-,-) 
  ram_1/g1470__6161/ZN   -       B1->ZN   F     aoi22d1        1    7.3   488   335   12461    (-,-) 
  ram_1/g1388__9315/ZN   -       A4->ZN   R     nd04d1         1    7.9   424   356   12816    (-,-) 
  ram_1/g1228__5107/Z    -       A->Z     R     aor211d1       1    5.5   169   196   13012    (-,-) 
  ram_1/tempMem_reg[4]/D -       -        R     dfnrq1         1      -     -     0   13012    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 15: MET (1003 ps) Setup Check with Pin ram_1/tempMem_reg[5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5262                  
             Slack:=    1003                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1493__6161/ZN   -       A2->ZN   F     nd03d1         4   35.9   717   496   10996    (-,-) 
  ram_1/g1484__5477/ZN   -       A2->ZN   R     nr02d1         8   88.2  2132  1129   12125    (-,-) 
  ram_1/g1410__1666/ZN   -       B1->ZN   F     aoi22d1        1    7.3   488   335   12461    (-,-) 
  ram_1/g1358__4733/ZN   -       A4->ZN   R     nd04d1         1    7.9   424   356   12816    (-,-) 
  ram_1/g1255__2398/Z    -       A->Z     R     aor211d1       1    5.5   169   196   13012    (-,-) 
  ram_1/tempMem_reg[5]/D -       -        R     dfnrq1         1      -     -     0   13012    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 16: MET (1003 ps) Setup Check with Pin ram_1/tempMem_reg[6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5262                  
             Slack:=    1003                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1493__6161/ZN   -       A2->ZN   F     nd03d1         4   35.9   717   496   10996    (-,-) 
  ram_1/g1484__5477/ZN   -       A2->ZN   R     nr02d1         8   88.2  2132  1129   12125    (-,-) 
  ram_1/g1406__9315/ZN   -       B1->ZN   F     aoi22d1        1    7.3   488   335   12461    (-,-) 
  ram_1/g1378__5115/ZN   -       A4->ZN   R     nd04d1         1    7.9   424   356   12816    (-,-) 
  ram_1/g1222__6783/Z    -       A->Z     R     aor211d1       1    5.5   169   196   13012    (-,-) 
  ram_1/tempMem_reg[6]/D -       -        R     dfnrq1         1      -     -     0   13012    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 17: MET (1658 ps) Setup Check with Pin ram_1/mem_reg[8][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[8][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4646                  
             Slack:=    1658                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1401__2802/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   284   10784    (-,-) 
  ram_1/g1370__6131/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11955    (-,-) 
  ram_1/g1339__3680/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12396    (-,-) 
  ram_1/mem_reg[8][6]/D -       -        F     dfnrq1         1      -     -     0   12396    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 18: MET (1658 ps) Setup Check with Pin ram_1/mem_reg[8][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[8][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4646                  
             Slack:=    1658                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1401__2802/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   284   10784    (-,-) 
  ram_1/g1370__6131/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11955    (-,-) 
  ram_1/g1338__6783/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12396    (-,-) 
  ram_1/mem_reg[8][5]/D -       -        F     dfnrq1         1      -     -     0   12396    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 19: MET (1658 ps) Setup Check with Pin ram_1/mem_reg[8][3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[8][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4646                  
             Slack:=    1658                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1401__2802/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   284   10784    (-,-) 
  ram_1/g1370__6131/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11955    (-,-) 
  ram_1/g1335__1666/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12396    (-,-) 
  ram_1/mem_reg[8][3]/D -       -        F     dfnrq1         1      -     -     0   12396    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 20: MET (1658 ps) Setup Check with Pin ram_1/mem_reg[8][2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[8][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4646                  
             Slack:=    1658                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1401__2802/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   284   10784    (-,-) 
  ram_1/g1370__6131/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11955    (-,-) 
  ram_1/g1332__1666/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12396    (-,-) 
  ram_1/mem_reg[8][2]/D -       -        F     dfnrq1         1      -     -     0   12396    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 21: MET (1658 ps) Setup Check with Pin ram_1/mem_reg[8][1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[8][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4646                  
             Slack:=    1658                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1401__2802/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   284   10784    (-,-) 
  ram_1/g1370__6131/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11955    (-,-) 
  ram_1/g1331__6417/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12396    (-,-) 
  ram_1/mem_reg[8][1]/D -       -        F     dfnrq1         1      -     -     0   12396    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 22: MET (1658 ps) Setup Check with Pin ram_1/mem_reg[8][0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[8][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4646                  
             Slack:=    1658                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1401__2802/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   284   10784    (-,-) 
  ram_1/g1370__6131/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11955    (-,-) 
  ram_1/g1330__2883/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12396    (-,-) 
  ram_1/mem_reg[8][0]/D -       -        F     dfnrq1         1      -     -     0   12396    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 23: MET (1658 ps) Setup Check with Pin ram_1/mem_reg[8][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[8][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4646                  
             Slack:=    1658                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1401__2802/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   284   10784    (-,-) 
  ram_1/g1370__6131/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11955    (-,-) 
  ram_1/g1340__1617/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12396    (-,-) 
  ram_1/mem_reg[8][7]/D -       -        F     dfnrq1         1      -     -     0   12396    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 24: MET (1658 ps) Setup Check with Pin ram_1/mem_reg[8][4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[8][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4646                  
             Slack:=    1658                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1401__2802/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   284   10784    (-,-) 
  ram_1/g1370__6131/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11955    (-,-) 
  ram_1/g1336__6260/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12396    (-,-) 
  ram_1/mem_reg[8][4]/D -       -        F     dfnrq1         1      -     -     0   12396    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 25: MET (1659 ps) Setup Check with Pin ram_1/mem_reg[2][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4645                  
             Slack:=    1659                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[0]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN          -       PAD->CIN F     pc3d01        12  161.6   886  1927    9677    (-,-) 
  ram_1/g1502/ZN        -       I->ZN    R     inv0d1         9   89.3  1286   821   10499    (-,-) 
  ram_1/g1398__5122/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   285   10783    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11954    (-,-) 
  ram_1/g1334__5477/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12395    (-,-) 
  ram_1/mem_reg[2][7]/D -       -        F     dfnrq1         1      -     -     0   12395    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 26: MET (1659 ps) Setup Check with Pin ram_1/mem_reg[2][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4645                  
             Slack:=    1659                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[0]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN          -       PAD->CIN F     pc3d01        12  161.6   886  1927    9677    (-,-) 
  ram_1/g1502/ZN        -       I->ZN    R     inv0d1         9   89.3  1286   821   10499    (-,-) 
  ram_1/g1398__5122/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   285   10783    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11954    (-,-) 
  ram_1/g1333__7410/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12395    (-,-) 
  ram_1/mem_reg[2][6]/D -       -        F     dfnrq1         1      -     -     0   12395    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 27: MET (1659 ps) Setup Check with Pin ram_1/mem_reg[2][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4645                  
             Slack:=    1659                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[0]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN          -       PAD->CIN F     pc3d01        12  161.6   886  1927    9677    (-,-) 
  ram_1/g1502/ZN        -       I->ZN    R     inv0d1         9   89.3  1286   821   10499    (-,-) 
  ram_1/g1398__5122/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   285   10783    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11954    (-,-) 
  ram_1/g1328__9315/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12395    (-,-) 
  ram_1/mem_reg[2][5]/D -       -        F     dfnrq1         1      -     -     0   12395    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 28: MET (1659 ps) Setup Check with Pin ram_1/mem_reg[2][4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4645                  
             Slack:=    1659                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[0]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN          -       PAD->CIN F     pc3d01        12  161.6   886  1927    9677    (-,-) 
  ram_1/g1502/ZN        -       I->ZN    R     inv0d1         9   89.3  1286   821   10499    (-,-) 
  ram_1/g1398__5122/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   285   10783    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11954    (-,-) 
  ram_1/g1326__5115/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12395    (-,-) 
  ram_1/mem_reg[2][4]/D -       -        F     dfnrq1         1      -     -     0   12395    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 29: MET (1659 ps) Setup Check with Pin ram_1/mem_reg[2][2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4645                  
             Slack:=    1659                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[0]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN          -       PAD->CIN F     pc3d01        12  161.6   886  1927    9677    (-,-) 
  ram_1/g1502/ZN        -       I->ZN    R     inv0d1         9   89.3  1286   821   10499    (-,-) 
  ram_1/g1398__5122/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   285   10783    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11954    (-,-) 
  ram_1/g1321__2802/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12395    (-,-) 
  ram_1/mem_reg[2][2]/D -       -        F     dfnrq1         1      -     -     0   12395    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 30: MET (1659 ps) Setup Check with Pin ram_1/mem_reg[2][3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4645                  
             Slack:=    1659                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[0]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN          -       PAD->CIN F     pc3d01        12  161.6   886  1927    9677    (-,-) 
  ram_1/g1502/ZN        -       I->ZN    R     inv0d1         9   89.3  1286   821   10499    (-,-) 
  ram_1/g1398__5122/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   285   10783    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11954    (-,-) 
  ram_1/g1289__5115/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12395    (-,-) 
  ram_1/mem_reg[2][3]/D -       -        F     dfnrq1         1      -     -     0   12395    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 31: MET (1659 ps) Setup Check with Pin ram_1/mem_reg[2][1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4645                  
             Slack:=    1659                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[0]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN          -       PAD->CIN F     pc3d01        12  161.6   886  1927    9677    (-,-) 
  ram_1/g1502/ZN        -       I->ZN    R     inv0d1         9   89.3  1286   821   10499    (-,-) 
  ram_1/g1398__5122/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   285   10783    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11954    (-,-) 
  ram_1/g1315__2398/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12395    (-,-) 
  ram_1/mem_reg[2][1]/D -       -        F     dfnrq1         1      -     -     0   12395    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 32: MET (1659 ps) Setup Check with Pin ram_1/mem_reg[2][0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4645                  
             Slack:=    1659                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_106 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[0]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN          -       PAD->CIN F     pc3d01        12  161.6   886  1927    9677    (-,-) 
  ram_1/g1502/ZN        -       I->ZN    R     inv0d1         9   89.3  1286   821   10499    (-,-) 
  ram_1/g1398__5122/ZN  -       A3->ZN   F     nd04d1         1    7.4   437   285   10783    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1170   11954    (-,-) 
  ram_1/g1314__5477/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12395    (-,-) 
  ram_1/mem_reg[2][0]/D -       -        F     dfnrq1         1      -     -     0   12395    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 33: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[10][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[10][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1402__4733/ZN   -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1373__7482/ZN   -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1252__1617/Z    -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[10][7]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 34: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[10][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[10][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1402__4733/ZN   -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1373__7482/ZN   -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1251__3680/Z    -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[10][6]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 35: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[10][1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[10][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1402__4733/ZN   -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1373__7482/ZN   -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1243__5115/Z    -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[10][1]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 36: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[10][3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[10][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1402__4733/ZN   -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1373__7482/ZN   -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1246__1666/Z    -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[10][3]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 37: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[10][2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[10][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1402__4733/ZN   -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1373__7482/ZN   -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1245__2346/Z    -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[10][2]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 38: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[10][0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[10][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1402__4733/ZN   -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1373__7482/ZN   -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1242__8246/Z    -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[10][0]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 39: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[9][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[9][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1397__1705/ZN  -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1374__4733/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1240__5526/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[9][7]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 40: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[9][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[9][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1397__1705/ZN  -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1374__4733/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1239__4319/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[9][6]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 41: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[9][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[9][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1397__1705/ZN  -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1374__4733/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1237__5107/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[9][5]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 42: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[9][4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[9][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1397__1705/ZN  -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1374__4733/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1236__2346/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[9][4]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 43: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[9][3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[9][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1397__1705/ZN  -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1374__4733/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1233__7098/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[9][3]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 44: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[9][2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[9][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1397__1705/ZN  -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1374__4733/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1232__6161/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[9][2]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 45: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[9][1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[9][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1397__1705/ZN  -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1374__4733/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1231__1617/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[9][1]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 46: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[9][0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[9][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1397__1705/ZN  -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1374__4733/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1230__5526/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[9][0]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 47: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[10][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[10][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1402__4733/ZN   -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1373__7482/ZN   -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1249__5526/Z    -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[10][5]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 48: MET (1674 ps) Setup Check with Pin ram_1/mem_reg[10][4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[10][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4629                  
             Slack:=    1674                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[2]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN         -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1402__4733/ZN   -       A1->ZN   F     nd04d1         1    7.4   408   275   10774    (-,-) 
  ram_1/g1373__7482/ZN   -       A2->ZN   R     nr02d1         8   98.6  2372  1164   11938    (-,-) 
  ram_1/g1247__5477/Z    -       S->Z     F     mx02d1         1    5.6   121   441   12379    (-,-) 
  ram_1/mem_reg[10][4]/D -       -        F     dfnrq1         1      -     -     0   12379    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 49: MET (1684 ps) Setup Check with Pin ram_1/mem_reg[1][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[1][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4619                  
             Slack:=    1684                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1393__3680/ZN  -       A4->ZN   F     nd04d1         1    7.4   426   261   10761    (-,-) 
  ram_1/g1363__3680/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1168   11928    (-,-) 
  ram_1/g1302__6260/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12369    (-,-) 
  ram_1/mem_reg[1][5]/D -       -        F     dfnrq1         1      -     -     0   12369    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 50: MET (1684 ps) Setup Check with Pin ram_1/mem_reg[1][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[1][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      71                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14054                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4619                  
             Slack:=    1684                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_104 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[2]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01        12  162.4   888  1928    9678    (-,-) 
  ram_1/g1504/ZN        -       I->ZN    R     inv0d1         9   89.2  1284   821   10500    (-,-) 
  ram_1/g1393__3680/ZN  -       A4->ZN   F     nd04d1         1    7.4   426   261   10761    (-,-) 
  ram_1/g1363__3680/ZN  -       A2->ZN   R     nr02d1         8   98.6  2372  1168   11928    (-,-) 
  ram_1/g1310__1705/Z   -       S->Z     F     mx02d1         1    5.6   121   441   12369    (-,-) 
  ram_1/mem_reg[1][7]/D -       -        F     dfnrq1         1      -     -     0   12369    (-,-) 
#---------------------------------------------------------------------------------------------------

