# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_3.srcs/sources_1/new/FSM.vhd" \
"../../../../Lab_3.srcs/sources_1/new/ROM.vhd" \
"../../../../Lab_3.srcs/sources_1/new/FIR.vhd" \
"../../../../Lab_3.srcs/sim_1/new/FIR_tb.vhd" \

# Do not sort compile order
nosort
