Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sat Dec 21 16:52:47 2019
| Host              : DESKTOP-RKNG8TM running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file super_wrapper_timing_summary_postroute_physopted.rpt -pb super_wrapper_timing_summary_postroute_physopted.pb -rpx super_wrapper_timing_summary_postroute_physopted.rpx
| Design            : super_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.032        0.000                      0               152643        0.010        0.000                      0               152643        0.164        0.000                       0                 55227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 20.000}       40.000          25.000          
clk_pl_2  {0.000 1.666}        3.333           300.030         
clk_pl_3  {0.000 1.333}        2.666           375.094         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_2            0.032        0.000                      0               152547        0.010        0.000                      0               152547        0.164        0.000                       0                 55227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_2           clk_pl_2                 1.242        0.000                      0                   96        0.164        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs2_m_threshold_7_U/BBJ_u96_cnvW2A2_tge8_ram_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.198ns (6.126%)  route 3.034ns (93.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.811ns = ( 5.144 - 3.333 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.616ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.558ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.730     1.937    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ap_clk
    SLICE_X13Y60         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.035 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V_reg[2]/Q
                         net (fo=244, routed)         2.976     5.011    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/d0[2]
    SLICE_X38Y92         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     5.111 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/q0[2]_i_1__24/O
                         net (fo=1, routed)           0.058     5.169    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs2_m_threshold_7_U/BBJ_u96_cnvW2A2_tge8_ram_U/D[2]
    SLICE_X38Y92         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs2_m_threshold_7_U/BBJ_u96_cnvW2A2_tge8_ram_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.644     5.144    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs2_m_threshold_7_U/BBJ_u96_cnvW2A2_tge8_ram_U/ap_clk
    SLICE_X38Y92         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs2_m_threshold_7_U/BBJ_u96_cnvW2A2_tge8_ram_U/q0_reg[2]/C
                         clock pessimism              0.154     5.298    
                         clock uncertainty           -0.124     5.174    
    SLICE_X38Y92         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     5.201    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs2_m_threshold_7_U/BBJ_u96_cnvW2A2_tge8_ram_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                          5.201    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_4_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_7_13/RAMF/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.093ns (3.043%)  route 2.963ns (96.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 5.093 - 3.333 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.616ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.558ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.763     1.970    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ap_clk
    SLICE_X14Y56         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.063 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V_reg[12]/Q
                         net (fo=220, routed)         2.963     5.026    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_4_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_7_13/DIF
    SLICE_X28Y56         RAMD64E                                      r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_4_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_7_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.593     5.093    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_4_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_7_13/WCLK
    SLICE_X28Y56         RAMD64E                                      r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_4_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_7_13/RAMF/CLK
                         clock pessimism              0.157     5.250    
                         clock uncertainty           -0.124     5.125    
    SLICE_X28Y56         RAMD64E (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.061     5.064    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_4_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_7_13/RAMF
  -------------------------------------------------------------------
                         required time                          5.064    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs1_m_threshold_14_U/BBJ_u96_cnvW2A2_tfI3_ram_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.138ns (4.259%)  route 3.102ns (95.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 5.161 - 3.333 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.616ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.558ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.730     1.937    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ap_clk
    SLICE_X13Y60         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.035 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V_reg[2]/Q
                         net (fo=244, routed)         3.044     5.079    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/d0[2]
    SLICE_X38Y77         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.040     5.119 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/q0[2]_i_1__77/O
                         net (fo=1, routed)           0.058     5.177    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs1_m_threshold_14_U/BBJ_u96_cnvW2A2_tfI3_ram_U/D[2]
    SLICE_X38Y77         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs1_m_threshold_14_U/BBJ_u96_cnvW2A2_tfI3_ram_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.661     5.161    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs1_m_threshold_14_U/BBJ_u96_cnvW2A2_tfI3_ram_U/ap_clk
    SLICE_X38Y77         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs1_m_threshold_14_U/BBJ_u96_cnvW2A2_tfI3_ram_U/q0_reg[2]/C
                         clock pessimism              0.154     5.315    
                         clock uncertainty           -0.124     5.191    
    SLICE_X38Y77         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     5.218    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs1_m_threshold_14_U/BBJ_u96_cnvW2A2_tfI3_ram_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                          5.218    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs2_m_threshold_6_U/BBJ_u96_cnvW2A2_tge8_ram_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.621ns (19.553%)  route 2.555ns (80.447%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 5.117 - 3.333 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.616ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.558ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.744     1.951    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/ap_clk
    SLICE_X18Y80         FDSE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.047 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=32, routed)          0.405     2.452    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/Q[0]
    SLICE_X26Y79         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     2.566 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_3_0_0_i_5/O
                         net (fo=127, routed)         0.656     3.222    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_3_0_0_i_5_n_13
    SLICE_X35Y84         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     3.286 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_15_0_0_i_3__64/O
                         net (fo=128, routed)         0.898     4.184    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs2_m_threshold_6_U/BBJ_u96_cnvW2A2_tge8_ram_U/ram_reg_0_15_5_5/A1
    SLICE_X39Y91         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     4.353 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs2_m_threshold_6_U/BBJ_u96_cnvW2A2_tge8_ram_U/ram_reg_0_15_5_5/SP/O
                         net (fo=1, routed)           0.539     4.892    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V_reg[15]_rep__0_5[5]
    SLICE_X36Y93         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     5.070 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/q0[5]_i_1__31/O
                         net (fo=1, routed)           0.057     5.127    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs2_m_threshold_6_U/BBJ_u96_cnvW2A2_tge8_ram_U/D[5]
    SLICE_X36Y93         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs2_m_threshold_6_U/BBJ_u96_cnvW2A2_tge8_ram_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.617     5.117    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs2_m_threshold_6_U/BBJ_u96_cnvW2A2_tge8_ram_U/ap_clk
    SLICE_X36Y93         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs2_m_threshold_6_U/BBJ_u96_cnvW2A2_tge8_ram_U/q0_reg[5]/C
                         clock pessimism              0.154     5.271    
                         clock uncertainty           -0.124     5.147    
    SLICE_X36Y93         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     5.174    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs2_m_threshold_6_U/BBJ_u96_cnvW2A2_tge8_ram_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                          5.174    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 1.223ns (41.192%)  route 1.746ns (58.808%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 5.129 - 3.333 ) 
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.875ns (routing 0.616ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.558ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.875     2.082    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X29Y1          FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.177 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/Q
                         net (fo=6, routed)           0.336     2.513    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]
    SLICE_X28Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.754 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.782    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_16_n_13
    SLICE_X28Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.805 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     2.833    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_10_n_13
    SLICE_X28Y3          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.978 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_11/O[5]
                         net (fo=1, routed)           0.221     3.199    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_fu_583_p2[22]
    SLICE_X27Y3          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.348 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.109     3.457    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/xlnx_opt_tmp_84_i_fu_589_p2_7
    SLICE_X27Y4          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     3.604 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.111     3.715    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/xlnx_opt_tmp_84_i_fu_589_p2_6
    SLICE_X27Y3          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.864 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP_8/O
                         net (fo=2, routed)           0.349     4.213    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/tmp_84_i_fu_589_p2
    SLICE_X31Y9          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.313 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_2/O
                         net (fo=35, routed)          0.235     4.548    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_2_n_13
    SLICE_X33Y9          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     4.722 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116[0]_i_1/O
                         net (fo=32, routed)          0.329     5.051    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116[0]_i_1_n_13
    SLICE_X33Y11         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.629     5.129    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X33Y11         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[10]/C
                         clock pessimism              0.168     5.297    
                         clock uncertainty           -0.124     5.173    
    SLICE_X33Y11         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072     5.101    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[10]
  -------------------------------------------------------------------
                         required time                          5.101    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 1.223ns (41.192%)  route 1.746ns (58.808%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 5.129 - 3.333 ) 
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.875ns (routing 0.616ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.558ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.875     2.082    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X29Y1          FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.177 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/Q
                         net (fo=6, routed)           0.336     2.513    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]
    SLICE_X28Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.754 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.782    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_16_n_13
    SLICE_X28Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.805 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     2.833    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_10_n_13
    SLICE_X28Y3          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.978 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_11/O[5]
                         net (fo=1, routed)           0.221     3.199    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_fu_583_p2[22]
    SLICE_X27Y3          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.348 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.109     3.457    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/xlnx_opt_tmp_84_i_fu_589_p2_7
    SLICE_X27Y4          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     3.604 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.111     3.715    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/xlnx_opt_tmp_84_i_fu_589_p2_6
    SLICE_X27Y3          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.864 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP_8/O
                         net (fo=2, routed)           0.349     4.213    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/tmp_84_i_fu_589_p2
    SLICE_X31Y9          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.313 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_2/O
                         net (fo=35, routed)          0.235     4.548    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_2_n_13
    SLICE_X33Y9          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     4.722 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116[0]_i_1/O
                         net (fo=32, routed)          0.329     5.051    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116[0]_i_1_n_13
    SLICE_X33Y11         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.629     5.129    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X33Y11         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[11]/C
                         clock pessimism              0.168     5.297    
                         clock uncertainty           -0.124     5.173    
    SLICE_X33Y11         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072     5.101    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[11]
  -------------------------------------------------------------------
                         required time                          5.101    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 1.223ns (41.192%)  route 1.746ns (58.808%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 5.129 - 3.333 ) 
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.875ns (routing 0.616ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.558ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.875     2.082    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X29Y1          FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.177 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/Q
                         net (fo=6, routed)           0.336     2.513    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]
    SLICE_X28Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.754 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.782    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_16_n_13
    SLICE_X28Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.805 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     2.833    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_10_n_13
    SLICE_X28Y3          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.978 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_11/O[5]
                         net (fo=1, routed)           0.221     3.199    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_fu_583_p2[22]
    SLICE_X27Y3          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.348 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.109     3.457    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/xlnx_opt_tmp_84_i_fu_589_p2_7
    SLICE_X27Y4          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     3.604 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.111     3.715    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/xlnx_opt_tmp_84_i_fu_589_p2_6
    SLICE_X27Y3          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.864 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP_8/O
                         net (fo=2, routed)           0.349     4.213    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/tmp_84_i_fu_589_p2
    SLICE_X31Y9          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.313 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_2/O
                         net (fo=35, routed)          0.235     4.548    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_2_n_13
    SLICE_X33Y9          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     4.722 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116[0]_i_1/O
                         net (fo=32, routed)          0.329     5.051    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116[0]_i_1_n_13
    SLICE_X33Y11         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.629     5.129    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X33Y11         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[8]/C
                         clock pessimism              0.168     5.297    
                         clock uncertainty           -0.124     5.173    
    SLICE_X33Y11         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     5.101    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[8]
  -------------------------------------------------------------------
                         required time                          5.101    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 1.223ns (41.192%)  route 1.746ns (58.808%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 5.129 - 3.333 ) 
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.875ns (routing 0.616ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.558ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.875     2.082    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X29Y1          FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.177 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/Q
                         net (fo=6, routed)           0.336     2.513    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]
    SLICE_X28Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.754 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.782    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_16_n_13
    SLICE_X28Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.805 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     2.833    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_10_n_13
    SLICE_X28Y3          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.978 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_11/O[5]
                         net (fo=1, routed)           0.221     3.199    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_fu_583_p2[22]
    SLICE_X27Y3          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.348 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.109     3.457    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/xlnx_opt_tmp_84_i_fu_589_p2_7
    SLICE_X27Y4          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     3.604 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.111     3.715    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/xlnx_opt_tmp_84_i_fu_589_p2_6
    SLICE_X27Y3          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.864 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP_8/O
                         net (fo=2, routed)           0.349     4.213    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/tmp_84_i_fu_589_p2
    SLICE_X31Y9          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.313 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_2/O
                         net (fo=35, routed)          0.235     4.548    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_2_n_13
    SLICE_X33Y9          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     4.722 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116[0]_i_1/O
                         net (fo=32, routed)          0.329     5.051    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116[0]_i_1_n_13
    SLICE_X33Y11         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.629     5.129    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X33Y11         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[9]/C
                         clock pessimism              0.168     5.297    
                         clock uncertainty           -0.124     5.173    
    SLICE_X33Y11         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072     5.101    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[9]
  -------------------------------------------------------------------
                         required time                          5.101    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.223ns (41.234%)  route 1.743ns (58.766%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 5.129 - 3.333 ) 
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.875ns (routing 0.616ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.558ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.875     2.082    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X29Y1          FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.177 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/Q
                         net (fo=6, routed)           0.336     2.513    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]
    SLICE_X28Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.754 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.782    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_16_n_13
    SLICE_X28Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.805 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     2.833    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_10_n_13
    SLICE_X28Y3          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.978 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_11/O[5]
                         net (fo=1, routed)           0.221     3.199    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_fu_583_p2[22]
    SLICE_X27Y3          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.348 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.109     3.457    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/xlnx_opt_tmp_84_i_fu_589_p2_7
    SLICE_X27Y4          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     3.604 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.111     3.715    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/xlnx_opt_tmp_84_i_fu_589_p2_6
    SLICE_X27Y3          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.864 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP_8/O
                         net (fo=2, routed)           0.349     4.213    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/tmp_84_i_fu_589_p2
    SLICE_X31Y9          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.313 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_2/O
                         net (fo=35, routed)          0.235     4.548    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_2_n_13
    SLICE_X33Y9          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     4.722 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116[0]_i_1/O
                         net (fo=32, routed)          0.326     5.048    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116[0]_i_1_n_13
    SLICE_X33Y12         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.629     5.129    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X33Y12         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[16]/C
                         clock pessimism              0.168     5.297    
                         clock uncertainty           -0.124     5.173    
    SLICE_X33Y12         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     5.101    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[16]
  -------------------------------------------------------------------
                         required time                          5.101    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.223ns (41.234%)  route 1.743ns (58.766%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 5.129 - 3.333 ) 
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.875ns (routing 0.616ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.558ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.875     2.082    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X29Y1          FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.177 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]/Q
                         net (fo=6, routed)           0.336     2.513    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[1]
    SLICE_X28Y1          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     2.754 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.782    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_16_n_13
    SLICE_X28Y2          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.805 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.028     2.833    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_10_n_13
    SLICE_X28Y3          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     2.978 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[0]_i_11/O[5]
                         net (fo=1, routed)           0.221     3.199    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_fu_583_p2[22]
    SLICE_X27Y3          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.348 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.109     3.457    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/xlnx_opt_tmp_84_i_fu_589_p2_7
    SLICE_X27Y4          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     3.604 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.111     3.715    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/xlnx_opt_tmp_84_i_fu_589_p2_6
    SLICE_X27Y3          LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.864 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_4_LOPT_REMAP_8/O
                         net (fo=2, routed)           0.349     4.213    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/tmp_84_i_fu_589_p2
    SLICE_X31Y9          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.313 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_2/O
                         net (fo=35, routed)          0.235     4.548    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_2_n_13
    SLICE_X33Y9          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     4.722 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116[0]_i_1/O
                         net (fo=32, routed)          0.326     5.048    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116[0]_i_1_n_13
    SLICE_X33Y12         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.629     5.129    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X33Y12         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[17]/C
                         clock pessimism              0.168     5.297    
                         clock uncertainty           -0.124     5.173    
    SLICE_X33Y12         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072     5.101    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/count_simd_6_fu_116_reg[17]
  -------------------------------------------------------------------
                         required time                          5.101    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  0.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_6_U0/r_V_reg_75_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_1_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][42]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.072ns (42.353%)  route 0.098ns (57.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.710ns (routing 0.558ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.616ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.710     1.877    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_6_U0/ap_clk
    SLICE_X40Y20         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_6_U0/r_V_reg_75_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     1.949 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_6_U0/r_V_reg_75_reg[42]/Q
                         net (fo=1, routed)           0.098     2.047    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_1_U/U_fifo_w128_d2_A_ram/D[42]
    SLICE_X42Y20         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_1_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.944     2.151    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_1_U/U_fifo_w128_d2_A_ram/ap_clk
    SLICE_X42Y20         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_1_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][42]/C
                         clock pessimism             -0.167     1.984    
    SLICE_X42Y20         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.053     2.037    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_1_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][42]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_6_U0/r_V_reg_75_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_1_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][54]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.070ns (35.897%)  route 0.125ns (64.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.683ns (routing 0.558ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.616ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.683     1.850    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_6_U0/ap_clk
    SLICE_X38Y16         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_6_U0/r_V_reg_75_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.920 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_6_U0/r_V_reg_75_reg[54]/Q
                         net (fo=1, routed)           0.125     2.045    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_1_U/U_fifo_w128_d2_A_ram/D[54]
    SLICE_X39Y16         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_1_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.942     2.149    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_1_U/U_fifo_w128_d2_A_ram/ap_clk
    SLICE_X39Y16         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_1_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][54]/C
                         clock pessimism             -0.167     1.982    
    SLICE_X39Y16         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.053     2.035    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_1_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][54]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.071ns (39.444%)  route 0.109ns (60.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.538ns (routing 0.558ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.616ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.538     1.705    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X5Y14          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.071     1.776 r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[88]/Q
                         net (fo=2, routed)           0.109     1.885    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/s_axi_aruser[0]
    SLICE_X5Y12          SRLC32E                                      r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.805     2.012    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/aclk
    SLICE_X5Y12          SRLC32E                                      r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.217     1.795    
    SLICE_X5Y12          SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.080     1.875    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[1][39]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.071ns (39.226%)  route 0.110ns (60.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.679ns (routing 0.558ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.616ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.679     1.846    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X38Y23         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.917 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[0][39]/Q
                         net (fo=2, routed)           0.110     2.027    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[0]_66[39]
    SLICE_X39Y23         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[1][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.922     2.129    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X39Y23         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[1][39]/C
                         clock pessimism             -0.167     1.962    
    SLICE_X39Y23         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     2.017    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter2_V_V_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[1][39]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.070ns (27.344%)  route 0.186ns (72.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.516ns (routing 0.558ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.616ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.516     1.683    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X0Y3           FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.753 r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1075]/Q
                         net (fo=1, routed)           0.186     1.939    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DID1
    SLICE_X1Y4           RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.816     2.023    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X1Y4           RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.157     1.866    
    SLICE_X1Y4           RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     1.928    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_10_U0/r_V_reg_83_reg[163]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter8_V_V_U/U_fifo_w256_d1_A_ram/SRL_SIG_reg[0][163]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.071ns (37.368%)  route 0.119ns (62.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.547ns (routing 0.558ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.616ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.547     1.714    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_10_U0/ap_clk
    SLICE_X8Y175         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_10_U0/r_V_reg_83_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     1.785 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_10_U0/r_V_reg_83_reg[163]/Q
                         net (fo=2, routed)           0.119     1.904    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter8_V_V_U/U_fifo_w256_d1_A_ram/D[163]
    SLICE_X10Y174        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter8_V_V_U/U_fifo_w256_d1_A_ram/SRL_SIG_reg[0][163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.787     1.994    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter8_V_V_U/U_fifo_w256_d1_A_ram/ap_clk
    SLICE_X10Y174        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter8_V_V_U/U_fifo_w256_d1_A_ram/SRL_SIG_reg[0][163]/C
                         clock pessimism             -0.156     1.838    
    SLICE_X10Y174        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.893    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter8_V_V_U/U_fifo_w256_d1_A_ram/SRL_SIG_reg[0][163]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_10_U0/r_V_reg_83_reg[178]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter8_V_V_U/U_fifo_w256_d1_A_ram/SRL_SIG_reg[0][178]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.070ns (38.889%)  route 0.110ns (61.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.549ns (routing 0.558ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.616ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.549     1.716    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_10_U0/ap_clk
    SLICE_X6Y172         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_10_U0/r_V_reg_83_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y172         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.786 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_10_U0/r_V_reg_83_reg[178]/Q
                         net (fo=2, routed)           0.110     1.896    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter8_V_V_U/U_fifo_w256_d1_A_ram/D[178]
    SLICE_X7Y173         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter8_V_V_U/U_fifo_w256_d1_A_ram/SRL_SIG_reg[0][178]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.779     1.986    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter8_V_V_U/U_fifo_w256_d1_A_ram/ap_clk
    SLICE_X7Y173         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter8_V_V_U/U_fifo_w256_d1_A_ram/SRL_SIG_reg[0][178]/C
                         clock pessimism             -0.156     1.830    
    SLICE_X7Y173         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     1.885    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter8_V_V_U/U_fifo_w256_d1_A_ram/SRL_SIG_reg[0][178]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_write/start_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_write/start_addr_buf_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.073ns (39.037%)  route 0.114ns (60.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.516ns (routing 0.558ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.616ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.516     1.683    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_write/ap_clk
    SLICE_X8Y44          FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_write/start_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.756 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_write/start_addr_reg[31]/Q
                         net (fo=4, routed)           0.114     1.870    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_write/start_addr_reg_n_13_[31]
    SLICE_X10Y43         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_write/start_addr_buf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.756     1.963    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_write/ap_clk
    SLICE_X10Y43         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_write/start_addr_buf_reg[31]/C
                         clock pessimism             -0.157     1.806    
    SLICE_X10Y43         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     1.859    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_write/start_addr_buf_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_16_U0/r_V_reg_83_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/q_tmp_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.070ns (39.773%)  route 0.106ns (60.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.612ns (routing 0.558ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.616ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.612     1.779    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_16_U0/ap_clk
    SLICE_X33Y111        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_16_U0/r_V_reg_83_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.849 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_16_U0/r_V_reg_83_reg[86]/Q
                         net (fo=3, routed)           0.106     1.955    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/if_din[86]
    SLICE_X32Y111        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/q_tmp_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.844     2.051    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/ap_clk
    SLICE_X32Y111        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/q_tmp_reg[86]/C
                         clock pessimism             -0.162     1.889    
    SLICE_X32Y111        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     1.944    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inter4_V_V_U/q_tmp_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_4_U/U_fifo_w256_d2_A_ram/SRL_SIG_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/grp_StreamingMaxPool_Pre_1_fu_53/buf_45_V_U/StreamingMaxPool_bJp_ram_U/ram_reg_0_7_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.099ns (39.600%)  route 0.151ns (60.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.718ns (routing 0.558ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.023ns (routing 0.616ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.718     1.885    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_4_U/U_fifo_w256_d2_A_ram/ap_clk
    SLICE_X44Y158        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_4_U/U_fifo_w256_d2_A_ram/SRL_SIG_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y158        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.956 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_4_U/U_fifo_w256_d2_A_ram/SRL_SIG_reg[1][90]/Q
                         net (fo=2, routed)           0.084     2.040    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_4_U/U_fifo_w256_d2_A_ram/SRL_SIG_reg[1]_7[90]
    SLICE_X44Y158        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.028     2.068 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_4_U/U_fifo_w256_d2_A_ram/ram_reg_0_7_0_0_i_1__81/O
                         net (fo=2, routed)           0.067     2.135    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/grp_StreamingMaxPool_Pre_1_fu_53/buf_45_V_U/StreamingMaxPool_bJp_ram_U/ram_reg_0_7_0_0/D
    SLICE_X45Y158        RAMS32                                       r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/grp_StreamingMaxPool_Pre_1_fu_53/buf_45_V_U/StreamingMaxPool_bJp_ram_U/ram_reg_0_7_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       2.023     2.230    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/grp_StreamingMaxPool_Pre_1_fu_53/buf_45_V_U/StreamingMaxPool_bJp_ram_U/ram_reg_0_7_0_0/WCLK
    SLICE_X45Y158        RAMS32                                       r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/grp_StreamingMaxPool_Pre_1_fu_53/buf_45_V_U/StreamingMaxPool_bJp_ram_U/ram_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.165     2.065    
    SLICE_X45Y158        RAMS32 (Hold_H6LUT_SLICEM_CLK_I)
                                                      0.059     2.124    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/grp_StreamingMaxPool_Pre_1_fu_53/buf_45_V_U/StreamingMaxPool_bJp_ram_U/ram_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X0Y11  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/out_V_offset_c_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X0Y11  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/out_V_offset_c_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X0Y1   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X0Y1   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB18_X5Y42  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inputBuf_0_V_U/ConvolutionInputGbCo_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB18_X5Y42  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inputBuf_0_V_U/ConvolutionInputGbCo_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB18_X5Y35  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inputBuf_0_V_U/ConvolutionInputGbxn_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X28Y33  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_11_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_128_191_14_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X28Y33  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_11_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_128_191_14_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X28Y33  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_11_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_128_191_14_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X28Y33  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_11_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_128_191_14_20/RAMD/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X24Y34  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_11_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_14_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X24Y34  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_11_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_14_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X24Y34  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_11_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_14_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X24Y34  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_11_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_14_20/RAMD/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        1.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.276ns (15.471%)  route 1.508ns (84.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 5.025 - 3.333 ) 
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.616ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.558ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.753     1.960    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y50          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.059 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.536     2.595    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.772 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.972     3.744    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y45         FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.525     5.025    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y45         FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.157     5.182    
                         clock uncertainty           -0.124     5.058    
    SLICE_X10Y45         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.072     4.986    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.276ns (15.471%)  route 1.508ns (84.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 5.025 - 3.333 ) 
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.616ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.558ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.753     1.960    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y50          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.059 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.536     2.595    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.772 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.972     3.744    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y45         FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.525     5.025    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y45         FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.157     5.182    
                         clock uncertainty           -0.124     5.058    
    SLICE_X10Y45         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072     4.986    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.276ns (15.471%)  route 1.508ns (84.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 5.025 - 3.333 ) 
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.616ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.558ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.753     1.960    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y50          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.059 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.536     2.595    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.772 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.972     3.744    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y45         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.525     5.025    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y45         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.157     5.182    
                         clock uncertainty           -0.124     5.058    
    SLICE_X10Y45         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     4.986    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.276ns (15.471%)  route 1.508ns (84.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 5.025 - 3.333 ) 
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.616ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.558ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.753     1.960    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y50          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.059 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.536     2.595    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.772 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.972     3.744    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y45         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.525     5.025    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y45         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.157     5.182    
                         clock uncertainty           -0.124     5.058    
    SLICE_X10Y45         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072     4.986    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.276ns (15.471%)  route 1.508ns (84.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 5.025 - 3.333 ) 
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.616ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.558ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.753     1.960    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y50          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.059 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.536     2.595    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.772 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.972     3.744    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y45         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.525     5.025    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y45         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.157     5.182    
                         clock uncertainty           -0.124     5.058    
    SLICE_X10Y45         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     4.986    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.276ns (15.471%)  route 1.508ns (84.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 5.025 - 3.333 ) 
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.616ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.558ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.753     1.960    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y50          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.059 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.536     2.595    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.772 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.972     3.744    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y45         FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.525     5.025    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y45         FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.157     5.182    
                         clock uncertainty           -0.124     5.058    
    SLICE_X10Y45         FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.072     4.986    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.986    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.276ns (22.204%)  route 0.967ns (77.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 5.024 - 3.333 ) 
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.616ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.558ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.753     1.960    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y50          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.059 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.536     2.595    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.772 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.431     3.203    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X8Y49          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.524     5.024    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y49          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.218     5.242    
                         clock uncertainty           -0.124     5.118    
    SLICE_X8Y49          FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.072     5.046    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          5.046    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.276ns (22.204%)  route 0.967ns (77.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 5.024 - 3.333 ) 
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.616ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.558ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.753     1.960    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y50          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.059 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.536     2.595    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.772 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.431     3.203    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X8Y49          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.524     5.024    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y49          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.218     5.242    
                         clock uncertainty           -0.124     5.118    
    SLICE_X8Y49          FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072     5.046    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.046    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.276ns (22.204%)  route 0.967ns (77.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 5.028 - 3.333 ) 
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.616ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.558ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.753     1.960    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y50          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.059 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.536     2.595    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.772 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.431     3.203    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X8Y49          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.528     5.028    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y49          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.218     5.246    
                         clock uncertainty           -0.124     5.122    
    SLICE_X8Y49          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072     5.050    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          5.050    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.276ns (22.204%)  route 0.967ns (77.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 5.028 - 3.333 ) 
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.616ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.558ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.753     1.960    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y50          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.059 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.536     2.595    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.772 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.431     3.203    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X8Y49          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.528     5.028    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y49          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.218     5.246    
                         clock uncertainty           -0.124     5.122    
    SLICE_X8Y49          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072     5.050    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          5.050    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                  1.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.053ns (25.980%)  route 0.151ns (74.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.889ns (routing 0.316ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.356ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       0.889     1.000    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y52          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.039 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.053     1.092    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y53          LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.106 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.098     1.204    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X9Y53          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.025     1.163    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y53          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.103     1.060    
    SLICE_X9Y53          FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.040    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.053ns (25.980%)  route 0.151ns (74.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.889ns (routing 0.316ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.356ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       0.889     1.000    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y52          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.039 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.053     1.092    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y53          LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.106 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.098     1.204    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X9Y53          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.025     1.163    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y53          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.103     1.060    
    SLICE_X9Y53          FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.040    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.079ns (43.169%)  route 0.104ns (56.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.893ns (routing 0.316ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.356ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       0.893     1.004    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y47         FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.043 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.070    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.110 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.077     1.187    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y47          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.022     1.160    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.138     1.022    
    SLICE_X9Y47          FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.002    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.079ns (43.169%)  route 0.104ns (56.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.893ns (routing 0.316ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.356ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       0.893     1.004    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y47         FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.043 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.070    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.110 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.077     1.187    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y47          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.022     1.160    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.138     1.022    
    SLICE_X9Y47          FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.002    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.079ns (43.169%)  route 0.104ns (56.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.893ns (routing 0.316ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.356ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       0.893     1.004    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y47         FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.043 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.070    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.110 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.077     1.187    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y47          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.022     1.160    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.138     1.022    
    SLICE_X9Y47          FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.002    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.079ns (35.747%)  route 0.142ns (64.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.893ns (routing 0.316ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.356ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       0.893     1.004    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y47         FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.043 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.070    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.110 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.115     1.225    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X8Y47          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.013     1.151    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y47          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.103     1.048    
    SLICE_X8Y47          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.028    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.079ns (35.747%)  route 0.142ns (64.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.893ns (routing 0.316ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.356ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       0.893     1.004    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y47         FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.043 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.070    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.110 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.115     1.225    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X8Y47          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.013     1.151    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y47          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.103     1.048    
    SLICE_X8Y47          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.028    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.079ns (38.350%)  route 0.127ns (61.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.893ns (routing 0.316ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.356ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       0.893     1.004    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y47         FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.043 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.070    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.110 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.100     1.210    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y48         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.019     1.157    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y48         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.131     1.026    
    SLICE_X10Y48         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.006    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.079ns (38.350%)  route 0.127ns (61.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.893ns (routing 0.316ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.356ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       0.893     1.004    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y47         FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.043 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.070    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.110 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.100     1.210    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y48         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.019     1.157    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y48         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.131     1.026    
    SLICE_X10Y48         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.006    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.079ns (38.350%)  route 0.127ns (61.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.893ns (routing 0.316ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.356ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       0.893     1.004    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y47         FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.043 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.070    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X10Y47         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.110 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.100     1.210    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y48         FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55355, routed)       1.019     1.157    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y48         FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.131     1.026    
    SLICE_X10Y48         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.006    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.204    





