cp_hqd_eop_base_addr_lo	,	V_466
AMDGPU_IB_FLAG_CE	,	V_701
"amdgpu: failed to get ib (%d).\n"	,	L_6
"ring test on %d succeeded in %d usecs\n"	,	L_3
"  UVD_UDEC_ADDR_CONFIG=0x%08X\n"	,	L_66
AMDGPU_UCODE_ID_CP_PFP	,	V_85
golden_settings_fiji_a10	,	V_11
"Failed to load gfx firmware!\n"	,	L_28
reset_work	,	V_762
ARRAY_2D_TILED_THICK	,	V_241
mec_fw_version	,	V_77
"  CP_STALLED_STAT1 = 0x%08x\n"	,	L_47
mmSH_MEM_APE1_BASE	,	V_307
"amdgpu/%s_rlc.bin"	,	L_19
"  CP_STALLED_STAT2 = 0x%08x\n"	,	L_48
gfx_v8_0_set_eop_interrupt_state	,	F_154
cp_hqd_pq_rptr_report_addr_hi	,	V_502
"  CP_STALLED_STAT3 = 0x%08x\n"	,	L_49
AMDGPU_GEM_DOMAIN_OA	,	V_212
unlikely	,	F_34
AMDGPU_UCODE_ID_CP_ME	,	V_91
gpu_clock_mutex	,	V_608
ring_obj	,	V_186
scratch	,	V_27
"amdgpu: failed to get scratch reg (%d).\n"	,	L_5
gfx_v8_0_cp_compute_resume	,	F_101
GB_EDC_MODE	,	V_125
gfx_v8_0_set_priv_inst_fault_state	,	F_153
amdgpu_ring_lock	,	F_9
"  TA_CNTL_AUX=0x%08X\n"	,	L_71
gfx_v8_0_gpu_early_init	,	F_50
AMD_CG_STATE_GATE	,	V_682
"(%d) pin HDP EOP bo failed\n"	,	L_25
gfx_v8_0_priv_inst_irq_funcs	,	V_770
golden_settings_tonga_a11	,	V_15
golden_settings_iceland_a11	,	V_7
gfx_v8_0_scratch_init	,	F_4
amdgpu_ring_init	,	F_54
CP_RB_DOORBELL_RANGE_LOWER	,	V_429
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_399
gfx_v8_0_rlc_start	,	F_81
temp1	,	V_672
RREG32	,	F_14
num_tile_pipes	,	V_160
mmPA_SC_FORCE_EOV_MAX_CNTS	,	V_561
SH_MEM_CONFIG__ADDRESS_MODE__SHIFT	,	V_297
GRBM_STATUS__CB_BUSY_MASK	,	V_587
active_cu_number	,	V_781
RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK	,	V_677
amdgpu_gds_reg_offset	,	V_623
CP_RB0_CNTL	,	V_409
f	,	V_44
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_2
data1	,	V_673
i	,	V_25
j	,	V_282
k	,	V_333
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_716
MC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_169
r	,	V_35
CP_HQD_PQ_CONTROL	,	V_491
mmSX_DEBUG_1	,	V_550
ADDR_SURF_SAMPLE_SPLIT_2	,	V_234
cp_hqd_pq_base_hi	,	V_487
ADDR_SURF_SAMPLE_SPLIT_1	,	V_239
ADDR_SURF_SAMPLE_SPLIT_8	,	V_235
mmCP_RB0_WPTR	,	V_418
cp_hqd_eop_base_addr_hi	,	V_467
gfx_v8_0_setup_rb	,	F_70
cp_hqd_pq_rptr	,	V_472
gfx_v8_0_set_compute_eop_interrupt_state	,	F_151
EVENT_TYPE	,	F_48
GRBM_SOFT_RESET	,	V_351
max_texture_channel_caches	,	V_145
gfx_v8_0_ring_funcs_gfx	,	V_764
cs_section_def	,	V_380
"  DB_DEBUG2=0x%08X\n"	,	L_75
mmGPU_HDP_FLUSH_DONE	,	V_691
WAIT_REG_MEM_OPERATION	,	F_136
mmCP_CPF_STALLED_STAT1	,	V_543
reg_mem_engine	,	V_685
gfx_v8_0_ring_emit_vm_flush	,	F_144
gfx_v8_0_get_cu_active_bitmap	,	F_160
mmCP_HQD_PERSISTENT_STATE	,	V_517
mmGDS_VMID0_SIZE	,	V_771
ucode_id	,	V_86
AMDGPU_RING_TYPE_GFX	,	V_193
reg	,	V_31
RLC_SERDES_WR_CTRL__POWER_UP_MASK	,	V_642
irq_type	,	V_195
amdgpu_ring_fini	,	F_56
"  RLC_LB_CNTR_INIT=0x%08X\n"	,	L_109
num_reg	,	V_28
mmMC_SHARED_CHMAP	,	V_158
AMDGPU_DOORBELL_KIQ	,	V_511
mmCP_CPF_DEBUG	,	V_568
gfx_v8_0_early_init	,	F_118
CMP_BUSY_INT_ENABLE	,	V_345
mmMC_ARB_RAMCFG	,	V_159
EN	,	V_465
"  CP_CPC_STATUS = 0x%08x\n"	,	L_55
"  PA_SC_LINE_STIPPLE_STATE=0x%08X\n"	,	L_85
mmGRBM_GFX_INDEX	,	V_274
int_sel	,	V_711
AMDGPU_DOORBELL_GFX_RING0	,	V_190
tonga_golden_common_all	,	V_16
amdgpu_gfx_scratch_get	,	F_6
gfx_v8_0_rlc_reset	,	F_80
"  DB_DEBUG=0x%08X\n"	,	L_74
"(%d) create HDP EOP bo failed\n"	,	L_24
RPTR_BLOCK_SIZE	,	V_493
"  CP_MAX_CONTEXT=0x%08X\n"	,	L_89
AMDGPU_UCODE_ID_RLC_G	,	V_93
sh_mem_bases	,	V_294
RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK	,	V_336
sc_prim_fifo_size_backend	,	V_150
gfx_v8_0_select_se_sh	,	F_68
"Too many (%d) compute rings!\n"	,	L_31
mmSCRATCH_REG0	,	V_30
GUI_ACTIVE	,	V_530
GRBM_STATUS__CP_COHERENCY_BUSY_MASK	,	V_595
le32_to_cpu	,	F_28
ARRAY_3D_TILED_THICK	,	V_242
fiji_update_gfx_clock_gating	,	F_128
gfx_v8_0_get_rb_disabled	,	F_69
"  se: %d\n"	,	L_58
"comp %d.%d.%d"	,	L_32
CP_PQ_WPTR_POLL_CNTL	,	V_464
"  CP_CPF_BUSY_STAT = 0x%08x\n"	,	L_50
AMDGPU_GEM_DOMAIN_GTT	,	V_103
MC_ARB_RAMCFG	,	V_171
GRBM_STATUS2	,	V_598
mmVGT_NUM_INSTANCES	,	V_559
mmCP_RB_WPTR_DELAY	,	V_406
GRBM_STATUS__SC_BUSY_MASK	,	V_581
mmCP_RB_DOORBELL_CONTROL	,	V_425
mmRLC_LB_CNTR_INIT	,	V_572
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_730
DEFAULT_SH_MEM_BASES	,	V_295
GRBM_STATUS__BCI_BUSY_MASK	,	V_582
cp_hqd_pq_base_lo	,	V_486
stoney_golden_settings_a11	,	V_23
DRM_DEBUG	,	F_24
GMCON_DEBUG	,	V_604
gfx_v8_0_hw_init	,	F_104
gfx_v8_0_eop_irq	,	F_155
num_gpus	,	V_174
pfp_fw	,	V_59
RLC_BUSY	,	V_599
RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK	,	V_653
modearray	,	V_215
mem_size	,	V_625
number	,	V_785
gfx_v8_0_cp_compute_load_microcode	,	F_99
tmp	,	V_34
mmCP_CE_UCODE_ADDR	,	V_375
CP_ME_CNTL	,	V_366
mmCP_PQ_WPTR_POLL_CNTL	,	V_463
mec2_fw_version	,	V_80
GFX8_NUM_GFX_RINGS	,	V_627
"  PA_SC_RASTER_CONFIG_1=0x%08X\n"	,	L_60
RLC_SERDES_WR_CTRL__POWER_DOWN_MASK	,	V_641
handle	,	V_178
gfx_v8_0_set_clockgating_state	,	F_129
gfx_v8_0_hw_fini	,	F_105
INDIRECT_BUFFER_VALID	,	V_706
mmCP_MEC_CNTL	,	V_434
rlc_fw_version	,	V_74
amdgpu_irq_add_id	,	F_53
gfx_v8_0_ring_emit_semaphore	,	F_143
mmPA_CL_ENHANCE	,	V_565
mmSCRATCH_ADDR	,	V_569
cmd	,	V_632
DRM_INFO	,	F_16
"  UVD_UDEC_DB_ADDR_CONFIG=0x%08X\n"	,	L_67
GRBM_STATUS__GDS_BUSY_MASK	,	V_588
max_cu_per_sh	,	V_142
mmCP_HQD_EOP_BASE_ADDR	,	V_451
mmCP_SEM_WAIT_TIMER	,	V_567
"  CP_RB0_WPTR=0x%08X\n"	,	L_96
sh_per_se	,	V_276
enabled_rbs	,	V_284
amd_clockgating_state	,	V_681
gfx_v8_0_eop_irq_funcs	,	V_768
MEC_HPD_SIZE	,	V_102
multi_gpu_tile_size	,	V_175
amdgpu_cu_info	,	V_778
ucode_feature_version	,	V_66
err	,	V_52
RLC_CGTT_MGCG_OVERRIDE__CPF_MASK	,	V_657
common_firmware_header	,	V_55
cz_mgcg_cgcg_init	,	V_18
TOPAZ_GB_ADDR_CONFIG_GOLDEN	,	V_153
gfx_v8_0_late_init	,	F_122
COMPUTE_DISPATCH_INITIATOR	,	V_121
mmCB_CGTT_SCLK_CTRL	,	V_680
"  CP_RB_WPTR_DELAY=0x%08X\n"	,	L_93
PACKET3_INDIRECT_BUFFER_CONST	,	V_702
PACKET3_SET_CONTEXT_REG	,	V_396
"amdgpu: fence wait failed (%d).\n"	,	L_7
disabled_rbs	,	V_283
num_tile_mode_states	,	V_217
ce_ram_size	,	V_214
CP_MQD_CONTROL	,	V_483
mmRLC_SERDES_NONCU_MASTER_BUSY	,	V_339
TILE_SPLIT	,	F_60
gws	,	V_208
amdgpu_sched_ib_submit_kernel_helper	,	F_19
gfx_v8_0_rlc_load_microcode	,	F_82
amdgpu_ring	,	V_32
need_ctx_switch	,	V_692
RLC_SERDES_WR_CTRL__BPM_DATA__SHIFT	,	V_648
ADDR_SURF_THIN_MICRO_TILING	,	V_236
gfx_v8_0_cp_gfx_resume	,	F_92
CHIP_FIJI	,	V_9
mmCC_GC_EDC_CONFIG	,	V_128
TONGA_GB_ADDR_CONFIG_GOLDEN	,	V_154
CP_RB_DOORBELL_CONTROL	,	V_426
cp_int_cntl	,	V_736
use_doorbell	,	V_188
pipe	,	V_199
DOORBELL_HIT	,	V_515
RLC_SERDES_WR_CTRL__WRITE_COMMAND_MASK	,	V_636
queue_id	,	V_760
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_233
mmSPI_CONFIG_CNTL_1	,	V_558
amdgpu_ib	,	V_41
vi_cs_data	,	V_384
shader_engine_tile_size	,	V_173
cz_golden_settings_a11	,	V_19
DOORBELL_RANGE_LOWER	,	V_430
DIMM1ADDRMAP	,	V_167
gfx_v8_0_cp_gfx_load_microcode	,	F_87
"amdgpu: cp failed to lock ring (%d).\n"	,	L_34
current_ctx	,	V_693
cp_hqd_active	,	V_524
CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK	,	V_669
ADDR_SURF_P4_16x16	,	V_261
CC_GC_EDC_CONFIG	,	V_129
gfx_v8_0_ring_emit_fence_gfx	,	F_140
mmRLC_GPU_CLOCK_COUNT_MSB	,	V_611
mmCP_RB0_RPTR_ADDR_HI	,	V_422
tmp1	,	V_775
"SRBM_SOFT_RESET=0x%08X\n"	,	L_121
emit_wait	,	V_719
GRBM_STATUS__SPI_BUSY_MASK	,	V_589
mem_row_size_in_kb	,	V_170
mc_shared_chmap	,	V_133
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_731
se_num	,	V_266
"Failed to init MEC BOs!\n"	,	L_29
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_468
"  SPI_CONFIG_CNTL_1=0x%08X\n"	,	L_78
"  CP_INT_CNTL_RING0=0x%08X\n"	,	L_105
pfp_fw_version	,	V_63
dimm11_addr_map	,	V_138
gfx_v8_0_cp_compute_start	,	F_98
"  GRBM_STATUS_SE3=0x%08X\n"	,	L_45
CP_MEC_CNTL__MEC_ME2_HALT_MASK	,	V_436
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT	,	V_299
BPM_REG_CGCG_OVERRIDE	,	V_675
"  CP_RB_VMID=0x%08X\n"	,	L_94
CP_HQD_EOP_CONTROL	,	V_455
tonga_mgcg_cgcg_init	,	V_14
sc_earlyz_tile_fifo_size	,	V_152
mmCP_HQD_PQ_RPTR	,	V_476
ENDIAN_SWAP	,	V_495
READ_TIMEOUT	,	V_312
SOFT_RESET_GRBM	,	V_597
SET_BPM_SERDES_CMD	,	V_671
PACKET3_SET_CONTEXT_REG_START	,	V_398
AMDGPU_FENCE_FLAG_64BIT	,	V_710
GPU_HDP_FLUSH_DONE__CP6_MASK	,	V_687
ADDR_SURF_TILE_SPLIT_256B	,	V_227
"  CP_CPF_DEBUG=0x%08X\n"	,	L_102
mmCP_RB_DOORBELL_RANGE_UPPER	,	V_432
ring	,	V_33
EOP_TC_WB_ACTION_EN	,	V_734
vgpr_offset	,	V_107
mmRLC_UCODE_CNTL	,	V_577
GRBM_STATUS__VGT_BUSY_MASK	,	V_585
mmCP_PFP_UCODE_DATA	,	V_374
GFX8_NUM_COMPUTE_RINGS	,	V_628
dimm00_addr_map	,	V_135
cp_mqd_base_addr_hi	,	V_479
"  PA_SC_FORCE_EOV_MAX_CNTS=0x%08X\n"	,	L_82
GENERIC2_INT_ENABLE	,	V_523
PACKET3	,	F_12
amdgpu_ring_unlock_commit	,	F_13
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP	,	V_201
FIRST_COMPUTE_VMID	,	V_304
state	,	V_630
compute_static_thread_mgmt_se1	,	V_459
compute_static_thread_mgmt_se0	,	V_458
gfx_v8_0_ring_set_wptr_gfx	,	F_132
compute_static_thread_mgmt_se3	,	V_461
compute_static_thread_mgmt_se2	,	V_460
ext	,	V_383
me_fw_version	,	V_68
vmid	,	V_612
mmRLC_SERDES_WR_NONCU_MASTER_MASK	,	V_634
ctx	,	V_694
gfx_v8_0_ring_get_rptr_compute	,	F_146
asic_type	,	V_3
"  RLC_CNTL=0x%08X\n"	,	L_107
priv_reg_irq	,	V_180
"(%d) map MQD bo failed\n"	,	L_38
RLC_CGTT_MGCG_OVERRIDE__MGCG_MASK	,	V_659
gfx_v8_0_ring_test_ib	,	F_17
VMID	,	V_484
CHIP_STONEY	,	V_21
max_backends_per_se	,	V_144
cz_golden_common_all	,	V_20
"  GRBM_STATUS_SE2=0x%08X\n"	,	L_44
DIS_EDC	,	V_130
cp_hqd_dequeue_request	,	V_471
mmVM_INVALIDATE_REQUEST	,	V_732
cu_info	,	V_779
RB_BUFSZ	,	V_410
"  CP_ME_CNTL=0x%08X\n"	,	L_88
GRBM_STATUS__CP_BUSY_MASK	,	V_594
mutex_unlock	,	F_72
"  CP_MEQ_THRESHOLDS=0x%08X\n"	,	L_69
BUG	,	F_25
gfx_v8_0_ring_emit_ib_gfx	,	F_138
num_gfx_rings	,	V_184
cs_partition_size	,	V_772
SH_MEM_ADDRESS_MODE_HSA64	,	V_296
macrotile_mode_array	,	V_220
hpd_eop_gpu_addr	,	V_104
MTYPE_UC	,	V_324
DRM_UDELAY	,	F_15
fw_data	,	V_355
RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR_MASK	,	V_647
gfx_v8_0_rlc_stop	,	F_79
mmCP_MEC_DOORBELL_RANGE_LOWER	,	V_510
gfx_v8_0_set_gfx_eop_interrupt_state	,	F_150
mmCP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_509
"  HDP_ADDR_CONFIG=0x%08X\n"	,	L_62
MICRO_TILE_MODE_NEW	,	F_61
"invalid pipe %d\n"	,	L_122
mutex_lock	,	F_71
mmGB_EDC_MODE	,	V_111
mmCP_MQD_BASE_ADDR_HI	,	V_481
mmCP_RB_VMID	,	V_407
mmCB_HW_CONTROL	,	V_557
mec_hdr	,	V_437
mdelay	,	F_95
ucode_version	,	V_64
RLC_SERDES_WR_CTRL__RDDATA_RESET_MASK	,	V_640
gds_gfx_bo	,	V_207
source	,	V_745
ARRAY_3D_TILED_XTHICK	,	V_245
fw_size	,	V_88
"amdgpu: ib submit failed (%d).\n"	,	L_27
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_42
PRIV_STATE	,	V_498
fiji_update_coarse_grain_clock_gating	,	F_127
"  RLC_LB_PARAMS=0x%08X\n"	,	L_112
mmRLC_CGCG_CGLS_CTRL	,	V_359
sh_mem_config	,	V_293
ADDR_SURF_TILE_SPLIT_128B	,	V_226
mmGC_USER_SHADER_ARRAY_CONFIG	,	V_777
mmCP_CPC_STATUS	,	V_547
mmCP_HQD_DEQUEUE_REQUEST	,	V_475
mmCP_HQD_EOP_BASE_ADDR_HI	,	V_452
ETIMEDOUT	,	V_532
pp_enabled	,	V_361
fence_put	,	F_21
GB_ADDR_CONFIG	,	V_176
amdgpu_bo_pin	,	F_41
name	,	V_187
mmRLC_PG_CNTL	,	V_360
gfx_v8_0_set_gds_init	,	F_121
RLC_SERDES_WR_CTRL__BPM_DATA_MASK	,	V_644
"  VGT_GS_VERTEX_REUSE=0x%08X\n"	,	L_84
WREG32	,	F_8
gpu_addr	,	V_109
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP	,	V_755
ME_HALT	,	V_367
mmHDP_ADDR_CONFIG	,	V_314
"  CP_CPC_STALLED_STAT1 = 0x%08x\n"	,	L_54
gfx_v8_0_get_csb_size	,	F_89
"  SDMA1_TILING_CONFIG=0x%08X\n"	,	L_65
RLC_SERDES_WR_CTRL__SRBM_OVERRIDE_MASK	,	V_646
mmCP_PQ_STATUS	,	V_525
"amdgpu/%s_mec2.bin"	,	L_21
mmRLC_LB_PARAMS	,	V_575
amdgpu_irq_put	,	F_106
DOORBELL_SOURCE	,	V_514
amdgpu_ring_write	,	F_11
mmGB_MACROTILE_MODE0	,	V_259
CP_HQD_PERSISTENT_STATE	,	V_518
"amdgpu/%s_pfp.bin"	,	L_16
PACKET3_SET_SH_REG_START	,	V_118
ptr	,	V_46
__BIG_ENDIAN	,	F_94
__le32	,	T_3
AMDGPU_UCODE_ID_CP_CE	,	V_92
"(%d) reserve MQD bo failed\n"	,	L_35
me_fw	,	V_67
mmUVD_UDEC_DBW_ADDR_CONFIG	,	V_321
hdr	,	V_354
GRBM_STATUS	,	V_529
CHIP_TOPAZ	,	V_4
RLC_SERDES_WR_CTRL__P1_SELECT_MASK	,	V_638
gfx_v8_0_ring_emit_gds_switch	,	F_115
PACKET3_SET_UCONFIG_REG	,	V_37
next_rptr_gpu_addr	,	V_699
gfx_firmware_header_v1_0	,	V_57
uint64_t	,	T_4
AMDGPU_GEM_DOMAIN_GWS	,	V_209
CP_HQD_PQ_DOORBELL_CONTROL	,	V_469
fiji_send_serdes_cmd	,	F_125
"(%d) map HDP EOP bo failed\n"	,	L_26
CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK	,	V_416
me_id	,	V_758
backend_enable_mask	,	V_287
mmSRBM_STATUS	,	V_600
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT	,	V_329
"Unknown chip type (%d) in function gfx_v8_0_tiling_mode_table_init() falling through to CHIP_CARRIZO\n"	,	L_33
ADDR_SURF_P16_32x32_16x16	,	V_260
PACKET3_PREAMBLE_CNTL	,	V_393
EOP_SIZE	,	V_456
CHIP_TONGA	,	V_13
mmCP_MAX_CONTEXT	,	V_390
mmCP_MEC_DOORBELL_RANGE_UPPER	,	V_512
compute_ring	,	V_105
mc_arb_ramcfg	,	V_134
wptr	,	V_417
mmCGTS_SM_CTRL_REG	,	V_663
mmSH_MEM_CONFIG	,	V_306
"  SCRATCH_ADDR=0x%08X\n"	,	L_103
gfx_v8_0_priv_reg_irq	,	F_157
mmCP_MEC_ME1_UCODE_ADDR	,	V_438
mmRLC_CGTT_MGCG_OVERRIDE	,	V_656
ce_hdr	,	V_371
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP	,	V_750
CP_PQ_STATUS	,	V_526
PAGE_SIZE	,	V_90
DED_MODE	,	V_126
"(%d) create MQD bo failed\n"	,	L_36
"  CB_HW_CONTROL=0x%08X\n"	,	L_77
SH_MEM_CONFIG__PRIVATE_ATC_MASK	,	V_302
rptr_offs	,	V_420
err2	,	V_49
err1	,	V_45
flags	,	V_162
mec_int_cntl_reg	,	V_741
ARRAY_2D_TILED_THIN1	,	V_222
WRITE_DATA_DST_SEL	,	F_117
amdgpu_ring_test_ring	,	F_96
mmCP_HQD_VMID	,	V_453
ucode_array_offset_bytes	,	V_356
amdgpu_bo_kmap	,	F_42
"Illegal register access in command stream\n"	,	L_125
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP	,	V_754
ROQ_PQ_IB_FLIP	,	V_497
gfx_v8_0_priv_reg_irq_funcs	,	V_769
RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK	,	V_678
ADDR_SURF_BANK_HEIGHT_1	,	V_255
cp_hqd_pq_rptr_report_addr_lo	,	V_501
ADDR_SURF_BANK_HEIGHT_2	,	V_254
ADDR_SURF_BANK_HEIGHT_4	,	V_248
mmCP_HQD_PQ_CONTROL	,	V_490
ADDR_SURF_BANK_HEIGHT_8	,	V_256
"  CP_RB0_BASE_HI=0x%08X\n"	,	L_100
rb_bufsz	,	V_403
AMDGPU_DOORBELL_MEC_RING0	,	V_197
mmCP_STAT	,	V_538
sgpr1_init_regs	,	V_113
CE_PARTITION_BASE	,	V_402
RLC_CGTT_MGCG_OVERRIDE__CGCG_MASK	,	V_674
AMDGPU_DOORBELL_MEC_RING7	,	V_513
SOFT_RESET_GFX	,	V_593
mmGRBM_CNTL	,	V_310
gfx_v8_0_set_irq_funcs	,	F_120
DATA_SEL	,	F_141
mmCP_HQD_PQ_BASE	,	V_488
"\n"	,	L_10
sgpr2_init_regs	,	V_114
EVENT_INDEX	,	F_49
gws_gfx_bo	,	V_210
next_rptr	,	V_696
"  CP_DEVICE_ID=0x%08X\n"	,	L_91
GPU_HDP_FLUSH_DONE__CP0_MASK	,	V_688
GRBM_GFX_INDEX	,	V_268
section	,	V_385
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP	,	V_749
gfx_current_status	,	V_182
cp_mqd_base_addr_lo	,	V_478
wptr_offs	,	V_505
mmCP_MEC_ME2_UCODE_DATA	,	V_442
num_secondary_tile_mode_states	,	V_219
rlc_firmware_header_v2_0	,	V_353
pd_addr	,	V_726
"Illegal instruction in command stream\n"	,	L_126
CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK	,	V_668
SE_BROADCAST_WRITES	,	V_271
mec2_fw	,	V_79
mem_max_burst_length_bytes	,	V_161
PRELOAD_SIZE	,	V_519
mmCP_RB0_CNTL	,	V_415
wb_gpu_addr	,	V_447
amdgpu_ucode_print_rlc_hdr	,	F_83
max_tile_pipes	,	V_141
rlc_feature_version	,	V_75
gfx_v8_0_cp_compute_fini	,	F_100
PACKET3_SET_SH_REG	,	V_117
gb_addr_config	,	V_132
AMDGPU_CP_IRQ_GFX_EOP	,	V_192
RLC_SERDES_WR_CTRL__BPM_ADDR__SHIFT	,	V_650
BPM_REG_CGLS_EN	,	V_676
LAST_COMPUTE_VMID	,	V_305
mmCP_ME_CNTL	,	V_365
amdgpu_ib_free	,	F_22
mmSDMA0_TILING_CONFIG	,	V_316
"  RLC_UCODE_CNTL=0x%08X\n"	,	L_114
WAIT_REG_MEM_ENGINE	,	F_135
rlc_fw	,	V_73
WR_CONFIRM	,	V_698
"  GB_ADDR_CONFIG=0x%08X\n"	,	L_61
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP	,	V_753
gfx_v8_0_enable_gui_idle_interrupt	,	F_78
addr	,	V_707
PACKET3_CONTEXT_CONTROL	,	V_395
check_fw_load_finish	,	V_364
temp	,	V_651
"  SDMA0_TILING_CONFIG=0x%08X\n"	,	L_64
SOFT_RESET_CP	,	V_592
gfx_v8_0_get_cu_info	,	F_161
MACRO_TILE_ASPECT	,	F_65
mmSQ_CONFIG	,	V_553
PROP_FED	,	V_127
"  RLC_LB_CNTR_MAX=0x%08X\n"	,	L_110
mmRLC_GPM_UCODE_DATA	,	V_358
SAMPLE_SPLIT	,	F_62
mmCP_HQD_PQ_WPTR_POLL_ADDR	,	V_508
funcs	,	V_763
extent	,	V_386
"amdgpu: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_9
mmPA_SC_RASTER_CONFIG	,	V_288
mmCP_HQD_ACTIVE	,	V_474
smu_load	,	V_83
CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK	,	V_655
num_compute_rings	,	V_194
upper_32_bits	,	F_46
CP_MEC_CNTL__MEC_ME1_HALT_MASK	,	V_435
dev	,	V_60
ADDR_SURF_ROTATED_MICRO_TILING	,	V_246
gfx_v8_0_init_microcode	,	F_23
bitmap	,	V_782
gfx_v8_0_priv_inst_irq	,	F_159
"stoney"	,	L_15
gfx_v8_0_ring_emit_fence_compute	,	F_149
GRBM_STATUS__IA_BUSY_MASK	,	V_590
ARRAY_SIZE	,	F_3
"tonga"	,	L_12
"(%d) pin MQD bo failed\n"	,	L_37
mmSCRATCH_UMSK	,	V_570
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP	,	V_752
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_504
fence_drv	,	V_728
mmCC_GC_SHADER_ARRAY_CONFIG	,	V_776
AMD_IS_APU	,	V_163
mmGC_USER_RB_BACKEND_DISABLE	,	V_280
MTYPE_CC	,	V_300
adev	,	V_2
mmCP_ME1_PIPE0_INT_CNTL	,	V_742
RLC_CGTT_MGCG_OVERRIDE__RLC_MASK	,	V_658
PACKET3_SWITCH_BUFFER	,	V_700
mmPA_SC_ENHANCE	,	V_566
SRBM_SOFT_RESET	,	V_596
gfx_v8_0_init_compute_vmid	,	F_73
WDOORBELL32	,	F_133
INT_SEL	,	F_142
gws_base	,	V_615
dimm10_addr_map	,	V_137
CGTS_SM_CTRL_REG__ON_MONITOR_ADD__SHIFT	,	V_670
mmCP_ENDIAN_SWAP	,	V_391
vgpr_init_compute_shader	,	V_115
ALIGNMENT_MODE	,	V_326
RLC_CGTT_MGCG_OVERRIDE__GRBM_MASK	,	V_660
amdgpu_interrupt_state	,	V_735
rptr_addr	,	V_405
ARRAY_PRT_TILED_THIN1	,	V_231
sel	,	V_720
gds_size	,	V_614
hpd	,	V_98
cp_mqd_control	,	V_485
order_base_2	,	F_93
mmCP_MEQ_THRESHOLDS	,	V_549
seq	,	V_708
gfx_v8_0_tiling_mode_table_init	,	F_57
doorbell_index	,	V_189
amd_powergating_state	,	V_629
ROW_SIZE	,	V_177
pfp_feature_version	,	V_65
SDMA0_REGISTER_OFFSET	,	V_317
mmRLC_CNTL	,	V_347
gfx_v8_0_soft_reset	,	F_113
ce_fw	,	V_70
mmCP_CPF_STATUS	,	V_544
GRBM_STATUS__PA_BUSY_MASK	,	V_580
AMDGPU_FENCE_OWNER_UNDEFINED	,	V_48
me_hdr	,	V_372
"  UVD_UDEC_DBW_ADDR_CONFIG=0x%08X\n"	,	L_68
PACKET3_SET_UCONFIG_REG_START	,	V_38
mmRLC_MC_CNTL	,	V_576
amdgpu_bo_unreserve	,	F_37
COMPUTE_SHADER_EN	,	V_122
mec_fw	,	V_76
usepfp	,	V_727
amdgpu_bo_reserve	,	F_33
config	,	V_139
"  SH_MEM_APE1_BASE=0x%08X\n"	,	L_117
AMDGPU_GFX_NORMAL_MODE	,	V_183
mmCP_CPF_BUSY_STAT	,	V_542
oa_size	,	V_618
BANK_WIDTH	,	F_63
CP_ME1_PIPE0_INT_CNTL	,	V_743
num_types	,	V_766
amdgpu_firmware_info	,	V_53
RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK	,	V_335
"  GRBM_STATUS2=0x%08X\n"	,	L_41
"(%d) reserve HPD EOP bo failed\n"	,	L_23
info	,	V_54
ADDR_SURF_8_BANK	,	V_250
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP	,	V_751
"  RLC_LB_CNTL=0x%08X\n"	,	L_106
amdgpu_ucode_print_gfx_hdr	,	F_88
CNTX_EMPTY_INT_ENABLE	,	V_344
gfx_v8_0_resume	,	F_108
count	,	V_379
gfx_v8_0_set_ring_funcs	,	F_119
"  PA_SC_ENHANCE=0x%08X\n"	,	L_87
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_43
"  CP_CPF_STATUS = 0x%08x\n"	,	L_52
GPU_HDP_FLUSH_DONE__CP2_MASK	,	V_686
PACKET3_SEM_SEL_SIGNAL	,	V_722
DRM_ERROR	,	F_7
PRIV_REG_INT_ENABLE	,	V_746
sgpr_offset	,	V_108
smumgr_funcs	,	V_363
CGTS_SM_CTRL_REG__SM_MODE__SHIFT	,	V_665
sh_num	,	V_267
RLC_SERDES_WR_CTRL__REG_ADDR_MASK	,	V_645
cp_hqd_pq_control	,	V_500
ADDR_SURF_16_BANK	,	V_257
fw	,	V_87
AMDGPU_IB_FLAG_PREAMBLE	,	V_697
MC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_165
"GFX 8.x registers\n"	,	L_39
iceland_golden_common_all	,	V_8
"gfx"	,	L_30
vi_mqd	,	V_449
mmPA_SC_LINE_STIPPLE_STATE	,	V_564
oa_gfx_bo	,	V_213
mmPA_SC_FIFO_SIZE	,	V_328
counter	,	V_780
stoney_mgcg_cgcg_init	,	V_22
sync_seq	,	V_729
fiji_mgcg_cgcg_init	,	V_10
mmCP_HQD_EOP_CONTROL	,	V_454
WAIT_REG_MEM_MEM_SPACE	,	F_145
sc_prim_fifo_size_frontend	,	V_149
mmCP_DEVICE_ID	,	V_392
mmCP_RB0_BASE	,	V_423
mmDMIF_ADDR_CALC	,	V_315
PACKET3_BASE_INDEX	,	F_91
fw_name	,	V_51
cp_hqd_pq_doorbell_control	,	V_470
vgpr_init_regs	,	V_112
CGTS_SM_CTRL_REG__OVERRIDE_MASK	,	V_667
AMDGPU_GWS_SHIFT	,	V_620
rptr	,	V_683
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT	,	V_330
mmSH_MEM_APE1_LIMIT	,	V_308
vm_id	,	V_725
max_hw_contexts	,	V_148
"  SH_MEM_CONFIG=0x%08X\n"	,	L_116
gds_base	,	V_613
ib	,	V_42
fence_wait	,	F_20
id	,	V_387
"  RLC_LB_INIT_CU_MASK=0x%08X\n"	,	L_111
EOP_TCL1_ACTION_EN	,	V_714
fiji_update_medium_grain_clock_gating	,	F_126
BANK_HEIGHT	,	F_64
gfx_v8_0_cp_compute_enable	,	F_97
"invalid me %d\n"	,	L_123
PACKET3_EVENT_WRITE_EOP	,	V_713
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT	,	V_331
mmCP_CPC_BUSY_STAT	,	V_545
"amdgpu: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_4
mmGRBM_STATUS_SE2	,	V_536
mmGRBM_STATUS_SE3	,	V_537
mmTA_CNTL_AUX	,	V_551
mmGRBM_STATUS_SE0	,	V_534
amdgpu_bo_kunmap	,	F_43
GRBM_STATUS__GUI_ACTIVE_MASK	,	V_531
mmGRBM_STATUS_SE1	,	V_535
mmCC_RB_BACKEND_DISABLE	,	V_278
ARRAY_2D_TILED_XTHICK	,	V_244
MTYPE_NC	,	V_327
max_gs_threads	,	V_147
compute_pipelinestat_enable	,	V_457
mmCP_INT_CNTL_RING0	,	V_341
ring_size	,	V_408
PACKET3_MEM_SEMAPHORE	,	V_723
cp_hqd_pq_wptr_poll_addr_hi	,	V_507
dimm01_addr_map	,	V_136
ALIGN	,	F_29
num_mec	,	V_99
amdgpu_iv_entry	,	V_756
"  RLC_MC_CNTL=0x%08X\n"	,	L_113
ao_bitmap	,	V_783
smu	,	V_362
"  CP_CPF_STALLED_STAT1 = 0x%08x\n"	,	L_51
RLC_SERDES_WR_CTRL__READ_COMMAND_MASK	,	V_637
mmDB_DEBUG	,	V_554
cp_hqd_pq_wptr	,	V_473
gfx_v8_0_cp_gfx_enable	,	F_86
MTYPE	,	V_412
"  PA_CL_ENHANCE=0x%08X\n"	,	L_86
SOFT_RESET_RLC	,	V_352
gfx_v8_0_do_edc_gpr_workarounds	,	F_44
CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK	,	V_279
GRBM_STATUS__DB_BUSY_MASK	,	V_586
reg_offset	,	V_221
gfx_v8_0_suspend	,	F_107
gws_size	,	V_616
AMDGPU_IRQ_STATE_DISABLE	,	V_737
length_dw	,	V_47
UNORD_DISPATCH	,	V_496
GRBM_CNTL	,	V_311
ADDR_SURF_TILE_SPLIT_2KB	,	V_229
ucode	,	V_84
PRIV_INSTR_INT_ENABLE	,	V_747
gfx_v8_0_mec_fini	,	F_32
WAIT_REG_MEM_FUNCTION	,	F_137
GRBM_STATUS__SX_BUSY_MASK	,	V_583
mmRLC_GPU_CLOCK_COUNT_LSB	,	V_610
cp_hqd_pq_wptr_poll_addr	,	V_506
ARRAY_MODE	,	F_58
gfx_v8_0_cp_enable	,	F_103
pdev	,	V_155
u32	,	V_6
eop_gpu_addr	,	V_446
amdgpu_bo_create	,	F_40
me	,	V_198
"  SQ_CONFIG=0x%08X\n"	,	L_73
amdgpu_program_register_sequence	,	F_2
"  SPI_CONFIG_CNTL=0x%08X\n"	,	L_72
"amdgpu/%s_mec.bin"	,	L_20
mmCP_STALLED_STAT1	,	V_539
"carrizo"	,	L_13
mmCP_STALLED_STAT2	,	V_540
mmCP_STALLED_STAT3	,	V_541
num_pipe	,	V_100
entry	,	V_757
"gfx8: Failed to load firmware \"%s\"\n"	,	L_22
mmUVD_UDEC_ADDR_CONFIG	,	V_319
header	,	V_56
RLC_SERDES_WR_CTRL__SHORT_FORMAT_MASK	,	V_643
amdgpu_semaphore	,	V_717
mmGB_TILE_MODE0	,	V_258
mmUVD_UDEC_DB_ADDR_CONFIG	,	V_320
cp_hqd_vmid	,	V_516
mmCP_CE_UCODE_DATA	,	V_376
mec	,	V_96
oa	,	V_211
mem	,	V_204
"  CP_RB0_RPTR_ADDR=0x%08X\n"	,	L_97
mmMC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_168
ADDR_SURF_DEPTH_MICRO_TILING	,	V_225
request_firmware	,	F_26
reg_base	,	V_29
mmGRBM_STATUS2	,	V_533
AMDGPU_OA_SHIFT	,	V_621
gfx_v8_0_cp_resume	,	F_102
amdgpu_gfx_scratch_free	,	F_10
DOORBELL_EN	,	V_428
mmDB_DEBUG3	,	V_556
"  SH_MEM_APE1_LIMIT=0x%08X\n"	,	L_118
mmDB_DEBUG2	,	V_555
src	,	V_748
total_size	,	V_106
mmCP_ME1_PIPE3_INT_CNTL	,	V_521
dev_warn	,	F_35
control	,	V_695
amdgpu_ucode_validate	,	F_27
srbm_mutex	,	V_303
u64	,	T_2
"  GRBM_STATUS=0x%08X\n"	,	L_40
me_feature_version	,	V_69
CLE_BPM_SERDES_CMD	,	V_662
fence	,	V_43
amdgpu_fence_process	,	F_156
gfx_v8_0_init_golden_registers	,	F_1
RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK	,	V_337
mmSH_MEM_BASES	,	V_309
mmRLC_CAPTURE_GPU_CLOCK_COUNT	,	V_609
gfx_v8_0_wait_for_idle	,	F_110
gfx_v8_0_ring_get_wptr_gfx	,	F_131
"amdgpu/%s_me.bin"	,	L_17
cs_extent_def	,	V_382
gfx_v8_0_is_idle	,	F_109
"  VGT_CACHE_INVALIDATION=0x%08X\n"	,	L_83
AMDGPU_MAX_COMPUTE_RINGS	,	V_196
"  SCRATCH_UMSK=0x%08X\n"	,	L_104
sec_ded_counter_registers	,	V_131
mmCP_MQD_BASE_ADDR	,	V_480
gfx_v8_0_ring_set_wptr_compute	,	F_148
mec_int_cntl	,	V_740
srbm_soft_reset	,	V_579
AMDGPU_IRQ_STATE_ENABLE	,	V_739
mmRLC_SERDES_WR_CU_MASTER_MASK	,	V_633
CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK	,	V_666
"  CP_CPC_BUSY_STAT = 0x%08x\n"	,	L_53
gfx_v8_0_mec_init	,	F_39
ADDR_SURF_THICK_MICRO_TILING	,	V_240
AMDGPU_GPU_PAGE_SIZE	,	V_494
"  CP_RB0_RPTR_ADDR_HI=0x%08X\n"	,	L_98
semaphore	,	V_718
NOOFCOLS	,	V_172
amdgpu_irq_get	,	F_123
mmMC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_164
PACKET3_RELEASE_MEM	,	V_733
mmCP_RB0_BASE_HI	,	V_424
PACKET3_NOP	,	V_191
PACKET3_EVENT_WRITE	,	V_123
PACKET3_INDIRECT_BUFFER	,	V_703
GFX_IDLE_INT_ENABLE	,	V_346
gfx_v8_0_set_powergating_state	,	F_124
gfx_v8_0_get_gpu_clock_counter	,	F_114
ce_fw_version	,	V_71
AMDGPU_GDS_SHIFT	,	V_619
se	,	V_773
gfx_v8_0_ring_funcs_compute	,	V_765
sh	,	V_774
mmRLC_LB_CNTR_MAX	,	V_573
MIN_IB_AVAILSZ	,	V_413
"  CP_RB0_BASE=0x%08X\n"	,	L_99
u8	,	T_5
"IH: CP EOP\n"	,	L_124
GFX_CLEAR	,	V_606
uint32_t	,	T_1
PACKET3_WAIT_REG_MEM	,	V_689
reg_index	,	V_397
SECT_CONTEXT	,	V_388
mmRLC_SERDES_CU_MASTER_BUSY	,	V_334
chip_name	,	V_50
buf	,	V_448
ADDR_SURF_BANK_WIDTH_4	,	V_247
ADDR_SURF_BANK_WIDTH_2	,	V_251
sect	,	V_381
ADDR_SURF_BANK_WIDTH_1	,	V_252
mod2array	,	V_216
CP_ME1_PIPE3_INT_CNTL	,	V_522
mmPA_SC_RASTER_CONFIG_1	,	V_548
ring_id	,	V_761
hqd_gpu_addr	,	V_444
EOP_TC_ACTION_EN	,	V_715
"amdgpu/%s_ce.bin"	,	L_18
PACKET3_DISPATCH_DIRECT	,	V_120
compute_misc_reserved	,	V_462
mmCOMPUTE_PGM_LO	,	V_119
gfx_v8_0_ring_get_wptr_compute	,	F_147
APE1_MTYPE	,	V_325
RLC_SERDES_WR_CTRL__REG_ADDR__SHIFT	,	V_649
ARRAY_1D_TILED_THIN1	,	V_230
gfx_v8_0_ring_emit_hdp_flush	,	F_134
mmGRBM_SOFT_RESET	,	V_350
mmRLC_LB_INIT_CU_MASK	,	V_574
mmCP_RB0_RPTR_ADDR	,	V_421
grbm_soft_reset	,	V_578
GRBM_STATUS__TA_BUSY_MASK	,	V_584
CE_HALT	,	V_369
"  DB_DEBUG3=0x%08X\n"	,	L_76
write64bit	,	V_709
max_gprs	,	V_146
BUF_SWAP	,	V_414
ADDR_SURF_MACRO_ASPECT_2	,	V_249
ADDR_SURF_MACRO_ASPECT_1	,	V_262
ADDR_SURF_MACRO_ASPECT_4	,	V_253
gfx_v8_0_sw_init	,	F_52
bit_width	,	V_265
ADDR_SURF_P8_32x32_16x16	,	V_264
vi_srbm_select	,	F_74
cp_hqd_persistent_state	,	V_520
mmCP_CPC_STALLED_STAT1	,	V_546
vm	,	V_704
ids	,	V_705
idx	,	V_36
gfx_ring	,	V_185
ADDR_SURF_TILE_SPLIT_64B	,	V_224
"  DMIF_ADDR_CALC=0x%08X\n"	,	L_63
mec2_feature_version	,	V_81
AMDGPU_CP_IRQ_LAST	,	V_767
NUM_BANKS	,	F_66
mmCP_HQD_PQ_RPTR_REPORT_ADDR	,	V_503
"  CP_PERFMON_CNTL=0x%08X\n"	,	L_81
gfx_v8_0_gpu_init	,	F_75
wb	,	V_419
"  PA_SC_RASTER_CONFIG=0x%08X\n"	,	L_59
mqd_gpu_addr	,	V_445
DIMM0ADDRMAP	,	V_166
PACKET3_WRITE_DATA	,	V_622
dev_err	,	F_30
amdgpu_bo_unpin	,	F_36
SE_INDEX	,	V_273
ce_feature_version	,	V_72
CNTX_BUSY_INT_ENABLE	,	V_343
"  GB_MACROTILE_MODE%d=0x%08X\n"	,	L_57
PACKET3_PFP_SYNC_ME	,	V_724
mask	,	V_277
"topaz"	,	L_11
mmCP_MEC_ME1_UCODE_DATA	,	V_439
CHIP_CARRIZO	,	V_17
amdgpu_ib_get	,	F_18
mmGPU_HDP_FLUSH_REQ	,	V_690
release_firmware	,	F_31
tile_mode_array	,	V_218
priv_inst_irq	,	V_181
AMDGPU_GEM_DOMAIN_GDS	,	V_206
"  PA_SC_FIFO_SIZE=0x%08X\n"	,	L_79
reg_addr	,	V_631
num_queue	,	V_101
ARRAY_LINEAR_ALIGNED	,	V_232
mmRLC_LB_CNTL	,	V_571
SDMA1_REGISTER_OFFSET	,	V_318
mmVGT_CACHE_INVALIDATION	,	V_562
INSTANCE_BROADCAST_WRITES	,	V_269
dev_info	,	F_112
pipe_id	,	V_759
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT	,	V_332
PACKET3_CLEAR_STATE	,	V_400
gfx_v8_0_wait_for_rlc_serdes	,	F_76
ARRAY_3D_TILED_THIN1	,	V_237
reg_count	,	V_389
DEFAULT_MTYPE	,	V_323
mmCP_MEM_SLP_CNTL	,	V_654
enable	,	V_340
mmCP_PERFMON_CNTL	,	V_560
gfx_v8_0_ring_emit_ib_compute	,	F_139
gfx_v8_0_ring_get_rptr_gfx	,	F_130
gfx_v8_0_sw_fini	,	F_55
CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK	,	V_433
mmCP_ME_RAM_DATA	,	V_378
gfx_v8_0_cp_gfx_start	,	F_90
RLC_CGTT_MGCG_OVERRIDE__CGLS_MASK	,	V_679
ARRAY_PRT_TILED_THICK	,	V_243
mmCP_ME_RAM_WADDR	,	V_377
mmGMCON_DEBUG	,	V_603
"  RLC_CGCG_CGLS_CTRL=0x%08X\n"	,	L_108
PACKET3_SEM_SEL_WAIT	,	V_721
fail	,	V_124
GRBM_RQ_PENDING	,	V_602
mmCP_HQD_PQ_WPTR	,	V_477
gds	,	V_203
eop_irq	,	V_179
SRBM_STATUS	,	V_601
KMD_QUEUE	,	V_499
RLC_ENABLE_F32	,	V_349
mmRLC_SERDES_WR_CTRL	,	V_635
mqd	,	V_450
usec_timeout	,	V_39
DOORBELL_ENABLE	,	V_527
"  VM %d:\n"	,	L_115
SH_BROADCAST_WRITES	,	V_270
PIPE_CONFIG	,	F_59
gfx_v8_0_rlc_resume	,	F_85
out	,	V_61
SH_INDEX	,	V_272
mmCP_MQD_CONTROL	,	V_482
"  VGT_NUM_INSTANCES=0x%08X\n"	,	L_80
firmware	,	V_82
REG_GET_FIELD	,	F_51
mmCP_MEC_ME2_UCODE_ADDR	,	V_441
max_shader_engines	,	V_140
max_rb_num_per_se	,	V_275
WRITE_DATA_ENGINE_SEL	,	F_116
GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT	,	V_281
cp_hdr	,	V_58
mmCP_RB_DOORBELL_RANGE_LOWER	,	V_431
AMDGPU_UCODE_ID_CP_MEC2	,	V_95
AMDGPU_UCODE_ID_CP_MEC1	,	V_94
mmSPI_CONFIG_CNTL	,	V_552
"  SH_MEM_BASES=0x%08X\n"	,	L_119
mmGB_ADDR_CONFIG	,	V_313
pfp_hdr	,	V_370
EINVAL	,	V_40
ADDR_SURF_P2	,	V_223
RLC_CNTL	,	V_348
"  CP_ENDIAN_SWAP=0x%08X\n"	,	L_90
GDS_GWS_VMID0__SIZE__SHIFT	,	V_626
PFP_HALT	,	V_368
"ib test on ring %d succeeded in %u usecs\n"	,	L_8
gfx	,	V_26
udelay	,	F_77
GRBM_STATUS__IA_BUSY_NO_DMA_MASK	,	V_591
queue	,	V_200
data	,	V_62
le32_to_cpup	,	F_84
"  CP_RB0_CNTL=0x%08X\n"	,	L_95
"  CP_SEM_WAIT_TIMER=0x%08X\n"	,	L_92
CARRIZO_GB_ADDR_CONFIG_GOLDEN	,	V_157
RASTER_CONFIG_RB_MAP_3	,	V_289
grbm_idx_mutex	,	V_285
rb_addr	,	V_404
"  CP_MEC_CNTL=0x%08X\n"	,	L_101
AMDGPU_RING_TYPE_COMPUTE	,	V_202
RASTER_CONFIG_RB_MAP_0	,	V_291
mmVGT_GS_VERTEX_REUSE	,	V_563
RASTER_CONFIG_RB_MAP_2	,	V_292
lower_32_bits	,	F_45
"  CP_STAT = 0x%08x\n"	,	L_46
RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK	,	V_338
GFX_STALL	,	V_605
SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT	,	V_301
REG_SET_FIELD	,	F_47
mec_feature_version	,	V_78
gfx_v8_0_create_bitmask	,	F_67
ao_cu_mask	,	V_784
mmCP_PFP_UCODE_ADDR	,	V_373
ADDR_SURF_TILE_SPLIT_512B	,	V_228
mmGRBM_STATUS	,	V_528
mmRLC_MEM_SLP_CNTL	,	V_652
AMDGPU_FENCE_FLAG_INT	,	V_712
CGTS_SM_CTRL_REG__SM_MODE_MASK	,	V_664
revision	,	V_156
PACKET3_SET_BASE	,	V_401
hpd_eop_obj	,	V_97
gfx_v8_0_print_status	,	F_111
gfx_partition_size	,	V_205
BPM_REG_MGCG_OVERRIDE	,	V_661
gfx_v8_0_ring_test_ring	,	F_5
QUEUE_SIZE	,	V_492
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_394
"  SX_DEBUG_1=0x%08X\n"	,	L_70
schedule_work	,	F_158
CP_INT_CNTL_RING0	,	V_342
"GRBM_SOFT_RESET=0x%08X\n"	,	L_120
sc_hiz_tile_fifo_size	,	V_151
mmRLC_GPM_UCODE_ADDR	,	V_357
iceland_mgcg_cgcg_init	,	V_5
RB_BLKSZ	,	V_411
"  GB_TILE_MODE%d=0x%08X\n"	,	L_56
ADDR_SURF_4_BANK	,	V_263
PA_SC_RASTER_CONFIG__PKR_MAP__SHIFT	,	V_290
stoney_golden_common_all	,	V_24
amdgpu_irq_src	,	V_744
sgpr_init_compute_shader	,	V_116
ref_and_mask	,	V_684
mmSRBM_SOFT_RESET	,	V_607
ARRAY_1D_TILED_THICK	,	V_238
DOORBELL_OFFSET	,	V_427
amdgpu_bo_unref	,	F_38
ready	,	V_110
max_sh_per_se	,	V_143
oa_base	,	V_617
fiji_golden_common_all	,	V_12
TIME_STAMP_INT_ENABLE	,	V_738
gfx_v8_0_set_priv_reg_fault_state	,	F_152
amdgpu_device	,	V_1
mmCP_HQD_PQ_BASE_HI	,	V_489
SH_MEM_CONFIG	,	V_322
mem_base	,	V_624
ucode_size_bytes	,	V_89
mec2_hdr	,	V_440
"fiji"	,	L_14
mqd_obj	,	V_443
RB_BITMAP_WIDTH_PER_SH	,	V_286
"amdgpu: cp failed to get scratch reg (%d).\n"	,	L_1
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_298
RLC_SERDES_WR_CTRL__P2_SELECT_MASK	,	V_639
