# Arilla Testing
This directory was used for simulating Arilla components in Modelsim, because VHDL components cannot reside in the same project as the BDF files they were generated from (there would be multiple definitions of the same component) and testbenches are required.
