

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Wed Aug  7 04:53:36 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp3_u2_ap_r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.314|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  336108|  339980|  336108|  339980|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_1_fu_613      |conv_1      |    4071|    4071|    4071|    4071|   none  |
        |grp_conv_2_fu_631      |conv_2      |  263561|  267433|  263561|  267433|   none  |
        |grp_dense_out_fu_641   |dense_out   |     975|     975|     975|     975|   none  |
        |grp_max_pool_1_fu_657  |max_pool_1  |   14365|   14365|   14365|   14365|   none  |
        |grp_max_pool_2_fu_663  |max_pool_2  |    5793|    5793|    5793|    5793|   none  |
        |grp_dense_1_fu_669     |dense_1     |   40151|   40151|   40151|   40151|   none  |
        |grp_dense_2_fu_679     |dense_2     |    3091|    3091|    3091|    3091|   none  |
        |grp_flat_fu_689        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3192|  3192|       114|          -|          -|    28|    no    |
        | + Loop 1.1  |   112|   112|         4|          -|          -|    28|    no    |
        |- Loop 2     |    30|    30|         3|          -|          -|    10|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|   1467|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       21|     26|    4379|  11942|    0|
|Memory           |       18|      -|      80|     21|    0|
|Multiplexer      |        -|      -|       -|   1042|    -|
|Register         |        -|      -|     339|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       39|     26|    4838|  14472|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       13|     11|       4|     27|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |cnn_fpext_32ns_64KfY_U82  |cnn_fpext_32ns_64KfY  |        0|      0|   100|   138|    0|
    |grp_conv_1_fu_613         |conv_1                |        0|     19|  2800|  7491|    0|
    |grp_conv_2_fu_631         |conv_2                |        1|      1|   421|  1871|    0|
    |grp_dense_1_fu_669        |dense_1               |       18|      1|    97|   219|    0|
    |grp_dense_2_fu_679        |dense_2               |        1|      1|    60|   182|    0|
    |grp_dense_out_fu_641      |dense_out             |        1|      4|   618|  1084|    0|
    |grp_flat_fu_689           |flat                  |        0|      0|    84|   244|    0|
    |grp_max_pool_1_fu_657     |max_pool_1            |        0|      0|   104|   366|    0|
    |grp_max_pool_2_fu_663     |max_pool_2            |        0|      0|    95|   347|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |       21|     26|  4379| 11942|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_input_0_1_V_U  |cnn_conv_1_input_Aem  |        1|   0|   0|    0|    90|   14|     1|         1260|
    |conv_1_input_0_2_V_U  |cnn_conv_1_input_Aem  |        1|   0|   0|    0|    90|   14|     1|         1260|
    |conv_1_input_1_0_V_U  |cnn_conv_1_input_Aem  |        1|   0|   0|    0|    90|   14|     1|         1260|
    |conv_1_input_2_0_V_U  |cnn_conv_1_input_Aem  |        1|   0|   0|    0|    90|   14|     1|         1260|
    |conv_1_input_1_1_V_U  |cnn_conv_1_input_DeQ  |        1|   0|   0|    0|    81|   14|     1|         1134|
    |conv_1_input_1_2_V_U  |cnn_conv_1_input_DeQ  |        1|   0|   0|    0|    81|   14|     1|         1134|
    |conv_1_input_2_1_V_U  |cnn_conv_1_input_DeQ  |        1|   0|   0|    0|    81|   14|     1|         1134|
    |conv_1_input_2_2_V_U  |cnn_conv_1_input_DeQ  |        1|   0|   0|    0|    81|   14|     1|         1134|
    |conv_1_input_0_0_V_U  |cnn_conv_1_input_zec  |        1|   0|   0|    0|   100|   14|     1|         1400|
    |conv_1_out_V_U        |cnn_conv_1_out_V      |        4|   0|   0|    0|  4056|   14|     1|        56784|
    |conv_2_out_V_U        |cnn_conv_2_out_V      |        2|   0|   0|    0|  1936|   14|     1|        27104|
    |dense_1_out_V_U       |cnn_dense_1_out_V     |        0|  26|  11|    0|    50|   13|     1|          650|
    |dense_2_out_V_U       |cnn_dense_2_out_V     |        0|  26|   7|    0|    30|   13|     1|          390|
    |max_pool_1_out_V_U    |cnn_max_pool_1_ouIfE  |        1|   0|   0|    0|  1014|   14|     1|        14196|
    |max_pool_2_out_V_U    |cnn_max_pool_2_ouJfO  |        1|   0|   0|    0|   400|   14|     1|         5600|
    |flat_array_V_U        |cnn_max_pool_2_ouJfO  |        1|   0|   0|    0|   400|   14|     1|         5600|
    |prediction_V_U        |dense_out_dense_axdS  |        0|  28|   3|    0|    10|   14|     1|          140|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                      |       18|  80|  21|    0|  8680|  236|    17|       121440|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |add_ln203_10_fu_814_p2     |     +    |      0|   0|   15|           8|           8|
    |add_ln203_11_fu_819_p2     |     +    |      0|   0|   15|           8|           8|
    |add_ln203_12_fu_794_p2     |     +    |      0|   0|   13|           6|          11|
    |add_ln203_9_fu_771_p2      |     +    |      0|   0|   15|           8|           8|
    |add_ln203_fu_765_p2        |     +    |      0|   0|   15|           8|           8|
    |add_ln23_8_fu_824_p2       |     +    |      0|   0|   15|           5|           1|
    |add_ln23_fu_699_p2         |     +    |      0|   0|   13|          11|           6|
    |add_ln28_2_fu_1129_p2      |     +    |      0|   0|   15|           5|           1|
    |add_ln28_fu_1149_p2        |     +    |      0|   0|   14|          10|           1|
    |add_ln581_fu_919_p2        |     +    |      0|   0|   12|           5|          12|
    |add_ln949_fu_1310_p2       |     +    |      0|   0|   19|           6|          14|
    |add_ln958_fu_1357_p2       |     +    |      0|   0|   39|           6|          32|
    |add_ln964_fu_1426_p2       |     +    |      0|   0|    8|           8|           8|
    |i_1_fu_711_p2              |     +    |      0|   0|   15|           5|           1|
    |i_fu_1161_p2               |     +    |      0|   0|   13|           4|           1|
    |ix_in_fu_717_p2            |     +    |      0|   0|   14|           5|          10|
    |j_fu_783_p2                |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_1236_p2       |     +    |      0|   0|   39|           6|          32|
    |m_8_fu_1386_p2             |     +    |      0|   0|   39|          32|          32|
    |F2_fu_884_p2               |     -    |      0|   0|   12|          11|          12|
    |man_V_1_fu_901_p2          |     -    |      0|   0|   61|           1|          54|
    |sub_ln581_fu_924_p2        |     -    |      0|   0|   12|           4|          12|
    |sub_ln944_fu_1226_p2       |     -    |      0|   0|   39|           4|          32|
    |sub_ln947_fu_1262_p2       |     -    |      0|   0|   13|           3|           4|
    |sub_ln958_fu_1368_p2       |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_fu_1421_p2       |     -    |      0|   0|    8|           3|           8|
    |tmp_V_fu_1186_p2           |     -    |      0|   0|   19|           1|          14|
    |a_fu_1290_p2               |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_1035_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_1010_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln585_1_fu_1061_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_1047_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_1087_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_1324_p2       |    and   |      0|   0|    2|           1|           1|
    |p_Result_s_fu_1278_p2      |    and   |      0|   0|   14|          14|          14|
    |ashr_ln586_fu_966_p2       |   ashr   |      0|   0|  162|          54|          54|
    |l_fu_1218_p3               |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln23_1_fu_830_p2      |   icmp   |      0|   0|   11|           5|           2|
    |icmp_ln23_fu_705_p2        |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln25_fu_777_p2        |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln28_fu_1135_p2       |   icmp   |      0|   0|   11|           5|           2|
    |icmp_ln571_fu_878_p2       |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_fu_914_p2       |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_fu_941_p2       |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln585_fu_950_p2       |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_fu_956_p2       |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln69_fu_1155_p2       |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln935_fu_1172_p2      |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln947_1_fu_1284_p2    |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln947_fu_1252_p2      |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln958_fu_1344_p2      |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln947_fu_1272_p2      |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln958_fu_1362_p2      |   lshr   |      0|   0|  101|          32|          32|
    |or_ln581_fu_1075_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_1024_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_1330_p2        |    or    |      0|   0|    2|           1|           1|
    |m_7_fu_1379_p3             |  select  |      0|   0|   32|           1|          32|
    |man_V_2_fu_907_p3          |  select  |      0|   0|   54|           1|          54|
    |prediction_output_d0       |  select  |      0|   0|   32|           1|           1|
    |select_ln23_fu_836_p3      |  select  |      0|   0|    5|           1|           5|
    |select_ln28_fu_1141_p3     |  select  |      0|   0|    5|           1|           5|
    |select_ln582_fu_1016_p3    |  select  |      0|   0|   14|           1|          14|
    |select_ln585_1_fu_1067_p3  |  select  |      0|   0|   14|           1|          14|
    |select_ln585_fu_1053_p3    |  select  |      0|   0|   14|           1|          14|
    |select_ln588_fu_987_p3     |  select  |      0|   0|    2|           1|           2|
    |select_ln603_fu_1093_p3    |  select  |      0|   0|   14|           1|          14|
    |select_ln964_fu_1413_p3    |  select  |      0|   0|    7|           1|           7|
    |sh_amt_fu_929_p3           |  select  |      0|   0|   12|           1|          12|
    |tmp_V_9_fu_1192_p3         |  select  |      0|   0|   14|           1|          14|
    |shl_ln604_fu_999_p2        |    shl   |      0|   0|   31|          14|          14|
    |shl_ln958_fu_1373_p2       |    shl   |      0|   0|  101|          32|          32|
    |xor_ln571_fu_1005_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_1081_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_1029_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_1041_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_1304_p2       |    xor   |      0|   0|    2|           1|           2|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |Total                      |          |      0|  40| 1467|         617|         770|
    +---------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  121|         26|    1|         26|
    |conv_1_input_0_0_V_address0  |   15|          3|    7|         21|
    |conv_1_input_0_0_V_ce0       |   15|          3|    1|          3|
    |conv_1_input_0_1_V_address0  |   15|          3|    7|         21|
    |conv_1_input_0_1_V_ce0       |   15|          3|    1|          3|
    |conv_1_input_0_2_V_address0  |   15|          3|    7|         21|
    |conv_1_input_0_2_V_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_0_V_address0  |   15|          3|    7|         21|
    |conv_1_input_1_0_V_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_1_V_address0  |   15|          3|    7|         21|
    |conv_1_input_1_1_V_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_2_V_address0  |   15|          3|    7|         21|
    |conv_1_input_1_2_V_ce0       |   15|          3|    1|          3|
    |conv_1_input_2_0_V_address0  |   15|          3|    7|         21|
    |conv_1_input_2_0_V_ce0       |   15|          3|    1|          3|
    |conv_1_input_2_1_V_address0  |   15|          3|    7|         21|
    |conv_1_input_2_1_V_ce0       |   15|          3|    1|          3|
    |conv_1_input_2_2_V_address0  |   15|          3|    7|         21|
    |conv_1_input_2_2_V_ce0       |   15|          3|    1|          3|
    |conv_1_out_V_address0        |   21|          4|   12|         48|
    |conv_1_out_V_ce0             |   21|          4|    1|          4|
    |conv_1_out_V_d0              |   15|          3|   14|         42|
    |conv_1_out_V_we0             |   15|          3|    1|          3|
    |conv_2_out_V_address0        |   21|          4|   11|         44|
    |conv_2_out_V_ce0             |   21|          4|    1|          4|
    |conv_2_out_V_d0              |   15|          3|   14|         42|
    |conv_2_out_V_we0             |   15|          3|    1|          3|
    |dense_1_out_V_address0       |   21|          4|    6|         24|
    |dense_1_out_V_ce0            |   21|          4|    1|          4|
    |dense_1_out_V_d0             |   15|          3|   13|         39|
    |dense_1_out_V_we0            |   15|          3|    1|          3|
    |dense_2_out_V_address0       |   21|          4|    5|         20|
    |dense_2_out_V_ce0            |   21|          4|    1|          4|
    |dense_2_out_V_d0             |   15|          3|   13|         39|
    |dense_2_out_V_we0            |   15|          3|    1|          3|
    |flat_array_V_address0        |   21|          4|    9|         36|
    |flat_array_V_ce0             |   21|          4|    1|          4|
    |flat_array_V_d0              |   15|          3|   14|         42|
    |flat_array_V_we0             |   15|          3|    1|          3|
    |i24_0_reg_602                |    9|          2|    4|          8|
    |i_0_reg_523                  |    9|          2|    5|         10|
    |ix_in_0_reg_511              |    9|          2|   10|         20|
    |ix_in_1_reg_557              |    9|          2|   10|         20|
    |j_0_reg_568                  |    9|          2|    5|         10|
    |max_pool_1_out_V_address0    |   21|          4|   10|         40|
    |max_pool_1_out_V_ce0         |   21|          4|    1|          4|
    |max_pool_1_out_V_d0          |   15|          3|   14|         42|
    |max_pool_1_out_V_we0         |   15|          3|    1|          3|
    |max_pool_2_out_V_address0    |   21|          4|    9|         36|
    |max_pool_2_out_V_ce0         |   21|          4|    1|          4|
    |max_pool_2_out_V_d0          |   15|          3|   14|         42|
    |max_pool_2_out_V_we0         |   15|          3|    1|          3|
    |phi_mul5_reg_534             |    9|          2|   11|         22|
    |phi_mul_reg_579              |    9|          2|   11|         22|
    |phi_urem7_reg_545            |    9|          2|    5|         10|
    |phi_urem_reg_590             |    9|          2|    5|         10|
    |prediction_V_address0        |   21|          4|    4|         16|
    |prediction_V_ce0             |   15|          3|    1|          3|
    |prediction_V_d0              |   15|          3|   14|         42|
    |prediction_V_we0             |   15|          3|    1|          3|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 1042|        209|  331|       1023|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |F2_reg_1570                         |  12|   0|   12|          0|
    |add_ln203_10_reg_1533               |   8|   0|    8|          0|
    |add_ln203_11_reg_1538               |   8|   0|    8|          0|
    |add_ln203_12_reg_1528               |  11|   0|   11|          0|
    |add_ln203_9_reg_1510                |   8|   0|    8|          0|
    |add_ln203_reg_1505                  |   7|   0|    8|          1|
    |add_ln23_reg_1483                   |  11|   0|   11|          0|
    |ap_CS_fsm                           |  25|   0|   25|          0|
    |cnn_input_load_reg_1548             |  32|   0|   32|          0|
    |grp_conv_1_fu_613_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_631_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_1_fu_669_ap_start_reg     |   1|   0|    1|          0|
    |grp_dense_2_fu_679_ap_start_reg     |   1|   0|    1|          0|
    |grp_dense_out_fu_641_ap_start_reg   |   1|   0|    1|          0|
    |grp_flat_fu_689_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_657_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_663_ap_start_reg  |   1|   0|    1|          0|
    |i24_0_reg_602                       |   4|   0|    4|          0|
    |i_0_reg_523                         |   5|   0|    5|          0|
    |i_1_reg_1491                        |   5|   0|    5|          0|
    |i_reg_1594                          |   4|   0|    4|          0|
    |icmp_ln571_reg_1564                 |   1|   0|    1|          0|
    |icmp_ln935_reg_1609                 |   1|   0|    1|          0|
    |icmp_ln958_reg_1635                 |   1|   0|    1|          0|
    |ix_in_0_reg_511                     |  10|   0|   10|          0|
    |ix_in_1_reg_557                     |  10|   0|   10|          0|
    |ix_in_reg_1496                      |  10|   0|   10|          0|
    |j_0_reg_568                         |   5|   0|    5|          0|
    |j_reg_1518                          |   5|   0|    5|          0|
    |or_ln_reg_1630                      |   1|   0|   32|         31|
    |p_Result_31_reg_1554                |   1|   0|    1|          0|
    |p_Result_33_reg_1614                |   1|   0|    1|          0|
    |phi_mul5_reg_534                    |  11|   0|   11|          0|
    |phi_mul_reg_579                     |  11|   0|   11|          0|
    |phi_urem7_reg_545                   |   5|   0|    5|          0|
    |phi_urem_reg_590                    |   5|   0|    5|          0|
    |sub_ln944_reg_1624                  |  32|   0|   32|          0|
    |tmp_V_9_reg_1619                    |  14|   0|   14|          0|
    |trunc_ln203_reg_1501                |   3|   0|    3|          0|
    |trunc_ln565_reg_1559                |  52|   0|   52|          0|
    |trunc_ln943_reg_1640                |   8|   0|    8|          0|
    |zext_ln70_reg_1599                  |   4|   0|   64|         60|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 339|   0|  431|         92|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |        cnn        | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |        cnn        | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |        cnn        | return value |
|ap_done                     | out |    1| ap_ctrl_hs |        cnn        | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |        cnn        | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |        cnn        | return value |
|cnn_input_address0          | out |   10|  ap_memory |     cnn_input     |     array    |
|cnn_input_ce0               | out |    1|  ap_memory |     cnn_input     |     array    |
|cnn_input_q0                |  in |   32|  ap_memory |     cnn_input     |     array    |
|prediction_output_address0  | out |    4|  ap_memory | prediction_output |     array    |
|prediction_output_ce0       | out |    1|  ap_memory | prediction_output |     array    |
|prediction_output_we0       | out |    1|  ap_memory | prediction_output |     array    |
|prediction_output_d0        | out |   32|  ap_memory | prediction_output |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !434"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !440"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%conv_1_input_0_0_V = alloca [100 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 29 'alloca' 'conv_1_input_0_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%conv_1_input_0_1_V = alloca [90 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 30 'alloca' 'conv_1_input_0_1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%conv_1_input_0_2_V = alloca [90 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 31 'alloca' 'conv_1_input_0_2_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%conv_1_input_1_0_V = alloca [90 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 32 'alloca' 'conv_1_input_1_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%conv_1_input_1_1_V = alloca [81 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 33 'alloca' 'conv_1_input_1_1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%conv_1_input_1_2_V = alloca [81 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 34 'alloca' 'conv_1_input_1_2_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%conv_1_input_2_0_V = alloca [90 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 35 'alloca' 'conv_1_input_2_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%conv_1_input_2_1_V = alloca [81 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 36 'alloca' 'conv_1_input_2_1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%conv_1_input_2_2_V = alloca [81 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 37 'alloca' 'conv_1_input_2_2_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%conv_1_out_V = alloca [4056 x i14], align 2" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 38 'alloca' 'conv_1_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_1_out_V_addr = getelementptr [4056 x i14]* %conv_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 39 'getelementptr' 'conv_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%max_pool_1_out_V = alloca [1014 x i14], align 2" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 40 'alloca' 'max_pool_1_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%max_pool_1_out_V_add = getelementptr [1014 x i14]* %max_pool_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 41 'getelementptr' 'max_pool_1_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%conv_2_out_V = alloca [1936 x i14], align 2" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 42 'alloca' 'conv_2_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv_2_out_V_addr = getelementptr [1936 x i14]* %conv_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 43 'getelementptr' 'conv_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%max_pool_2_out_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 44 'alloca' 'max_pool_2_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%max_pool_2_out_V_add = getelementptr [400 x i14]* %max_pool_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 45 'getelementptr' 'max_pool_2_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%flat_array_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 46 'alloca' 'flat_array_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%dense_1_out_V = alloca [50 x i13], align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 47 'alloca' 'dense_1_out_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%dense_2_out_V = alloca [30 x i13], align 2" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 48 'alloca' 'dense_2_out_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 49 [1/1] (2.32ns)   --->   "%prediction_V = alloca [10 x i14], align 2" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 49 'alloca' 'prediction_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %4 ]"   --->   Operation 51 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i_1, %4 ]"   --->   Operation 52 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i11 [ 0, %0 ], [ %add_ln23, %4 ]" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 53 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%phi_urem7 = phi i5 [ 0, %0 ], [ %select_ln23, %4 ]" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 54 'phi' 'phi_urem7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 %phi_mul5, 43" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 55 'add' 'add_ln23' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 56 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i_0, 1" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 58 'add' 'i_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11, label %2" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%ix_in = add i10 28, %ix_in_0" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 60 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i5 %phi_urem7 to i3" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 61 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_40 = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %phi_mul5, i32 7, i32 10)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 62 'partselect' 'tmp_40' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %tmp_40 to i8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 63 'zext' 'zext_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_41 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_40, i3 0)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 64 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i7 %tmp_41 to i8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 65 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_42 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_40, i1 false)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 66 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i5 %tmp_42 to i8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 67 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.87ns)   --->   "%add_ln203 = add i8 %zext_ln203_17, %zext_ln203_16" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 68 'add' 'add_ln203' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.87ns)   --->   "%add_ln203_9 = add i8 %zext_ln203, %zext_ln203_16" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 69 'add' 'add_ln203_9' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 70 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 71 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_1_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 71 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 72 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_1_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 72 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 73 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_2_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 73 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 74 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_2_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 74 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %2 ], [ %add_ln28, %ap_fixed_base.exit8 ]" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 75 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %2 ], [ %j, %ap_fixed_base.exit8 ]"   --->   Operation 76 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %2 ], [ %add_ln203_12, %ap_fixed_base.exit8 ]" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 77 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%phi_urem = phi i5 [ 0, %2 ], [ %select_ln28, %ap_fixed_base.exit8 ]" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 78 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 79 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 80 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 81 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %4, label %_ifconv" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 83 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 84 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 85 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 86 [1/1] (1.63ns)   --->   "%add_ln203_12 = add i11 43, %phi_mul" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 86 'add' 'add_ln203_12' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_49 = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %phi_mul, i32 7, i32 10)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 87 'partselect' 'tmp_49' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i4 %tmp_49 to i8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 88 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.91ns)   --->   "%add_ln203_10 = add i8 %add_ln203, %zext_ln203_18" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 89 'add' 'add_ln203_10' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.91ns)   --->   "%add_ln203_11 = add i8 %add_ln203_9, %zext_ln203_18" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 90 'add' 'add_ln203_11' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.78ns)   --->   "%add_ln23_8 = add i5 %phi_urem7, 1" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 91 'add' 'add_ln23_8' <Predicate = (icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.36ns)   --->   "%icmp_ln23_1 = icmp ult i5 %add_ln23_8, 3" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 92 'icmp' 'icmp_ln23_1' <Predicate = (icmp_ln25)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.21ns)   --->   "%select_ln23 = select i1 %icmp_ln23_1, i5 %add_ln23_8, i5 0" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 93 'select' 'select_ln23' <Predicate = (icmp_ln25)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 94 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.69>
ST_4 : Operation 95 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 95 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 96 [2/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 96 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.22>
ST_5 : Operation 97 [1/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 97 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 98 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 99 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 100 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 101 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 102 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 103 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 104 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 105 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 17.3>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 106 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_32 = zext i53 %tmp to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 107 'zext' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 108 'sub' 'man_V_1' <Predicate = (p_Result_31)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_31, i54 %man_V_1, i54 %p_Result_32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 109 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 110 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 111 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 112 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 113 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 114 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 115 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 116 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 117 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 118 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 119 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 120 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 121 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%bitcast_ln696 = bitcast float %cnn_input_load to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 122 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 123 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln588 = select i1 %tmp_48, i14 -1, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 124 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 125 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i14 %trunc_ln583, %sext_ln581cast" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 126 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 127 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 128 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln582 = select i1 %and_ln582, i14 %trunc_ln583, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 129 'select' 'select_ln582' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 130 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 131 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 132 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 133 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 134 'and' 'and_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %and_ln585, i14 %select_ln588, i14 %select_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 135 'select' 'select_ln585' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 136 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln585_1 = select i1 %and_ln585_1, i14 %trunc_ln586, i14 %select_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 137 'select' 'select_ln585_1' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 138 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 139 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 140 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (3.77ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i14 %shl_ln604, i14 %select_ln585_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 141 'select' 'select_ln603' <Predicate = true> <Delay = 3.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i5 %phi_urem to i3" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 142 'trunc' 'trunc_ln203_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln203_19 = zext i8 %add_ln203_10 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 143 'zext' 'zext_ln203_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%conv_1_input_0_0_V_1 = getelementptr [100 x i14]* %conv_1_input_0_0_V, i64 0, i64 %zext_ln203_19" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 144 'getelementptr' 'conv_1_input_0_0_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln203_20 = zext i8 %add_ln203_11 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 145 'zext' 'zext_ln203_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%conv_1_input_0_1_V_1 = getelementptr [90 x i14]* %conv_1_input_0_1_V, i64 0, i64 %zext_ln203_20" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 146 'getelementptr' 'conv_1_input_0_1_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%conv_1_input_0_2_V_1 = getelementptr [90 x i14]* %conv_1_input_0_2_V, i64 0, i64 %zext_ln203_20" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 147 'getelementptr' 'conv_1_input_0_2_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%conv_1_input_1_0_V_1 = getelementptr [90 x i14]* %conv_1_input_1_0_V, i64 0, i64 %zext_ln203_19" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 148 'getelementptr' 'conv_1_input_1_0_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%conv_1_input_1_1_V_1 = getelementptr [81 x i14]* %conv_1_input_1_1_V, i64 0, i64 %zext_ln203_20" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 149 'getelementptr' 'conv_1_input_1_1_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%conv_1_input_1_2_V_1 = getelementptr [81 x i14]* %conv_1_input_1_2_V, i64 0, i64 %zext_ln203_20" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 150 'getelementptr' 'conv_1_input_1_2_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%conv_1_input_2_0_V_1 = getelementptr [90 x i14]* %conv_1_input_2_0_V, i64 0, i64 %zext_ln203_19" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 151 'getelementptr' 'conv_1_input_2_0_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%conv_1_input_2_1_V_1 = getelementptr [81 x i14]* %conv_1_input_2_1_V, i64 0, i64 %zext_ln203_20" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 152 'getelementptr' 'conv_1_input_2_1_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%conv_1_input_2_2_V_1 = getelementptr [81 x i14]* %conv_1_input_2_2_V, i64 0, i64 %zext_ln203_20" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 153 'getelementptr' 'conv_1_input_2_2_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 154 'switch' <Predicate = true> <Delay = 1.13>
ST_6 : Operation 155 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203_1, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 155 'switch' <Predicate = (trunc_ln203 == 1)> <Delay = 1.13>
ST_6 : Operation 156 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_1_1_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 156 'store' <Predicate = (trunc_ln203 == 1 & trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "br label %branch121" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 157 'br' <Predicate = (trunc_ln203 == 1 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_1_0_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 158 'store' <Predicate = (trunc_ln203 == 1 & trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "br label %branch121" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 159 'br' <Predicate = (trunc_ln203 == 1 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_1_2_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 160 'store' <Predicate = (trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "br label %branch121" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 161 'br' <Predicate = (trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 162 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203_1, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 163 'switch' <Predicate = (trunc_ln203 == 0)> <Delay = 1.13>
ST_6 : Operation 164 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_0_1_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 164 'store' <Predicate = (trunc_ln203 == 0 & trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "br label %branch015" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 165 'br' <Predicate = (trunc_ln203 == 0 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_0_0_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 166 'store' <Predicate = (trunc_ln203 == 0 & trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "br label %branch015" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 167 'br' <Predicate = (trunc_ln203 == 0 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_0_2_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 168 'store' <Predicate = (trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "br label %branch015" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 169 'br' <Predicate = (trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 170 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203_1, label %branch11 [
    i3 0, label %branch9
    i3 1, label %branch10
  ]" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 171 'switch' <Predicate = (trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 1.13>
ST_6 : Operation 172 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_2_1_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 172 'store' <Predicate = (trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "br label %branch228" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 173 'br' <Predicate = (trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_2_0_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 174 'store' <Predicate = (trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "br label %branch228" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 175 'br' <Predicate = (trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_2_2_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 176 'store' <Predicate = (trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "br label %branch228" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 177 'br' <Predicate = (trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 178 'br' <Predicate = (trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (1.78ns)   --->   "%add_ln28_2 = add i5 %phi_urem, 1" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 179 'add' 'add_ln28_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (1.36ns)   --->   "%icmp_ln28 = icmp ult i5 %add_ln28_2, 3" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 180 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (1.21ns)   --->   "%select_ln28 = select i1 %icmp_ln28, i5 %add_ln28_2, i5 0" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 181 'select' 'select_ln28' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 182 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 184 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([100 x i14]* %conv_1_input_0_0_V, [90 x i14]* %conv_1_input_0_1_V, [90 x i14]* %conv_1_input_0_2_V, [90 x i14]* %conv_1_input_1_0_V, [81 x i14]* %conv_1_input_1_1_V, [81 x i14]* %conv_1_input_1_2_V, [90 x i14]* %conv_1_input_2_0_V, [81 x i14]* %conv_1_input_2_1_V, [81 x i14]* %conv_1_input_2_2_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 184 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 185 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([100 x i14]* %conv_1_input_0_0_V, [90 x i14]* %conv_1_input_0_1_V, [90 x i14]* %conv_1_input_0_2_V, [90 x i14]* %conv_1_input_1_0_V, [81 x i14]* %conv_1_input_1_1_V, [81 x i14]* %conv_1_input_1_2_V, [90 x i14]* %conv_1_input_2_0_V, [81 x i14]* %conv_1_input_2_1_V, [81 x i14]* %conv_1_input_2_2_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 185 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 186 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [1014 x i14]* %max_pool_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 186 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 187 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [1014 x i14]* %max_pool_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 188 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:43]   --->   Operation 188 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 189 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:43]   --->   Operation 189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 8> <Delay = 0.00>
ST_13 : Operation 190 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:48]   --->   Operation 190 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 9> <Delay = 3.25>
ST_14 : Operation 191 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:48]   --->   Operation 191 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 192 'getelementptr' 'flat_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (3.25ns)   --->   "store i14 0, i14* %flat_array_V_addr, align 16" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 193 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 194 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [400 x i14]* %flat_array_V) nounwind" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 194 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 2.32>
ST_16 : Operation 195 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [400 x i14]* %flat_array_V) nounwind" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 195 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 196 'getelementptr' 'dense_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 197 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 198 [2/2] (0.00ns)   --->   "call fastcc void @dense_1([400 x i14]* %flat_array_V, [50 x i13]* %dense_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:58]   --->   Operation 198 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 2.32>
ST_18 : Operation 199 [1/2] (0.00ns)   --->   "call fastcc void @dense_1([400 x i14]* %flat_array_V, [50 x i13]* %dense_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:58]   --->   Operation 199 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 200 'getelementptr' 'dense_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_2_out_V_addr, align 2" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 201 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 19 <SV = 14> <Delay = 0.00>
ST_19 : Operation 202 [2/2] (0.00ns)   --->   "call fastcc void @dense_2([50 x i13]* %dense_1_out_V, [30 x i13]* %dense_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:63]   --->   Operation 202 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 15> <Delay = 2.32>
ST_20 : Operation 203 [1/2] (0.00ns)   --->   "call fastcc void @dense_2([50 x i13]* %dense_1_out_V, [30 x i13]* %dense_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:63]   --->   Operation 203 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 204 'getelementptr' 'prediction_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (2.32ns)   --->   "store i14 0, i14* %prediction_V_addr, align 16" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 205 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 21 <SV = 16> <Delay = 0.00>
ST_21 : Operation 206 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([30 x i13]* %dense_2_out_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/cnn.cpp:67]   --->   Operation 206 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 17> <Delay = 1.76>
ST_22 : Operation 207 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([30 x i13]* %dense_2_out_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/cnn.cpp:67]   --->   Operation 207 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 208 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 208 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 18> <Delay = 2.32>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%i24_0 = phi i4 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %i, %_ifconv24 ]"   --->   Operation 209 'phi' 'i24_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp eq i4 %i24_0, -6" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 210 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 211 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (1.73ns)   --->   "%i = add i4 %i24_0, 1" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 212 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %6, label %_ifconv24" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %i24_0 to i64" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 214 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%prediction_V_addr_1 = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln70" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 215 'getelementptr' 'prediction_V_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_23 : Operation 216 [2/2] (2.32ns)   --->   "%tmp_V_8 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 216 'load' 'tmp_V_8' <Predicate = (!icmp_ln69)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/cnn.cpp:72]   --->   Operation 217 'ret' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 16.7>
ST_24 : Operation 218 [1/2] (2.32ns)   --->   "%tmp_V_8 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 218 'load' 'tmp_V_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_24 : Operation 219 [1/1] (2.20ns)   --->   "%icmp_ln935 = icmp eq i14 %tmp_V_8, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 219 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_33 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_8, i32 13)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 220 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 221 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_8" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 221 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 222 [1/1] (0.70ns)   --->   "%tmp_V_9 = select i1 %p_Result_33, i14 %tmp_V, i14 %tmp_V_8" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 222 'select' 'tmp_V_9' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 223 [1/1] (0.00ns)   --->   "%p_Result_13 = call i14 @llvm.part.select.i14(i14 %tmp_V_9, i32 13, i32 0) nounwind" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 223 'partselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 224 [1/1] (0.00ns)   --->   "%p_Result_34 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_13)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 224 'bitconcatenate' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 225 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_34, i1 true) nounwind" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 225 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 226 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 14, %l" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 226 'sub' 'sub_ln944' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i14" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 227 'trunc' 'trunc_ln944' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 228 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 228 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_44 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 229 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 230 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_44, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 230 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i4" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 231 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 232 [1/1] (1.73ns)   --->   "%sub_ln947 = sub i4 7, %trunc_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 232 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i14" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 233 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i14 -1, %zext_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 234 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_s = and i14 %tmp_V_9, %lshr_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 235 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 236 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i14 %p_Result_s, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 236 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 237 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 238 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_45, true" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 239 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 240 [1/1] (1.81ns)   --->   "%add_ln949 = add i14 -24, %trunc_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 240 'add' 'add_ln949' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_9, i14 %add_ln949)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 241 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_27, %xor_ln949" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 242 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 243 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 244 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 244 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_24 : Operation 245 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 245 'icmp' 'icmp_ln958' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 246 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 25 <SV = 20> <Delay = 14.9>
ST_25 : Operation 247 [1/1] (0.00ns)   --->   "%m = zext i14 %tmp_V_9 to i32" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 247 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 248 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 248 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 249 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 250 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 251 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 252 'select' 'm_7' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 253 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_8 = add i32 %m_7, %or_ln" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 253 'add' 'm_8' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_8, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 254 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 255 [1/1] (0.00ns)   --->   "%m_11 = zext i31 %m_s to i32" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 255 'zext' 'm_11' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_8, i32 25)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 256 'bitselect' 'tmp_46' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 257 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_46, i8 127, i8 126" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 257 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 258 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 259 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 259 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_33, i8 %add_ln964)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 260 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%p_Result_35 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_11, i9 %tmp_s, i32 23, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 261 'partset' 'p_Result_35' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_35 to float" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 262 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 263 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln70" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 264 'getelementptr' 'prediction_output_ad' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (2.32ns)   --->   "store float %select_ln935, float* %prediction_output_ad, align 4" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 265 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 266 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111111111]; IO mode=ap_memory:ce=0
Port [ conv_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_tabl]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000]
conv_1_input_0_0_V   (alloca           ) [ 00111111100000000000000000]
conv_1_input_0_1_V   (alloca           ) [ 00111111100000000000000000]
conv_1_input_0_2_V   (alloca           ) [ 00111111100000000000000000]
conv_1_input_1_0_V   (alloca           ) [ 00111111100000000000000000]
conv_1_input_1_1_V   (alloca           ) [ 00111111100000000000000000]
conv_1_input_1_2_V   (alloca           ) [ 00111111100000000000000000]
conv_1_input_2_0_V   (alloca           ) [ 00111111100000000000000000]
conv_1_input_2_1_V   (alloca           ) [ 00111111100000000000000000]
conv_1_input_2_2_V   (alloca           ) [ 00111111100000000000000000]
conv_1_out_V         (alloca           ) [ 00111111111000000000000000]
conv_1_out_V_addr    (getelementptr    ) [ 00111110000000000000000000]
max_pool_1_out_V     (alloca           ) [ 00111111111110000000000000]
max_pool_1_out_V_add (getelementptr    ) [ 00111110000000000000000000]
conv_2_out_V         (alloca           ) [ 00111111111111100000000000]
conv_2_out_V_addr    (getelementptr    ) [ 00111110000000000000000000]
max_pool_2_out_V     (alloca           ) [ 00111111111111111000000000]
max_pool_2_out_V_add (getelementptr    ) [ 00111110000000000000000000]
flat_array_V         (alloca           ) [ 00111111111111111110000000]
dense_1_out_V        (alloca           ) [ 00111111111111111111100000]
dense_2_out_V        (alloca           ) [ 00111111111111111111111000]
prediction_V         (alloca           ) [ 00111111111111111111111111]
br_ln23              (br               ) [ 01111110000000000000000000]
ix_in_0              (phi              ) [ 00111110000000000000000000]
i_0                  (phi              ) [ 00100000000000000000000000]
phi_mul5             (phi              ) [ 00100000000000000000000000]
phi_urem7            (phi              ) [ 00111110000000000000000000]
add_ln23             (add              ) [ 01111110000000000000000000]
icmp_ln23            (icmp             ) [ 00111110000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000]
i_1                  (add              ) [ 01111110000000000000000000]
br_ln23              (br               ) [ 00000000000000000000000000]
ix_in                (add              ) [ 01111110000000000000000000]
trunc_ln203          (trunc            ) [ 00011110000000000000000000]
tmp_40               (partselect       ) [ 00000000000000000000000000]
zext_ln203           (zext             ) [ 00000000000000000000000000]
tmp_41               (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln203_16        (zext             ) [ 00000000000000000000000000]
tmp_42               (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln203_17        (zext             ) [ 00000000000000000000000000]
add_ln203            (add              ) [ 00011110000000000000000000]
add_ln203_9          (add              ) [ 00011110000000000000000000]
br_ln25              (br               ) [ 00111110000000000000000000]
store_ln32           (store            ) [ 00000000000000000000000000]
store_ln37           (store            ) [ 00000000000000000000000000]
store_ln42           (store            ) [ 00000000000000000000000000]
store_ln47           (store            ) [ 00000000000000000000000000]
ix_in_1              (phi              ) [ 00011110000000000000000000]
j_0                  (phi              ) [ 00010000000000000000000000]
phi_mul              (phi              ) [ 00010000000000000000000000]
phi_urem             (phi              ) [ 00011110000000000000000000]
icmp_ln25            (icmp             ) [ 00111110000000000000000000]
empty_77             (speclooptripcount) [ 00000000000000000000000000]
j                    (add              ) [ 00111110000000000000000000]
br_ln25              (br               ) [ 00000000000000000000000000]
zext_ln27            (zext             ) [ 00000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 00001000000000000000000000]
add_ln203_12         (add              ) [ 00111110000000000000000000]
tmp_49               (partselect       ) [ 00000000000000000000000000]
zext_ln203_18        (zext             ) [ 00000000000000000000000000]
add_ln203_10         (add              ) [ 00001110000000000000000000]
add_ln203_11         (add              ) [ 00001110000000000000000000]
add_ln23_8           (add              ) [ 00000000000000000000000000]
icmp_ln23_1          (icmp             ) [ 00000000000000000000000000]
select_ln23          (select           ) [ 01111110000000000000000000]
br_ln23              (br               ) [ 01111110000000000000000000]
cnn_input_load       (load             ) [ 00000110000000000000000000]
d_assign             (fpext            ) [ 00000000000000000000000000]
ireg_V               (bitcast          ) [ 00000000000000000000000000]
trunc_ln556          (trunc            ) [ 00000000000000000000000000]
p_Result_31          (bitselect        ) [ 00000010000000000000000000]
exp_tmp_V            (partselect       ) [ 00000000000000000000000000]
zext_ln461           (zext             ) [ 00000000000000000000000000]
trunc_ln565          (trunc            ) [ 00000010000000000000000000]
icmp_ln571           (icmp             ) [ 00000010000000000000000000]
F2                   (sub              ) [ 00000010000000000000000000]
tmp                  (bitconcatenate   ) [ 00000000000000000000000000]
p_Result_32          (zext             ) [ 00000000000000000000000000]
man_V_1              (sub              ) [ 00000000000000000000000000]
man_V_2              (select           ) [ 00000000000000000000000000]
icmp_ln581           (icmp             ) [ 00000000000000000000000000]
add_ln581            (add              ) [ 00000000000000000000000000]
sub_ln581            (sub              ) [ 00000000000000000000000000]
sh_amt               (select           ) [ 00000000000000000000000000]
sext_ln581           (sext             ) [ 00000000000000000000000000]
icmp_ln582           (icmp             ) [ 00000000000000000000000000]
trunc_ln583          (trunc            ) [ 00000000000000000000000000]
icmp_ln585           (icmp             ) [ 00000000000000000000000000]
icmp_ln603           (icmp             ) [ 00000000000000000000000000]
zext_ln586           (zext             ) [ 00000000000000000000000000]
ashr_ln586           (ashr             ) [ 00000000000000000000000000]
trunc_ln586          (trunc            ) [ 00000000000000000000000000]
bitcast_ln696        (bitcast          ) [ 00000000000000000000000000]
tmp_48               (bitselect        ) [ 00000000000000000000000000]
select_ln588         (select           ) [ 00000000000000000000000000]
sext_ln581cast       (trunc            ) [ 00000000000000000000000000]
shl_ln604            (shl              ) [ 00000000000000000000000000]
xor_ln571            (xor              ) [ 00000000000000000000000000]
and_ln582            (and              ) [ 00000000000000000000000000]
select_ln582         (select           ) [ 00000000000000000000000000]
or_ln582             (or               ) [ 00000000000000000000000000]
xor_ln582            (xor              ) [ 00000000000000000000000000]
and_ln581            (and              ) [ 00000000000000000000000000]
xor_ln585            (xor              ) [ 00000000000000000000000000]
and_ln585            (and              ) [ 00000000000000000000000000]
select_ln585         (select           ) [ 00000000000000000000000000]
and_ln585_1          (and              ) [ 00000000000000000000000000]
select_ln585_1       (select           ) [ 00000000000000000000000000]
or_ln581             (or               ) [ 00000000000000000000000000]
xor_ln581            (xor              ) [ 00000000000000000000000000]
and_ln603            (and              ) [ 00000000000000000000000000]
select_ln603         (select           ) [ 00000000000000000000000000]
trunc_ln203_1        (trunc            ) [ 00111110000000000000000000]
zext_ln203_19        (zext             ) [ 00000000000000000000000000]
conv_1_input_0_0_V_1 (getelementptr    ) [ 00000000000000000000000000]
zext_ln203_20        (zext             ) [ 00000000000000000000000000]
conv_1_input_0_1_V_1 (getelementptr    ) [ 00000000000000000000000000]
conv_1_input_0_2_V_1 (getelementptr    ) [ 00000000000000000000000000]
conv_1_input_1_0_V_1 (getelementptr    ) [ 00000000000000000000000000]
conv_1_input_1_1_V_1 (getelementptr    ) [ 00000000000000000000000000]
conv_1_input_1_2_V_1 (getelementptr    ) [ 00000000000000000000000000]
conv_1_input_2_0_V_1 (getelementptr    ) [ 00000000000000000000000000]
conv_1_input_2_1_V_1 (getelementptr    ) [ 00000000000000000000000000]
conv_1_input_2_2_V_1 (getelementptr    ) [ 00000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000]
add_ln28_2           (add              ) [ 00000000000000000000000000]
icmp_ln28            (icmp             ) [ 00000000000000000000000000]
select_ln28          (select           ) [ 00111110000000000000000000]
add_ln28             (add              ) [ 00111110000000000000000000]
br_ln25              (br               ) [ 00111110000000000000000000]
call_ln33            (call             ) [ 00000000000000000000000000]
call_ln38            (call             ) [ 00000000000000000000000000]
call_ln43            (call             ) [ 00000000000000000000000000]
call_ln48            (call             ) [ 00000000000000000000000000]
flat_array_V_addr    (getelementptr    ) [ 00000000000000000000000000]
store_ln52           (store            ) [ 00000000000000000000000000]
call_ln53            (call             ) [ 00000000000000000000000000]
dense_1_out_V_addr   (getelementptr    ) [ 00000000000000000000000000]
store_ln57           (store            ) [ 00000000000000000000000000]
call_ln58            (call             ) [ 00000000000000000000000000]
dense_2_out_V_addr   (getelementptr    ) [ 00000000000000000000000000]
store_ln62           (store            ) [ 00000000000000000000000000]
call_ln63            (call             ) [ 00000000000000000000000000]
prediction_V_addr    (getelementptr    ) [ 00000000000000000000000000]
store_ln66           (store            ) [ 00000000000000000000000000]
call_ln67            (call             ) [ 00000000000000000000000000]
br_ln69              (br               ) [ 00000000000000000000001111]
i24_0                (phi              ) [ 00000000000000000000000100]
icmp_ln69            (icmp             ) [ 00000000000000000000000111]
empty_78             (speclooptripcount) [ 00000000000000000000000000]
i                    (add              ) [ 00000000000000000000001111]
br_ln69              (br               ) [ 00000000000000000000000000]
zext_ln70            (zext             ) [ 00000000000000000000000011]
prediction_V_addr_1  (getelementptr    ) [ 00000000000000000000000010]
ret_ln72             (ret              ) [ 00000000000000000000000000]
tmp_V_8              (load             ) [ 00000000000000000000000000]
icmp_ln935           (icmp             ) [ 00000000000000000000000001]
p_Result_33          (bitselect        ) [ 00000000000000000000000001]
tmp_V                (sub              ) [ 00000000000000000000000000]
tmp_V_9              (select           ) [ 00000000000000000000000001]
p_Result_13          (partselect       ) [ 00000000000000000000000000]
p_Result_34          (bitconcatenate   ) [ 00000000000000000000000000]
l                    (cttz             ) [ 00000000000000000000000000]
sub_ln944            (sub              ) [ 00000000000000000000000001]
trunc_ln944          (trunc            ) [ 00000000000000000000000000]
lsb_index            (add              ) [ 00000000000000000000000000]
tmp_44               (partselect       ) [ 00000000000000000000000000]
icmp_ln947           (icmp             ) [ 00000000000000000000000000]
trunc_ln947          (trunc            ) [ 00000000000000000000000000]
sub_ln947            (sub              ) [ 00000000000000000000000000]
zext_ln947           (zext             ) [ 00000000000000000000000000]
lshr_ln947           (lshr             ) [ 00000000000000000000000000]
p_Result_s           (and              ) [ 00000000000000000000000000]
icmp_ln947_1         (icmp             ) [ 00000000000000000000000000]
a                    (and              ) [ 00000000000000000000000000]
tmp_45               (bitselect        ) [ 00000000000000000000000000]
xor_ln949            (xor              ) [ 00000000000000000000000000]
add_ln949            (add              ) [ 00000000000000000000000000]
p_Result_27          (bitselect        ) [ 00000000000000000000000000]
and_ln949            (and              ) [ 00000000000000000000000000]
or_ln949             (or               ) [ 00000000000000000000000000]
or_ln                (bitconcatenate   ) [ 00000000000000000000000001]
icmp_ln958           (icmp             ) [ 00000000000000000000000001]
trunc_ln943          (trunc            ) [ 00000000000000000000000001]
m                    (zext             ) [ 00000000000000000000000000]
add_ln958            (add              ) [ 00000000000000000000000000]
lshr_ln958           (lshr             ) [ 00000000000000000000000000]
sub_ln958            (sub              ) [ 00000000000000000000000000]
shl_ln958            (shl              ) [ 00000000000000000000000000]
m_7                  (select           ) [ 00000000000000000000000000]
m_8                  (add              ) [ 00000000000000000000000000]
m_s                  (partselect       ) [ 00000000000000000000000000]
m_11                 (zext             ) [ 00000000000000000000000000]
tmp_46               (bitselect        ) [ 00000000000000000000000000]
select_ln964         (select           ) [ 00000000000000000000000000]
sub_ln964            (sub              ) [ 00000000000000000000000000]
add_ln964            (add              ) [ 00000000000000000000000000]
tmp_s                (bitconcatenate   ) [ 00000000000000000000000000]
p_Result_35          (partset          ) [ 00000000000000000000000000]
bitcast_ln739        (bitcast          ) [ 00000000000000000000000000]
select_ln935         (select           ) [ 00000000000000000000000000]
prediction_output_ad (getelementptr    ) [ 00000000000000000000000000]
store_ln70           (store            ) [ 00000000000000000000000000]
br_ln69              (br               ) [ 00000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_2_weights_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_2_bias_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_1_weights_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_1_bias_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_2_weights_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_2_bias_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_out_weights_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_out_bias_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="exp_x_msb_2_m_1_tabl">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_tabl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="conv_1_input_0_0_V_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0_0_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="conv_1_input_0_1_V_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0_1_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv_1_input_0_2_V_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0_2_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv_1_input_1_0_V_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1_0_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="conv_1_input_1_1_V_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1_1_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv_1_input_1_2_V_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1_2_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="conv_1_input_2_0_V_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_2_0_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="conv_1_input_2_1_V_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_2_1_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv_1_input_2_2_V_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_2_2_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv_1_out_V_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_out_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="max_pool_1_out_V_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_1_out_V/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv_2_out_V_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_2_out_V/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="max_pool_2_out_V_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_2_out_V/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="flat_array_V_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_array_V/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="dense_1_out_V_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_1_out_V/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="dense_2_out_V_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_2_out_V/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="prediction_V_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prediction_V/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="conv_1_out_V_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_V_addr/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="max_pool_1_out_V_add_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_V_add/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="conv_2_out_V_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_out_V_addr/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="max_pool_2_out_V_add_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="14" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_2_out_V_add/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln32_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="1"/>
<pin id="292" dir="0" index="1" bw="14" slack="0"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln37_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="1"/>
<pin id="298" dir="0" index="1" bw="14" slack="0"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln42_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="1"/>
<pin id="304" dir="0" index="1" bw="14" slack="0"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln47_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="1"/>
<pin id="310" dir="0" index="1" bw="14" slack="0"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="cnn_input_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="10" slack="0"/>
<pin id="318" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="conv_1_input_0_0_V_1_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="8" slack="0"/>
<pin id="331" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_0_V_1/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="conv_1_input_0_1_V_1_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="8" slack="0"/>
<pin id="337" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_1_V_1/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="conv_1_input_0_2_V_1_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="8" slack="0"/>
<pin id="343" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_2_V_1/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="conv_1_input_1_0_V_1_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_0_V_1/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="conv_1_input_1_1_V_1_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="8" slack="0"/>
<pin id="355" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_1_V_1/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="conv_1_input_1_2_V_1_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_2_V_1/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="conv_1_input_2_0_V_1_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="8" slack="0"/>
<pin id="367" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_2_0_V_1/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="conv_1_input_2_1_V_1_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="8" slack="0"/>
<pin id="373" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_2_1_V_1/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="conv_1_input_2_2_V_1_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_2_2_V_1/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln27_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="0" index="1" bw="14" slack="0"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln27_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="0" index="1" bw="14" slack="0"/>
<pin id="390" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln27_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="0" index="1" bw="14" slack="0"/>
<pin id="396" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln27_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="0" index="1" bw="14" slack="0"/>
<pin id="402" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln27_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="0" index="1" bw="14" slack="0"/>
<pin id="408" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln27_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="0" index="1" bw="14" slack="0"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln27_access_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="0"/>
<pin id="419" dir="0" index="1" bw="14" slack="0"/>
<pin id="420" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln27_access_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="0" index="1" bw="14" slack="0"/>
<pin id="426" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln27_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="0"/>
<pin id="431" dir="0" index="1" bw="14" slack="0"/>
<pin id="432" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="flat_array_V_addr_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_V_addr/14 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln52_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="0"/>
<pin id="444" dir="0" index="1" bw="14" slack="0"/>
<pin id="445" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/14 "/>
</bind>
</comp>

<comp id="449" class="1004" name="dense_1_out_V_addr_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_V_addr/16 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln57_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="13" slack="0"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/16 "/>
</bind>
</comp>

<comp id="463" class="1004" name="dense_2_out_V_addr_gep_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_V_addr/18 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln62_access_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="0" index="1" bw="13" slack="0"/>
<pin id="473" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/18 "/>
</bind>
</comp>

<comp id="477" class="1004" name="prediction_V_addr_gep_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_V_addr/20 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_access_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="0" index="1" bw="14" slack="0"/>
<pin id="487" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="488" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln66/20 tmp_V_8/23 "/>
</bind>
</comp>

<comp id="491" class="1004" name="prediction_V_addr_1_gep_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="4" slack="0"/>
<pin id="495" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_V_addr_1/23 "/>
</bind>
</comp>

<comp id="498" class="1004" name="prediction_output_ad_gep_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="4" slack="2"/>
<pin id="502" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_output_ad/25 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln70_access_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/25 "/>
</bind>
</comp>

<comp id="511" class="1005" name="ix_in_0_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="1"/>
<pin id="513" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="515" class="1004" name="ix_in_0_phi_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="10" slack="0"/>
<pin id="519" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="i_0_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="1"/>
<pin id="525" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="527" class="1004" name="i_0_phi_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="534" class="1005" name="phi_mul5_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="1"/>
<pin id="536" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul5 (phireg) "/>
</bind>
</comp>

<comp id="538" class="1004" name="phi_mul5_phi_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="11" slack="0"/>
<pin id="542" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul5/2 "/>
</bind>
</comp>

<comp id="545" class="1005" name="phi_urem7_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="1"/>
<pin id="547" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem7 (phireg) "/>
</bind>
</comp>

<comp id="549" class="1004" name="phi_urem7_phi_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="2" bw="5" slack="1"/>
<pin id="553" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem7/2 "/>
</bind>
</comp>

<comp id="557" class="1005" name="ix_in_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="3"/>
<pin id="559" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="560" class="1004" name="ix_in_1_phi_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="10" slack="1"/>
<pin id="562" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="10" slack="1"/>
<pin id="564" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="565" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="568" class="1005" name="j_0_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="1"/>
<pin id="570" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="572" class="1004" name="j_0_phi_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="575" dir="0" index="2" bw="5" slack="0"/>
<pin id="576" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="577" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="579" class="1005" name="phi_mul_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="11" slack="1"/>
<pin id="581" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="583" class="1004" name="phi_mul_phi_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="2" bw="11" slack="0"/>
<pin id="587" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="590" class="1005" name="phi_urem_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="1"/>
<pin id="592" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="594" class="1004" name="phi_urem_phi_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="2" bw="5" slack="1"/>
<pin id="598" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="599" dir="1" index="4" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/3 "/>
</bind>
</comp>

<comp id="602" class="1005" name="i24_0_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="1"/>
<pin id="604" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i24_0 (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="i24_0_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="4" slack="0"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i24_0/23 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_conv_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="0" slack="0"/>
<pin id="615" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="617" dir="0" index="3" bw="14" slack="2147483647"/>
<pin id="618" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="619" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="620" dir="0" index="6" bw="14" slack="2147483647"/>
<pin id="621" dir="0" index="7" bw="14" slack="2147483647"/>
<pin id="622" dir="0" index="8" bw="14" slack="2147483647"/>
<pin id="623" dir="0" index="9" bw="14" slack="2147483647"/>
<pin id="624" dir="0" index="10" bw="14" slack="2147483647"/>
<pin id="625" dir="0" index="11" bw="9" slack="0"/>
<pin id="626" dir="0" index="12" bw="7" slack="0"/>
<pin id="627" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="grp_conv_2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="0" slack="0"/>
<pin id="633" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="634" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="635" dir="0" index="3" bw="10" slack="0"/>
<pin id="636" dir="0" index="4" bw="8" slack="0"/>
<pin id="637" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/11 "/>
</bind>
</comp>

<comp id="641" class="1004" name="grp_dense_out_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="0" slack="0"/>
<pin id="643" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="644" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="645" dir="0" index="3" bw="9" slack="0"/>
<pin id="646" dir="0" index="4" bw="8" slack="0"/>
<pin id="647" dir="0" index="5" bw="11" slack="0"/>
<pin id="648" dir="0" index="6" bw="25" slack="0"/>
<pin id="649" dir="0" index="7" bw="25" slack="0"/>
<pin id="650" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/21 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_max_pool_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="0" slack="0"/>
<pin id="659" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="660" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="661" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/9 "/>
</bind>
</comp>

<comp id="663" class="1004" name="grp_max_pool_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="0" slack="0"/>
<pin id="665" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="666" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="667" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/13 "/>
</bind>
</comp>

<comp id="669" class="1004" name="grp_dense_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="0" slack="0"/>
<pin id="671" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="672" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="673" dir="0" index="3" bw="9" slack="0"/>
<pin id="674" dir="0" index="4" bw="6" slack="0"/>
<pin id="675" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/17 "/>
</bind>
</comp>

<comp id="679" class="1004" name="grp_dense_2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="0" slack="0"/>
<pin id="681" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="682" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="683" dir="0" index="3" bw="9" slack="0"/>
<pin id="684" dir="0" index="4" bw="9" slack="0"/>
<pin id="685" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/19 "/>
</bind>
</comp>

<comp id="689" class="1004" name="grp_flat_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="0" slack="0"/>
<pin id="691" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="692" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="693" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/15 "/>
</bind>
</comp>

<comp id="695" class="1004" name="grp_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="add_ln23_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="11" slack="0"/>
<pin id="701" dir="0" index="1" bw="7" slack="0"/>
<pin id="702" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="icmp_ln23_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="0"/>
<pin id="707" dir="0" index="1" bw="5" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="i_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="ix_in_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="0"/>
<pin id="719" dir="0" index="1" bw="10" slack="0"/>
<pin id="720" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="trunc_ln203_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="5" slack="0"/>
<pin id="725" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_40_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="0"/>
<pin id="729" dir="0" index="1" bw="11" slack="0"/>
<pin id="730" dir="0" index="2" bw="4" slack="0"/>
<pin id="731" dir="0" index="3" bw="5" slack="0"/>
<pin id="732" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln203_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="4" slack="0"/>
<pin id="739" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_41_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="7" slack="0"/>
<pin id="743" dir="0" index="1" bw="4" slack="0"/>
<pin id="744" dir="0" index="2" bw="1" slack="0"/>
<pin id="745" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln203_16_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="7" slack="0"/>
<pin id="751" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_16/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_42_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="0"/>
<pin id="755" dir="0" index="1" bw="4" slack="0"/>
<pin id="756" dir="0" index="2" bw="1" slack="0"/>
<pin id="757" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln203_17_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="5" slack="0"/>
<pin id="763" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_17/2 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln203_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="5" slack="0"/>
<pin id="767" dir="0" index="1" bw="7" slack="0"/>
<pin id="768" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln203_9_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="4" slack="0"/>
<pin id="773" dir="0" index="1" bw="7" slack="0"/>
<pin id="774" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_9/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="icmp_ln25_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="0"/>
<pin id="779" dir="0" index="1" bw="5" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="j_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="5" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln27_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="10" slack="0"/>
<pin id="791" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln203_12_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="7" slack="0"/>
<pin id="796" dir="0" index="1" bw="11" slack="0"/>
<pin id="797" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_12/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_49_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="4" slack="0"/>
<pin id="802" dir="0" index="1" bw="11" slack="0"/>
<pin id="803" dir="0" index="2" bw="4" slack="0"/>
<pin id="804" dir="0" index="3" bw="5" slack="0"/>
<pin id="805" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln203_18_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="4" slack="0"/>
<pin id="812" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_18/3 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln203_10_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="1"/>
<pin id="816" dir="0" index="1" bw="4" slack="0"/>
<pin id="817" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_10/3 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln203_11_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="1"/>
<pin id="821" dir="0" index="1" bw="4" slack="0"/>
<pin id="822" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_11/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="add_ln23_8_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="5" slack="1"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_8/3 "/>
</bind>
</comp>

<comp id="830" class="1004" name="icmp_ln23_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="5" slack="0"/>
<pin id="832" dir="0" index="1" bw="5" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="select_ln23_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="5" slack="0"/>
<pin id="839" dir="0" index="2" bw="5" slack="0"/>
<pin id="840" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/3 "/>
</bind>
</comp>

<comp id="844" class="1004" name="ireg_V_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="64" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="trunc_ln556_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="0"/>
<pin id="850" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="p_Result_31_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="64" slack="0"/>
<pin id="855" dir="0" index="2" bw="7" slack="0"/>
<pin id="856" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_31/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="exp_tmp_V_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="11" slack="0"/>
<pin id="862" dir="0" index="1" bw="64" slack="0"/>
<pin id="863" dir="0" index="2" bw="7" slack="0"/>
<pin id="864" dir="0" index="3" bw="7" slack="0"/>
<pin id="865" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zext_ln461_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="11" slack="0"/>
<pin id="872" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="874" class="1004" name="trunc_ln565_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="64" slack="0"/>
<pin id="876" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="icmp_ln571_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="63" slack="0"/>
<pin id="880" dir="0" index="1" bw="63" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="F2_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="12" slack="0"/>
<pin id="886" dir="0" index="1" bw="11" slack="0"/>
<pin id="887" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="53" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="0" index="2" bw="52" slack="1"/>
<pin id="894" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="897" class="1004" name="p_Result_32_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="53" slack="0"/>
<pin id="899" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_32/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="man_V_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="53" slack="0"/>
<pin id="904" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="man_V_2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="1"/>
<pin id="909" dir="0" index="1" bw="54" slack="0"/>
<pin id="910" dir="0" index="2" bw="54" slack="0"/>
<pin id="911" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/6 "/>
</bind>
</comp>

<comp id="914" class="1004" name="icmp_ln581_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="12" slack="1"/>
<pin id="916" dir="0" index="1" bw="12" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/6 "/>
</bind>
</comp>

<comp id="919" class="1004" name="add_ln581_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="4" slack="0"/>
<pin id="921" dir="0" index="1" bw="12" slack="1"/>
<pin id="922" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="sub_ln581_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="5" slack="0"/>
<pin id="926" dir="0" index="1" bw="12" slack="1"/>
<pin id="927" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sh_amt_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="0"/>
<pin id="931" dir="0" index="1" bw="12" slack="0"/>
<pin id="932" dir="0" index="2" bw="12" slack="0"/>
<pin id="933" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sext_ln581_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="12" slack="0"/>
<pin id="939" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/6 "/>
</bind>
</comp>

<comp id="941" class="1004" name="icmp_ln582_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="12" slack="1"/>
<pin id="943" dir="0" index="1" bw="12" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/6 "/>
</bind>
</comp>

<comp id="946" class="1004" name="trunc_ln583_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="54" slack="0"/>
<pin id="948" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/6 "/>
</bind>
</comp>

<comp id="950" class="1004" name="icmp_ln585_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="12" slack="0"/>
<pin id="952" dir="0" index="1" bw="12" slack="0"/>
<pin id="953" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/6 "/>
</bind>
</comp>

<comp id="956" class="1004" name="icmp_ln603_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="12" slack="0"/>
<pin id="958" dir="0" index="1" bw="12" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/6 "/>
</bind>
</comp>

<comp id="962" class="1004" name="zext_ln586_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="12" slack="0"/>
<pin id="964" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/6 "/>
</bind>
</comp>

<comp id="966" class="1004" name="ashr_ln586_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="54" slack="0"/>
<pin id="968" dir="0" index="1" bw="32" slack="0"/>
<pin id="969" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/6 "/>
</bind>
</comp>

<comp id="972" class="1004" name="trunc_ln586_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="54" slack="0"/>
<pin id="974" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/6 "/>
</bind>
</comp>

<comp id="976" class="1004" name="bitcast_ln696_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="2"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/6 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_48_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="0"/>
<pin id="981" dir="0" index="1" bw="32" slack="0"/>
<pin id="982" dir="0" index="2" bw="6" slack="0"/>
<pin id="983" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/6 "/>
</bind>
</comp>

<comp id="987" class="1004" name="select_ln588_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="14" slack="0"/>
<pin id="990" dir="0" index="2" bw="14" slack="0"/>
<pin id="991" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/6 "/>
</bind>
</comp>

<comp id="995" class="1004" name="sext_ln581cast_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="12" slack="0"/>
<pin id="997" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581cast/6 "/>
</bind>
</comp>

<comp id="999" class="1004" name="shl_ln604_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="14" slack="0"/>
<pin id="1001" dir="0" index="1" bw="14" slack="0"/>
<pin id="1002" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/6 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="xor_ln571_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="1"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/6 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="and_ln582_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/6 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="select_ln582_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="14" slack="0"/>
<pin id="1019" dir="0" index="2" bw="14" slack="0"/>
<pin id="1020" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln582/6 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="or_ln582_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="1"/>
<pin id="1026" dir="0" index="1" bw="1" slack="0"/>
<pin id="1027" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/6 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="xor_ln582_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/6 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="and_ln581_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="1" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/6 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="xor_ln585_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/6 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="and_ln585_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/6 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="select_ln585_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="14" slack="0"/>
<pin id="1056" dir="0" index="2" bw="14" slack="0"/>
<pin id="1057" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln585/6 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="and_ln585_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="0"/>
<pin id="1063" dir="0" index="1" bw="1" slack="0"/>
<pin id="1064" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="select_ln585_1_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="14" slack="0"/>
<pin id="1070" dir="0" index="2" bw="14" slack="0"/>
<pin id="1071" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln585_1/6 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="or_ln581_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/6 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="xor_ln581_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/6 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="and_ln603_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/6 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="select_ln603_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="14" slack="0"/>
<pin id="1096" dir="0" index="2" bw="14" slack="0"/>
<pin id="1097" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/6 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="trunc_ln203_1_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="5" slack="3"/>
<pin id="1112" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_1/6 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="zext_ln203_19_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="3"/>
<pin id="1116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_19/6 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="zext_ln203_20_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="8" slack="3"/>
<pin id="1122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_20/6 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="add_ln28_2_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="5" slack="3"/>
<pin id="1131" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/6 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="icmp_ln28_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="5" slack="0"/>
<pin id="1137" dir="0" index="1" bw="5" slack="0"/>
<pin id="1138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/6 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="select_ln28_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="5" slack="0"/>
<pin id="1144" dir="0" index="2" bw="5" slack="0"/>
<pin id="1145" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/6 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="add_ln28_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="10" slack="3"/>
<pin id="1151" dir="0" index="1" bw="1" slack="0"/>
<pin id="1152" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/6 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="icmp_ln69_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="4" slack="0"/>
<pin id="1157" dir="0" index="1" bw="4" slack="0"/>
<pin id="1158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/23 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="i_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="4" slack="0"/>
<pin id="1163" dir="0" index="1" bw="1" slack="0"/>
<pin id="1164" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/23 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="zext_ln70_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="4" slack="0"/>
<pin id="1169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/23 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="icmp_ln935_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="14" slack="0"/>
<pin id="1174" dir="0" index="1" bw="14" slack="0"/>
<pin id="1175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/24 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="p_Result_33_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="14" slack="0"/>
<pin id="1181" dir="0" index="2" bw="5" slack="0"/>
<pin id="1182" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_33/24 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_V_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="0"/>
<pin id="1188" dir="0" index="1" bw="14" slack="0"/>
<pin id="1189" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/24 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="tmp_V_9_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="0"/>
<pin id="1194" dir="0" index="1" bw="14" slack="0"/>
<pin id="1195" dir="0" index="2" bw="14" slack="0"/>
<pin id="1196" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_9/24 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="p_Result_13_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="14" slack="0"/>
<pin id="1202" dir="0" index="1" bw="14" slack="0"/>
<pin id="1203" dir="0" index="2" bw="5" slack="0"/>
<pin id="1204" dir="0" index="3" bw="1" slack="0"/>
<pin id="1205" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13/24 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="p_Result_34_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="0"/>
<pin id="1212" dir="0" index="1" bw="1" slack="0"/>
<pin id="1213" dir="0" index="2" bw="14" slack="0"/>
<pin id="1214" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_34/24 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="l_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="32" slack="0"/>
<pin id="1220" dir="0" index="1" bw="32" slack="0"/>
<pin id="1221" dir="0" index="2" bw="1" slack="0"/>
<pin id="1222" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/24 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="sub_ln944_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="5" slack="0"/>
<pin id="1228" dir="0" index="1" bw="32" slack="0"/>
<pin id="1229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/24 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="trunc_ln944_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="0"/>
<pin id="1234" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/24 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="lsb_index_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="6" slack="0"/>
<pin id="1238" dir="0" index="1" bw="32" slack="0"/>
<pin id="1239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/24 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="tmp_44_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="31" slack="0"/>
<pin id="1244" dir="0" index="1" bw="32" slack="0"/>
<pin id="1245" dir="0" index="2" bw="1" slack="0"/>
<pin id="1246" dir="0" index="3" bw="6" slack="0"/>
<pin id="1247" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/24 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="icmp_ln947_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="31" slack="0"/>
<pin id="1254" dir="0" index="1" bw="31" slack="0"/>
<pin id="1255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/24 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="trunc_ln947_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="32" slack="0"/>
<pin id="1260" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/24 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="sub_ln947_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="4" slack="0"/>
<pin id="1264" dir="0" index="1" bw="4" slack="0"/>
<pin id="1265" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/24 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="zext_ln947_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="4" slack="0"/>
<pin id="1270" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/24 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="lshr_ln947_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="0"/>
<pin id="1274" dir="0" index="1" bw="4" slack="0"/>
<pin id="1275" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/24 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="p_Result_s_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="14" slack="0"/>
<pin id="1280" dir="0" index="1" bw="14" slack="0"/>
<pin id="1281" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/24 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="icmp_ln947_1_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="14" slack="0"/>
<pin id="1286" dir="0" index="1" bw="14" slack="0"/>
<pin id="1287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/24 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="a_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="0"/>
<pin id="1292" dir="0" index="1" bw="1" slack="0"/>
<pin id="1293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/24 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="tmp_45_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="0"/>
<pin id="1298" dir="0" index="1" bw="32" slack="0"/>
<pin id="1299" dir="0" index="2" bw="6" slack="0"/>
<pin id="1300" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/24 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="xor_ln949_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="0"/>
<pin id="1306" dir="0" index="1" bw="1" slack="0"/>
<pin id="1307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/24 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="add_ln949_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="6" slack="0"/>
<pin id="1312" dir="0" index="1" bw="14" slack="0"/>
<pin id="1313" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/24 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="p_Result_27_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="0"/>
<pin id="1318" dir="0" index="1" bw="14" slack="0"/>
<pin id="1319" dir="0" index="2" bw="14" slack="0"/>
<pin id="1320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_27/24 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="and_ln949_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="0"/>
<pin id="1326" dir="0" index="1" bw="1" slack="0"/>
<pin id="1327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/24 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="or_ln949_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="0"/>
<pin id="1332" dir="0" index="1" bw="1" slack="0"/>
<pin id="1333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/24 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="or_ln_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="0"/>
<pin id="1338" dir="0" index="1" bw="1" slack="0"/>
<pin id="1339" dir="0" index="2" bw="1" slack="0"/>
<pin id="1340" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/24 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="icmp_ln958_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="0"/>
<pin id="1346" dir="0" index="1" bw="32" slack="0"/>
<pin id="1347" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/24 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="trunc_ln943_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="0"/>
<pin id="1352" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/24 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="m_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="14" slack="1"/>
<pin id="1356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/25 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="add_ln958_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="6" slack="0"/>
<pin id="1359" dir="0" index="1" bw="32" slack="1"/>
<pin id="1360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/25 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="lshr_ln958_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="14" slack="0"/>
<pin id="1364" dir="0" index="1" bw="32" slack="0"/>
<pin id="1365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/25 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="sub_ln958_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="6" slack="0"/>
<pin id="1370" dir="0" index="1" bw="32" slack="1"/>
<pin id="1371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/25 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="shl_ln958_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="14" slack="0"/>
<pin id="1375" dir="0" index="1" bw="32" slack="0"/>
<pin id="1376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/25 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="m_7_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="1"/>
<pin id="1381" dir="0" index="1" bw="32" slack="0"/>
<pin id="1382" dir="0" index="2" bw="32" slack="0"/>
<pin id="1383" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_7/25 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="m_8_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="0"/>
<pin id="1388" dir="0" index="1" bw="32" slack="1"/>
<pin id="1389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_8/25 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="m_s_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="31" slack="0"/>
<pin id="1393" dir="0" index="1" bw="32" slack="0"/>
<pin id="1394" dir="0" index="2" bw="1" slack="0"/>
<pin id="1395" dir="0" index="3" bw="6" slack="0"/>
<pin id="1396" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/25 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="m_11_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="31" slack="0"/>
<pin id="1403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_11/25 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="tmp_46_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="1" slack="0"/>
<pin id="1407" dir="0" index="1" bw="32" slack="0"/>
<pin id="1408" dir="0" index="2" bw="6" slack="0"/>
<pin id="1409" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/25 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="select_ln964_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="0"/>
<pin id="1415" dir="0" index="1" bw="8" slack="0"/>
<pin id="1416" dir="0" index="2" bw="8" slack="0"/>
<pin id="1417" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/25 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="sub_ln964_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="4" slack="0"/>
<pin id="1423" dir="0" index="1" bw="8" slack="1"/>
<pin id="1424" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/25 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="add_ln964_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="8" slack="0"/>
<pin id="1428" dir="0" index="1" bw="8" slack="0"/>
<pin id="1429" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/25 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="tmp_s_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="9" slack="0"/>
<pin id="1434" dir="0" index="1" bw="1" slack="1"/>
<pin id="1435" dir="0" index="2" bw="8" slack="0"/>
<pin id="1436" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="p_Result_35_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="0"/>
<pin id="1441" dir="0" index="1" bw="31" slack="0"/>
<pin id="1442" dir="0" index="2" bw="9" slack="0"/>
<pin id="1443" dir="0" index="3" bw="6" slack="0"/>
<pin id="1444" dir="0" index="4" bw="6" slack="0"/>
<pin id="1445" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_35/25 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="bitcast_ln739_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="0"/>
<pin id="1453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/25 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="select_ln935_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="1" slack="1"/>
<pin id="1457" dir="0" index="1" bw="32" slack="0"/>
<pin id="1458" dir="0" index="2" bw="32" slack="0"/>
<pin id="1459" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/25 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="conv_1_out_V_addr_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="12" slack="1"/>
<pin id="1465" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_V_addr "/>
</bind>
</comp>

<comp id="1468" class="1005" name="max_pool_1_out_V_add_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="10" slack="1"/>
<pin id="1470" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_V_add "/>
</bind>
</comp>

<comp id="1473" class="1005" name="conv_2_out_V_addr_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="11" slack="1"/>
<pin id="1475" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_out_V_addr "/>
</bind>
</comp>

<comp id="1478" class="1005" name="max_pool_2_out_V_add_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="9" slack="1"/>
<pin id="1480" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_2_out_V_add "/>
</bind>
</comp>

<comp id="1483" class="1005" name="add_ln23_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="11" slack="0"/>
<pin id="1485" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="i_1_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="5" slack="0"/>
<pin id="1493" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="ix_in_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="10" slack="0"/>
<pin id="1498" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="1501" class="1005" name="trunc_ln203_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="3" slack="4"/>
<pin id="1503" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln203 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="add_ln203_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="8" slack="1"/>
<pin id="1507" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="add_ln203_9_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="8" slack="1"/>
<pin id="1512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_9 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="j_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="5" slack="0"/>
<pin id="1520" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1523" class="1005" name="cnn_input_addr_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="10" slack="1"/>
<pin id="1525" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="1528" class="1005" name="add_ln203_12_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="11" slack="0"/>
<pin id="1530" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln203_12 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="add_ln203_10_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="8" slack="3"/>
<pin id="1535" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="add_ln203_10 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="add_ln203_11_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="8" slack="3"/>
<pin id="1540" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="add_ln203_11 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="select_ln23_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="5" slack="1"/>
<pin id="1545" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="cnn_input_load_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="32" slack="1"/>
<pin id="1550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_load "/>
</bind>
</comp>

<comp id="1554" class="1005" name="p_Result_31_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="1" slack="1"/>
<pin id="1556" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_31 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="trunc_ln565_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="52" slack="1"/>
<pin id="1561" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="icmp_ln571_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="1" slack="1"/>
<pin id="1566" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="F2_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="12" slack="1"/>
<pin id="1572" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="select_ln28_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="5" slack="1"/>
<pin id="1583" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="add_ln28_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="10" slack="1"/>
<pin id="1588" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="i_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="4" slack="0"/>
<pin id="1596" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1599" class="1005" name="zext_ln70_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="64" slack="2"/>
<pin id="1601" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln70 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="prediction_V_addr_1_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="4" slack="1"/>
<pin id="1606" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="prediction_V_addr_1 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="icmp_ln935_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="1" slack="1"/>
<pin id="1611" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="p_Result_33_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="1" slack="1"/>
<pin id="1616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_33 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="tmp_V_9_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="14" slack="1"/>
<pin id="1621" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="sub_ln944_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="32" slack="1"/>
<pin id="1626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="or_ln_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="32" slack="1"/>
<pin id="1632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1635" class="1005" name="icmp_ln958_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="1" slack="1"/>
<pin id="1637" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="trunc_ln943_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="8" slack="1"/>
<pin id="1642" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="226" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="230" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="38" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="234" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="238" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="72" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="72" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="72" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="314" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="38" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="38" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="38" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="351" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="345" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="398"><net_src comp="357" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="333" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="410"><net_src comp="327" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="416"><net_src comp="339" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="369" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="363" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="375" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="38" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="441"><net_src comp="38" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="448"><net_src comp="435" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="454"><net_src comp="38" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="455"><net_src comp="38" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="124" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="462"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="468"><net_src comp="38" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="469"><net_src comp="38" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="124" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="463" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="482"><net_src comp="38" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="483"><net_src comp="38" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="490"><net_src comp="477" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="496"><net_src comp="38" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="497"><net_src comp="491" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="503"><net_src comp="2" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="38" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="510"><net_src comp="498" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="40" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="515" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="526"><net_src comp="42" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="533"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="44" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="534" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="42" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="555"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="549" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="566"><net_src comp="511" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="560" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="571"><net_src comp="42" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="568" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="44" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="593"><net_src comp="42" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="594" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="605"><net_src comp="132" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="628"><net_src comp="114" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="629"><net_src comp="4" pin="0"/><net_sink comp="613" pin=11"/></net>

<net id="630"><net_src comp="6" pin="0"/><net_sink comp="613" pin=12"/></net>

<net id="638"><net_src comp="118" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="8" pin="0"/><net_sink comp="631" pin=3"/></net>

<net id="640"><net_src comp="10" pin="0"/><net_sink comp="631" pin=4"/></net>

<net id="651"><net_src comp="130" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="652"><net_src comp="20" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="653"><net_src comp="22" pin="0"/><net_sink comp="641" pin=4"/></net>

<net id="654"><net_src comp="24" pin="0"/><net_sink comp="641" pin=5"/></net>

<net id="655"><net_src comp="26" pin="0"/><net_sink comp="641" pin=6"/></net>

<net id="656"><net_src comp="28" pin="0"/><net_sink comp="641" pin=7"/></net>

<net id="662"><net_src comp="116" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="668"><net_src comp="120" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="676"><net_src comp="126" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="12" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="678"><net_src comp="14" pin="0"/><net_sink comp="669" pin=4"/></net>

<net id="686"><net_src comp="128" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="16" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="688"><net_src comp="18" pin="0"/><net_sink comp="679" pin=4"/></net>

<net id="694"><net_src comp="122" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="321" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="538" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="46" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="527" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="48" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="527" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="54" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="56" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="515" pin="4"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="549" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="733"><net_src comp="58" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="538" pin="4"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="60" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="62" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="740"><net_src comp="727" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="64" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="727" pin="4"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="66" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="741" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="758"><net_src comp="68" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="727" pin="4"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="70" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="753" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="761" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="749" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="737" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="749" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="572" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="48" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="572" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="54" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="560" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="798"><net_src comp="46" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="583" pin="4"/><net_sink comp="794" pin=1"/></net>

<net id="806"><net_src comp="58" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="583" pin="4"/><net_sink comp="800" pin=1"/></net>

<net id="808"><net_src comp="60" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="809"><net_src comp="62" pin="0"/><net_sink comp="800" pin=3"/></net>

<net id="813"><net_src comp="800" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="810" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="810" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="545" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="54" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="824" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="74" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="841"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="824" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="42" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="847"><net_src comp="695" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="844" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="857"><net_src comp="76" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="844" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="859"><net_src comp="78" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="866"><net_src comp="80" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="844" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="868"><net_src comp="82" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="869"><net_src comp="84" pin="0"/><net_sink comp="860" pin=3"/></net>

<net id="873"><net_src comp="860" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="844" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="848" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="86" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="88" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="870" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="90" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="92" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="890" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="905"><net_src comp="94" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="897" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="912"><net_src comp="901" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="913"><net_src comp="897" pin="1"/><net_sink comp="907" pin=2"/></net>

<net id="918"><net_src comp="96" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="923"><net_src comp="98" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="928"><net_src comp="96" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="934"><net_src comp="914" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="919" pin="2"/><net_sink comp="929" pin=1"/></net>

<net id="936"><net_src comp="924" pin="2"/><net_sink comp="929" pin=2"/></net>

<net id="940"><net_src comp="929" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="96" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="949"><net_src comp="907" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="929" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="100" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="929" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="102" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="965"><net_src comp="937" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="907" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="962" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="975"><net_src comp="966" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="984"><net_src comp="104" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="985"><net_src comp="976" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="986"><net_src comp="106" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="992"><net_src comp="979" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="108" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="994"><net_src comp="72" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="998"><net_src comp="937" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1003"><net_src comp="946" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="995" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="92" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1014"><net_src comp="941" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="1005" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1021"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="946" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="72" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1028"><net_src comp="941" pin="2"/><net_sink comp="1024" pin=1"/></net>

<net id="1033"><net_src comp="1024" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="92" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="914" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="1029" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="950" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="92" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1035" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1058"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1059"><net_src comp="987" pin="3"/><net_sink comp="1053" pin=1"/></net>

<net id="1060"><net_src comp="1016" pin="3"/><net_sink comp="1053" pin=2"/></net>

<net id="1065"><net_src comp="1035" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="950" pin="2"/><net_sink comp="1061" pin=1"/></net>

<net id="1072"><net_src comp="1061" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="972" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="1053" pin="3"/><net_sink comp="1067" pin=2"/></net>

<net id="1079"><net_src comp="1024" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="914" pin="2"/><net_sink comp="1075" pin=1"/></net>

<net id="1085"><net_src comp="1075" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="92" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1091"><net_src comp="956" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="1081" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1098"><net_src comp="1087" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="999" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="1067" pin="3"/><net_sink comp="1093" pin=2"/></net>

<net id="1101"><net_src comp="1093" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="1102"><net_src comp="1093" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="1103"><net_src comp="1093" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="1104"><net_src comp="1093" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="1105"><net_src comp="1093" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="1106"><net_src comp="1093" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="1107"><net_src comp="1093" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="1108"><net_src comp="1093" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="1109"><net_src comp="1093" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="1113"><net_src comp="590" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1117"><net_src comp="1114" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1123"><net_src comp="1120" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1126"><net_src comp="1120" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1127"><net_src comp="1120" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1128"><net_src comp="1120" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1133"><net_src comp="590" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="54" pin="0"/><net_sink comp="1129" pin=1"/></net>

<net id="1139"><net_src comp="1129" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="74" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1146"><net_src comp="1135" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="1129" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="42" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1153"><net_src comp="557" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="112" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1159"><net_src comp="606" pin="4"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="134" pin="0"/><net_sink comp="1155" pin=1"/></net>

<net id="1165"><net_src comp="606" pin="4"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="138" pin="0"/><net_sink comp="1161" pin=1"/></net>

<net id="1170"><net_src comp="606" pin="4"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1176"><net_src comp="484" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="72" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1183"><net_src comp="140" pin="0"/><net_sink comp="1178" pin=0"/></net>

<net id="1184"><net_src comp="484" pin="3"/><net_sink comp="1178" pin=1"/></net>

<net id="1185"><net_src comp="142" pin="0"/><net_sink comp="1178" pin=2"/></net>

<net id="1190"><net_src comp="72" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="484" pin="3"/><net_sink comp="1186" pin=1"/></net>

<net id="1197"><net_src comp="1178" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1198"><net_src comp="1186" pin="2"/><net_sink comp="1192" pin=1"/></net>

<net id="1199"><net_src comp="484" pin="3"/><net_sink comp="1192" pin=2"/></net>

<net id="1206"><net_src comp="144" pin="0"/><net_sink comp="1200" pin=0"/></net>

<net id="1207"><net_src comp="1192" pin="3"/><net_sink comp="1200" pin=1"/></net>

<net id="1208"><net_src comp="142" pin="0"/><net_sink comp="1200" pin=2"/></net>

<net id="1209"><net_src comp="146" pin="0"/><net_sink comp="1200" pin=3"/></net>

<net id="1215"><net_src comp="148" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1216"><net_src comp="150" pin="0"/><net_sink comp="1210" pin=1"/></net>

<net id="1217"><net_src comp="1200" pin="4"/><net_sink comp="1210" pin=2"/></net>

<net id="1223"><net_src comp="152" pin="0"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="1210" pin="3"/><net_sink comp="1218" pin=1"/></net>

<net id="1225"><net_src comp="92" pin="0"/><net_sink comp="1218" pin=2"/></net>

<net id="1230"><net_src comp="154" pin="0"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="1218" pin="3"/><net_sink comp="1226" pin=1"/></net>

<net id="1235"><net_src comp="1226" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1240"><net_src comp="156" pin="0"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="1226" pin="2"/><net_sink comp="1236" pin=1"/></net>

<net id="1248"><net_src comp="158" pin="0"/><net_sink comp="1242" pin=0"/></net>

<net id="1249"><net_src comp="1236" pin="2"/><net_sink comp="1242" pin=1"/></net>

<net id="1250"><net_src comp="160" pin="0"/><net_sink comp="1242" pin=2"/></net>

<net id="1251"><net_src comp="106" pin="0"/><net_sink comp="1242" pin=3"/></net>

<net id="1256"><net_src comp="1242" pin="4"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="162" pin="0"/><net_sink comp="1252" pin=1"/></net>

<net id="1261"><net_src comp="1226" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1266"><net_src comp="164" pin="0"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="1258" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1271"><net_src comp="1262" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1276"><net_src comp="108" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1277"><net_src comp="1268" pin="1"/><net_sink comp="1272" pin=1"/></net>

<net id="1282"><net_src comp="1192" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1283"><net_src comp="1272" pin="2"/><net_sink comp="1278" pin=1"/></net>

<net id="1288"><net_src comp="1278" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="72" pin="0"/><net_sink comp="1284" pin=1"/></net>

<net id="1294"><net_src comp="1252" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="1284" pin="2"/><net_sink comp="1290" pin=1"/></net>

<net id="1301"><net_src comp="104" pin="0"/><net_sink comp="1296" pin=0"/></net>

<net id="1302"><net_src comp="1236" pin="2"/><net_sink comp="1296" pin=1"/></net>

<net id="1303"><net_src comp="106" pin="0"/><net_sink comp="1296" pin=2"/></net>

<net id="1308"><net_src comp="1296" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1309"><net_src comp="92" pin="0"/><net_sink comp="1304" pin=1"/></net>

<net id="1314"><net_src comp="166" pin="0"/><net_sink comp="1310" pin=0"/></net>

<net id="1315"><net_src comp="1232" pin="1"/><net_sink comp="1310" pin=1"/></net>

<net id="1321"><net_src comp="168" pin="0"/><net_sink comp="1316" pin=0"/></net>

<net id="1322"><net_src comp="1192" pin="3"/><net_sink comp="1316" pin=1"/></net>

<net id="1323"><net_src comp="1310" pin="2"/><net_sink comp="1316" pin=2"/></net>

<net id="1328"><net_src comp="1316" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1329"><net_src comp="1304" pin="2"/><net_sink comp="1324" pin=1"/></net>

<net id="1334"><net_src comp="1324" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1335"><net_src comp="1290" pin="2"/><net_sink comp="1330" pin=1"/></net>

<net id="1341"><net_src comp="170" pin="0"/><net_sink comp="1336" pin=0"/></net>

<net id="1342"><net_src comp="162" pin="0"/><net_sink comp="1336" pin=1"/></net>

<net id="1343"><net_src comp="1330" pin="2"/><net_sink comp="1336" pin=2"/></net>

<net id="1348"><net_src comp="1236" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1349"><net_src comp="146" pin="0"/><net_sink comp="1344" pin=1"/></net>

<net id="1353"><net_src comp="1218" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1361"><net_src comp="172" pin="0"/><net_sink comp="1357" pin=0"/></net>

<net id="1366"><net_src comp="1354" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1367"><net_src comp="1357" pin="2"/><net_sink comp="1362" pin=1"/></net>

<net id="1372"><net_src comp="174" pin="0"/><net_sink comp="1368" pin=0"/></net>

<net id="1377"><net_src comp="1354" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1378"><net_src comp="1368" pin="2"/><net_sink comp="1373" pin=1"/></net>

<net id="1384"><net_src comp="1362" pin="2"/><net_sink comp="1379" pin=1"/></net>

<net id="1385"><net_src comp="1373" pin="2"/><net_sink comp="1379" pin=2"/></net>

<net id="1390"><net_src comp="1379" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1397"><net_src comp="158" pin="0"/><net_sink comp="1391" pin=0"/></net>

<net id="1398"><net_src comp="1386" pin="2"/><net_sink comp="1391" pin=1"/></net>

<net id="1399"><net_src comp="160" pin="0"/><net_sink comp="1391" pin=2"/></net>

<net id="1400"><net_src comp="106" pin="0"/><net_sink comp="1391" pin=3"/></net>

<net id="1404"><net_src comp="1391" pin="4"/><net_sink comp="1401" pin=0"/></net>

<net id="1410"><net_src comp="104" pin="0"/><net_sink comp="1405" pin=0"/></net>

<net id="1411"><net_src comp="1386" pin="2"/><net_sink comp="1405" pin=1"/></net>

<net id="1412"><net_src comp="174" pin="0"/><net_sink comp="1405" pin=2"/></net>

<net id="1418"><net_src comp="1405" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1419"><net_src comp="176" pin="0"/><net_sink comp="1413" pin=1"/></net>

<net id="1420"><net_src comp="178" pin="0"/><net_sink comp="1413" pin=2"/></net>

<net id="1425"><net_src comp="180" pin="0"/><net_sink comp="1421" pin=0"/></net>

<net id="1430"><net_src comp="1413" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1431"><net_src comp="1421" pin="2"/><net_sink comp="1426" pin=1"/></net>

<net id="1437"><net_src comp="182" pin="0"/><net_sink comp="1432" pin=0"/></net>

<net id="1438"><net_src comp="1426" pin="2"/><net_sink comp="1432" pin=2"/></net>

<net id="1446"><net_src comp="184" pin="0"/><net_sink comp="1439" pin=0"/></net>

<net id="1447"><net_src comp="1401" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="1448"><net_src comp="1432" pin="3"/><net_sink comp="1439" pin=2"/></net>

<net id="1449"><net_src comp="186" pin="0"/><net_sink comp="1439" pin=3"/></net>

<net id="1450"><net_src comp="106" pin="0"/><net_sink comp="1439" pin=4"/></net>

<net id="1454"><net_src comp="1439" pin="5"/><net_sink comp="1451" pin=0"/></net>

<net id="1460"><net_src comp="188" pin="0"/><net_sink comp="1455" pin=1"/></net>

<net id="1461"><net_src comp="1451" pin="1"/><net_sink comp="1455" pin=2"/></net>

<net id="1462"><net_src comp="1455" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="1466"><net_src comp="258" pin="3"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1471"><net_src comp="266" pin="3"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1476"><net_src comp="274" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1481"><net_src comp="282" pin="3"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1486"><net_src comp="699" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="1494"><net_src comp="711" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="1499"><net_src comp="717" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="1504"><net_src comp="723" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1508"><net_src comp="765" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1513"><net_src comp="771" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1521"><net_src comp="783" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="1526"><net_src comp="314" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1531"><net_src comp="794" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="1536"><net_src comp="814" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1541"><net_src comp="819" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1546"><net_src comp="836" pin="3"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="1551"><net_src comp="321" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1553"><net_src comp="1548" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1557"><net_src comp="852" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1562"><net_src comp="874" pin="1"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="890" pin=2"/></net>

<net id="1567"><net_src comp="878" pin="2"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1569"><net_src comp="1564" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1573"><net_src comp="884" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1575"><net_src comp="1570" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1576"><net_src comp="1570" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1577"><net_src comp="1570" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1584"><net_src comp="1141" pin="3"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="1589"><net_src comp="1149" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="1597"><net_src comp="1161" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="1602"><net_src comp="1167" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="1607"><net_src comp="491" pin="3"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1612"><net_src comp="1172" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1617"><net_src comp="1178" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="1432" pin=1"/></net>

<net id="1622"><net_src comp="1192" pin="3"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1627"><net_src comp="1226" pin="2"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="1629"><net_src comp="1624" pin="1"/><net_sink comp="1368" pin=1"/></net>

<net id="1633"><net_src comp="1336" pin="3"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1386" pin=1"/></net>

<net id="1638"><net_src comp="1344" pin="2"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1643"><net_src comp="1350" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1421" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction_output | {25 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights_V | {7 8 }
	Port: cnn : conv_1_bias_V | {7 8 }
	Port: cnn : conv_2_weights_V | {11 12 }
	Port: cnn : conv_2_bias_V | {11 12 }
	Port: cnn : dense_1_weights_V | {17 18 }
	Port: cnn : dense_1_bias_V | {17 18 }
	Port: cnn : dense_2_weights_V | {19 20 }
	Port: cnn : dense_2_bias_V | {19 20 }
	Port: cnn : dense_out_weights_V | {21 22 }
	Port: cnn : dense_out_bias_V | {21 22 }
	Port: cnn : f_x_lsb_table_V | {21 22 }
	Port: cnn : exp_x_msb_2_m_1_tabl | {21 22 }
	Port: cnn : exp_x_msb_1_table_V | {21 22 }
  - Chain level:
	State 1
		conv_1_out_V_addr : 1
		max_pool_1_out_V_add : 1
		conv_2_out_V_addr : 1
		max_pool_2_out_V_add : 1
	State 2
		add_ln23 : 1
		icmp_ln23 : 1
		i_1 : 1
		br_ln23 : 2
		ix_in : 1
		trunc_ln203 : 1
		tmp_40 : 1
		zext_ln203 : 2
		tmp_41 : 2
		zext_ln203_16 : 3
		tmp_42 : 2
		zext_ln203_17 : 3
		add_ln203 : 4
		add_ln203_9 : 4
	State 3
		icmp_ln25 : 1
		j : 1
		br_ln25 : 2
		zext_ln27 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
		add_ln203_12 : 1
		tmp_49 : 1
		zext_ln203_18 : 2
		add_ln203_10 : 3
		add_ln203_11 : 3
		icmp_ln23_1 : 1
		select_ln23 : 2
	State 4
		d_assign : 1
	State 5
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_31 : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		icmp_ln571 : 3
		F2 : 4
	State 6
		p_Result_32 : 1
		man_V_1 : 2
		man_V_2 : 3
		sh_amt : 1
		sext_ln581 : 2
		trunc_ln583 : 4
		icmp_ln585 : 2
		icmp_ln603 : 2
		zext_ln586 : 3
		ashr_ln586 : 4
		trunc_ln586 : 5
		tmp_48 : 1
		select_ln588 : 2
		sext_ln581cast : 3
		shl_ln604 : 5
		select_ln582 : 5
		or_ln582 : 1
		xor_ln582 : 1
		and_ln581 : 1
		xor_ln585 : 3
		and_ln585 : 1
		select_ln585 : 6
		and_ln585_1 : 1
		select_ln585_1 : 7
		or_ln581 : 1
		xor_ln581 : 1
		and_ln603 : 1
		select_ln603 : 8
		conv_1_input_0_0_V_1 : 1
		conv_1_input_0_1_V_1 : 1
		conv_1_input_0_2_V_1 : 1
		conv_1_input_1_0_V_1 : 1
		conv_1_input_1_1_V_1 : 1
		conv_1_input_1_2_V_1 : 1
		conv_1_input_2_0_V_1 : 1
		conv_1_input_2_1_V_1 : 1
		conv_1_input_2_2_V_1 : 1
		switch_ln27 : 1
		store_ln27 : 9
		store_ln27 : 9
		store_ln27 : 9
		switch_ln27 : 1
		store_ln27 : 9
		store_ln27 : 9
		store_ln27 : 9
		switch_ln27 : 1
		store_ln27 : 9
		store_ln27 : 9
		store_ln27 : 9
		icmp_ln28 : 1
		select_ln28 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		store_ln52 : 1
	State 15
	State 16
		store_ln57 : 1
	State 17
	State 18
		store_ln62 : 1
	State 19
	State 20
		store_ln66 : 1
	State 21
	State 22
	State 23
		icmp_ln69 : 1
		i : 1
		br_ln69 : 2
		zext_ln70 : 1
		prediction_V_addr_1 : 2
		tmp_V_8 : 3
	State 24
		icmp_ln935 : 1
		p_Result_33 : 1
		tmp_V : 1
		tmp_V_9 : 2
		p_Result_13 : 3
		p_Result_34 : 4
		l : 5
		sub_ln944 : 6
		trunc_ln944 : 7
		lsb_index : 7
		tmp_44 : 8
		icmp_ln947 : 9
		trunc_ln947 : 7
		sub_ln947 : 8
		zext_ln947 : 9
		lshr_ln947 : 10
		p_Result_s : 11
		icmp_ln947_1 : 11
		a : 12
		tmp_45 : 8
		xor_ln949 : 9
		add_ln949 : 8
		p_Result_27 : 9
		and_ln949 : 9
		or_ln949 : 12
		or_ln : 12
		icmp_ln958 : 8
		trunc_ln943 : 6
	State 25
		lshr_ln958 : 1
		shl_ln958 : 1
		m_7 : 2
		m_8 : 3
		m_s : 4
		m_11 : 5
		tmp_46 : 4
		select_ln964 : 5
		add_ln964 : 6
		tmp_s : 7
		p_Result_35 : 8
		bitcast_ln739 : 9
		select_ln935 : 10
		store_ln70 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_conv_1_fu_613   |    0    |    19   | 53.2425 |   2488  |   6365  |    0    |
|          |    grp_conv_2_fu_631   |    0    |    1    |  14.152 |   620   |   1682  |    0    |
|          |  grp_dense_out_fu_641  |    0    |    4    |  19.642 |   717   |   828   |    0    |
|   call   |  grp_max_pool_1_fu_657 |    0    |    0    |  7.076  |   144   |   296   |    0    |
|          |  grp_max_pool_2_fu_663 |    0    |    0    |  5.307  |   127   |   272   |    0    |
|          |   grp_dense_1_fu_669   |    0    |    1    |  7.076  |   197   |   181   |    0    |
|          |   grp_dense_2_fu_679   |    0    |    1    |  7.076  |   148   |   153   |    0    |
|          |     grp_flat_fu_689    |    0    |    0    |  3.538  |   101   |   175   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |     add_ln23_fu_699    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       i_1_fu_711       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_717      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    add_ln203_fu_765    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln203_9_fu_771   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        j_fu_783        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln203_12_fu_794  |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   add_ln203_10_fu_814  |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln203_11_fu_819  |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |    add_ln23_8_fu_824   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln581_fu_919    |    0    |    0    |    0    |    0    |    12   |    0    |
|          |   add_ln28_2_fu_1129   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln28_fu_1149    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        i_fu_1161       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    lsb_index_fu_1236   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |    add_ln949_fu_1310   |    0    |    0    |    0    |    0    |    19   |    0    |
|          |    add_ln958_fu_1357   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |       m_8_fu_1386      |    0    |    0    |    0    |    0    |    39   |    0    |
|          |    add_ln964_fu_1426   |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   fpext  |       grp_fu_695       |    0    |    0    |    0    |   100   |   138   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |   select_ln23_fu_836   |    0    |    0    |    0    |    0    |    5    |    0    |
|          |     man_V_2_fu_907     |    0    |    0    |    0    |    0    |    54   |    0    |
|          |      sh_amt_fu_929     |    0    |    0    |    0    |    0    |    12   |    0    |
|          |   select_ln588_fu_987  |    0    |    0    |    0    |    0    |    14   |    0    |
|          |  select_ln582_fu_1016  |    0    |    0    |    0    |    0    |    14   |    0    |
|          |  select_ln585_fu_1053  |    0    |    0    |    0    |    0    |    14   |    0    |
|  select  | select_ln585_1_fu_1067 |    0    |    0    |    0    |    0    |    14   |    0    |
|          |  select_ln603_fu_1093  |    0    |    0    |    0    |    0    |    14   |    0    |
|          |   select_ln28_fu_1141  |    0    |    0    |    0    |    0    |    5    |    0    |
|          |     tmp_V_9_fu_1192    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       m_7_fu_1379      |    0    |    0    |    0    |    0    |    32   |    0    |
|          |  select_ln964_fu_1413  |    0    |    0    |    0    |    0    |    8    |    0    |
|          |  select_ln935_fu_1455  |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |        F2_fu_884       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |     man_V_1_fu_901     |    0    |    0    |    0    |    0    |    60   |    0    |
|          |    sub_ln581_fu_924    |    0    |    0    |    0    |    0    |    12   |    0    |
|    sub   |      tmp_V_fu_1186     |    0    |    0    |    0    |    0    |    19   |    0    |
|          |    sub_ln944_fu_1226   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |    sub_ln947_fu_1262   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    sub_ln958_fu_1368   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |    sub_ln964_fu_1421   |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_705    |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_777    |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln23_1_fu_830   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln571_fu_878   |    0    |    0    |    0    |    0    |    29   |    0    |
|          |    icmp_ln581_fu_914   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln582_fu_941   |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |    icmp_ln585_fu_950   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln603_fu_956   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln28_fu_1135   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln69_fu_1155   |    0    |    0    |    0    |    0    |    9    |    0    |
|          |   icmp_ln935_fu_1172   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln947_fu_1252   |    0    |    0    |    0    |    0    |    18   |    0    |
|          |  icmp_ln947_1_fu_1284  |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln958_fu_1344   |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   ashr   |    ashr_ln586_fu_966   |    0    |    0    |    0    |    0    |   162   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |    shl_ln604_fu_999    |    0    |    0    |    0    |    0    |    31   |    0    |
|          |    shl_ln958_fu_1373   |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |   lshr_ln947_fu_1272   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   lshr_ln958_fu_1362   |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   cttz   |        l_fu_1218       |    0    |    0    |    0    |    40   |    36   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    and_ln582_fu_1010   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln581_fu_1035   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln585_fu_1047   |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |   and_ln585_1_fu_1061  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln603_fu_1087   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   p_Result_s_fu_1278   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        a_fu_1290       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln949_fu_1324   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    xor_ln571_fu_1005   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln582_fu_1029   |    0    |    0    |    0    |    0    |    2    |    0    |
|    xor   |    xor_ln585_fu_1041   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln581_fu_1081   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln949_fu_1304   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    or_ln582_fu_1024    |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |    or_ln581_fu_1075    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    or_ln949_fu_1330    |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |   trunc_ln203_fu_723   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln556_fu_848   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln565_fu_874   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln583_fu_946   |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln586_fu_972   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  sext_ln581cast_fu_995 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln203_1_fu_1110 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln944_fu_1232  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln947_fu_1258  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln943_fu_1350  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |      tmp_40_fu_727     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_49_fu_800     |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|    exp_tmp_V_fu_860    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_Result_13_fu_1200  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_44_fu_1242     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       m_s_fu_1391      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    zext_ln203_fu_737   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln203_16_fu_749  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln203_17_fu_761  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln27_fu_789    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln203_18_fu_810  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln461_fu_870   |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   p_Result_32_fu_897   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln586_fu_962   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln203_19_fu_1114 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln203_20_fu_1120 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln70_fu_1167   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln947_fu_1268   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        m_fu_1354       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      m_11_fu_1401      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |      tmp_41_fu_741     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_42_fu_753     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|       tmp_fu_890       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_Result_34_fu_1210  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      or_ln_fu_1336     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_s_fu_1432     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |   p_Result_31_fu_852   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_48_fu_979     |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|   p_Result_33_fu_1178  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_45_fu_1296     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   p_Result_27_fu_1316  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_46_fu_1405     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |    sext_ln581_fu_937   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|  partset |   p_Result_35_fu_1439  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                        |    0    |    26   | 117.109 |   4682  |  11549  |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|    conv_1_bias_V   |    0   |    7   |    1   |    -   |
| conv_1_input_0_0_V |    1   |    0   |    0   |    0   |
| conv_1_input_0_1_V |    1   |    0   |    0   |    0   |
| conv_1_input_0_2_V |    1   |    0   |    0   |    0   |
| conv_1_input_1_0_V |    1   |    0   |    0   |    0   |
| conv_1_input_1_1_V |    1   |    0   |    0   |    0   |
| conv_1_input_1_2_V |    1   |    0   |    0   |    0   |
| conv_1_input_2_0_V |    1   |    0   |    0   |    0   |
| conv_1_input_2_1_V |    1   |    0   |    0   |    0   |
| conv_1_input_2_2_V |    1   |    0   |    0   |    0   |
|    conv_1_out_V    |    4   |    0   |    0   |    0   |
|  conv_1_weights_V  |    0   |   81   |    8   |    -   |
|    conv_2_bias_V   |    0   |    8   |    2   |    -   |
|    conv_2_out_V    |    2   |    0   |    0   |    0   |
|  conv_2_weights_V  |    1   |    0   |    0   |    -   |
|   dense_1_bias_V   |    0   |    6   |    5   |    -   |
|    dense_1_out_V   |    0   |   26   |   11   |    0   |
|  dense_1_weights_V |   18   |    0   |    0   |    -   |
|   dense_2_bias_V   |    0   |    9   |    5   |    -   |
|    dense_2_out_V   |    0   |   26   |    7   |    0   |
|  dense_2_weights_V |    1   |    0   |    0   |    -   |
|  dense_out_bias_V  |    0   |    8   |    2   |    -   |
| dense_out_weights_V|    1   |    0   |    0   |    -   |
| exp_x_msb_1_table_V|    0   |   25   |   13   |    -   |
|exp_x_msb_2_m_1_tabl|    0   |   25   |   13   |    -   |
|   f_x_lsb_table_V  |    0   |   11   |    6   |    -   |
|    flat_array_V    |    1   |    0   |    0   |    0   |
|  max_pool_1_out_V  |    1   |    0   |    0   |    0   |
|  max_pool_2_out_V  |    1   |    0   |    0   |    0   |
|    prediction_V    |    0   |   28   |    3   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   39   |   260  |   76   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         F2_reg_1570         |   12   |
|    add_ln203_10_reg_1533    |    8   |
|    add_ln203_11_reg_1538    |    8   |
|    add_ln203_12_reg_1528    |   11   |
|     add_ln203_9_reg_1510    |    8   |
|      add_ln203_reg_1505     |    8   |
|      add_ln23_reg_1483      |   11   |
|      add_ln28_reg_1586      |   10   |
|   cnn_input_addr_reg_1523   |   10   |
|   cnn_input_load_reg_1548   |   32   |
|  conv_1_out_V_addr_reg_1463 |   12   |
|  conv_2_out_V_addr_reg_1473 |   11   |
|        i24_0_reg_602        |    4   |
|         i_0_reg_523         |    5   |
|         i_1_reg_1491        |    5   |
|          i_reg_1594         |    4   |
|     icmp_ln571_reg_1564     |    1   |
|     icmp_ln935_reg_1609     |    1   |
|     icmp_ln958_reg_1635     |    1   |
|       ix_in_0_reg_511       |   10   |
|       ix_in_1_reg_557       |   10   |
|        ix_in_reg_1496       |   10   |
|         j_0_reg_568         |    5   |
|          j_reg_1518         |    5   |
|max_pool_1_out_V_add_reg_1468|   10   |
|max_pool_2_out_V_add_reg_1478|    9   |
|        or_ln_reg_1630       |   32   |
|     p_Result_31_reg_1554    |    1   |
|     p_Result_33_reg_1614    |    1   |
|       phi_mul5_reg_534      |   11   |
|       phi_mul_reg_579       |   11   |
|      phi_urem7_reg_545      |    5   |
|       phi_urem_reg_590      |    5   |
| prediction_V_addr_1_reg_1604|    4   |
|     select_ln23_reg_1543    |    5   |
|     select_ln28_reg_1581    |    5   |
|      sub_ln944_reg_1624     |   32   |
|       tmp_V_9_reg_1619      |   14   |
|     trunc_ln203_reg_1501    |    3   |
|     trunc_ln565_reg_1559    |   52   |
|     trunc_ln943_reg_1640    |    8   |
|      zext_ln70_reg_1599     |   64   |
+-----------------------------+--------+
|            Total            |   474  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_321 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_484 |  p0  |   3  |   4  |   12   ||    15   |
|  ix_in_0_reg_511  |  p0  |   2  |  10  |   20   ||    9    |
| phi_urem7_reg_545 |  p0  |   2  |   5  |   10   ||    9    |
|  phi_urem_reg_590 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_695    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   136  || 10.6597 ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   26   |   117  |  4682  |  11549 |    0   |
|   Memory  |   39   |    -   |    -   |   260  |   76   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   60   |    -   |
|  Register |    -   |    -   |    -   |   474  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   39   |   26   |   127  |  5416  |  11685 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
