<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.5">
  <compounddef id="README_8md" kind="file">
    <compoundname>README.md</compoundname>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="normal">\mainpage</highlight></codeline>
<codeline lineno="2"><highlight class="normal"></highlight><highlight class="preprocessor">#<sp/>Intel<sp/>Homomorphic<sp/>Encryption<sp/>Acceleration<sp/>Library<sp/>for<sp/>FPGAs<sp/>&lt;br&gt;(Intel<sp/>HEXL<sp/>for<sp/>FPGA)</highlight></codeline>
<codeline lineno="3"><highlight class="preprocessor"></highlight><highlight class="normal">Intel:registered:<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>is<sp/>an<sp/>open-source<sp/>library<sp/>that<sp/>provides<sp/>an<sp/>implementation<sp/>of<sp/>homomorphic<sp/>encryption<sp/>primitives<sp/>on<sp/>Intel<sp/>FPGAs.<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>targets<sp/>integer<sp/>arithmetic<sp/>with<sp/>word-sized<sp/>primes,<sp/>typically<sp/>40-60<sp/>bits.<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>provides<sp/>an<sp/>API<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>64-bit<sp/></highlight><highlight class="keywordtype">unsigned</highlight><highlight class="normal"><sp/>integers<sp/>and<sp/>targets<sp/>Intel<sp/>FPGAs.</highlight></codeline>
<codeline lineno="4"><highlight class="normal"></highlight></codeline>
<codeline lineno="5"><highlight class="normal">##<sp/>Contents</highlight></codeline>
<codeline lineno="6"><highlight class="normal">-<sp/>[Intel<sp/>Homomorphic<sp/>Encryption<sp/>Acceleration<sp/>Library<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>FPGAs<sp/>(Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref>)](#intel-homomorphic-encryption-acceleration-library-</highlight><highlight class="keywordflow">for</highlight><highlight class="normal">-fpgas-intel-hexl-</highlight><highlight class="keywordflow">for</highlight><highlight class="normal">-fpga)</highlight></codeline>
<codeline lineno="7"><highlight class="normal"><sp/><sp/>-<sp/>[Contents](#contents)</highlight></codeline>
<codeline lineno="8"><highlight class="normal"><sp/><sp/>-<sp/>[Introduction](#introduction)</highlight></codeline>
<codeline lineno="9"><highlight class="normal"><sp/><sp/>-<sp/>[Setting<sp/>up<sp/>Environment](#setting-up-environment)</highlight></codeline>
<codeline lineno="10"><highlight class="normal"><sp/><sp/>-<sp/>[Building<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref>](#building-intel-hexl-</highlight><highlight class="keywordflow">for</highlight><highlight class="normal">-fpga)</highlight></codeline>
<codeline lineno="11"><highlight class="normal"><sp/><sp/><sp/><sp/>-<sp/>[Dependencies](#dependencies)</highlight></codeline>
<codeline lineno="12"><highlight class="normal"><sp/><sp/><sp/><sp/>-<sp/>[Create<sp/>Build<sp/>Directory<sp/>and<sp/>Configure<sp/>cmake<sp/>Build](#create-build-directory-and-configure-cmake-build)</highlight></codeline>
<codeline lineno="13"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>-<sp/>[Configuration<sp/>Options](#configuration-options)</highlight></codeline>
<codeline lineno="14"><highlight class="normal"><sp/><sp/><sp/><sp/>-<sp/>[Compiling<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref>](#compiling-intel-hexl-</highlight><highlight class="keywordflow">for</highlight><highlight class="normal">-fpga)</highlight></codeline>
<codeline lineno="15"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>-<sp/>[Compiling<sp/>Device<sp/>Kernels](#compiling-device-kernels)</highlight></codeline>
<codeline lineno="16"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>-<sp/>[Compile<sp/>Kernels<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>Emulation](#compile-kernels-</highlight><highlight class="keywordflow">for</highlight><highlight class="normal">-emulation)</highlight></codeline>
<codeline lineno="17"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>-<sp/>[Compile<sp/>Kernels<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>Generating<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>Bitstream](#compile-kernels-</highlight><highlight class="keywordflow">for</highlight><highlight class="normal">-generating-fpga-bitstream)</highlight></codeline>
<codeline lineno="18"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>-<sp/>[Compiling<sp/>Host<sp/>Side](#compiling-host-side)</highlight></codeline>
<codeline lineno="19"><highlight class="normal"><sp/><sp/>-<sp/>[Installing<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref>](#installing-intel-hexl-</highlight><highlight class="keywordflow">for</highlight><highlight class="normal">-fpga)</highlight></codeline>
<codeline lineno="20"><highlight class="normal"><sp/><sp/>-<sp/>[Testing<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref>](#testing-intel-hexl-</highlight><highlight class="keywordflow">for</highlight><highlight class="normal">-fpga)</highlight></codeline>
<codeline lineno="21"><highlight class="normal"><sp/><sp/><sp/><sp/>-<sp/>[Run<sp/>Tests<sp/>in<sp/>Emulation<sp/>Mode](#run-tests-in-emulation-mode)</highlight></codeline>
<codeline lineno="22"><highlight class="normal"><sp/><sp/><sp/><sp/>-<sp/>[Run<sp/>Tests<sp/>on<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>Card](#run-tests-on-fpga-card)</highlight></codeline>
<codeline lineno="23"><highlight class="normal"><sp/><sp/>-<sp/>[Benchmarking<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref>](#benchmarking-intel-hexl-</highlight><highlight class="keywordflow">for</highlight><highlight class="normal">-fpga)</highlight></codeline>
<codeline lineno="24"><highlight class="normal"><sp/><sp/><sp/><sp/>-<sp/>[Run<sp/>Benchmarks<sp/>in<sp/>Emulation<sp/>Mode](#run-benchmarks-in-emulation-mode)</highlight></codeline>
<codeline lineno="25"><highlight class="normal"><sp/><sp/><sp/><sp/>-<sp/>[Run<sp/>Benchmarks<sp/>on<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>Card](#run-benchmarks-on-fpga-card)</highlight></codeline>
<codeline lineno="26"><highlight class="normal"><sp/><sp/>-<sp/>[Using<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref>](#</highlight><highlight class="keyword">using</highlight><highlight class="normal">-intel-hexl-</highlight><highlight class="keywordflow">for</highlight><highlight class="normal">-fpga)</highlight></codeline>
<codeline lineno="27"><highlight class="normal"><sp/><sp/>-<sp/>[Debugging](#debugging)</highlight></codeline>
<codeline lineno="28"><highlight class="normal">-<sp/>[Documentation](#documentation)</highlight></codeline>
<codeline lineno="29"><highlight class="normal"><sp/><sp/><sp/><sp/>-<sp/>[Doxygen](#doxygen)</highlight></codeline>
<codeline lineno="30"><highlight class="normal">-<sp/>[Contributing](#contributing)</highlight></codeline>
<codeline lineno="31"><highlight class="normal"><sp/><sp/>-<sp/>[Pull<sp/>request<sp/>acceptance<sp/>criteria<sp/>(Pending<sp/>performance<sp/>validation)](#pull-request-acceptance-criteria-pending-performance-validation)</highlight></codeline>
<codeline lineno="32"><highlight class="normal"><sp/><sp/>-<sp/>[Repository<sp/>layout](#repository-layout)</highlight></codeline>
<codeline lineno="33"><highlight class="normal">-<sp/>[Citing<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref>](#citing-intel-hexl-</highlight><highlight class="keywordflow">for</highlight><highlight class="normal">-fpga)</highlight></codeline>
<codeline lineno="34"><highlight class="normal"><sp/><sp/><sp/><sp/>-<sp/>[Version<sp/>1.0](#version-10)</highlight></codeline>
<codeline lineno="35"><highlight class="normal">-<sp/>[Contributors](#contributors)</highlight></codeline>
<codeline lineno="36"><highlight class="normal">-<sp/>[Contact<sp/>us](#contact-us)</highlight></codeline>
<codeline lineno="37"><highlight class="normal"></highlight></codeline>
<codeline lineno="38"><highlight class="normal"></highlight><highlight class="preprocessor">##<sp/>Introduction</highlight></codeline>
<codeline lineno="39"><highlight class="preprocessor"></highlight><highlight class="normal">Many<sp/>cryptographic<sp/>applications,<sp/>particularly<sp/>homomorphic<sp/>encryption<sp/>(HE),<sp/>rely<sp/>on<sp/>integer<sp/>polynomial<sp/>arithmetic<sp/>in<sp/>a<sp/>finite<sp/>field.<sp/>HE,<sp/>which<sp/>enables<sp/>computation<sp/>on<sp/>encrypted<sp/>data,<sp/>typically<sp/>uses<sp/>polynomials<sp/>with<sp/>degree<sp/>`N:`<sp/>a<sp/>power<sp/>of<sp/>two<sp/>roughly<sp/>in<sp/>the<sp/>range<sp/>`N=[2^{10},<sp/>2^{14}]`.<sp/>The<sp/>coefficients<sp/>of<sp/>these<sp/>polynomials<sp/>are<sp/>in<sp/>a<sp/>finite<sp/>field<sp/>with<sp/>a<sp/>word-sized<sp/>primes,<sp/>`p`,<sp/>up<sp/>to<sp/>`p`~62<sp/>bits.<sp/>More<sp/>precisely,<sp/>the<sp/>polynomials<sp/>live<sp/>in<sp/>the<sp/>ring<sp/>`Z_p[X]/(X^N<sp/>+<sp/>1)`.<sp/>That<sp/>is,<sp/>when<sp/>adding<sp/>or<sp/>multiplying<sp/>two<sp/>polynomials,<sp/>each<sp/>coefficient<sp/>of<sp/>the<sp/>result<sp/>is<sp/>reduced<sp/>by<sp/>the<sp/>prime<sp/>modulus<sp/>`p`.<sp/>When<sp/>multiplying<sp/>two<sp/>polynomials,<sp/>the<sp/>resulting<sp/>polynomials<sp/>of<sp/>degree<sp/>`2N`<sp/>is<sp/>additionally<sp/>reduced<sp/>by<sp/>taking<sp/>the<sp/>remainder<sp/>when<sp/>dividing<sp/>by<sp/>`X^N+1`.</highlight></codeline>
<codeline lineno="40"><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"><sp/>The<sp/>primary<sp/>bottleneck<sp/>in<sp/>many<sp/>HE<sp/>applications<sp/>is<sp/>polynomial-polynomial<sp/>multiplication<sp/>in<sp/>`Z_p[X]/(X^N<sp/>+<sp/>1)`.<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>provides<sp/>the<sp/>basic<sp/>primitives<sp/>that<sp/>allow<sp/>polynomial<sp/>multiplication.<sp/><sp/><sp/>For<sp/>efficient<sp/>implementation,<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>uses<sp/>the<sp/>negacyclic<sp/>number-theoretic<sp/>transform<sp/>(<ref refid="namespaceintel_1_1hexl_1aba58174859e0cfb87d493606a9e8a530" kindref="member">NTT</ref>).<sp/>To<sp/>multiply<sp/>two<sp/>polynomials,<sp/>`p_1(x),<sp/>p_2(x)`<sp/></highlight><highlight class="keyword">using</highlight><highlight class="normal"><sp/>the<sp/><ref refid="namespaceintel_1_1hexl_1aba58174859e0cfb87d493606a9e8a530" kindref="member">NTT</ref>,<sp/>we<sp/>perform<sp/>the<sp/>forward<sp/>number-theoretic<sp/>transform<sp/>on<sp/>the<sp/>two<sp/>input<sp/>polynomials,<sp/>then<sp/>perform<sp/>an<sp/>element-wise<sp/>modular<sp/>multiplication,<sp/>and<sp/>perform<sp/>the<sp/>inverse<sp/>number-theoretic<sp/>transform<sp/>on<sp/>the<sp/>result.</highlight></codeline>
<codeline lineno="42"><highlight class="normal"></highlight></codeline>
<codeline lineno="43"><highlight class="normal">Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>implements<sp/>the<sp/>following<sp/>functions:</highlight></codeline>
<codeline lineno="44"><highlight class="normal">-<sp/>The<sp/>forward<sp/>and<sp/>inverse<sp/>negacyclic<sp/>number-theoretic<sp/>transform<sp/>(NTT).</highlight></codeline>
<codeline lineno="45"><highlight class="normal">-<sp/>Dyadic<sp/>multiplication.</highlight></codeline>
<codeline lineno="46"><highlight class="normal"></highlight></codeline>
<codeline lineno="47"><highlight class="normal">For<sp/>each<sp/></highlight><highlight class="keyword">function</highlight><highlight class="normal">,<sp/>the<sp/>library<sp/>provides<sp/>an<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>implementation<sp/></highlight><highlight class="keyword">using</highlight><highlight class="normal"><sp/>OpenCL.</highlight></codeline>
<codeline lineno="48"><highlight class="normal"></highlight></codeline>
<codeline lineno="49"><highlight class="normal">For<sp/>additional<sp/>functionality,<sp/>see<sp/>the<sp/></highlight><highlight class="keyword">public</highlight><highlight class="normal"><sp/>headers,<sp/>located<sp/>in<sp/>`include/hexl-fpga.h`</highlight></codeline>
<codeline lineno="50"><highlight class="normal"></highlight></codeline>
<codeline lineno="51"><highlight class="normal">Note:<sp/>we<sp/>provide<sp/>an<sp/>integrated<sp/>kernel<sp/>implementing<sp/>the<sp/>NTT/<ref refid="namespaceintel_1_1hexl_1add1b2b65fe1dc30cfd2683dfb6f4dde6" kindref="member">INTT</ref><sp/>and<sp/>the<sp/>dyadic<sp/>multiplication<sp/>in<sp/>one<sp/>file.<sp/>We<sp/>also<sp/>provide<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>convenience<sp/>kernels<sp/>implementing<sp/>only<sp/>one<sp/></highlight><highlight class="keyword">function</highlight><highlight class="normal"><sp/>stand<sp/>alone.<sp/>Those<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>kernels<sp/>work<sp/>independently<sp/>of<sp/>each<sp/>other,<sp/>i.e.<sp/>one<sp/>does<sp/>not<sp/>require<sp/>the<sp/>use<sp/>of<sp/>another.<sp/>The<sp/>stand<sp/>alone<sp/>kernels<sp/>allow<sp/>testing<sp/>and<sp/>experimentation<sp/>on<sp/>a<sp/>single<sp/>primitive.</highlight></codeline>
<codeline lineno="52"><highlight class="normal"></highlight></codeline>
<codeline lineno="53"><highlight class="normal">##<sp/>Setting<sp/>up<sp/>Environment</highlight></codeline>
<codeline lineno="54"><highlight class="normal">To<sp/>use<sp/></highlight><highlight class="keyword">this</highlight><highlight class="normal"><sp/>code,<sp/>a<sp/>prerequisite<sp/>is<sp/>to<sp/>install<sp/>a<sp/>PCIe<sp/>card<sp/>Intel<sp/>PAC<sp/>D5005<sp/>and<sp/>its<sp/>software<sp/>stack,<sp/>named<sp/>Intel<sp/>Acceleration<sp/>Stack,<sp/>which<sp/>includes<sp/>Quartus<sp/>Prime,<sp/>Intel<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>SDK<sp/>and<sp/>Intel<sp/>PAC<sp/>D5005<sp/>board<sp/>software<sp/>package.<sp/>See<sp/>[PREREQUISITE.md](PREREQUISITE.md)<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>details.<sp/>If<sp/>you<sp/>have<sp/>already<sp/>installed<sp/>the<sp/>PCIe<sp/>card<sp/>and<sp/>above<sp/>mentioned<sp/>softwares<sp/>you<sp/>can<sp/>skip<sp/>the<sp/>procedure<sp/>in<sp/>the<sp/>link<sp/>given<sp/>below.<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="55"><highlight class="normal"></highlight></codeline>
<codeline lineno="56"><highlight class="normal">You<sp/>can<sp/>find<sp/>installation<sp/>instructions<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>the<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>PAC<sp/>D5005<sp/>board<sp/>software<sp/>package<sp/>following<sp/></highlight><highlight class="keyword">this</highlight><highlight class="normal"><sp/>link:<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="57"><highlight class="normal">[<sp/>Hardware/Software<sp/>Installation<sp/>link<sp/>](https:</highlight><highlight class="comment">//www.intel.com/content/www/us/en/programmable/documentation/edj1542148561811.html)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="58"><highlight class="normal"></highlight></codeline>
<codeline lineno="59"><highlight class="normal">Check<sp/>that<sp/>your<sp/>installation<sp/>is<sp/>functional<sp/>with<sp/>the<sp/>software<sp/>environment<sp/>by<sp/>running<sp/>the<sp/>Hello<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>test<sp/>code<sp/>as<sp/>indicated<sp/>in<sp/>the<sp/>above<sp/>link.<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="60"><highlight class="normal"></highlight></codeline>
<codeline lineno="61"><highlight class="normal">##<sp/>Building<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref></highlight></codeline>
<codeline lineno="62"><highlight class="normal">Building<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>library<sp/>requires<sp/>building<sp/>all<sp/>the<sp/>depedencies<sp/>(<sp/>mostly<sp/>dealt<sp/>automatically<sp/>by<sp/>cmake<sp/>scripts)<sp/>and<sp/>two<sp/>other<sp/>separate<sp/>pieces:</highlight></codeline>
<codeline lineno="63"><highlight class="normal">-<sp/>Host<sp/>application<sp/>and<sp/>related<sp/>dependencies.</highlight></codeline>
<codeline lineno="64"><highlight class="normal">-<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>kernels<sp/>and<sp/>HLS<sp/>libraries<sp/>needed<sp/>by<sp/>the<sp/>kernels.</highlight></codeline>
<codeline lineno="65"><highlight class="normal"></highlight></codeline>
<codeline lineno="66"><highlight class="normal">From<sp/>user<sp/>point<sp/>of<sp/>view<sp/>it<sp/>is<sp/>required<sp/>to<sp/>go<sp/>through<sp/>these<sp/>two<sp/><ref refid="examples_8cpp_1a3c04138a5bfe5d72780bb7e82a18e627" kindref="member">main</ref><sp/>steps.<sp/>Without<sp/>building<sp/>kernels,<sp/>tests,<sp/>benchmark<sp/>and<sp/>examples<sp/>cannot<sp/>be<sp/>launched.</highlight></codeline>
<codeline lineno="67"><highlight class="normal"></highlight></codeline>
<codeline lineno="68"><highlight class="normal">###<sp/>Dependencies</highlight></codeline>
<codeline lineno="69"><highlight class="normal">We<sp/>have<sp/>tested<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>on<sp/>the<sp/>following<sp/>operating<sp/>systems:<sp/><sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="70"><highlight class="normal">-<sp/>Centos<sp/>7.9.2009<sp/><sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="71"><highlight class="normal">-<sp/>To<sp/>check<sp/>your<sp/>Centos<sp/>7<sp/>version:<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="72"><highlight class="normal">```</highlight></codeline>
<codeline lineno="73"><highlight class="normal">cat<sp/>/etc/centos-release</highlight></codeline>
<codeline lineno="74"><highlight class="normal">```</highlight></codeline>
<codeline lineno="75"><highlight class="normal"></highlight></codeline>
<codeline lineno="76"><highlight class="normal">Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>requires<sp/>the<sp/>following<sp/>dependencies:</highlight></codeline>
<codeline lineno="77"><highlight class="normal"></highlight></codeline>
<codeline lineno="78"><highlight class="normal">|<sp/>Dependency<sp/><sp/><sp/><sp/>|<sp/>Version<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|</highlight></codeline>
<codeline lineno="79"><highlight class="normal">|---------------|----------------------------------------------|</highlight></codeline>
<codeline lineno="80"><highlight class="normal">|<sp/>Centos<sp/>7<sp/><sp/><sp/><sp/><sp/><sp/>|<sp/>7.9.2009<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|</highlight></codeline>
<codeline lineno="81"><highlight class="normal">|<sp/>CMake<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|<sp/>&gt;=<sp/>3.5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|</highlight></codeline>
<codeline lineno="82"><highlight class="normal">|<sp/>Compiler<sp/><sp/><sp/><sp/><sp/><sp/>|<sp/>g++<sp/>&gt;=<sp/>9.1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|</highlight></codeline>
<codeline lineno="83"><highlight class="normal">|<sp/>Doxygen<sp/><sp/><sp/><sp/><sp/><sp/><sp/>|<sp/>1.8.5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|</highlight></codeline>
<codeline lineno="84"><highlight class="normal">|<sp/>Hardware<sp/><sp/><sp/><sp/><sp/><sp/>|<sp/>PCIe<sp/>Card<sp/>PAC<sp/>D5005<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|<sp/></highlight></codeline>
<codeline lineno="85"><highlight class="normal"></highlight></codeline>
<codeline lineno="86"><highlight class="normal"></highlight><highlight class="preprocessor">###<sp/>Create<sp/>Build<sp/>Directory<sp/>and<sp/>Configure<sp/>cmake<sp/>Build</highlight></codeline>
<codeline lineno="87"><highlight class="preprocessor"></highlight><highlight class="normal">After<sp/>cloning<sp/>the<sp/>git<sp/>repository<sp/>into<sp/>your<sp/>local<sp/>area,<sp/>you<sp/>can<sp/>use<sp/>the<sp/>following<sp/>commands<sp/>to<sp/>set<sp/>the<sp/>install<sp/>path<sp/>and<sp/>create<sp/>a<sp/>build<sp/>directory.<sp/>It<sp/>will<sp/>also<sp/>create<sp/>cmake<sp/>cache<sp/>files<sp/>and<sp/>make<sp/>files<sp/>that<sp/>will<sp/>be<sp/>used<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>building<sp/>host<sp/>and<sp/>kernels.<sp/>Most<sp/>of<sp/>the<sp/>build<sp/>options<sp/>described<sp/>in<sp/>previous<sp/>section<sp/>can<sp/>be<sp/>enabled<sp/>or<sp/>disabled<sp/>by<sp/>modifying<sp/>the<sp/>command<sp/>given<sp/>below:</highlight></codeline>
<codeline lineno="88"><highlight class="normal"></highlight></codeline>
<codeline lineno="89"><highlight class="normal">```</highlight></codeline>
<codeline lineno="90"><highlight class="normal">cmake<sp/>-S<sp/>.<sp/>-B<sp/>build<sp/>-DCMAKE_INSTALL_PREFIX=./hexl-fpga-install<sp/>-DCMAKE_BUILD_TYPE=Release<sp/>-DCMAKE_CXX_COMPILER=g++<sp/>-DCMAKE_C_COMPILER=gcc<sp/>-DENABLE_FPGA_DEBUG=ON<sp/>-DENABLE_TESTS=ON<sp/>-DENABLE_DOCS=ON<sp/>-DENABLE_BENCHMARK=ON</highlight></codeline>
<codeline lineno="91"><highlight class="normal">```</highlight></codeline>
<codeline lineno="92"><highlight class="normal"></highlight></codeline>
<codeline lineno="93"><highlight class="normal">Different<sp/>cmake<sp/>options<sp/>are<sp/>provided<sp/>allowing<sp/>users<sp/>to<sp/>configure<sp/>the<sp/>overall<sp/>build<sp/>process.<sp/>With<sp/>these<sp/>options<sp/>the<sp/>user<sp/>can<sp/>control<sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>it<sp/>is<sp/>required<sp/>to<sp/>build<sp/>tests,<sp/>benchmark<sp/>etc.<sp/>Note<sp/>that<sp/>by<sp/></highlight><highlight class="keywordflow">default</highlight><highlight class="normal"><sp/>all<sp/>options<sp/>are<sp/>off:<sp/>the<sp/>user<sp/>must<sp/>enable<sp/>at<sp/>least<sp/>a<sp/>few<sp/>options<sp/>to<sp/>create<sp/>a<sp/>useful<sp/>code.<sp/>The<sp/>recommended<sp/>options<sp/>can<sp/>be<sp/>found<sp/>below.<sp/></highlight></codeline>
<codeline lineno="94"><highlight class="normal">The<sp/>details<sp/>of<sp/>these<sp/>options<sp/>is<sp/>given<sp/>in<sp/>next<sp/>section<sp/>with<sp/></highlight><highlight class="keywordflow">default</highlight><highlight class="normal"><sp/>selection:<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="95"><highlight class="normal"></highlight></codeline>
<codeline lineno="96"><highlight class="normal"></highlight><highlight class="preprocessor">####<sp/>Configuration<sp/>Options</highlight></codeline>
<codeline lineno="97"><highlight class="preprocessor"></highlight><highlight class="normal">In<sp/>addition<sp/>to<sp/>the<sp/>standard<sp/>CMake<sp/>configuration<sp/>options,<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>supports<sp/>several<sp/>cmake<sp/>options<sp/>to<sp/>configure<sp/>the<sp/>build.</highlight></codeline>
<codeline lineno="98"><highlight class="normal">For<sp/>convenience,<sp/>they<sp/>are<sp/>listed<sp/>below:</highlight></codeline>
<codeline lineno="99"><highlight class="normal"></highlight></codeline>
<codeline lineno="100"><highlight class="normal">|<sp/>CMake<sp/>option<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|<sp/>Values<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|</highlight></codeline>
<codeline lineno="101"><highlight class="normal">|<sp/>------------------------------|<sp/>----------------------<sp/>|<sp/>--------------------------------------------------------------------------<sp/>|</highlight></codeline>
<codeline lineno="102"><highlight class="normal">|<sp/>ENABLE_BENCHMARK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|<sp/>ON<sp/>/<sp/>OFF<sp/>(</highlight><highlight class="keywordflow">default</highlight><highlight class="normal"><sp/>OFF)<sp/>|<sp/>Set<sp/>to<sp/>OFF,<sp/>enable<sp/>benchmark<sp/>suite<sp/>via<sp/>Google<sp/>benchmark<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|</highlight></codeline>
<codeline lineno="103"><highlight class="normal">|<sp/>ENABLE_FPGA_DEBUG<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|<sp/>ON<sp/>/<sp/>OFF<sp/>(</highlight><highlight class="keywordflow">default</highlight><highlight class="normal"><sp/>OFF)<sp/>|<sp/>Set<sp/>to<sp/>OFF,<sp/>enable<sp/>debug<sp/>log<sp/>at<sp/>large<sp/>runtime<sp/>penalty<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|</highlight></codeline>
<codeline lineno="104"><highlight class="normal">|<sp/>ENABLE_TESTS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|<sp/>ON<sp/>/<sp/>OFF<sp/>(</highlight><highlight class="keywordflow">default</highlight><highlight class="normal"><sp/>OFF)<sp/>|<sp/>Set<sp/>to<sp/>OFF,<sp/>enable<sp/>building<sp/>of<sp/>unit-tests<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|</highlight></codeline>
<codeline lineno="105"><highlight class="normal">|<sp/>ENABLE_DOCS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|<sp/>ON<sp/>/<sp/>OFF<sp/>(</highlight><highlight class="keywordflow">default</highlight><highlight class="normal"><sp/>OFF)<sp/>|<sp/>Set<sp/>to<sp/>OFF,<sp/>enable<sp/>building<sp/>of<sp/>documentation<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|</highlight></codeline>
<codeline lineno="106"><highlight class="normal"></highlight></codeline>
<codeline lineno="107"><highlight class="normal"></highlight><highlight class="preprocessor">###<sp/>Compiling<sp/>Intel<sp/>HEXL<sp/>for<sp/>FPGA</highlight></codeline>
<codeline lineno="108"><highlight class="preprocessor"></highlight><highlight class="normal">Compiling<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>requires<sp/>two<sp/>steps:<sp/>compiling<sp/>the<sp/>C++<sp/>host<sp/>code<sp/>and<sp/>compiling<sp/>the<sp/>OpenCL<sp/>kernels.<sp/>Start<sp/>by<sp/>compiling<sp/>the<sp/>kernels<sp/>as<sp/>they<sp/>will<sp/>be<sp/>needed<sp/>during<sp/>the<sp/>host<sp/>installation.</highlight></codeline>
<codeline lineno="109"><highlight class="normal">Before<sp/>proceeding<sp/>to<sp/>the<sp/>compilations<sp/>and<sp/>installation,<sp/>make<sp/>sure<sp/>that<sp/>your<sp/>environment<sp/>variables<sp/>are<sp/>set<sp/>according<sp/>to<sp/>the<sp/>instructions<sp/>in<sp/>the<sp/>Intel<sp/>PACD5005<sp/>Software<sp/>Package<sp/>installation<sp/>guide.</highlight></codeline>
<codeline lineno="110"><highlight class="normal"></highlight></codeline>
<codeline lineno="111"><highlight class="normal">####<sp/>Compiling<sp/>Device<sp/>Kernels</highlight></codeline>
<codeline lineno="112"><highlight class="normal">The<sp/>kernels<sp/>can<sp/>be<sp/>compiled<sp/>in<sp/>two<sp/>different<sp/>modes,<sp/>emulation<sp/>and<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref>.<sp/>The<sp/>emulation<sp/>mode<sp/>runs<sp/>the<sp/>kernels<sp/>on<sp/>the<sp/>CPU.<sp/>Compiling<sp/>in<sp/>emulation<sp/>mode<sp/>takes<sp/>only<sp/>a<sp/>few<sp/>minutes.<sp/>The<sp/>resulting<sp/>bitstream<sp/>can<sp/>be<sp/>used<sp/>to<sp/>verify<sp/>the<sp/>functionality<sp/>of<sp/>kernels<sp/>on<sp/>the<sp/>CPU.<sp/>The<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>mode<sp/>builds<sp/>the<sp/>kernel<sp/>bitstream<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>FGPA<sp/>card.<sp/>Compiling<sp/>the<sp/>kernels<sp/>in<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>mode<sp/>can<sp/>take<sp/>a<sp/>few<sp/>hours.</highlight></codeline>
<codeline lineno="113"><highlight class="normal"></highlight></codeline>
<codeline lineno="114"><highlight class="normal"></highlight></codeline>
<codeline lineno="115"><highlight class="normal">#####<sp/>Compile<sp/>Kernels<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>Emulation</highlight></codeline>
<codeline lineno="116"><highlight class="normal">To<sp/>compile<sp/>the<sp/>device<sp/>kernel<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>running<sp/>in<sp/>emulation<sp/>mode:<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="117"><highlight class="normal">```</highlight></codeline>
<codeline lineno="118"><highlight class="normal">cmake<sp/>--build<sp/>build<sp/>--target<sp/>emulation<sp/></highlight></codeline>
<codeline lineno="119"><highlight class="normal">```</highlight></codeline>
<codeline lineno="120"><highlight class="normal"></highlight></codeline>
<codeline lineno="121"><highlight class="normal">This<sp/>command<sp/>takes<sp/>a<sp/>few<sp/>minutes<sp/>to<sp/>execute.</highlight></codeline>
<codeline lineno="122"><highlight class="normal"></highlight></codeline>
<codeline lineno="123"><highlight class="normal">&gt;<sp/>**_NOTE:_**<sp/><sp/>If<sp/>you<sp/>are<sp/>interested<sp/>to<sp/>run<sp/>kernels<sp/>in<sp/>software<sp/>emulation<sp/>mode<sp/>only<sp/>then<sp/></highlight><highlight class="keyword">this</highlight><highlight class="normal"><sp/>step<sp/>is<sp/>enough<sp/>and<sp/>you<sp/>can<sp/>move<sp/>to<sp/>building<sp/>the<sp/>host<sp/>code.<sp/>If<sp/>you<sp/>want<sp/>to<sp/>run<sp/>the<sp/>kernels<sp/>on<sp/>actual<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>board<sp/>please<sp/>follow<sp/>the<sp/>next<sp/>steps<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>building<sp/>bitstream<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>the<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>card.</highlight></codeline>
<codeline lineno="124"><highlight class="normal"></highlight></codeline>
<codeline lineno="125"><highlight class="normal"></highlight></codeline>
<codeline lineno="126"><highlight class="normal">#####<sp/>Compile<sp/>Kernels<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>Generating<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>Bitstream</highlight></codeline>
<codeline lineno="127"><highlight class="normal"></highlight></codeline>
<codeline lineno="128"><highlight class="normal">To<sp/>compile<sp/>the<sp/>device<sp/>kernel<sp/>in<sp/>fpga<sp/>mode:<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="129"><highlight class="normal">```</highlight></codeline>
<codeline lineno="130"><highlight class="normal">cmake<sp/>--build<sp/>build<sp/>--target<sp/>fpga<sp/></highlight></codeline>
<codeline lineno="131"><highlight class="normal">```</highlight></codeline>
<codeline lineno="132"><highlight class="normal">This<sp/>command<sp/>takes<sp/>a<sp/>few<sp/>hours<sp/>to<sp/>execute.</highlight></codeline>
<codeline lineno="133"><highlight class="normal"></highlight></codeline>
<codeline lineno="134"><highlight class="normal">The<sp/>bitstreams<sp/>will<sp/>be<sp/>located<sp/>in<sp/>the<sp/>installation<sp/>directory<sp/>specified<sp/>when<sp/>calling<sp/>the<sp/>cmake<sp/>command.(See<sp/>installation<sp/>below)<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="135"><highlight class="normal"></highlight></codeline>
<codeline lineno="136"><highlight class="normal"></highlight></codeline>
<codeline lineno="137"><highlight class="normal">####<sp/>Compiling<sp/>Host<sp/>Side<sp/><sp/></highlight></codeline>
<codeline lineno="138"><highlight class="normal">To<sp/>build<sp/>the<sp/>host<sp/>application,<sp/>tests,<sp/>benchmark,<sp/>and<sp/>documentation<sp/>(depending<sp/>on<sp/>the<sp/>options<sp/>selected<sp/>above)<sp/>run<sp/>the<sp/>following<sp/>command:</highlight></codeline>
<codeline lineno="139"><highlight class="normal">```</highlight></codeline>
<codeline lineno="140"><highlight class="normal">cmake<sp/>--build<sp/>build<sp/></highlight></codeline>
<codeline lineno="141"><highlight class="normal">```<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="142"><highlight class="normal"></highlight></codeline>
<codeline lineno="143"><highlight class="normal">This<sp/>will<sp/>build<sp/>the<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>library<sp/>in<sp/>the<sp/>`build/host/`<sp/>directory.<sp/><sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="144"><highlight class="normal"></highlight></codeline>
<codeline lineno="145"><highlight class="normal"></highlight><highlight class="preprocessor">##<sp/>Installing<sp/>Intel<sp/>HEXL<sp/>for<sp/>FPGA</highlight></codeline>
<codeline lineno="146"><highlight class="preprocessor"></highlight><highlight class="normal">After<sp/>compiling<sp/>both<sp/>host<sp/>side<sp/>and<sp/>device<sp/>kernels,<sp/>users<sp/>need<sp/>to<sp/>install<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>as<sp/>a<sp/>standalone<sp/>library.<sp/>The<sp/>library<sp/>is<sp/>used<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>building<sp/>and<sp/>running<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>tests<sp/>and<sp/>benchmarks,<sp/>and<sp/>it<sp/>can<sp/>also<sp/>be<sp/>used<sp/>as<sp/>a<sp/>third-party<sp/>library.<sp/><sp/>To<sp/>install<sp/>Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>to<sp/>the<sp/>installation<sp/>directory<sp/>specified<sp/>at<sp/>configuration<sp/>time:<sp/><sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="147"><highlight class="normal">```<sp/><sp/></highlight></codeline>
<codeline lineno="148"><highlight class="normal">cmake<sp/>--install<sp/>build<sp/></highlight></codeline>
<codeline lineno="149"><highlight class="normal">```<sp/></highlight></codeline>
<codeline lineno="150"><highlight class="normal"></highlight></codeline>
<codeline lineno="151"><highlight class="normal"></highlight><highlight class="preprocessor">##<sp/>Testing<sp/>Intel<sp/>HEXL<sp/>for<sp/>FPGA</highlight></codeline>
<codeline lineno="152"><highlight class="preprocessor"></highlight><highlight class="normal">To<sp/>run<sp/>a<sp/>set<sp/>of<sp/>unit<sp/>tests<sp/>via<sp/>Googletest<sp/>run<sp/>the<sp/>following<sp/>command<sp/>(<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>running<sp/>the<sp/>test<sp/>you<sp/>should<sp/>have<sp/>chosen<sp/><sp/>`-DENABLE_TESTS=ON`<sp/>otherwise<sp/>tests<sp/>may<sp/>not<sp/>be<sp/>enabled)<sp/>(see<sp/>[Configuration<sp/>Options](#configuration-options)).<sp/><sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="153"><highlight class="normal">Make<sp/>sure<sp/>that<sp/>the<sp/>.aocx<sp/>files<sp/>have<sp/>been<sp/>installed<sp/>in<sp/>the<sp/>install<sp/>directory<sp/>that<sp/>was<sp/>chosen<sp/>during<sp/>configuration.<sp/>The<sp/></highlight><highlight class="keywordflow">default</highlight><highlight class="normal"><sp/>choice<sp/>we<sp/>made<sp/>was<sp/></highlight><highlight class="stringliteral">&quot;./hexl-fpga-install&quot;</highlight><highlight class="normal">.<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="154"><highlight class="normal"></highlight></codeline>
<codeline lineno="155"><highlight class="normal"></highlight><highlight class="preprocessor">###<sp/>Run<sp/>Tests<sp/>in<sp/>Emulation<sp/>Mode</highlight></codeline>
<codeline lineno="156"><highlight class="preprocessor"></highlight><highlight class="normal">In<sp/>emulation<sp/>mode<sp/>the<sp/>kernel<sp/>will<sp/>run<sp/>on<sp/>the<sp/>CPU<sp/>and<sp/>the<sp/>user<sp/>will<sp/>be<sp/>able<sp/>to<sp/>test<sp/>and<sp/>validate<sp/>the<sp/>kernel.<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="157"><highlight class="normal">To<sp/>run<sp/>in<sp/>emulation<sp/>mode<sp/>(setting<sp/>RUN_CHOICE<sp/>to<sp/>different<sp/>values<sp/>informs<sp/>host<sp/>code<sp/>about<sp/>emulation<sp/>mode<sp/>or<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>run):<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="158"><highlight class="normal"></highlight></codeline>
<codeline lineno="159"><highlight class="normal">```<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="160"><highlight class="normal">export<sp/>RUN_CHOICE=1<sp/></highlight></codeline>
<codeline lineno="161"><highlight class="normal">cmake<sp/>--build<sp/>build<sp/>--target<sp/>tests</highlight></codeline>
<codeline lineno="162"><highlight class="normal">```<sp/><sp/></highlight></codeline>
<codeline lineno="163"><highlight class="normal"></highlight></codeline>
<codeline lineno="164"><highlight class="normal">###<sp/>Run<sp/>Tests<sp/>on<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>Card</highlight></codeline>
<codeline lineno="165"><highlight class="normal">To<sp/>run<sp/>using<sp/>actual<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>card,<sp/>run<sp/>the<sp/>following<sp/>command<sp/>(setting<sp/>RUN_CHOICE<sp/>to<sp/>different<sp/>values<sp/>informs<sp/>host<sp/>code<sp/>about<sp/>emulation<sp/>mode<sp/>or<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>run):<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="166"><highlight class="normal"></highlight></codeline>
<codeline lineno="167"><highlight class="normal">```</highlight></codeline>
<codeline lineno="168"><highlight class="normal">export<sp/>RUN_CHOICE=2<sp/></highlight></codeline>
<codeline lineno="169"><highlight class="normal">cmake<sp/>--build<sp/>build<sp/>--target<sp/>tests</highlight></codeline>
<codeline lineno="170"><highlight class="normal">```<sp/><sp/></highlight></codeline>
<codeline lineno="171"><highlight class="normal">The<sp/>tests<sp/>executables<sp/>are<sp/>located<sp/>in<sp/>`build/tests/`<sp/>directory<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="172"><highlight class="normal"></highlight></codeline>
<codeline lineno="173"><highlight class="normal">##<sp/>Benchmarking<sp/>Intel<sp/>HEXL<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref></highlight></codeline>
<codeline lineno="174"><highlight class="normal">To<sp/>run<sp/>a<sp/>set<sp/>of<sp/>benchmarks<sp/>via<sp/>Google<sp/>benchmark,<sp/>configure<sp/>and<sp/>build<sp/>Intel<sp/>HEXL<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>with<sp/>`-DENABLE_BENCHMARK=ON`<sp/>(see<sp/>[Configuration<sp/>Options](#configuration-options)).<sp/><sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="175"><highlight class="normal">Make<sp/>sure<sp/>that<sp/>the<sp/>.aocx<sp/>files<sp/>have<sp/>been<sp/>installed<sp/>in<sp/>`&lt;chosen<sp/>install<sp/>directory&gt;/bench/`<sp/>directory.<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="176"><highlight class="normal"></highlight></codeline>
<codeline lineno="177"><highlight class="normal">###<sp/>Run<sp/>Benchmarks<sp/>in<sp/>Emulation<sp/>Mode</highlight></codeline>
<codeline lineno="178"><highlight class="normal">To<sp/>run<sp/>the<sp/>benchmark<sp/>in<sp/>emulation<sp/>mode:<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="179"><highlight class="normal">```</highlight></codeline>
<codeline lineno="180"><highlight class="normal">export<sp/>RUN_CHOICE=1</highlight></codeline>
<codeline lineno="181"><highlight class="normal">cmake<sp/>--build<sp/>build<sp/>--target<sp/>bench</highlight></codeline>
<codeline lineno="182"><highlight class="normal">```</highlight></codeline>
<codeline lineno="183"><highlight class="normal">###<sp/>Run<sp/>Benchmarks<sp/>on<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>Card</highlight></codeline>
<codeline lineno="184"><highlight class="normal">To<sp/>run<sp/>the<sp/>benchmark<sp/>on<sp/>the<sp/>fpga,<sp/>run<sp/><sp/><sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="185"><highlight class="normal">```<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="186"><highlight class="normal">export<sp/>RUN_CHOICE=2<sp/></highlight></codeline>
<codeline lineno="187"><highlight class="normal">cmake<sp/>--build<sp/>build<sp/>--target<sp/>bench<sp/><sp/></highlight></codeline>
<codeline lineno="188"><highlight class="normal">```</highlight></codeline>
<codeline lineno="189"><highlight class="normal">The<sp/>benchmark<sp/>executables<sp/>are<sp/>located<sp/>in<sp/>`build/benchmark/`<sp/>directory<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="190"><highlight class="normal"></highlight></codeline>
<codeline lineno="191"><highlight class="normal">##<sp/>Using<sp/>Intel<sp/>HEXL<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref></highlight></codeline>
<codeline lineno="192"><highlight class="normal">The<sp/>`examples`<sp/>folder<sp/>contains<sp/>an<sp/>example<sp/>showing<sp/>how<sp/>to<sp/>use<sp/>Intel<sp/>HEXL<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>library<sp/>in<sp/>a<sp/>third-party<sp/>project.<sp/>See<sp/><sp/>[examples/README.md](examples/README.md)<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/>details.<sp/><sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="193"><highlight class="normal"></highlight></codeline>
<codeline lineno="194"><highlight class="normal">##<sp/>Debugging</highlight></codeline>
<codeline lineno="195"><highlight class="normal">For<sp/>optimal<sp/>performance,<sp/>Intel<sp/>HEXL<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>does<sp/>not<sp/>perform<sp/>input<sp/>validation.<sp/>In<sp/>many<sp/>cases<sp/>the<sp/>time<sp/>required<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/>the<sp/>validation<sp/>would<sp/>be<sp/>longer<sp/>than<sp/>the<sp/>execution<sp/>of<sp/>the<sp/>function<sp/>itself.<sp/>To<sp/>debug<sp/>Intel<sp/>HEXL<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref>,<sp/>configure<sp/>and<sp/>build<sp/>Intel<sp/>HEXL<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>with<sp/>the<sp/>option<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="196"><highlight class="normal">`-DCMAKE_BUILD_TYPE=Debug`</highlight></codeline>
<codeline lineno="197"><highlight class="normal">This<sp/>will<sp/>generate<sp/>a<sp/>debug<sp/>version<sp/>of<sp/>the<sp/>library<sp/>that<sp/>can<sp/>be<sp/>used<sp/>to<sp/>debug<sp/>the<sp/>execution.<sp/>To<sp/>enable<sp/>the<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>logs,<sp/>configure<sp/>the<sp/>build<sp/>with<sp/>`-DENABLE_FPGA_DEBUG=ON`<sp/>(see<sp/>[Configuration<sp/>Options](#configuration-options)).<sp/><sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="198"><highlight class="normal"></highlight></codeline>
<codeline lineno="199"><highlight class="normal"><sp/>&gt;<sp/>**_NOTE:_**<sp/><sp/>Enabling<sp/>`-DCMAKE_BUILD_TYPE=Debug`<sp/>will<sp/>result<sp/>in<sp/>a<sp/>significant<sp/>runtime<sp/>overhead.<sp/><sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="200"><highlight class="normal"></highlight></codeline>
<codeline lineno="201"><highlight class="normal">#<sp/>Documentation</highlight></codeline>
<codeline lineno="202"><highlight class="normal">See<sp/>[https:</highlight><highlight class="comment">//intel.github.io/hexl-fpga](https://intel.github.io/hexl-fpga)<sp/>for<sp/>Doxygen<sp/>documentation.<sp/>&lt;br&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="203"><highlight class="normal"></highlight></codeline>
<codeline lineno="204"><highlight class="normal">Intel<sp/>HEXL<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>supports<sp/>documentation<sp/>via<sp/>Doxygen.</highlight></codeline>
<codeline lineno="205"><highlight class="normal">To<sp/>build<sp/>documentation,<sp/>first<sp/>install<sp/>`doxygen`<sp/>and<sp/>`graphviz`,<sp/>e.g.</highlight></codeline>
<codeline lineno="206"><highlight class="normal">```bash</highlight></codeline>
<codeline lineno="207"><highlight class="normal">sudo<sp/>yum<sp/>install<sp/>doxygen<sp/>graphviz</highlight></codeline>
<codeline lineno="208"><highlight class="normal">```</highlight></codeline>
<codeline lineno="209"><highlight class="normal">Then,<sp/>configure<sp/>Intel<sp/>HEXL<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>with<sp/>`-DENABLE_DOCS=ON`<sp/>(see<sp/>[Configuration<sp/>Options](#configuration-options)).</highlight></codeline>
<codeline lineno="210"><highlight class="normal">###<sp/>Doxygen</highlight></codeline>
<codeline lineno="211"><highlight class="normal"><sp/>To<sp/>build<sp/>Doxygen<sp/>documentation,<sp/>after<sp/>configuring<sp/>Intel<sp/>HEXL<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>with<sp/>`-DENABLE_DOCS=ON`,<sp/>run</highlight></codeline>
<codeline lineno="212"><highlight class="normal">```</highlight></codeline>
<codeline lineno="213"><highlight class="normal">cmake<sp/>--build<sp/>build<sp/>--target<sp/>docs</highlight></codeline>
<codeline lineno="214"><highlight class="normal">```</highlight></codeline>
<codeline lineno="215"><highlight class="normal">To<sp/>view<sp/>the<sp/>generated<sp/>Doxygen<sp/>documentation,<sp/>open<sp/>the<sp/>generated<sp/>`build/doc/doxygen/html/index.html`<sp/>file<sp/>in<sp/>a<sp/>web<sp/>browser.</highlight></codeline>
<codeline lineno="216"><highlight class="normal">&gt;<sp/>**_NOTE:_**<sp/>After<sp/>running<sp/>the<sp/>cmake<sp/>--install<sp/>build<sp/>command,<sp/>the<sp/>documentation<sp/>will<sp/>also<sp/>be<sp/>available<sp/>in:<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="217"><highlight class="normal">`&lt;chosen<sp/>install<sp/>directory&gt;/doc/doxygen/html/index.html`.</highlight></codeline>
<codeline lineno="218"><highlight class="normal"></highlight></codeline>
<codeline lineno="219"><highlight class="normal">#<sp/>Contributing</highlight></codeline>
<codeline lineno="220"><highlight class="normal"></highlight></codeline>
<codeline lineno="221"><highlight class="normal">At<sp/>this<sp/>time,<sp/>Intel<sp/>HEXL<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>welcomes<sp/>external<sp/>contributions.<sp/>To<sp/>contribute<sp/>to<sp/>Intel<sp/>HEXL<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref>,<sp/>see<sp/>[CONTRIBUTING.md](CONTRIBUTING.md).<sp/>We<sp/>encourage<sp/>feedback<sp/>and<sp/>suggestions<sp/>via<sp/>Github<sp/>Issues<sp/>as<sp/>well<sp/>as<sp/>discussion<sp/>via<sp/>Github<sp/>Discussions.</highlight></codeline>
<codeline lineno="222"><highlight class="normal"></highlight></codeline>
<codeline lineno="223"><highlight class="normal">Please<sp/>use<sp/>[pre-commit](https:</highlight><highlight class="comment">//pre-commit.com/)<sp/>to<sp/>validate<sp/>the<sp/>formatting<sp/>of<sp/>the<sp/>code<sp/>before<sp/>submitting<sp/>a<sp/>pull<sp/>request.<sp/>&lt;br&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="224"><highlight class="normal">To<sp/>install<sp/>pre-commit:<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="225"><highlight class="normal">```</highlight></codeline>
<codeline lineno="226"><highlight class="normal">pip<sp/>install<sp/>--user<sp/>cpplint<sp/>pre-commit</highlight></codeline>
<codeline lineno="227"><highlight class="normal">```</highlight></codeline>
<codeline lineno="228"><highlight class="normal">To<sp/>run<sp/>pre-commit:</highlight></codeline>
<codeline lineno="229"><highlight class="normal">```</highlight></codeline>
<codeline lineno="230"><highlight class="normal">pre-commit<sp/>run<sp/>--all</highlight></codeline>
<codeline lineno="231"><highlight class="normal">```</highlight></codeline>
<codeline lineno="232"><highlight class="normal"></highlight></codeline>
<codeline lineno="233"><highlight class="normal">##<sp/>Pull<sp/>request<sp/>acceptance<sp/>criteria<sp/>(Pending<sp/>performance<sp/>validation)<sp/><sp/></highlight></codeline>
<codeline lineno="234"><highlight class="normal">Pull<sp/>requests<sp/>will<sp/>be<sp/>accepted<sp/>if<sp/>they<sp/>provide<sp/>better<sp/>acceleration,<sp/>fix<sp/>a<sp/>bug<sp/>or<sp/>add<sp/>a<sp/>desirable<sp/>new<sp/>feature.<sp/><sp/></highlight></codeline>
<codeline lineno="235"><highlight class="normal"></highlight></codeline>
<codeline lineno="236"><highlight class="normal">Before<sp/>contributing,<sp/>please<sp/>run</highlight></codeline>
<codeline lineno="237"><highlight class="normal">```bash</highlight></codeline>
<codeline lineno="238"><highlight class="normal">cmake<sp/>--build<sp/>build<sp/>--target<sp/>tests</highlight></codeline>
<codeline lineno="239"><highlight class="normal">```</highlight></codeline>
<codeline lineno="240"><highlight class="normal">and<sp/>make<sp/>sure<sp/>pre-commit<sp/>checks<sp/>and<sp/>all<sp/>unit<sp/>tests<sp/>pass.<sp/>&lt;br&gt;</highlight></codeline>
<codeline lineno="241"><highlight class="normal"></highlight></codeline>
<codeline lineno="242"><highlight class="normal">```</highlight></codeline>
<codeline lineno="243"><highlight class="normal">pre-commit<sp/>run<sp/>--all</highlight></codeline>
<codeline lineno="244"><highlight class="normal">```</highlight></codeline>
<codeline lineno="245"><highlight class="normal"></highlight></codeline>
<codeline lineno="246"><highlight class="normal">##<sp/>Repository<sp/>layout</highlight></codeline>
<codeline lineno="247"><highlight class="normal">Public<sp/>headers<sp/>reside<sp/>in<sp/>the<sp/>`hexl-fpga-install/include`<sp/>folder.</highlight></codeline>
<codeline lineno="248"><highlight class="normal">Private<sp/>headers,<sp/>e.g.<sp/>those<sp/>containing<sp/>fpga<sp/>code<sp/>should<sp/>not<sp/>be<sp/>put<sp/>in<sp/>this<sp/>folder.</highlight></codeline>
<codeline lineno="249"><highlight class="normal"></highlight></codeline>
<codeline lineno="250"><highlight class="normal"></highlight></codeline>
<codeline lineno="251"><highlight class="normal">#<sp/>Citing<sp/>Intel<sp/>HEXL<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref></highlight></codeline>
<codeline lineno="252"><highlight class="normal">To<sp/>cite<sp/>Intel<sp/>HEXL<sp/><ref refid="bench__dyadic__multiply_8cpp_1a1b1f1299aac0fc44e1de1d990ddea174" kindref="member">for</ref><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref>,<sp/>please<sp/>use<sp/>the<sp/>following<sp/>BibTeX<sp/>entry.</highlight></codeline>
<codeline lineno="253"><highlight class="normal"></highlight></codeline>
<codeline lineno="254"><highlight class="normal">###<sp/>Version<sp/>1.0</highlight></codeline>
<codeline lineno="255"><highlight class="normal">```tex<sp/></highlight></codeline>
<codeline lineno="256"><highlight class="normal"><sp/><sp/><sp/><sp/>@misc{IntelHEXLFPGA,<sp/></highlight></codeline>
<codeline lineno="257"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>author={Meng,Yan<sp/>and<sp/>de<sp/>Souza,<sp/>Fillipe<sp/>and<sp/>Butt,<sp/>Shahzad<sp/>and<sp/>de<sp/>Lassus,<sp/>Hubert<sp/>and<sp/>Gonzales<sp/>Aragon,<sp/>Tomas<sp/>and<sp/>Zhou,<sp/>Yongfa<sp/>and<sp/>Wang,<sp/>Yong<sp/>and<sp/>others},<sp/></highlight></codeline>
<codeline lineno="258"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>title<sp/>=<sp/>{{I}ntel<sp/>{Homomorphic<sp/>Encryption<sp/>Acceleration<sp/>Library<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>FPGAs<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref>}<sp/>(release<sp/>1.0)},<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="259"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>howpublished<sp/>=<sp/>{\url{https:</highlight><highlight class="comment">//github.com/intel/hexl-fpga}},<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="260"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>month<sp/>=<sp/>December,<sp/></highlight></codeline>
<codeline lineno="261"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>year<sp/>=<sp/>2021,<sp/><sp/></highlight></codeline>
<codeline lineno="262"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>key<sp/>=<sp/>{Intel<sp/>HEXL<sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref>}<sp/><sp/></highlight></codeline>
<codeline lineno="263"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/></highlight></codeline>
<codeline lineno="264"><highlight class="normal">```</highlight></codeline>
<codeline lineno="265"><highlight class="normal"></highlight></codeline>
<codeline lineno="266"><highlight class="normal"></highlight><highlight class="preprocessor">#<sp/>Contributors</highlight></codeline>
<codeline lineno="267"><highlight class="preprocessor"></highlight><highlight class="normal">The<sp/>Intel<sp/>contributors<sp/>to<sp/></highlight><highlight class="keyword">this</highlight><highlight class="normal"><sp/>project,<sp/>sorted<sp/>by<sp/>last<sp/>name,<sp/>are</highlight></codeline>
<codeline lineno="268"><highlight class="normal"><sp/><sp/>-<sp/>[Paky<sp/>Abu-Alam](https:</highlight><highlight class="comment">//www.linkedin.com/in/paky-abu-alam-89797710/)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="269"><highlight class="normal"><sp/><sp/>-<sp/>[Tomas<sp/>Gonzalez<sp/>Aragon](https:</highlight><highlight class="comment">//www.linkedin.com/in/tomas-gonzalez-aragon/)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="270"><highlight class="normal"><sp/><sp/>-<sp/>[Flavio<sp/>Bergamaschi](https:</highlight><highlight class="comment">//www.linkedin.com/in/flavio-bergamaschi-1634141/)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="271"><highlight class="normal"><sp/><sp/>-<sp/>[Shahzad<sp/>Butt](https:</highlight><highlight class="comment">//www.linkedin.com/in/shahzad-ahmad-butt-4b44971b/)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="272"><highlight class="normal"><sp/><sp/>-<sp/>[Hubert<sp/>de<sp/>Lassus](https:</highlight><highlight class="comment">//www.linkedin.com/in/hubert-de-lassus/)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="273"><highlight class="normal"><sp/><sp/>-<sp/>[Fillipe<sp/>D.<sp/>M.<sp/>de<sp/>Souza](https:</highlight><highlight class="comment">//www.linkedin.com/in/fillipe-d-m-de-souza-a8281820/)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="274"><highlight class="normal"><sp/><sp/>-<sp/>[Anil<sp/>Goteli](https:</highlight><highlight class="comment">//www.linkedin.com/in/anil-goteti)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="275"><highlight class="normal"><sp/><sp/>-<sp/>[Jingyi<sp/>Jin](https:</highlight><highlight class="comment">//www.linkedin.com/in/jingyi-jin-655735/)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="276"><highlight class="normal"><sp/><sp/>-<sp/>[Yan<sp/>Meng](https:</highlight><highlight class="comment">//www.linkedin.com/in/yan-meng-5832895/)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="277"><highlight class="normal"><sp/><sp/>-<sp/>[Nir<sp/>Peled](https:</highlight><highlight class="comment">//www.linkedin.com/in/nir-peled-4a52266/)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="278"><highlight class="normal"><sp/><sp/>-<sp/>[Yong<sp/>Wang](https:</highlight><highlight class="comment">//github.com/wangyon1/)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="279"><highlight class="normal"><sp/><sp/>-<sp/>[Yongfa<sp/>Zhou](https:</highlight><highlight class="comment">//www.linkedin.com/in/yongfa-zhou-16217166/)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="280"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="281"><highlight class="normal"></highlight><highlight class="preprocessor">#<sp/>Contact<sp/>us</highlight></codeline>
<codeline lineno="282"><highlight class="preprocessor"></highlight><highlight class="normal"><sp/><sp/>-<sp/>he_fpga_support@intel.com</highlight></codeline>
    </programlisting>
    <location file="/home/ymeng12/he-fpga-github/README.md"/>
  </compounddef>
</doxygen>
