# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practica_2.srcs/sources_1/new/Decodificador.vhd" \
"../../../../practica_2.srcs/sim_1/new/decoder_tb.vhd" \

# Do not sort compile order
nosort
