{
  "name": "core::core_arch::aarch64::neon::generated::vqdmlslh_s16",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/aarch64/neon/generated.rs:17131:1: 17131:51",
  "mir": "fn core::core_arch::aarch64::neon::generated::vqdmlslh_s16(_1: i32, _2: i16, _3: i16) -> i32 {\n    let mut _0: i32;\n    let  _4: core_arch::arm_shared::neon::int32x4_t;\n    let mut _5: core_arch::arm_shared::neon::int16x4_t;\n    let mut _6: core_arch::arm_shared::neon::int16x4_t;\n    let mut _7: i32;\n    debug a => _1;\n    debug b => _2;\n    debug c => _3;\n    debug x => _4;\n    bb0: {\n        StorageLive(_5);\n        _5 = core_arch::arm_shared::neon::generated::vdup_n_s16(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = core_arch::arm_shared::neon::generated::vdup_n_s16(_3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _4 = core_arch::arm_shared::neon::generated::vqdmull_s16(move _5, move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageLive(_7);\n        _7 = intrinsics::simd::simd_extract::<core_arch::arm_shared::neon::int32x4_t, i32>(_4, core_arch::aarch64::neon::generated::vqdmlslh_s16::{constant#0}) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _0 = core_arch::aarch64::neon::generated::vqsubs_s32(_1, move _7) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_7);\n        return;\n    }\n}\n"
}