--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |   11.020(R)|      SLOW  |   -1.275(R)|      FAST  |CLK_OUT1          |   0.000|
timesUp     |    3.342(R)|      SLOW  |   -1.718(R)|      FAST  |CLK_OUT1          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
clkOut       |         8.271(R)|      SLOW  |         5.239(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<0> |        18.479(R)|      SLOW  |         6.595(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<1> |        18.677(R)|      SLOW  |         6.668(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<2> |        18.593(R)|      SLOW  |         6.730(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<3> |        18.871(R)|      SLOW  |         6.480(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<4> |        18.219(R)|      SLOW  |         6.342(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<5> |        17.665(R)|      SLOW  |         5.945(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<6> |        18.153(R)|      SLOW  |         6.609(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<7> |        18.585(R)|      SLOW  |         6.926(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<8> |        19.226(R)|      SLOW  |         5.295(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<9> |        17.147(R)|      SLOW  |         4.745(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<10>|        18.174(R)|      SLOW  |         5.237(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<11>|        19.932(R)|      SLOW  |         5.281(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<12>|        17.785(R)|      SLOW  |         6.791(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<13>|        17.430(R)|      SLOW  |         6.820(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<14>|        17.878(R)|      SLOW  |         6.722(R)|      FAST  |CLK_OUT1          |   0.000|
mem_doutA<15>|        16.306(R)|      SLOW  |         5.777(R)|      FAST  |CLK_OUT1          |   0.000|
startSignal  |         7.935(R)|      SLOW  |         5.095(R)|      FAST  |CLK_OUT1          |   0.000|
xDir         |         5.475(R)|      SLOW  |         3.546(R)|      FAST  |CLK_OUT1          |   0.000|
yDir         |         8.761(R)|      SLOW  |         5.689(R)|      FAST  |CLK_OUT1          |   0.000|
zDir         |         7.084(R)|      SLOW  |         4.610(R)|      FAST  |CLK_OUT1          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.641|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 11 10:09:20 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 243 MB



