<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<part_info part_name="xcu50-fsvh2104-2L-e">

  <pins>

    <pin index="0"  name ="sysclk0_p" iostandard="DIFF_SSTL12" loc="AA11" />
    <pin index="1"  name ="sysclk0_n" iostandard="DIFF_SSTL12" loc="AA10" />

    <pin index="2"  name ="sysclk1_p" iostandard="DIFF_SSTL12" loc="AE11" />
    <pin index="3"  name ="sysclk1_n" iostandard="DIFF_SSTL12" loc="AE10" />

    <pin index="4"  name ="sysclk2_p" iostandard="DIFF_SSTL12" loc="G17" />
    <pin index="5"  name ="sysclk2_n" iostandard="DIFF_SSTL12" loc="G16" />

    <pin index="6"  name ="sysclk3_p" iostandard="DIFF_SSTL12" loc="BB18" />
    <pin index="7"  name ="sysclk3_n" iostandard="DIFF_SSTL12" loc="BC18" />

    <pin index="8"  name ="GPIO_MSP0" iostandard="LVCMOS18" loc="C16" />
    <pin index="9"  name ="GPIO_MSP1" iostandard="LVCMOS18" loc="C17" />

    <pin index="10"  name ="IIC_MUX_RESET_B" iostandard="LVCMOS18" loc="BF22"/>
    <pin index="11"  name ="IIC_SCL_MAIN"    iostandard="LVCMOS18" loc="AY26" drive="8" slew="SLOW"/>
    <pin index="12"  name ="IIC_SDA_MAIN"    iostandard="LVCMOS18" loc="AY27" drive="8" slew="SLOW"/>
	<pin index="13"  name ="CPU_RESET"       iostandard="LVCMOS18" loc="L15"/>

    <pin index="14"  name ="SFPDD_0_ACTIVITY_LED" iostandard="LVCMOS18" loc="E18" drive="8"/>
    <pin index="15"  name ="SFPDD_0_STATUS_LEDG"  iostandard="LVCMOS18" loc="E16" drive="8"/>
    <pin index="16"  name ="SFPDD_0_STATUS_LEDY"  iostandard="LVCMOS18" loc="F17" drive="8"/>
    <pin index="17"  name ="SFPDD_1_ACTIVITY_LED" iostandard="LVCMOS18" loc="E15" drive="8"/>
    <pin index="18"  name ="SFPDD_1_STATUS_LEDG"  iostandard="LVCMOS18" loc="F15" drive="8"/>
    <pin index="19"  name ="SFPDD_1_STATUS_LEDY"  iostandard="LVCMOS18" loc="E17" drive="8"/>

    <pin index="20" name ="FPGA_UART_TXD"  iostandard="LVCMOS18" loc="BE26"/>
    <pin index="21" name ="FPGA_UART_RXD"  iostandard="LVCMOS18" loc="BF26"/>
    <pin index="22" name ="FPGA_UART1_TXD"  iostandard="LVCMOS18" loc="A17"/>
    <pin index="23" name ="FPGA_UART1_RXD"  iostandard="LVCMOS18" loc="B15"/>
    <pin index="24" name ="FPGA_UART2_TXD"  iostandard="LVCMOS18" loc="A19"/>
    <pin index="25" name ="FPGA_UART2_RXD"  iostandard="LVCMOS18" loc="A18"/>

    <pin index="26" name ="FPGA_TXD_MSP"  iostandard="LVCMOS18" loc="BB22"/>
    <pin index="27" name ="FPGA_RXD_MSP"  iostandard="LVCMOS18" loc="BF25"/>

    <pin index="28"  name ="pcie_ref0_clk_n" iostandard="DIFF_SSTL12" loc="AB8" />
    <pin index="29"  name ="pcie_ref0_clk_p" iostandard="DIFF_SSTL12" loc="AB9" />

  	<pin index="700" name ="pcie_mgt_clk_n" loc="AF8"/>
    <pin index="701" name ="pcie_mgt_clk_p" loc="AF9"/>

    <pin index="702" name ="pcie_rx0_n"     loc="AL1"/>
    <pin index="703" name ="pcie_rx0_p"     loc="AL2"/>
    <pin index="704" name ="pcie_rx1_n"     loc="AM3"/>
    <pin index="705" name ="pcie_rx1_p"     loc="AM4"/>
    <pin index="706" name ="pcie_rx2_n"     loc="AK3"/>
    <pin index="707" name ="pcie_rx2_p"     loc="AK4"/>
    <pin index="708" name ="pcie_rx3_n"     loc="AN1"/>
    <pin index="709" name ="pcie_rx3_p"     loc="AN2"/>
    <pin index="710" name ="pcie_rx4_n"     loc="AP3"/>
    <pin index="711" name ="pcie_rx4_p"     loc="AP4"/>
    <pin index="712" name ="pcie_rx5_n"     loc="AR1"/>
    <pin index="713" name ="pcie_rx5_p"     loc="AR2"/>
    <pin index="714" name ="pcie_rx6_n"     loc="AT3"/>
    <pin index="715" name ="pcie_rx6_p"     loc="AT4"/>
    <pin index="716" name ="pcie_rx7_n"     loc="AU1"/>
    <pin index="717" name ="pcie_rx7_p"     loc="AU2"/>
    <pin index="718" name ="pcie_rx8_n"     loc="AV3"/>
    <pin index="719" name ="pcie_rx8_p"     loc="AV4"/>
    <pin index="720" name ="pcie_rx9_n"     loc="AW1"/>
    <pin index="721" name ="pcie_rx9_p"     loc="AW2"/>
    <pin index="722" name ="pcie_rx10_n"    loc="BA1"/>
    <pin index="723" name ="pcie_rx10_p"    loc="BA2"/>
    <pin index="724" name ="pcie_rx11_n"    loc="BC1"/>
    <pin index="725" name ="pcie_rx11_p"    loc="BC2"/>
    <pin index="726" name ="pcie_rx12_n"    loc="AY3"/>
    <pin index="727" name ="pcie_rx12_p"    loc="AY4"/>
    <pin index="728" name ="pcie_rx13_n"    loc="BB3"/>
    <pin index="729" name ="pcie_rx13_p"    loc="BB4"/>
    <pin index="730" name ="pcie_rx14_n"    loc="BD3"/>
    <pin index="731" name ="pcie_rx14_p"    loc="BD4"/>
    <pin index="732" name ="pcie_rx15_n"    loc="BE5"/>
    <pin index="733" name ="pcie_rx15_p"    loc="BE6"/>

    <pin index="734" name ="pcie_tx0_n"     loc="Y4" />
    <pin index="735" name ="pcie_tx0_p"     loc="Y5" />
    <pin index="736" name ="pcie_tx1_n"     loc="AA6"/>
    <pin index="737" name ="pcie_tx1_p"     loc="AA7"/>
    <pin index="738" name ="pcie_tx2_n"     loc="AB4"/>
    <pin index="739" name ="pcie_tx2_p"     loc="AB5"/>
	<pin index="740" name ="pcie_tx3_n"     loc="AC6"/>
	<pin index="741" name ="pcie_tx3_p"     loc="AC7"/>
	<pin index="742" name ="pcie_tx4_n"     loc="AD4"/>
	<pin index="743" name ="pcie_tx4_p"     loc="AD5"/>
	<pin index="744" name ="pcie_tx5_n"     loc="AF4"/>
	<pin index="745" name ="pcie_tx5_p"     loc="AF5"/>
    <pin index="746" name ="pcie_tx6_n"     loc="AE6"/>
    <pin index="747" name ="pcie_tx6_p"     loc="AE7"/>
	<pin index="748" name ="pcie_tx7_n"     loc="AH4"/>
	<pin index="749" name ="pcie_tx7_p"     loc="AH5"/>
	<pin index="750" name ="pcie_tx8_n"     loc="AG6"/>
	<pin index="751" name ="pcie_tx8_p"     loc="AG7"/>
    <pin index="752" name ="pcie_tx9_n"     loc="AJ6"/>
    <pin index="753" name ="pcie_tx9_p"     loc="AJ7"/>
	<pin index="754" name ="pcie_tx10_n"    loc="AL6"/>
	<pin index="755" name ="pcie_tx10_p"    loc="AL7"/>
	<pin index="756" name ="pcie_tx11_n"    loc="AM8"/>
	<pin index="757" name ="pcie_tx11_p"    loc="AM9"/>
	<pin index="758" name ="pcie_tx12_n"    loc="AN6"/>
	<pin index="759" name ="pcie_tx12_p"    loc="AN7"/>
	<pin index="760" name ="pcie_tx13_n"    loc="AP8"/>
	<pin index="761" name ="pcie_tx13_p"    loc="AP9"/>
	<pin index="762" name ="pcie_tx14_n"    loc="AR6"/>
	<pin index="763" name ="pcie_tx14_p"    loc="AR7"/>
	<pin index="764" name ="pcie_tx15_n"    loc="AT8"/>
	<pin index="765" name ="pcie_tx15_p"    loc="AT9"/>

	<pin index="766" name ="pcie_perstn_rst" iostandard="LVCMOS18" loc="AW27"/>

    <pin index="800" name ="SFPDD1_TX1_P" loc="D42"/>
    <pin index="801" name ="SFPDD1_TX1_N" loc="D43"/>
    <pin index="802" name ="SFPDD1_RX1_P" loc="J45"/>
    <pin index="803" name ="SFPDD1_RX1_N" loc="J46"/>
    <pin index="804" name ="SFPDD1_TX2_P" loc="C40"/>
    <pin index="805" name ="SFPDD1_TX2_N" loc="C41"/>
    <pin index="806" name ="SFPDD1_RX2_P" loc="G45"/>
    <pin index="807" name ="SFPDD1_RX2_N" loc="G46"/>
    <pin index="808" name ="SFPDD2_TX1_P" loc="B42"/>
    <pin index="809" name ="SFPDD2_TX1_N" loc="B43"/>
    <pin index="810" name ="SFPDD2_RX1_P" loc="F43"/>
    <pin index="811" name ="SFPDD2_RX1_N" loc="F44"/>
    <pin index="812" name ="SFPDD2_TX2_P" loc="A40"/>
    <pin index="813" name ="SFPDD2_TX2_N" loc="A41"/>
    <pin index="814" name ="SFPDD2_RX2_P" loc="E45"/>
    <pin index="815" name ="SFPDD2_RX2_N" loc="E46"/>

    <pin index="816" name ="SYNCE_CLK_P" iostandard="DIFF_SSTL12" loc="N36"/>
    <pin index="817" name ="SYNCE_CLK_N" iostandard="DIFF_SSTL12" loc="N37"/>

    <pin index="818" name ="CLK_1588_P" iostandard="LVCMOS18" loc="M38"/>
    <pin index="819" name ="CLK_1588_N" iostandard="LVCMOS18" loc="M39"/>

    <pin index="820" name ="I2C_SI5394_SCLK"  iostandard="LVCMOS18" loc="L19" drive="8" slew="SLOW"/>
    <pin index="821" name ="I2C_SI5394_SDA"   iostandard="LVCMOS18" loc="J16" drive="8" slew="SLOW"/>

  </pins>

</part_info>