// Seed: 1377165121
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  uwire id_3;
  assign id_1 = 1;
  wor id_4 = 1;
  wor id_5;
  assign id_3 = id_2 - 1'd0;
  assign id_1 = id_5 !=? 1;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    output uwire id_3,
    output uwire id_4,
    output tri id_5,
    output tri id_6,
    input supply0 id_7,
    input supply0 id_8,
    output wor id_9,
    output wire id_10,
    input supply1 id_11,
    output wor id_12,
    input tri0 id_13,
    output uwire id_14,
    input wand id_15,
    input tri1 id_16
);
  assign id_4 = id_13;
  wire id_18, id_19;
  module_0(
      id_19, id_19
  );
  tri0 id_20 = 1;
  tri1 id_21 = 1;
endmodule
