module top_module(
	output reg zero);

  // Output assignment
  assign zero = 0;

endmodule
