// Seed: 4088940371
module module_0 #(
    parameter id_23 = 32'd12,
    parameter id_24 = 32'd26
) (
    input tri0 id_0,
    output tri id_1,
    input supply1 id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri id_5,
    output wire id_6,
    input wor id_7,
    input wire id_8,
    input wand id_9,
    output tri0 id_10,
    output wand id_11,
    output tri0 id_12,
    input uwire id_13,
    input tri1 id_14,
    output tri id_15,
    input wor id_16
    , id_20,
    input tri0 id_17,
    input tri1 id_18
);
  wire id_21;
  assign id_20 = 1;
  wire id_22 = 1;
  defparam id_23.id_24 = 1'd0;
  wire id_25;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    output supply1 id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input wire id_6
);
  always @(posedge 1 + 1'b0 or negedge 1 || id_6 || 1'b0) assign id_2 = id_1;
  module_0(
      id_3,
      id_2,
      id_6,
      id_2,
      id_5,
      id_0,
      id_4,
      id_0,
      id_0,
      id_5,
      id_2,
      id_2,
      id_4,
      id_0,
      id_6,
      id_2,
      id_6,
      id_3,
      id_3
  );
endmodule
