Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: L7exp9final.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "L7exp9final.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "L7exp9final"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : L7exp9final
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/TinyDancer/Downloads/DCM_50M.vhd" in Library work.
Architecture behavioral of Entity dcm_50m is up to date.
Compiling vhdl file "D:/Lab7exp9/L7exp9final.vhf" in Library work.
Entity <fd4ce_mxilinx_l7exp9final> compiled.
Entity <fd4ce_mxilinx_l7exp9final> (Architecture <behavioral>) compiled.
Entity <wrappedfd4ce_muser_l7exp9final> compiled.
Entity <wrappedfd4ce_muser_l7exp9final> (Architecture <behavioral>) compiled.
Entity <d3_8e_mxilinx_l7exp9final> compiled.
Entity <d3_8e_mxilinx_l7exp9final> (Architecture <behavioral>) compiled.
Entity <onebitmux_muser_l7exp9final> compiled.
Entity <onebitmux_muser_l7exp9final> (Architecture <behavioral>) compiled.
Entity <fourbitmux_muser_l7exp9final> compiled.
Entity <fourbitmux_muser_l7exp9final> (Architecture <behavioral>) compiled.
Entity <eightbitmux_muser_l7exp9final> compiled.
Entity <eightbitmux_muser_l7exp9final> (Architecture <behavioral>) compiled.
Entity <lab7exp9_muser_l7exp9final> compiled.
Entity <lab7exp9_muser_l7exp9final> (Architecture <behavioral>) compiled.
Entity <l7exp9final> compiled.
Entity <l7exp9final> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/Lab7exp9/lab7exp9.vhf" in Library work.
Entity <fd4ce_mxilinx_lab7exp9> compiled.
Entity <fd4ce_mxilinx_lab7exp9> (Architecture <behavioral>) compiled.
Entity <wrappedfd4ce_muser_lab7exp9> compiled.
Entity <wrappedfd4ce_muser_lab7exp9> (Architecture <behavioral>) compiled.
Entity <d3_8e_mxilinx_lab7exp9> compiled.
Entity <d3_8e_mxilinx_lab7exp9> (Architecture <behavioral>) compiled.
Entity <onebitmux_muser_lab7exp9> compiled.
Entity <onebitmux_muser_lab7exp9> (Architecture <behavioral>) compiled.
Entity <fourbitmux_muser_lab7exp9> compiled.
Entity <fourbitmux_muser_lab7exp9> (Architecture <behavioral>) compiled.
Entity <eightbitmux_muser_lab7exp9> compiled.
Entity <eightbitmux_muser_lab7exp9> (Architecture <behavioral>) compiled.
Entity <lab7exp9> compiled.
Entity <lab7exp9> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/Lab7exp9/eightbitmux.vhf" in Library work.
Architecture behavioral of Entity onebitmux_muser_eightbitmux is up to date.
Architecture behavioral of Entity fourbitmux_muser_eightbitmux is up to date.
Architecture behavioral of Entity eightbitmux is up to date.
Compiling vhdl file "D:/Lab7exp9/wrappedFD4CE.vhf" in Library work.
Architecture behavioral of Entity fd4ce_mxilinx_wrappedfd4ce is up to date.
Architecture behavioral of Entity wrappedfd4ce is up to date.
Compiling vhdl file "D:/Lab7exp9/fourbitmux.vhf" in Library work.
Architecture behavioral of Entity onebitmux_muser_fourbitmux is up to date.
Architecture behavioral of Entity fourbitmux is up to date.
Compiling vhdl file "D:/Lab7exp9/onebitmux.vhf" in Library work.
Architecture behavioral of Entity onebitmux is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <L7exp9final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lab7exp9_MUSER_L7exp9final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_50M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 50
	DIV10k = 5000
	DIV1k = 500
	DIV50 = 25

Analyzing hierarchy for entity <eightbitmux_MUSER_L7exp9final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <wrappedFD4CE_MUSER_L7exp9final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D3_8E_MXILINX_L7exp9final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fourbitmux_MUSER_L7exp9final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD4CE_MXILINX_L7exp9final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <onebitmux_MUSER_L7exp9final> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <L7exp9final> in library <work> (Architecture <behavioral>).
WARNING:Xst:2403 - Value of property "LOC" elaborates to a null string. The property will be ignored.
WARNING:Xst:753 - "D:/Lab7exp9/L7exp9final.vhf" line 654: Unconnected output port 'CLK1M' of component 'DCM_50M'.
WARNING:Xst:753 - "D:/Lab7exp9/L7exp9final.vhf" line 654: Unconnected output port 'CLK10k' of component 'DCM_50M'.
WARNING:Xst:753 - "D:/Lab7exp9/L7exp9final.vhf" line 654: Unconnected output port 'CLK1k' of component 'DCM_50M'.
WARNING:Xst:753 - "D:/Lab7exp9/L7exp9final.vhf" line 654: Unconnected output port 'CLK100' of component 'DCM_50M'.
Entity <L7exp9final> analyzed. Unit <L7exp9final> generated.

Analyzing Entity <lab7exp9_MUSER_L7exp9final> in library <work> (Architecture <behavioral>).
WARNING:Xst:2403 - Value of property "LOC" elaborates to a null string. The property will be ignored.
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <lab7exp9_MUSER_L7exp9final>.
Entity <lab7exp9_MUSER_L7exp9final> analyzed. Unit <lab7exp9_MUSER_L7exp9final> generated.

Analyzing Entity <eightbitmux_MUSER_L7exp9final> in library <work> (Architecture <behavioral>).
Entity <eightbitmux_MUSER_L7exp9final> analyzed. Unit <eightbitmux_MUSER_L7exp9final> generated.

Analyzing Entity <fourbitmux_MUSER_L7exp9final> in library <work> (Architecture <behavioral>).
Entity <fourbitmux_MUSER_L7exp9final> analyzed. Unit <fourbitmux_MUSER_L7exp9final> generated.

Analyzing Entity <onebitmux_MUSER_L7exp9final> in library <work> (Architecture <behavioral>).
Entity <onebitmux_MUSER_L7exp9final> analyzed. Unit <onebitmux_MUSER_L7exp9final> generated.

Analyzing Entity <wrappedFD4CE_MUSER_L7exp9final> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_4" for instance <XLXI_1> in unit <wrappedFD4CE_MUSER_L7exp9final>.
Entity <wrappedFD4CE_MUSER_L7exp9final> analyzed. Unit <wrappedFD4CE_MUSER_L7exp9final> generated.

Analyzing Entity <FD4CE_MXILINX_L7exp9final> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD4CE_MXILINX_L7exp9final>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD4CE_MXILINX_L7exp9final>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD4CE_MXILINX_L7exp9final>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD4CE_MXILINX_L7exp9final>.
Entity <FD4CE_MXILINX_L7exp9final> analyzed. Unit <FD4CE_MXILINX_L7exp9final> generated.

Analyzing Entity <D3_8E_MXILINX_L7exp9final> in library <work> (Architecture <behavioral>).
Entity <D3_8E_MXILINX_L7exp9final> analyzed. Unit <D3_8E_MXILINX_L7exp9final> generated.

Analyzing generic Entity <DCM_50M> in library <work> (Architecture <behavioral>).
	DIV100 = 50
	DIV10k = 5000
	DIV1k = 500
	DIV50 = 25
Entity <DCM_50M> analyzed. Unit <DCM_50M> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DCM_50M>.
    Related source file is "C:/Users/TinyDancer/Downloads/DCM_50M.vhd".
    Found 1-bit register for signal <clk_1<0>>.
    Found 1-bit register for signal <clk_100<0>>.
    Found 1-bit register for signal <clk_10k<0>>.
    Found 32-bit adder for signal <clk_1_0$add0000> created at line 162.
    Found 1-bit register for signal <clk_1k<0>>.
    Found 32-bit adder for signal <clk_1k_0$add0000> created at line 114.
    Found 1-bit register for signal <clk_1m<0>>.
    Found 32-bit adder for signal <clk_1m_0$add0000> created at line 66.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit comparator greater for signal <cnt1$cmp_gt0000> created at line 163.
    Found 32-bit up counter for signal <cnt100>.
    Found 32-bit adder for signal <cnt100$add0000> created at line 138.
    Found 32-bit comparator greater for signal <cnt100$cmp_gt0000> created at line 139.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$add0000> created at line 90.
    Found 32-bit comparator greater for signal <cnt10k$cmp_gt0000> created at line 91.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit comparator greater for signal <cnt1k$cmp_gt0000> created at line 115.
    Found 32-bit up counter for signal <cnt1M>.
    Found 32-bit comparator greatequal for signal <cnt1M$cmp_ge0000> created at line 67.
    Summary:
	inferred   5 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <DCM_50M> synthesized.


Synthesizing Unit <D3_8E_MXILINX_L7exp9final>.
    Related source file is "D:/Lab7exp9/L7exp9final.vhf".
Unit <D3_8E_MXILINX_L7exp9final> synthesized.


Synthesizing Unit <onebitmux_MUSER_L7exp9final>.
    Related source file is "D:/Lab7exp9/L7exp9final.vhf".
Unit <onebitmux_MUSER_L7exp9final> synthesized.


Synthesizing Unit <FD4CE_MXILINX_L7exp9final>.
    Related source file is "D:/Lab7exp9/L7exp9final.vhf".
Unit <FD4CE_MXILINX_L7exp9final> synthesized.


Synthesizing Unit <wrappedFD4CE_MUSER_L7exp9final>.
    Related source file is "D:/Lab7exp9/L7exp9final.vhf".
Unit <wrappedFD4CE_MUSER_L7exp9final> synthesized.


Synthesizing Unit <fourbitmux_MUSER_L7exp9final>.
    Related source file is "D:/Lab7exp9/L7exp9final.vhf".
Unit <fourbitmux_MUSER_L7exp9final> synthesized.


Synthesizing Unit <eightbitmux_MUSER_L7exp9final>.
    Related source file is "D:/Lab7exp9/L7exp9final.vhf".
Unit <eightbitmux_MUSER_L7exp9final> synthesized.


Synthesizing Unit <lab7exp9_MUSER_L7exp9final>.
    Related source file is "D:/Lab7exp9/L7exp9final.vhf".
WARNING:Xst:653 - Signal <XLXI_9_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_8_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_7_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_4_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_2_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_10_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <lab7exp9_MUSER_L7exp9final> synthesized.


Synthesizing Unit <L7exp9final>.
    Related source file is "D:/Lab7exp9/L7exp9final.vhf".
Unit <L7exp9final> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 5
# Counters                                             : 5
 32-bit up counter                                     : 5
# Registers                                            : 5
 1-bit register                                        : 5
# Comparators                                          : 5
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 5
# Counters                                             : 5
 32-bit up counter                                     : 5
# Registers                                            : 37
 Flip-Flops                                            : 37
# Comparators                                          : 5
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <L7exp9final> ...

Optimizing unit <DCM_50M> ...

Optimizing unit <D3_8E_MXILINX_L7exp9final> ...

Optimizing unit <FD4CE_MXILINX_L7exp9final> ...

Optimizing unit <lab7exp9_MUSER_L7exp9final> ...
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_31> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_30> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_29> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_28> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_27> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_26> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_25> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_24> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_23> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_22> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_21> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_20> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_19> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_18> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_17> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_16> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_15> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_14> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_13> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_12> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_11> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_10> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_9> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_8> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_7> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_6> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_5> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_4> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_3> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_2> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_1> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1M_0> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_31> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_30> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_29> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_28> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_27> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_26> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_25> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_24> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_23> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_22> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_21> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_20> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_19> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_18> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_17> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_16> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_15> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_14> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_13> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_12> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_11> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_10> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_9> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_8> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_7> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_6> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_5> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_4> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_3> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_2> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_1> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt1k_0> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_31> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_30> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_29> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_28> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_27> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_26> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_25> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_24> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_23> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_22> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_21> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_20> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_19> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_18> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_17> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_16> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_15> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_14> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_13> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_12> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_11> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_10> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_9> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_8> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_7> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_6> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_5> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_4> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_3> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_2> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_1> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt10k_0> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_31> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_30> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_29> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_28> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_27> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_26> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_25> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_24> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_23> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_22> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_21> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_20> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_19> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_18> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_17> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_16> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_15> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_14> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_13> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_12> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_11> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_10> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_9> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_8> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_7> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_6> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_5> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_4> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_3> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_2> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_1> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/cnt100_0> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/clk_10k_0> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/clk_100_0> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/clk_1k_0> of sequential type is unconnected in block <L7exp9final>.
WARNING:Xst:2677 - Node <XLXI_15/clk_1m_0> of sequential type is unconnected in block <L7exp9final>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block L7exp9final, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 65
 Flip-Flops                                            : 65

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : L7exp9final.ngr
Top Level Output File Name         : L7exp9final
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 231
#      AND4                        : 1
#      AND4B1                      : 3
#      AND4B2                      : 3
#      AND4B3                      : 1
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 35
#      LUT2                        : 33
#      LUT4                        : 6
#      MUXCY                       : 76
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 65
#      FDCE                        : 32
#      FDE                         : 33
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 8
#      OBUF                        : 4
# Logical                          : 112
#      NAND2                       : 112
# Others                           : 1
#      PULLDOWN                    : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       56  out of    960     5%  
 Number of Slice Flip Flops:             65  out of   1920     3%  
 Number of 4 input LUTs:                 81  out of   1920     4%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of     83    15%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 33    |
XLXI_15/clk_1_01                   | BUFG                   | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+---------------------------------+-------+
Control Signal                     | Buffer(FF name)                 | Load  |
-----------------------------------+---------------------------------+-------+
N0(XST_GND:G)                      | NONE(XLXI_1/XLXI_10/XLXI_1/I_Q0)| 32    |
-----------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.880ns (Maximum Frequency: 84.176MHz)
   Minimum input arrival time before clock: 4.334ns
   Maximum output required time after clock: 11.027ns
   Maximum combinational path delay: 13.628ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.880ns (frequency: 84.176MHz)
  Total number of paths / destination ports: 314689 / 34
-------------------------------------------------------------------------
Delay:               11.880ns (Levels of Logic = 67)
  Source:            XLXI_15/cnt1_1 (FF)
  Destination:       XLXI_15/cnt1_31 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_15/cnt1_1 to XLXI_15/cnt1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_15/cnt1_1 (XLXI_15/cnt1_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<1>_rt (XLXI_15/Madd_clk_1_0_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<1> (XLXI_15/Madd_clk_1_0_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<2> (XLXI_15/Madd_clk_1_0_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<3> (XLXI_15/Madd_clk_1_0_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<4> (XLXI_15/Madd_clk_1_0_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<5> (XLXI_15/Madd_clk_1_0_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<6> (XLXI_15/Madd_clk_1_0_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<7> (XLXI_15/Madd_clk_1_0_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<8> (XLXI_15/Madd_clk_1_0_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<9> (XLXI_15/Madd_clk_1_0_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<10> (XLXI_15/Madd_clk_1_0_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<11> (XLXI_15/Madd_clk_1_0_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<12> (XLXI_15/Madd_clk_1_0_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<13> (XLXI_15/Madd_clk_1_0_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<14> (XLXI_15/Madd_clk_1_0_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<15> (XLXI_15/Madd_clk_1_0_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<16> (XLXI_15/Madd_clk_1_0_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<17> (XLXI_15/Madd_clk_1_0_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<18> (XLXI_15/Madd_clk_1_0_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<19> (XLXI_15/Madd_clk_1_0_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<20> (XLXI_15/Madd_clk_1_0_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<21> (XLXI_15/Madd_clk_1_0_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<22> (XLXI_15/Madd_clk_1_0_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<23> (XLXI_15/Madd_clk_1_0_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<24> (XLXI_15/Madd_clk_1_0_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<25> (XLXI_15/Madd_clk_1_0_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<26> (XLXI_15/Madd_clk_1_0_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<27> (XLXI_15/Madd_clk_1_0_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<28> (XLXI_15/Madd_clk_1_0_add0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Madd_clk_1_0_add0000_cy<29> (XLXI_15/Madd_clk_1_0_add0000_cy<29>)
     XORCY:CI->O           1   0.804   0.424  XLXI_15/Madd_clk_1_0_add0000_xor<30> (XLXI_15/clk_1_0_add0000<30>)
     LUT4:I3->O            1   0.704   0.000  XLXI_15/Mcompar_cnt1_cmp_gt0000_lut<12> (XLXI_15/Mcompar_cnt1_cmp_gt0000_lut<12>)
     MUXCY:S->O            1   0.464   0.000  XLXI_15/Mcompar_cnt1_cmp_gt0000_cy<12> (XLXI_15/Mcompar_cnt1_cmp_gt0000_cy<12>)
     MUXCY:CI->O          34   0.059   1.342  XLXI_15/Mcompar_cnt1_cmp_gt0000_cy<13> (XLXI_15/Mcompar_cnt1_cmp_gt0000_cy<13>)
     LUT2:I1->O            1   0.704   0.000  XLXI_15/Mcount_cnt1_lut<0> (XLXI_15/Mcount_cnt1_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_15/Mcount_cnt1_cy<0> (XLXI_15/Mcount_cnt1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<1> (XLXI_15/Mcount_cnt1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<2> (XLXI_15/Mcount_cnt1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<3> (XLXI_15/Mcount_cnt1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<4> (XLXI_15/Mcount_cnt1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<5> (XLXI_15/Mcount_cnt1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<6> (XLXI_15/Mcount_cnt1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<7> (XLXI_15/Mcount_cnt1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<8> (XLXI_15/Mcount_cnt1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<9> (XLXI_15/Mcount_cnt1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<10> (XLXI_15/Mcount_cnt1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<11> (XLXI_15/Mcount_cnt1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<12> (XLXI_15/Mcount_cnt1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<13> (XLXI_15/Mcount_cnt1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<14> (XLXI_15/Mcount_cnt1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<15> (XLXI_15/Mcount_cnt1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<16> (XLXI_15/Mcount_cnt1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<17> (XLXI_15/Mcount_cnt1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<18> (XLXI_15/Mcount_cnt1_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<19> (XLXI_15/Mcount_cnt1_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<20> (XLXI_15/Mcount_cnt1_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<21> (XLXI_15/Mcount_cnt1_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<22> (XLXI_15/Mcount_cnt1_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<23> (XLXI_15/Mcount_cnt1_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<24> (XLXI_15/Mcount_cnt1_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<25> (XLXI_15/Mcount_cnt1_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<26> (XLXI_15/Mcount_cnt1_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<27> (XLXI_15/Mcount_cnt1_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<28> (XLXI_15/Mcount_cnt1_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_15/Mcount_cnt1_cy<29> (XLXI_15/Mcount_cnt1_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_15/Mcount_cnt1_cy<30> (XLXI_15/Mcount_cnt1_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_15/Mcount_cnt1_xor<31> (XLXI_15/Mcount_cnt131)
     FDE:D                     0.308          XLXI_15/cnt1_31
    ----------------------------------------
    Total                     11.880ns (9.492ns logic, 2.388ns route)
                                       (79.9% logic, 20.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_15/clk_1_01'
  Total number of paths / destination ports: 160 / 64
-------------------------------------------------------------------------
Offset:              4.334ns (Levels of Logic = 4)
  Source:            Addrbits<0> (PAD)
  Destination:       XLXI_1/XLXI_10/XLXI_1/I_Q0 (FF)
  Destination Clock: XLXI_15/clk_1_01 rising

  Data Path: Addrbits<0> to XLXI_1/XLXI_10/XLXI_1/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            56   1.218   1.270  Addrbits_0_IBUF (Addrbits_0_IBUF)
     begin scope: 'XLXI_1/XLXI_3'
     AND4:I2->O            4   0.704   0.587  I_36_30 (D7)
     end scope: 'XLXI_1/XLXI_3'
     begin scope: 'XLXI_1/XLXI_10/XLXI_1'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
    Total                      4.334ns (2.477ns logic, 1.857ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_15/clk_1_01'
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Offset:              11.027ns (Levels of Logic = 8)
  Source:            XLXI_1/XLXI_10/XLXI_1/I_Q3 (FF)
  Destination:       Qout<3> (PAD)
  Source Clock:      XLXI_15/clk_1_01 rising

  Data Path: XLXI_1/XLXI_10/XLXI_1/I_Q3 to Qout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.420  I_Q3 (Q3)
     end scope: 'XLXI_1/XLXI_10/XLXI_1'
     NAND2:I0->O           1   0.704   0.420  XLXI_1/XLXI_1/XLXI_4/XLXI_17/XLXI_4 (XLXI_1/XLXI_1/XLXI_4/XLXI_17/XLXN_8)
     NAND2:I0->O           1   0.704   0.420  XLXI_1/XLXI_1/XLXI_4/XLXI_17/XLXI_3 (XLXI_1/XLXI_1/XLXN_137<3>)
     NAND2:I0->O           1   0.704   0.420  XLXI_1/XLXI_1/XLXI_17/XLXI_17/XLXI_4 (XLXI_1/XLXI_1/XLXI_17/XLXI_17/XLXN_8)
     NAND2:I0->O           1   0.704   0.420  XLXI_1/XLXI_1/XLXI_17/XLXI_17/XLXI_3 (XLXI_1/XLXI_1/XLXN_173<3>)
     NAND2:I0->O           1   0.704   0.420  XLXI_1/XLXI_1/XLXI_18/XLXI_17/XLXI_4 (XLXI_1/XLXI_1/XLXI_18/XLXI_17/XLXN_8)
     NAND2:I0->O           1   0.704   0.420  XLXI_1/XLXI_1/XLXI_18/XLXI_17/XLXI_3 (Qout_3_OBUF)
     OBUF:I->O                 3.272          Qout_3_OBUF (Qout<3>)
    ----------------------------------------
    Total                     11.027ns (8.087ns logic, 2.940ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 84 / 4
-------------------------------------------------------------------------
Delay:               13.628ns (Levels of Logic = 9)
  Source:            Addrbits<0> (PAD)
  Destination:       Qout<3> (PAD)

  Data Path: Addrbits<0> to Qout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            56   1.218   1.270  Addrbits_0_IBUF (Addrbits_0_IBUF)
     NAND2:I0->O           1   0.704   0.420  XLXI_1/XLXI_1/XLXI_1/XLXI_18/XLXI_2 (XLXI_1/XLXI_1/XLXI_1/XLXI_18/XLXN_20)
     NAND2:I0->O           1   0.704   0.420  XLXI_1/XLXI_1/XLXI_1/XLXI_18/XLXI_1 (XLXI_1/XLXI_1/XLXI_1/XLXI_18/XLXN_9)
     NAND2:I1->O           1   0.704   0.420  XLXI_1/XLXI_1/XLXI_1/XLXI_18/XLXI_3 (XLXI_1/XLXI_1/XLXN_134<2>)
     NAND2:I1->O           1   0.704   0.420  XLXI_1/XLXI_1/XLXI_16/XLXI_18/XLXI_1 (XLXI_1/XLXI_1/XLXI_16/XLXI_18/XLXN_9)
     NAND2:I1->O           1   0.704   0.420  XLXI_1/XLXI_1/XLXI_16/XLXI_18/XLXI_3 (XLXI_1/XLXI_1/XLXN_172<2>)
     NAND2:I1->O           1   0.704   0.420  XLXI_1/XLXI_1/XLXI_18/XLXI_18/XLXI_1 (XLXI_1/XLXI_1/XLXI_18/XLXI_18/XLXN_9)
     NAND2:I1->O           1   0.704   0.420  XLXI_1/XLXI_1/XLXI_18/XLXI_18/XLXI_3 (Qout_2_OBUF)
     OBUF:I->O                 3.272          Qout_2_OBUF (Qout<2>)
    ----------------------------------------
    Total                     13.628ns (9.418ns logic, 4.210ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.76 secs
 
--> 

Total memory usage is 268700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  146 (   0 filtered)
Number of infos    :    0 (   0 filtered)

