/*
 * Copyright (C) 2016 TQ Systems GmbH
 * Author: Markus Niebel <Markus.Niebel@tq-group.com>
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 *  a) This file is free software; you can redistribute it and/or
 *     modify it under the terms of the GNU General Public License as
 *     published by the Free Software Foundation; either version 2 of the
 *     License, or (at your option) any later version.
 *
 *     This file is distributed in the hope that it will be useful,
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 * Or, alternatively,
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use,
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include <dt-bindings/net/ti-dp83867.h>
#include "imx7d-tqma7.dtsi"

/ {
	model = "TQ Systems i.MX7D TQMa7D Board";
	compatible = "tqc,imx7d-mba7", "tqc,imx7d-tqma7", "fsl,imx7d";

	aliases {
		mmc0 = &usdhc3;
		mmc1 = &usdhc1;
		/* not used but need to overwrite */
		mmc2 = &usdhc2;
	};

	backlight_lvds: backlight@0 {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 62500>;
		brightness-levels = <0 96 128 160 192 224 255>;
		default-brightness-level = <5>;
		enable-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
		status = "disabled";
	};

	backlight_pd: backlight@1 {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <255 128 64 32 16 8 4 1 0>;
		default-brightness-level = <5>;
		enable-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
		status = "disabled";
	};

	beeper {
		compatible = "gpio-beeper";
		gpios = <&pcf8574_1 0 GPIO_ACTIVE_HIGH>;
	};

	chosen {
		bootargs="ttymxc5,115200";
		linux,stdout-path = &uart6;
		stdout-path = &uart6;
	};

	gpio_buttons: gpio_keys {
		compatible = "gpio-keys";
		#address-cells = <1>;
		#size-cells = <0>;

		button@0 {
			/* #SWITCH_A */
			label = "S11";
			linux,code = <KEY_1>;
			gpios = <&pcf8574_0 5 GPIO_ACTIVE_LOW>;
		};

		button@1 {
			/* #SWITCH_B */
			label = "S12";
			linux,code = <KEY_2>;
			gpios = <&pcf8574_0 6 GPIO_ACTIVE_LOW>;
		};

		button@2 {
			/* #SWITCH_C */
			label = "S13";
			linux,code = <KEY_3>;
			gpios = <&pcf8574_0 7 GPIO_ACTIVE_LOW>;
		};
	};

	gpio-leds {
		compatible = "gpio-leds";
		status = "okay";

		led1 {
			label = "led1";
			gpios = <&pcf8574_0 0 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "default-on";
		};

		led2 {
			label = "led2";
			gpios = <&pcf8574_0 1 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "heartbeat";
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_sd1_vmmc: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "VCC3V3_SD1";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_fec1_pwdn: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "PWDN_FEC1";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_fec2_pwdn: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "PWDN_FEC2";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			gpio = <&gpio2 31 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_usb_otg1_vbus: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "VBUS_USBOTG1";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-always-on;
		};

		reg_usb_otg2_vbus: regulator@4 {
			compatible = "regulator-fixed";
			reg = <4>;
			regulator-name = "VBUS_USBOTG2";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 7 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_mpcie_1v5: regulator@5 {
			compatible = "regulator-fixed";
			reg = <5>;
			regulator-name = "VCC1V5_MPCIE";
			regulator-min-microvolt = <1500000>;
			regulator-max-microvolt = <1500000>;
			gpio = <&pcf8574_0 2 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-always-on;
		};

		reg_mpcie_3v3: regulator@6 {
			compatible = "regulator-fixed";
			reg = <6>;
			regulator-name = "VCC3V3_MPCIE";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&pcf8574_0 4 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-always-on;
		};

		reg_mba_12v0: regulator@7 {
			compatible = "regulator-fixed";
			reg = <7>;
			regulator-name = "VCC12V0_MBA7";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&pcf8574_0 3 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-always-on;
		};

		reg_lvds_transmitter: regulator@8 {
			compatible = "regulator-fixed";
			reg = <8>;
			regulator-name = "#SHTDN_LVDS";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&pcf8574_1 1 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-always-on;
			status = "disabled";
		};

		reg_vref_1v8: regulator@9 {
			compatible = "regulator-fixed";
			reg = <9>;
			regulator-name = "VCC1V8_REF";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
			vin-supply = <&sw2_reg>;
		};

		reg_audio_3v3: regulator@a {
			compatible = "regulator-fixed";
			reg = <0xa>;
			regulator-name = "VCC3V3_AUDIO";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
	};

	sound {
		compatible = "fsl,imx7-mba7-tlv320aic32x4",
			     "fsl,imx-audio-tlv320aic32x4";
		model = "imx7-mba7-tlv320aic32";
		ssi-controller = <&sai1>;
		audio-codec = <&codec>;
	};
};

&adc1 {
	vref-supply = <&reg_vref_1v8>;
	status = "okay";
};

&adc2 {
	vref-supply = <&reg_vref_1v8>;
	status = "okay";
};

&ecspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	fsl,spi-num-chipselects = <3>;
	status = "okay";

	spidev1_1: spidev1-1@1 {
		compatible = "tq,testdev";
		spi-max-frequency = <5000000>;
		reg = <1>;
		status = "okay";
	};

	spidev1_2: spidev1-2@2 {
		compatible = "tq,testdev";
		spi-max-frequency = <10000000>;
		reg = <2>;
		status = "okay";
	};

	spidev1_3: spidev1-3@3 {
		compatible = "tq,testdev";
		spi-max-frequency = <25000000>;
		reg = <3>;
		status = "okay";
	};
};

&ecspi2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	fsl,spi-num-chipselects = <1>;
	status = "okay";

	spidev2_0: spidev2-0@0 {
		compatible = "tq,testdev";
		spi-max-frequency = <5000000>;
		reg = <0>;
		status = "okay";
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rgmii-id";
	phy-reset-gpios = <&gpio7 15 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <1>;
	phy-reset-delay = <1>;
	phy-supply = <&reg_fec1_pwdn>;
	phy-handle = <&ethphy1_0>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy1_0: ethernet-phy1@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,led-function = <0x0db0>;	/* LED1: Link/Activity, LED2: error */
			ti,led-ctrl = <0x1001>;		/* active low, LED1/2 driven by phy */
			ti,invert_line_drv;
			ti,port_mirror;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rgmii-id";
	phy-reset-gpios = <&gpio2 28 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <1>;
	phy-reset-delay = <1>;
	phy-supply = <&reg_fec2_pwdn>;
	phy-handle = <&ethphy2_0>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy2_0: ethernet-phy2@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,led-function = <0x0db0>;	/* LED1: Link/Activity, LED2: error */
			ti,led-ctrl = <0x1001>;		/* active low, LED1/2 driven by phy */
			ti,invert_line_drv;
			ti,port_mirror;
		};
	};
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "okay";
};

&i2c1 {
	sensor1: lm75@49 {
		compatible = "lm75";
		reg = <0x49>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	codec: tlv320aic32x4@18 {
		compatible = "ti,tlv320aic32x4";
		reg = <0x18>;
		clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_CLK>;
		clock-names = "mclk";
		ldoin-supply = <&reg_audio_3v3>;
		iov-supply = <&reg_audio_3v3>;
	};

	pcf8574_0: pcf8574@3c {
		compatible = "nxp,pcf8574a";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pcf8574_0>;

/*		lines-initial-states = <0xff>; */
		lines-initial-states = <0xe0>;
		interrupt-parent = <&gpio7>;
		interrupts = <12 IRQ_TYPE_EDGE_FALLING>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	pcf8574_1: pcf8574@39 {
		compatible = "nxp,pcf8574a";
		reg = <0x39>;

/*		lines-initial-states = <0x1f>; */
		lines-initial-states = <0x1f>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	polytouch: edt-ft5x04@38 {
		compatible = "edt,edt-ft5406", "edt,edt-ft5x06";
		reg = <0x38>;
		interrupt-parent = <&gpio4>;
		interrupts = <19 IRQ_TYPE_EDGE_FALLING>;
		wake-gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;
		reset-gpios = <&gpio3 4 GPIO_ACTIVE_LOW>;
		gain = <20>;
		status = "disabled";
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_mba7_1>;

	imx7d-mba7 {
		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX7D_PAD_ECSPI1_MISO__ECSPI1_MISO		0x7c
				MX7D_PAD_ECSPI1_MOSI__ECSPI1_MOSI		0x74
				MX7D_PAD_ECSPI1_SCLK__ECSPI1_SCLK		0x74
				MX7D_PAD_UART1_RX_DATA__ECSPI1_SS1		0x74
				MX7D_PAD_UART1_TX_DATA__ECSPI1_SS2		0x74
				MX7D_PAD_UART2_RX_DATA__ECSPI1_SS3		0x74
			>;
		};

		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX7D_PAD_ECSPI2_MISO__ECSPI2_MISO		0x7c
				MX7D_PAD_ECSPI2_MOSI__ECSPI2_MOSI		0x74
				MX7D_PAD_ECSPI2_SCLK__ECSPI2_SCLK		0x74
				MX7D_PAD_ECSPI2_SS0__ECSPI2_SS0			0x74
			>;
		};

		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO10__ENET1_MDIO			0x02
				MX7D_PAD_GPIO1_IO11__ENET1_MDC			0x00

				MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC	0x71
				MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0	0x71
				MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1	0x71
				MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2	0x71
				MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3	0x71
				MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL	0x71
				MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC	0x79
				MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0	0x79
				MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1	0x79
				MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2	0x79
				MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3	0x79
				MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL	0x79

				/* Reset: SION, 100kPU, SRE_FAST, DSE_X1 */
				MX7D_PAD_ENET1_COL__GPIO7_IO15			0x40000070

				/* INT/PWDN: SION, 100kPU, HYS, SRE_FAST, DSE_X1 */
				MX7D_PAD_GPIO1_IO09__GPIO1_IO9			0x40000078
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX7D_PAD_SD2_CD_B__ENET2_MDIO			0x02
				MX7D_PAD_SD2_WP__ENET2_MDC			0x00

				MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC		0x71
				MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0		0x71
				MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1		0x71
				MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2		0x71
				MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3		0x71
				MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL		0x71
				MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC		0x79
				MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0		0x79
				MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1		0x79
				MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2		0x79
				MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3		0x79
				MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL		0x79

				/* Reset: SION, 100kPU, SRE_FAST, DSE_X1 */
				MX7D_PAD_EPDC_BDR0__GPIO2_IO28			0x40000070

				/* INT/PWDN: SION, 100kPU, HYS, SRE_FAST, DSE_X1 */
				MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31		0x40000078
			>;
		};

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO12__FLEXCAN1_RX	0x5a
				MX7D_PAD_GPIO1_IO13__FLEXCAN1_TX	0x52
			>;
		};

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO14__FLEXCAN2_RX	0x5a
				MX7D_PAD_GPIO1_IO15__FLEXCAN2_TX	0x52
			>;
		};

		pinctrl_hog_mba7_1: hogmba71grp {
			fsl,pins = <
				/* TODO: WDOG2_B / WDOG2_RESET not usable */
				MX7D_PAD_ENET1_RX_CLK__GPIO7_IO13	0x4000007c
				MX7D_PAD_ENET1_CRS__GPIO7_IO14		0x40000074
				/* #BOOT_EN */
				MX7D_PAD_UART2_TX_DATA__GPIO4_IO3	0x40000010
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX7D_PAD_I2C2_SCL__I2C2_SCL		0x40000078
				MX7D_PAD_I2C2_SDA__I2C2_SDA		0x40000078
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX7D_PAD_I2C3_SCL__I2C3_SCL		0x40000078
				MX7D_PAD_I2C3_SDA__I2C3_SDA		0x40000078
			>;
		};

		pinctrl_lcdif_dat: lcdifdatgrp {
			fsl,pins = <
				MX7D_PAD_LCD_DATA00__LCD_DATA0		0x71
				MX7D_PAD_LCD_DATA01__LCD_DATA1		0x71
				MX7D_PAD_LCD_DATA02__LCD_DATA2		0x71
				MX7D_PAD_LCD_DATA03__LCD_DATA3		0x71
				MX7D_PAD_LCD_DATA04__LCD_DATA4		0x71
				MX7D_PAD_LCD_DATA05__LCD_DATA5		0x71
				MX7D_PAD_LCD_DATA06__LCD_DATA6		0x71
				MX7D_PAD_LCD_DATA07__LCD_DATA7		0x71
				MX7D_PAD_LCD_DATA08__LCD_DATA8		0x71
				MX7D_PAD_LCD_DATA09__LCD_DATA9		0x71
				MX7D_PAD_LCD_DATA10__LCD_DATA10		0x71
				MX7D_PAD_LCD_DATA11__LCD_DATA11		0x71
				MX7D_PAD_LCD_DATA12__LCD_DATA12		0x71
				MX7D_PAD_LCD_DATA13__LCD_DATA13		0x71
				MX7D_PAD_LCD_DATA14__LCD_DATA14		0x71
				MX7D_PAD_LCD_DATA15__LCD_DATA15		0x71
				MX7D_PAD_LCD_DATA16__LCD_DATA16		0x71
				MX7D_PAD_LCD_DATA17__LCD_DATA17		0x71
				MX7D_PAD_LCD_DATA18__LCD_DATA18		0x71
				MX7D_PAD_LCD_DATA19__LCD_DATA19		0x71
				MX7D_PAD_LCD_DATA20__LCD_DATA20		0x71
				MX7D_PAD_LCD_DATA21__LCD_DATA21		0x71
				MX7D_PAD_LCD_DATA22__LCD_DATA22		0x71
				MX7D_PAD_LCD_DATA23__LCD_DATA23		0x71
			>;
		};

		pinctrl_lcdif_ctrl0: lcdifctrl0grp {
			fsl,pins = <
				MX7D_PAD_LCD_CLK__LCD_CLK		0x71
				MX7D_PAD_LCD_ENABLE__LCD_ENABLE		0x71
				MX7D_PAD_LCD_VSYNC__LCD_VSYNC		0x71
				MX7D_PAD_LCD_HSYNC__LCD_HSYNC		0x71
				MX7D_PAD_LCD_RESET__GPIO3_IO4		0x71
			>;
		};

		pinctrl_pcf8574_0: pcf8574_0grp {
			fsl,pins = <
				MX7D_PAD_ENET1_TX_CLK__GPIO7_IO12	0x78
			>;
		};

		pinctrl_pcie: pciegrp {
			fsl,pins = <
				MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30	0x70 /* #pcie_wake */
				MX7D_PAD_SD2_CLK__GPIO5_IO12		0x70 /* #pcie_rst */
				MX7D_PAD_EPDC_BDR1__GPIO2_IO29		0x70 /* #pcie_dis */
			>;
		};

		pinctrl_polytouch: polygrp {
			fsl,pins = <
				MX7D_PAD_ECSPI1_SS0__GPIO4_IO19		0x7c /* #irq */
			>;
		};

		pinctrl_sai1: sai1grp {
			fsl,pins = <
				MX7D_PAD_SAI1_MCLK__SAI1_MCLK		0x1f
				MX7D_PAD_SAI1_RX_BCLK__SAI1_RX_BCLK	0x1f
				MX7D_PAD_SAI1_RX_DATA__SAI1_RX_DATA0	0x1f
				 MX7D_PAD_SAI1_RX_SYNC__SAI2_RX_SYNC	0x1f

				MX7D_PAD_SAI1_TX_BCLK__SAI1_TX_BCLK	0x30
				MX7D_PAD_SAI1_TX_DATA__SAI1_TX_DATA0	0x30
				MX7D_PAD_SAI1_TX_SYNC__SAI1_TX_SYNC	0x30
			>;
		};

		pinctrl_sim2_1: sim2grp-1 {
			fsl,pins = <
				MX7D_PAD_SD2_DATA1__SIM2_PORT1_RST_B	0x77
				MX7D_PAD_SD2_DATA3__SIM2_PORT1_PD	0x77
				MX7D_PAD_SD2_DATA2__SIM2_PORT1_SVEN	0x77
				MX7D_PAD_SD2_DATA0__SIM2_PORT1_CLK	0x73
				MX7D_PAD_SD2_CMD__SIM2_PORT1_TRXD	0x73
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX7D_PAD_UART3_RX_DATA__UART3_DCE_RX	0x7e
				MX7D_PAD_UART3_TX_DATA__UART3_DCE_TX	0x76
				MX7D_PAD_UART3_CTS_B__UART3_DCE_CTS	0x76
				MX7D_PAD_UART3_RTS_B__UART3_DCE_RTS	0x7e
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX7D_PAD_SAI2_TX_SYNC__UART4_DCE_RX	0x7e
				MX7D_PAD_SAI2_TX_BCLK__UART4_DCE_TX	0x76
				MX7D_PAD_SAI2_RX_DATA__UART4_DCE_CTS	0x76
				MX7D_PAD_SAI2_TX_DATA__UART4_DCE_RTS	0x7e
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX7D_PAD_I2C4_SCL__UART5_DCE_RX		0x7e
				MX7D_PAD_I2C4_SDA__UART5_DCE_TX		0x76
			>;
		};

		pinctrl_uart6: uart6grp {
			fsl,pins = <
				MX7D_PAD_EPDC_DATA08__UART6_DCE_RX	0x7d
				MX7D_PAD_EPDC_DATA09__UART6_DCE_TX	0x75
				MX7D_PAD_EPDC_DATA11__UART6_DCE_CTS	0x75
				MX7D_PAD_EPDC_DATA10__UART6_DCE_RTS	0x7d
			>;
		};

		pinctrl_uart7: uart7grp {
			fsl,pins = <
				MX7D_PAD_EPDC_DATA12__UART7_DCE_RX	0x7e
				MX7D_PAD_EPDC_DATA13__UART7_DCE_TX	0x76
				MX7D_PAD_EPDC_DATA15__UART7_DCE_CTS	0x76
				/* RTS is not connected */
				MX7D_PAD_EPDC_DATA14__UART7_DCE_RTS	0x7e
			>;
		};

		pinctrl_usdhc1_gpio: usdhc1grp_gpio {
			fsl,pins = <
				MX7D_PAD_SD1_WP__GPIO5_IO1		0x7c /* WP */
				MX7D_PAD_SD1_CD_B__GPIO5_IO0		0x7c /* CD */
				MX7D_PAD_GPIO1_IO08__SD1_VSELECT	0x59 /* VSELECT */
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x5e
				MX7D_PAD_SD1_CLK__SD1_CLK	0x57
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x5e
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x5e
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x5e
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x5e
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x5a
				MX7D_PAD_SD1_CLK__SD1_CLK	0x57
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x5a
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x5a
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x5a
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x5a
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x5b
				MX7D_PAD_SD1_CLK__SD1_CLK	0x57
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x5b
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x5b
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x5b
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x5b
			>;
		};
	};
};

&iomuxc_lpsr {
	imx7d-mba7 {
		pinctrl_lcdif_ctrl1: lcdifctrl1grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO02__GPIO1_IO2		0x10 /* LCD_BLT_EN */
				MX7D_PAD_GPIO1_IO03__GPIO1_IO3		0x10 /* LCD_PWR_EN */
			>;
		};

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO01__PWM1_OUT		0x50 /* LCD_CONTRAST */
			>;
		};

		pinctrl_pwm4: pwm4grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO00__PWM4_OUT		0x50
			>;
		};

		pinctrl_usbotg1: usbotg1grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO04__USB_OTG1_OC	0x3c
				MX7D_PAD_GPIO1_IO05__GPIO1_IO5		0x59
			>;
		};

		pinctrl_usbotg2: usbotg2grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO06__USB_OTG2_OC	0x3c
				MX7D_PAD_GPIO1_IO07__GPIO1_IO7		0x59
			>;
		};


		pinctrl_wdog1: wdog1grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO00__WDOD1_WDOG_B	0x30
			>;
		};
	};
};

&lcdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif_dat
		     &pinctrl_lcdif_ctrl0
		     &pinctrl_lcdif_ctrl1>;
	enable-gpio = <&gpio1 3 GPIO_ACTIVE_HIGH>;
	display = <&display0>;
	status = "disabled";

	display0: display@0 {
		bits-per-pixel = <32>; /* 32: RGB888/666 mode */
		bus-width = <24>;

		display-timings {
			native-mode = <&timing0>;
			timing0: chimei-g104-x1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hfront-porch = <75>;
				hback-porch = <10>;
				hsync-len = <255>; /* FIXME: typ < 256!*/
				vback-porch = <100>;
				vfront-porch = <10>;
				vsync-len = <38>;
				de-active = <1>;
				hsync-active = <0>;
				vsync-active = <0>;
			};
		};
	};

	display1: display@1 {
		bits-per-pixel = <32>; /* 32: RGB888/666 mode */
		bus-width = <18>;

		display-timings {
			native-mode = <&timing1>;

			/* ET0700G0DH6 + ETM0700G0DH6 + ETM0700G0BDH6 */
			timing1: 800x480p62 {
				clock-frequency = <33260000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <216>;
				hfront-porch = <40>;
				vback-porch = <35>;
				vfront-porch = <10>;
				hsync-len = <128>;
				vsync-len = <2>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <0>;
			};
		};
	};

	display2: display@2 {
		bits-per-pixel = <32>; /* 32: RGB888/666 mode */
		bus-width = <18>;

		display-timings {
			native-mode = <&timing2>;

			/* S070WS12H-O-CT21 */
			timing2: 1024x600p62 {
				clock-frequency = <51200000>;
				hactive = <1024>;
				vactive = <600>;
				hback-porch = <140>;
				hfront-porch = <140 160 180>;
				vback-porch = <20>;
				vfront-porch = <2 12 22>;
				hsync-len = <20>;
				vsync-len = <3>;
				de-active = <1>;
				pixelclk-active = <0>;
			};
		};
	};
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio5 12 GPIO_ACTIVE_LOW>;
	disable-gpio = <&gpio2 29 GPIO_ACTIVE_LOW>;
	/* power-on-gpio = <&gpio2 30 GPIO_ACTIVE_LOW>; */
	/* fsl,use-internal-clk; */
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

/* TODO: not usable, WDOG1_B */
&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "disabled";
};

&sai1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai1>;
	assigned-clocks = <&clks IMX7D_SAI1_ROOT_SRC>,
			  <&clks IMX7D_SAI1_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
	assigned-clock-rates = <0>, <36864000>;
	status = "okay";
};

&sim2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sim2_1>;
	clocks = <&clks IMX7D_SIM2_ROOT_CLK>;
	clock-names = "sim";
	assigned-clocks = <&clks IMX7D_SIM2_ROOT_CLK>;
	assigned-clock-rates = <67500000>;
	port = <0>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	assigned-clocks = <&clks IMX7D_UART3_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	assigned-clocks = <&clks IMX7D_UART4_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	assigned-clocks = <&clks IMX7D_UART5_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	status = "okay";
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	assigned-clocks = <&clks IMX7D_UART6_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	status = "okay";
};

&uart7 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart7>;
	assigned-clocks = <&clks IMX7D_UART7_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&usbh {
	status = "okay";
};

&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1>;
	vbus-supply = <&reg_usb_otg1_vbus>;
	srp-disable;
	hnp-disable;
	adp-disable;
	dr_mode = "host";
	status = "okay";
};

&usbotg2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg2>;
	vbus-supply = <&reg_usb_otg2_vbus>;
	srp-disable;
	hnp-disable;
	adp-disable;
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
	cd-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>;
	vmmc-supply = <&reg_sd1_vmmc>;
	bus-width = <4>;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog1>;
	fsl,wdog_b;
};
