Execute     source -notrace -encoding utf-8 /tools/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls opened at Tue Aug 05 17:13:49 KST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.24 sec.
Execute   apply_ini /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.c' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.c' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(12)
Execute     add_files /home/hyeon/vitis_hls/workspace/sha3_opt/fips202.c 
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.h' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.h' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(13)
Execute     add_files /home/hyeon/vitis_hls/workspace/sha3_opt/fips202.h 
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/hyeon/vitis_hls/workspace/sha3_opt/fips202_tb.c' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/hyeon/vitis_hls/workspace/sha3_opt/fips202_tb.c' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(8)
Execute     add_files -tb /home/hyeon/vitis_hls/workspace/sha3_opt/fips202_tb.c 
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/vitis_hls/workspace/sha3_opt/fips202_tb.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=sha3_256_hls' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=sha3_256_hls' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(7)
Execute     set_top sha3_256_hls 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xa7z010clg400-1I' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xa7z010clg400-1I' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(1)
Execute     set_part xa7z010clg400-1I 
Execute       create_platform xa7z010clg400-1I -board  
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xa7z010-clg400-1I'
Command       create_platform done; 13.24 sec.
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xa7z010-clg400-1I -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 13.44 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.trace_level=all' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(10)
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.wave_debug=1' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(11)
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(9)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 13.47 sec.
Execute   apply_ini /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Command   AP::init_summary_file done; 0.26 sec.
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 7.81 seconds. CPU system time: 3.45 seconds. Elapsed time: 16.58 seconds; current allocated memory: 323.086 MB.
Execute       set_directive_top sha3_256_hls -name=sha3_256_hls 
Execute       source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../fips202.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../fips202.c as C
Execute       ap_part_info -name xa7z010-clg400-1I -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../fips202.c -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xa7z010clg400-1I > /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.c.clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 3.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xa7z010clg400-1I > /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c std=gnu99 -target fpga  -directive=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/.systemc_flag -fix-errors /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.05 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c std=gnu99 -target fpga  -directive=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/all.directive.json -fix-errors /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.24 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c.clang-tidy.loop-label.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xa7z010-clg400-1I -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xa7z010clg400-1I > /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c.clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.4 seconds. CPU system time: 2.67 seconds. Elapsed time: 8.37 seconds; current allocated memory: 325.102 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.g.bc"  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/fips202.g.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.0.bc > /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.23 sec.
Execute       run_link_or_opt -opt -out /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.84 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 2.54 sec.
Execute       run_link_or_opt -opt -out /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sha3_256_hls -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sha3_256_hls -reflow-float-conversion -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.91 sec.
Execute       run_link_or_opt -out /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sha3_256_hls 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sha3_256_hls -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sha3_256_hls -mllvm -hls-db-dir -mllvm /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xa7z010clg400-1I 2> /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,294 Compile/Link /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,294 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,377 Unroll/Inline (step 1) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,377 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,253 Unroll/Inline (step 2) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,253 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,247 Unroll/Inline (step 3) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,247 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,247 Unroll/Inline (step 4) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,247 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,789 Array/Struct (step 1) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,789 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,459 Array/Struct (step 2) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,459 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,427 Array/Struct (step 3) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,427 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,427 Array/Struct (step 4) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,427 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,474 Array/Struct (step 5) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,474 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,474 Performance (step 1) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,474 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,422 Performance (step 2) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,421 Performance (step 3) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,421 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,421 Performance (step 4) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,421 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,486 HW Transforms (step 1) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,486 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,512 HW Transforms (step 2) /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,512 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
Execute       source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       ap_source done; 0.13 sec.
INFO: [HLS 214-131] Inlining function 'load64_hls' into 'keccak_absorb_once_hls' (../fips202.c:283:10)
INFO: [HLS 214-131] Inlining function 'store64_hls' into 'sha3_256_hls' (../fips202.c:327:2)
INFO: [HLS 214-291] Loop 'store_bytes' is marked as complete unroll implied by the pipeline pragma (../fips202.c:45:15)
INFO: [HLS 214-291] Loop 'load_bytes' is marked as complete unroll implied by the pipeline pragma (../fips202.c:25:17)
INFO: [HLS 214-186] Unrolling loop 'store_bytes' (../fips202.c:45:15) in function 'sha3_256_hls' completely with a factor of 8 (../fips202.c:311:0)
INFO: [HLS 214-186] Unrolling loop 'load_bytes' (../fips202.c:25:17) in function 'keccak_absorb_once_hls' completely with a factor of 8 (../fips202.c:262:0)
WARNING: [HLS 214-450] Ignore address on register port 'in' (../fips202.c:27:17)
WARNING: [HLS 214-450] Ignore address on register port 'in' (../fips202.c:294:22)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'in'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (../fips202.c:321:2)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'h'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (../fips202.c:42:9)
INFO: [HLS 214-248] Applying array_partition to 'KeccakF_RoundConstants': Complete partitioning on dimension 1. (../fips202.c:52:0)
INFO: [HLS 214-248] Applying array_partition to 's': Cyclic partitioning with factor 5 on dimension 1. (../fips202.c:318:11)
INFO: [HLS 214-248] Applying array_partition to 'h': Complete partitioning on dimension 1. (../fips202.c:311:0)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'ap_memory Interface', ignore it. (../fips202.c:313:9)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'absorb_blocks'. (../fips202.c:277:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.88 seconds. CPU system time: 1.4 seconds. Elapsed time: 18.06 seconds; current allocated memory: 327.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 327.578 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
Command         cleanup_all_models done; 0.19 sec.
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sha3_256_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.0.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.24 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 328.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.1.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.2.prechk.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 329.059 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.g.1.bc to /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.o.1.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.29 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.o.1.tmp.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute_HLS' (../fips202.c:70:1)...70 expression(s) balanced.
Command         transform done; 0.76 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 353.055 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.o.2.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.51 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.o.3.bc -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.49 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 412.254 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.63 sec.
Command     elaborate done; 30.11 sec.
Execute     ap_eval exec zip -j /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.99 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sha3_256_hls' ...
Execute       ap_set_top_model sha3_256_hls 
Execute       get_model_list sha3_256_hls -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sha3_256_hls 
Execute       preproc_iomode -model sha3_256_hls_Pipeline_extract_output 
Execute       preproc_iomode -model keccak_absorb_once_hls 
Execute       preproc_iomode -model keccak_absorb_once_hls_Pipeline_absorb_remaining 
Execute       preproc_iomode -model KeccakF1600_StatePermute_HLS 
Execute       preproc_iomode -model KeccakF1600_StatePermute_HLS_Pipeline_state_permute 
Execute       preproc_iomode -model keccak_absorb_once_hls_Pipeline_absorb_word_loop 
Execute       preproc_iomode -model keccak_absorb_once_hls_Pipeline_init_state 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list sha3_256_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: keccak_absorb_once_hls_Pipeline_init_state keccak_absorb_once_hls_Pipeline_absorb_word_loop KeccakF1600_StatePermute_HLS_Pipeline_state_permute KeccakF1600_StatePermute_HLS keccak_absorb_once_hls_Pipeline_absorb_remaining keccak_absorb_once_hls sha3_256_hls_Pipeline_extract_output sha3_256_hls
INFO-FLOW: Configuring Module : keccak_absorb_once_hls_Pipeline_init_state ...
Execute       set_default_model keccak_absorb_once_hls_Pipeline_init_state 
Execute       apply_spec_resource_limit keccak_absorb_once_hls_Pipeline_init_state 
INFO-FLOW: Configuring Module : keccak_absorb_once_hls_Pipeline_absorb_word_loop ...
Execute       set_default_model keccak_absorb_once_hls_Pipeline_absorb_word_loop 
Execute       apply_spec_resource_limit keccak_absorb_once_hls_Pipeline_absorb_word_loop 
INFO-FLOW: Configuring Module : KeccakF1600_StatePermute_HLS_Pipeline_state_permute ...
Execute       set_default_model KeccakF1600_StatePermute_HLS_Pipeline_state_permute 
Execute       apply_spec_resource_limit KeccakF1600_StatePermute_HLS_Pipeline_state_permute 
INFO-FLOW: Configuring Module : KeccakF1600_StatePermute_HLS ...
Execute       set_default_model KeccakF1600_StatePermute_HLS 
Execute       apply_spec_resource_limit KeccakF1600_StatePermute_HLS 
INFO-FLOW: Configuring Module : keccak_absorb_once_hls_Pipeline_absorb_remaining ...
Execute       set_default_model keccak_absorb_once_hls_Pipeline_absorb_remaining 
Execute       apply_spec_resource_limit keccak_absorb_once_hls_Pipeline_absorb_remaining 
INFO-FLOW: Configuring Module : keccak_absorb_once_hls ...
Execute       set_default_model keccak_absorb_once_hls 
Execute       apply_spec_resource_limit keccak_absorb_once_hls 
INFO-FLOW: Configuring Module : sha3_256_hls_Pipeline_extract_output ...
Execute       set_default_model sha3_256_hls_Pipeline_extract_output 
Execute       apply_spec_resource_limit sha3_256_hls_Pipeline_extract_output 
INFO-FLOW: Configuring Module : sha3_256_hls ...
Execute       set_default_model sha3_256_hls 
Execute       apply_spec_resource_limit sha3_256_hls 
INFO-FLOW: Model list for preprocess: keccak_absorb_once_hls_Pipeline_init_state keccak_absorb_once_hls_Pipeline_absorb_word_loop KeccakF1600_StatePermute_HLS_Pipeline_state_permute KeccakF1600_StatePermute_HLS keccak_absorb_once_hls_Pipeline_absorb_remaining keccak_absorb_once_hls sha3_256_hls_Pipeline_extract_output sha3_256_hls
INFO-FLOW: Preprocessing Module: keccak_absorb_once_hls_Pipeline_init_state ...
Execute       set_default_model keccak_absorb_once_hls_Pipeline_init_state 
Execute       cdfg_preprocess -model keccak_absorb_once_hls_Pipeline_init_state 
Execute       rtl_gen_preprocess keccak_absorb_once_hls_Pipeline_init_state 
INFO-FLOW: Preprocessing Module: keccak_absorb_once_hls_Pipeline_absorb_word_loop ...
Execute       set_default_model keccak_absorb_once_hls_Pipeline_absorb_word_loop 
Execute       cdfg_preprocess -model keccak_absorb_once_hls_Pipeline_absorb_word_loop 
Execute       rtl_gen_preprocess keccak_absorb_once_hls_Pipeline_absorb_word_loop 
INFO-FLOW: Preprocessing Module: KeccakF1600_StatePermute_HLS_Pipeline_state_permute ...
Execute       set_default_model KeccakF1600_StatePermute_HLS_Pipeline_state_permute 
Execute       cdfg_preprocess -model KeccakF1600_StatePermute_HLS_Pipeline_state_permute 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute_HLS_Pipeline_state_permute 
INFO-FLOW: Preprocessing Module: KeccakF1600_StatePermute_HLS ...
Execute       set_default_model KeccakF1600_StatePermute_HLS 
Execute       cdfg_preprocess -model KeccakF1600_StatePermute_HLS 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute_HLS 
INFO-FLOW: Preprocessing Module: keccak_absorb_once_hls_Pipeline_absorb_remaining ...
Execute       set_default_model keccak_absorb_once_hls_Pipeline_absorb_remaining 
Execute       cdfg_preprocess -model keccak_absorb_once_hls_Pipeline_absorb_remaining 
Execute       rtl_gen_preprocess keccak_absorb_once_hls_Pipeline_absorb_remaining 
INFO-FLOW: Preprocessing Module: keccak_absorb_once_hls ...
Execute       set_default_model keccak_absorb_once_hls 
Execute       cdfg_preprocess -model keccak_absorb_once_hls 
Execute       rtl_gen_preprocess keccak_absorb_once_hls 
INFO-FLOW: Preprocessing Module: sha3_256_hls_Pipeline_extract_output ...
Execute       set_default_model sha3_256_hls_Pipeline_extract_output 
Execute       cdfg_preprocess -model sha3_256_hls_Pipeline_extract_output 
Execute       rtl_gen_preprocess sha3_256_hls_Pipeline_extract_output 
INFO-FLOW: Preprocessing Module: sha3_256_hls ...
Execute       set_default_model sha3_256_hls 
Execute       cdfg_preprocess -model sha3_256_hls 
Execute       rtl_gen_preprocess sha3_256_hls 
INFO-FLOW: Model list for synthesis: keccak_absorb_once_hls_Pipeline_init_state keccak_absorb_once_hls_Pipeline_absorb_word_loop KeccakF1600_StatePermute_HLS_Pipeline_state_permute KeccakF1600_StatePermute_HLS keccak_absorb_once_hls_Pipeline_absorb_remaining keccak_absorb_once_hls sha3_256_hls_Pipeline_extract_output sha3_256_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_once_hls_Pipeline_init_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb_once_hls_Pipeline_init_state 
Execute       schedule -model keccak_absorb_once_hls_Pipeline_init_state 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_state'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_state'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.75 seconds; current allocated memory: 413.246 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_init_state.verbose.sched.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_init_state.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb_once_hls_Pipeline_init_state.
Execute       set_default_model keccak_absorb_once_hls_Pipeline_init_state 
Execute       bind -model keccak_absorb_once_hls_Pipeline_init_state 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 413.246 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_init_state.verbose.bind.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_init_state.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb_once_hls_Pipeline_init_state.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_once_hls_Pipeline_absorb_word_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb_once_hls_Pipeline_absorb_word_loop 
Execute       schedule -model keccak_absorb_once_hls_Pipeline_absorb_word_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'absorb_word_loop'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_once_hls_Pipeline_absorb_word_loop' (loop 'absorb_word_loop'): Unable to schedule 'load' operation 8 bit ('in_r_load_1', ../fips202.c:27->../fips202.c:283) on array 'in_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_once_hls_Pipeline_absorb_word_loop' (loop 'absorb_word_loop'): Unable to schedule 'load' operation 8 bit ('in_r_load_3', ../fips202.c:27->../fips202.c:283) on array 'in_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_once_hls_Pipeline_absorb_word_loop' (loop 'absorb_word_loop'): Unable to schedule 'load' operation 8 bit ('in_r_load_5', ../fips202.c:27->../fips202.c:283) on array 'in_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'absorb_word_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 413.906 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_word_loop.verbose.sched.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_word_loop.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb_once_hls_Pipeline_absorb_word_loop.
Execute       set_default_model keccak_absorb_once_hls_Pipeline_absorb_word_loop 
Execute       bind -model keccak_absorb_once_hls_Pipeline_absorb_word_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 413.906 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_word_loop.verbose.bind.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_word_loop.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb_once_hls_Pipeline_absorb_word_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute_HLS_Pipeline_state_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KeccakF1600_StatePermute_HLS_Pipeline_state_permute 
Execute       schedule -model KeccakF1600_StatePermute_HLS_Pipeline_state_permute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'state_permute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'state_permute'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.93 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.95 seconds; current allocated memory: 448.094 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS_Pipeline_state_permute.verbose.sched.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS_Pipeline_state_permute.sched.adb -f 
INFO-FLOW: Finish scheduling KeccakF1600_StatePermute_HLS_Pipeline_state_permute.
Execute       set_default_model KeccakF1600_StatePermute_HLS_Pipeline_state_permute 
Execute       bind -model KeccakF1600_StatePermute_HLS_Pipeline_state_permute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 448.094 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS_Pipeline_state_permute.verbose.bind.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS_Pipeline_state_permute.bind.adb -f 
INFO-FLOW: Finish binding KeccakF1600_StatePermute_HLS_Pipeline_state_permute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KeccakF1600_StatePermute_HLS 
Execute       schedule -model KeccakF1600_StatePermute_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 448.094 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS.verbose.sched.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling KeccakF1600_StatePermute_HLS.
Execute       set_default_model KeccakF1600_StatePermute_HLS 
Execute       bind -model KeccakF1600_StatePermute_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 448.094 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS.verbose.bind.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS.bind.adb -f 
INFO-FLOW: Finish binding KeccakF1600_StatePermute_HLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_once_hls_Pipeline_absorb_remaining' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb_once_hls_Pipeline_absorb_remaining 
Execute       schedule -model keccak_absorb_once_hls_Pipeline_absorb_remaining 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'absorb_remaining'.
WARNING: [HLS 200-880] The II Violation in module 'keccak_absorb_once_hls_Pipeline_absorb_remaining' (loop 'absorb_remaining'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('s_0_addr_write_ln294', ../fips202.c:294) of variable 'xor_ln294', ../fips202.c:294 on array 's_0' and 'load' operation 64 bit ('s_0_load', ../fips202.c:294) on array 's_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 35, loop 'absorb_remaining'
WARNING: [HLS 200-871] Estimated clock period (7.580 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'keccak_absorb_once_hls_Pipeline_absorb_remaining' consists of the following:
	'load' operation 64 bit ('s_0_load', ../fips202.c:294) on array 's_0' [45]  (2.322 ns)
	'sparsemux' operation 64 bit ('tmp_2', ../fips202.c:294) [50]  (1.946 ns)
	'xor' operation 64 bit ('xor_ln294', ../fips202.c:294) [51]  (0.990 ns)
	'store' operation 0 bit ('s_3_addr_write_ln294', ../fips202.c:294) of variable 'xor_ln294', ../fips202.c:294 on array 's_3' [54]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 448.094 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_remaining.verbose.sched.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_remaining.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb_once_hls_Pipeline_absorb_remaining.
Execute       set_default_model keccak_absorb_once_hls_Pipeline_absorb_remaining 
Execute       bind -model keccak_absorb_once_hls_Pipeline_absorb_remaining 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 448.094 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_remaining.verbose.bind.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_remaining.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb_once_hls_Pipeline_absorb_remaining.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_once_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb_once_hls 
Execute       schedule -model keccak_absorb_once_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 448.094 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls.verbose.sched.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb_once_hls.
Execute       set_default_model keccak_absorb_once_hls 
Execute       bind -model keccak_absorb_once_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 448.094 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls.verbose.bind.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb_once_hls.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hls_Pipeline_extract_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha3_256_hls_Pipeline_extract_output 
Execute       schedule -model sha3_256_hls_Pipeline_extract_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'extract_output'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'extract_output'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 448.094 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls_Pipeline_extract_output.verbose.sched.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls_Pipeline_extract_output.sched.adb -f 
INFO-FLOW: Finish scheduling sha3_256_hls_Pipeline_extract_output.
Execute       set_default_model sha3_256_hls_Pipeline_extract_output 
Execute       bind -model sha3_256_hls_Pipeline_extract_output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 448.094 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls_Pipeline_extract_output.verbose.bind.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls_Pipeline_extract_output.bind.adb -f 
INFO-FLOW: Finish binding sha3_256_hls_Pipeline_extract_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha3_256_hls 
Execute       schedule -model sha3_256_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 448.094 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.verbose.sched.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.sched.adb -f 
INFO-FLOW: Finish scheduling sha3_256_hls.
Execute       set_default_model sha3_256_hls 
Execute       bind -model sha3_256_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 448.094 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.verbose.bind.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.bind.adb -f 
INFO-FLOW: Finish binding sha3_256_hls.
Execute       get_model_list sha3_256_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess keccak_absorb_once_hls_Pipeline_init_state 
Execute       rtl_gen_preprocess keccak_absorb_once_hls_Pipeline_absorb_word_loop 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute_HLS_Pipeline_state_permute 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute_HLS 
Execute       rtl_gen_preprocess keccak_absorb_once_hls_Pipeline_absorb_remaining 
Execute       rtl_gen_preprocess keccak_absorb_once_hls 
Execute       rtl_gen_preprocess sha3_256_hls_Pipeline_extract_output 
Execute       rtl_gen_preprocess sha3_256_hls 
INFO-FLOW: Model list for RTL generation: keccak_absorb_once_hls_Pipeline_init_state keccak_absorb_once_hls_Pipeline_absorb_word_loop KeccakF1600_StatePermute_HLS_Pipeline_state_permute KeccakF1600_StatePermute_HLS keccak_absorb_once_hls_Pipeline_absorb_remaining keccak_absorb_once_hls sha3_256_hls_Pipeline_extract_output sha3_256_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_once_hls_Pipeline_init_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb_once_hls_Pipeline_init_state -top_prefix sha3_256_hls_ -sub_prefix sha3_256_hls_ -mg_file /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_init_state.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_once_hls_Pipeline_init_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 448.094 MB.
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb_once_hls_Pipeline_init_state -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/vhdl/sha3_256_hls_keccak_absorb_once_hls_Pipeline_init_state 
Execute       gen_rtl keccak_absorb_once_hls_Pipeline_init_state -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/verilog/sha3_256_hls_keccak_absorb_once_hls_Pipeline_init_state 
Execute       syn_report -csynth -model keccak_absorb_once_hls_Pipeline_init_state -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/keccak_absorb_once_hls_Pipeline_init_state_csynth.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -rtlxml -model keccak_absorb_once_hls_Pipeline_init_state -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/keccak_absorb_once_hls_Pipeline_init_state_csynth.xml 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -verbosereport -model keccak_absorb_once_hls_Pipeline_init_state -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_init_state.verbose.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -model keccak_absorb_once_hls_Pipeline_init_state -f -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_init_state.adb 
Execute       db_write -model keccak_absorb_once_hls_Pipeline_init_state -bindview -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb_once_hls_Pipeline_init_state -p /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_init_state 
Command       gen_tb_info done; 0.13 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_once_hls_Pipeline_absorb_word_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb_once_hls_Pipeline_absorb_word_loop -top_prefix sha3_256_hls_ -sub_prefix sha3_256_hls_ -mg_file /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_word_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_once_hls_Pipeline_absorb_word_loop' pipeline 'absorb_word_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_once_hls_Pipeline_absorb_word_loop'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 448.094 MB.
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb_once_hls_Pipeline_absorb_word_loop -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/vhdl/sha3_256_hls_keccak_absorb_once_hls_Pipeline_absorb_word_loop 
Execute       gen_rtl keccak_absorb_once_hls_Pipeline_absorb_word_loop -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/verilog/sha3_256_hls_keccak_absorb_once_hls_Pipeline_absorb_word_loop 
Execute       syn_report -csynth -model keccak_absorb_once_hls_Pipeline_absorb_word_loop -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/keccak_absorb_once_hls_Pipeline_absorb_word_loop_csynth.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -rtlxml -model keccak_absorb_once_hls_Pipeline_absorb_word_loop -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/keccak_absorb_once_hls_Pipeline_absorb_word_loop_csynth.xml 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -verbosereport -model keccak_absorb_once_hls_Pipeline_absorb_word_loop -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_word_loop.verbose.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -model keccak_absorb_once_hls_Pipeline_absorb_word_loop -f -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_word_loop.adb 
Execute       db_write -model keccak_absorb_once_hls_Pipeline_absorb_word_loop -bindview -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb_once_hls_Pipeline_absorb_word_loop -p /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_word_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute_HLS_Pipeline_state_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model KeccakF1600_StatePermute_HLS_Pipeline_state_permute -top_prefix sha3_256_hls_ -sub_prefix sha3_256_hls_ -mg_file /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS_Pipeline_state_permute.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KeccakF1600_StatePermute_HLS_Pipeline_state_permute' pipeline 'state_permute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_5_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute_HLS_Pipeline_state_permute'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 448.094 MB.
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.rtl_wrap.cfg.tcl 
Execute       gen_rtl KeccakF1600_StatePermute_HLS_Pipeline_state_permute -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/vhdl/sha3_256_hls_KeccakF1600_StatePermute_HLS_Pipeline_state_permute 
Execute       gen_rtl KeccakF1600_StatePermute_HLS_Pipeline_state_permute -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/verilog/sha3_256_hls_KeccakF1600_StatePermute_HLS_Pipeline_state_permute 
Execute       syn_report -csynth -model KeccakF1600_StatePermute_HLS_Pipeline_state_permute -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/KeccakF1600_StatePermute_HLS_Pipeline_state_permute_csynth.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -rtlxml -model KeccakF1600_StatePermute_HLS_Pipeline_state_permute -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/KeccakF1600_StatePermute_HLS_Pipeline_state_permute_csynth.xml 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -verbosereport -model KeccakF1600_StatePermute_HLS_Pipeline_state_permute -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS_Pipeline_state_permute.verbose.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -model KeccakF1600_StatePermute_HLS_Pipeline_state_permute -f -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS_Pipeline_state_permute.adb 
Execute       db_write -model KeccakF1600_StatePermute_HLS_Pipeline_state_permute -bindview -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KeccakF1600_StatePermute_HLS_Pipeline_state_permute -p /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS_Pipeline_state_permute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model KeccakF1600_StatePermute_HLS -top_prefix sha3_256_hls_ -sub_prefix sha3_256_hls_ -mg_file /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute_HLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.37 seconds; current allocated memory: 448.094 MB.
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.rtl_wrap.cfg.tcl 
Execute       gen_rtl KeccakF1600_StatePermute_HLS -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/vhdl/sha3_256_hls_KeccakF1600_StatePermute_HLS 
Execute       gen_rtl KeccakF1600_StatePermute_HLS -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/verilog/sha3_256_hls_KeccakF1600_StatePermute_HLS 
Execute       syn_report -csynth -model KeccakF1600_StatePermute_HLS -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/KeccakF1600_StatePermute_HLS_csynth.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -rtlxml -model KeccakF1600_StatePermute_HLS -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/KeccakF1600_StatePermute_HLS_csynth.xml 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -verbosereport -model KeccakF1600_StatePermute_HLS -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS.verbose.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -model KeccakF1600_StatePermute_HLS -f -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS.adb 
Execute       db_write -model KeccakF1600_StatePermute_HLS -bindview -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KeccakF1600_StatePermute_HLS -p /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_once_hls_Pipeline_absorb_remaining' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb_once_hls_Pipeline_absorb_remaining -top_prefix sha3_256_hls_ -sub_prefix sha3_256_hls_ -mg_file /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_remaining.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_once_hls_Pipeline_absorb_remaining' pipeline 'absorb_remaining' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_31ns_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_29ns_4ns_3_33_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_once_hls_Pipeline_absorb_remaining'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 448.094 MB.
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb_once_hls_Pipeline_absorb_remaining -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/vhdl/sha3_256_hls_keccak_absorb_once_hls_Pipeline_absorb_remaining 
Execute       gen_rtl keccak_absorb_once_hls_Pipeline_absorb_remaining -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/verilog/sha3_256_hls_keccak_absorb_once_hls_Pipeline_absorb_remaining 
Execute       syn_report -csynth -model keccak_absorb_once_hls_Pipeline_absorb_remaining -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/keccak_absorb_once_hls_Pipeline_absorb_remaining_csynth.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -rtlxml -model keccak_absorb_once_hls_Pipeline_absorb_remaining -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/keccak_absorb_once_hls_Pipeline_absorb_remaining_csynth.xml 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -verbosereport -model keccak_absorb_once_hls_Pipeline_absorb_remaining -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_remaining.verbose.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -model keccak_absorb_once_hls_Pipeline_absorb_remaining -f -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_remaining.adb 
Execute       db_write -model keccak_absorb_once_hls_Pipeline_absorb_remaining -bindview -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb_once_hls_Pipeline_absorb_remaining -p /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_remaining 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_once_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model keccak_absorb_once_hls -top_prefix sha3_256_hls_ -sub_prefix sha3_256_hls_ -mg_file /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_61ns_63ns_123_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_61ns_4ns_3_65_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_9ns_64_68_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_once_hls'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 448.094 MB.
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb_once_hls -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/vhdl/sha3_256_hls_keccak_absorb_once_hls 
Execute       gen_rtl keccak_absorb_once_hls -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/verilog/sha3_256_hls_keccak_absorb_once_hls 
Execute       syn_report -csynth -model keccak_absorb_once_hls -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/keccak_absorb_once_hls_csynth.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -rtlxml -model keccak_absorb_once_hls -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/keccak_absorb_once_hls_csynth.xml 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -verbosereport -model keccak_absorb_once_hls -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls.verbose.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -model keccak_absorb_once_hls -f -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls.adb 
Execute       db_write -model keccak_absorb_once_hls -bindview -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info keccak_absorb_once_hls -p /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hls_Pipeline_extract_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha3_256_hls_Pipeline_extract_output -top_prefix sha3_256_hls_ -sub_prefix sha3_256_hls_ -mg_file /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls_Pipeline_extract_output.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hls_Pipeline_extract_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 449.977 MB.
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha3_256_hls_Pipeline_extract_output -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/vhdl/sha3_256_hls_sha3_256_hls_Pipeline_extract_output 
Execute       gen_rtl sha3_256_hls_Pipeline_extract_output -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/verilog/sha3_256_hls_sha3_256_hls_Pipeline_extract_output 
Execute       syn_report -csynth -model sha3_256_hls_Pipeline_extract_output -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/sha3_256_hls_Pipeline_extract_output_csynth.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -rtlxml -model sha3_256_hls_Pipeline_extract_output -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/sha3_256_hls_Pipeline_extract_output_csynth.xml 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -verbosereport -model sha3_256_hls_Pipeline_extract_output -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls_Pipeline_extract_output.verbose.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -model sha3_256_hls_Pipeline_extract_output -f -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls_Pipeline_extract_output.adb 
Execute       db_write -model sha3_256_hls_Pipeline_extract_output -bindview -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha3_256_hls_Pipeline_extract_output -p /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls_Pipeline_extract_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha3_256_hls -top_prefix  -sub_prefix sha3_256_hls_ -mg_file /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/inlen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha3_256_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hls'.
INFO: [RTMG 210-278] Implementing memory 'sha3_256_hls_s_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 452.676 MB.
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha3_256_hls -istop -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/vhdl/sha3_256_hls 
Execute       gen_rtl sha3_256_hls -istop -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/verilog/sha3_256_hls 
Execute       syn_report -csynth -model sha3_256_hls -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/sha3_256_hls_csynth.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -rtlxml -model sha3_256_hls -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/sha3_256_hls_csynth.xml 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -verbosereport -model sha3_256_hls -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.verbose.rpt 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       db_write -model sha3_256_hls -f -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.adb 
Execute       db_write -model sha3_256_hls -bindview -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha3_256_hls -p /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls 
Execute       export_constraint_db -f -tool general -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.constraint.tcl 
Execute       syn_report -designview -model sha3_256_hls -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.design.xml 
Execute       syn_report -csynthDesign -model sha3_256_hls -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth.rpt -MHOut /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xa7z010-clg400-1I 
Execute           ap_family_info -name xa7z010-clg400-1I -data names 
Execute           ap_part_info -quiet -name xa7z010-clg400-1I -data family 
Execute       syn_report -wcfg -model sha3_256_hls -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sha3_256_hls -o /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.protoinst 
Execute       sc_get_clocks sha3_256_hls 
Execute       sc_get_portdomain sha3_256_hls 
INFO-FLOW: Model list for RTL component generation: keccak_absorb_once_hls_Pipeline_init_state keccak_absorb_once_hls_Pipeline_absorb_word_loop KeccakF1600_StatePermute_HLS_Pipeline_state_permute KeccakF1600_StatePermute_HLS keccak_absorb_once_hls_Pipeline_absorb_remaining keccak_absorb_once_hls sha3_256_hls_Pipeline_extract_output sha3_256_hls
INFO-FLOW: Handling components in module [keccak_absorb_once_hls_Pipeline_init_state] ... 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_init_state.compgen.tcl 
INFO-FLOW: Found component sha3_256_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha3_256_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_once_hls_Pipeline_absorb_word_loop] ... 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_word_loop.compgen.tcl 
INFO-FLOW: Found component sha3_256_hls_sparsemux_11_3_64_1_1.
INFO-FLOW: Append model sha3_256_hls_sparsemux_11_3_64_1_1
INFO-FLOW: Found component sha3_256_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha3_256_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KeccakF1600_StatePermute_HLS_Pipeline_state_permute] ... 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS_Pipeline_state_permute.compgen.tcl 
INFO-FLOW: Found component sha3_256_hls_sparsemux_25_5_64_1_1.
INFO-FLOW: Append model sha3_256_hls_sparsemux_25_5_64_1_1
INFO-FLOW: Found component sha3_256_hls_sparsemux_25_5_64_1_1.
INFO-FLOW: Append model sha3_256_hls_sparsemux_25_5_64_1_1
INFO-FLOW: Found component sha3_256_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha3_256_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KeccakF1600_StatePermute_HLS] ... 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS.compgen.tcl 
INFO-FLOW: Handling components in module [keccak_absorb_once_hls_Pipeline_absorb_remaining] ... 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_remaining.compgen.tcl 
INFO-FLOW: Found component sha3_256_hls_mul_29ns_31ns_59_2_1.
INFO-FLOW: Append model sha3_256_hls_mul_29ns_31ns_59_2_1
INFO-FLOW: Found component sha3_256_hls_urem_29ns_4ns_3_33_1.
INFO-FLOW: Append model sha3_256_hls_urem_29ns_4ns_3_33_1
INFO-FLOW: Found component sha3_256_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha3_256_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [keccak_absorb_once_hls] ... 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls.compgen.tcl 
INFO-FLOW: Found component sha3_256_hls_mul_61ns_63ns_123_5_1.
INFO-FLOW: Append model sha3_256_hls_mul_61ns_63ns_123_5_1
INFO-FLOW: Found component sha3_256_hls_urem_64ns_9ns_64_68_seq_1.
INFO-FLOW: Append model sha3_256_hls_urem_64ns_9ns_64_68_seq_1
INFO-FLOW: Found component sha3_256_hls_urem_61ns_4ns_3_65_seq_1.
INFO-FLOW: Append model sha3_256_hls_urem_61ns_4ns_3_65_seq_1
INFO-FLOW: Handling components in module [sha3_256_hls_Pipeline_extract_output] ... 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls_Pipeline_extract_output.compgen.tcl 
INFO-FLOW: Found component sha3_256_hls_sparsemux_9_2_64_1_1.
INFO-FLOW: Append model sha3_256_hls_sparsemux_9_2_64_1_1
INFO-FLOW: Found component sha3_256_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha3_256_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha3_256_hls] ... 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.compgen.tcl 
INFO-FLOW: Found component sha3_256_hls_s_RAM_AUTO_1R1W.
INFO-FLOW: Append model sha3_256_hls_s_RAM_AUTO_1R1W
INFO-FLOW: Append model keccak_absorb_once_hls_Pipeline_init_state
INFO-FLOW: Append model keccak_absorb_once_hls_Pipeline_absorb_word_loop
INFO-FLOW: Append model KeccakF1600_StatePermute_HLS_Pipeline_state_permute
INFO-FLOW: Append model KeccakF1600_StatePermute_HLS
INFO-FLOW: Append model keccak_absorb_once_hls_Pipeline_absorb_remaining
INFO-FLOW: Append model keccak_absorb_once_hls
INFO-FLOW: Append model sha3_256_hls_Pipeline_extract_output
INFO-FLOW: Append model sha3_256_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sha3_256_hls_flow_control_loop_pipe_sequential_init sha3_256_hls_sparsemux_11_3_64_1_1 sha3_256_hls_flow_control_loop_pipe_sequential_init sha3_256_hls_sparsemux_25_5_64_1_1 sha3_256_hls_sparsemux_25_5_64_1_1 sha3_256_hls_flow_control_loop_pipe_sequential_init sha3_256_hls_mul_29ns_31ns_59_2_1 sha3_256_hls_urem_29ns_4ns_3_33_1 sha3_256_hls_flow_control_loop_pipe_sequential_init sha3_256_hls_mul_61ns_63ns_123_5_1 sha3_256_hls_urem_64ns_9ns_64_68_seq_1 sha3_256_hls_urem_61ns_4ns_3_65_seq_1 sha3_256_hls_sparsemux_9_2_64_1_1 sha3_256_hls_flow_control_loop_pipe_sequential_init sha3_256_hls_s_RAM_AUTO_1R1W keccak_absorb_once_hls_Pipeline_init_state keccak_absorb_once_hls_Pipeline_absorb_word_loop KeccakF1600_StatePermute_HLS_Pipeline_state_permute KeccakF1600_StatePermute_HLS keccak_absorb_once_hls_Pipeline_absorb_remaining keccak_absorb_once_hls sha3_256_hls_Pipeline_extract_output sha3_256_hls
INFO-FLOW: Generating /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sha3_256_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha3_256_hls_sparsemux_11_3_64_1_1
INFO-FLOW: To file: write model sha3_256_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha3_256_hls_sparsemux_25_5_64_1_1
INFO-FLOW: To file: write model sha3_256_hls_sparsemux_25_5_64_1_1
INFO-FLOW: To file: write model sha3_256_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha3_256_hls_mul_29ns_31ns_59_2_1
INFO-FLOW: To file: write model sha3_256_hls_urem_29ns_4ns_3_33_1
INFO-FLOW: To file: write model sha3_256_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha3_256_hls_mul_61ns_63ns_123_5_1
INFO-FLOW: To file: write model sha3_256_hls_urem_64ns_9ns_64_68_seq_1
INFO-FLOW: To file: write model sha3_256_hls_urem_61ns_4ns_3_65_seq_1
INFO-FLOW: To file: write model sha3_256_hls_sparsemux_9_2_64_1_1
INFO-FLOW: To file: write model sha3_256_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha3_256_hls_s_RAM_AUTO_1R1W
INFO-FLOW: To file: write model keccak_absorb_once_hls_Pipeline_init_state
INFO-FLOW: To file: write model keccak_absorb_once_hls_Pipeline_absorb_word_loop
INFO-FLOW: To file: write model KeccakF1600_StatePermute_HLS_Pipeline_state_permute
INFO-FLOW: To file: write model KeccakF1600_StatePermute_HLS
INFO-FLOW: To file: write model keccak_absorb_once_hls_Pipeline_absorb_remaining
INFO-FLOW: To file: write model keccak_absorb_once_hls
INFO-FLOW: To file: write model sha3_256_hls_Pipeline_extract_output
INFO-FLOW: To file: write model sha3_256_hls
INFO-FLOW: Generating /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Command       ap_source done; 0.14 sec.
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/vhdl' dstVlogDir='/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/vlog' tclDir='/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db' modelList='sha3_256_hls_flow_control_loop_pipe_sequential_init
sha3_256_hls_sparsemux_11_3_64_1_1
sha3_256_hls_flow_control_loop_pipe_sequential_init
sha3_256_hls_sparsemux_25_5_64_1_1
sha3_256_hls_sparsemux_25_5_64_1_1
sha3_256_hls_flow_control_loop_pipe_sequential_init
sha3_256_hls_mul_29ns_31ns_59_2_1
sha3_256_hls_urem_29ns_4ns_3_33_1
sha3_256_hls_flow_control_loop_pipe_sequential_init
sha3_256_hls_mul_61ns_63ns_123_5_1
sha3_256_hls_urem_64ns_9ns_64_68_seq_1
sha3_256_hls_urem_61ns_4ns_3_65_seq_1
sha3_256_hls_sparsemux_9_2_64_1_1
sha3_256_hls_flow_control_loop_pipe_sequential_init
sha3_256_hls_s_RAM_AUTO_1R1W
keccak_absorb_once_hls_Pipeline_init_state
keccak_absorb_once_hls_Pipeline_absorb_word_loop
KeccakF1600_StatePermute_HLS_Pipeline_state_permute
KeccakF1600_StatePermute_HLS
keccak_absorb_once_hls_Pipeline_absorb_remaining
keccak_absorb_once_hls
sha3_256_hls_Pipeline_extract_output
sha3_256_hls
' expOnly='0'
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xa7z010-clg400-1I -data names -quiet 
Execute       ap_part_info -name xa7z010-clg400-1I -data info -quiet 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_init_state.compgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_word_loop.compgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS_Pipeline_state_permute.compgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS.compgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_remaining.compgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls.compgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls_Pipeline_extract_output.compgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.75 seconds; current allocated memory: 456.270 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sha3_256_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name KeccakF1600_StatePermute_HLS
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sha3_256_hls_flow_control_loop_pipe_sequential_init
sha3_256_hls_sparsemux_11_3_64_1_1
sha3_256_hls_flow_control_loop_pipe_sequential_init
sha3_256_hls_sparsemux_25_5_64_1_1
sha3_256_hls_sparsemux_25_5_64_1_1
sha3_256_hls_flow_control_loop_pipe_sequential_init
sha3_256_hls_mul_29ns_31ns_59_2_1
sha3_256_hls_urem_29ns_4ns_3_33_1
sha3_256_hls_flow_control_loop_pipe_sequential_init
sha3_256_hls_mul_61ns_63ns_123_5_1
sha3_256_hls_urem_64ns_9ns_64_68_seq_1
sha3_256_hls_urem_61ns_4ns_3_65_seq_1
sha3_256_hls_sparsemux_9_2_64_1_1
sha3_256_hls_flow_control_loop_pipe_sequential_init
sha3_256_hls_s_RAM_AUTO_1R1W
keccak_absorb_once_hls_Pipeline_init_state
keccak_absorb_once_hls_Pipeline_absorb_word_loop
KeccakF1600_StatePermute_HLS_Pipeline_state_permute
KeccakF1600_StatePermute_HLS
keccak_absorb_once_hls_Pipeline_absorb_remaining
keccak_absorb_once_hls
sha3_256_hls_Pipeline_extract_output
sha3_256_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.compgen.dataonly.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_init_state.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_word_loop.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS_Pipeline_state_permute.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/KeccakF1600_StatePermute_HLS.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls_Pipeline_absorb_remaining.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/keccak_absorb_once_hls.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls_Pipeline_extract_output.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xa7z010-clg400-1I -data names -quiet 
Execute       ap_part_info -name xa7z010-clg400-1I -data info -quiet 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/sha3_256_hls.constraint.tcl 
Execute       sc_get_clocks sha3_256_hls 
Execute       source /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST sha3_256_hls MODULE2INSTS {sha3_256_hls sha3_256_hls keccak_absorb_once_hls grp_keccak_absorb_once_hls_fu_180 keccak_absorb_once_hls_Pipeline_init_state grp_keccak_absorb_once_hls_Pipeline_init_state_fu_184 keccak_absorb_once_hls_Pipeline_absorb_remaining grp_keccak_absorb_once_hls_Pipeline_absorb_remaining_fu_198 keccak_absorb_once_hls_Pipeline_absorb_word_loop grp_keccak_absorb_once_hls_Pipeline_absorb_word_loop_fu_216 KeccakF1600_StatePermute_HLS {grp_KeccakF1600_StatePermute_HLS_fu_233 grp_KeccakF1600_StatePermute_HLS_fu_198} KeccakF1600_StatePermute_HLS_Pipeline_state_permute {grp_KeccakF1600_StatePermute_HLS_Pipeline_state_permute_fu_392 grp_KeccakF1600_StatePermute_HLS_Pipeline_state_permute_fu_392} sha3_256_hls_Pipeline_extract_output grp_sha3_256_hls_Pipeline_extract_output_fu_207} INST2MODULE {sha3_256_hls sha3_256_hls grp_keccak_absorb_once_hls_fu_180 keccak_absorb_once_hls grp_keccak_absorb_once_hls_Pipeline_init_state_fu_184 keccak_absorb_once_hls_Pipeline_init_state grp_keccak_absorb_once_hls_Pipeline_absorb_remaining_fu_198 keccak_absorb_once_hls_Pipeline_absorb_remaining grp_keccak_absorb_once_hls_Pipeline_absorb_word_loop_fu_216 keccak_absorb_once_hls_Pipeline_absorb_word_loop grp_KeccakF1600_StatePermute_HLS_fu_233 KeccakF1600_StatePermute_HLS grp_KeccakF1600_StatePermute_HLS_Pipeline_state_permute_fu_392 KeccakF1600_StatePermute_HLS_Pipeline_state_permute grp_KeccakF1600_StatePermute_HLS_fu_198 KeccakF1600_StatePermute_HLS grp_sha3_256_hls_Pipeline_extract_output_fu_207 sha3_256_hls_Pipeline_extract_output} INSTDATA {sha3_256_hls {DEPTH 1 CHILDREN {grp_keccak_absorb_once_hls_fu_180 grp_KeccakF1600_StatePermute_HLS_fu_198 grp_sha3_256_hls_Pipeline_extract_output_fu_207}} grp_keccak_absorb_once_hls_fu_180 {DEPTH 2 CHILDREN {grp_keccak_absorb_once_hls_Pipeline_init_state_fu_184 grp_keccak_absorb_once_hls_Pipeline_absorb_remaining_fu_198 grp_keccak_absorb_once_hls_Pipeline_absorb_word_loop_fu_216 grp_KeccakF1600_StatePermute_HLS_fu_233}} grp_keccak_absorb_once_hls_Pipeline_init_state_fu_184 {DEPTH 3 CHILDREN {}} grp_keccak_absorb_once_hls_Pipeline_absorb_remaining_fu_198 {DEPTH 3 CHILDREN {}} grp_keccak_absorb_once_hls_Pipeline_absorb_word_loop_fu_216 {DEPTH 3 CHILDREN {}} grp_KeccakF1600_StatePermute_HLS_fu_233 {DEPTH 3 CHILDREN grp_KeccakF1600_StatePermute_HLS_Pipeline_state_permute_fu_392} grp_KeccakF1600_StatePermute_HLS_Pipeline_state_permute_fu_392 {DEPTH 3 CHILDREN {}} grp_KeccakF1600_StatePermute_HLS_fu_198 {DEPTH 2 CHILDREN grp_KeccakF1600_StatePermute_HLS_Pipeline_state_permute_fu_392} grp_sha3_256_hls_Pipeline_extract_output_fu_207 {DEPTH 2 CHILDREN {}}} MODULEDATA {keccak_absorb_once_hls_Pipeline_init_state {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln268_fu_157_p2 SOURCE ../fips202.c:268 VARIABLE icmp_ln268 LOOP init_state BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_163_p2 SOURCE ../fips202.c:268 VARIABLE add_ln268 LOOP init_state BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_1_fu_172_p2 SOURCE ../fips202.c:268 VARIABLE add_ln268_1 LOOP init_state BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_2_fu_201_p2 SOURCE ../fips202.c:268 VARIABLE add_ln268_2 LOOP init_state BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln268_1_fu_207_p2 SOURCE ../fips202.c:268 VARIABLE icmp_ln268_1 LOOP init_state BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln268_fu_213_p3 SOURCE ../fips202.c:268 VARIABLE select_ln268 LOOP init_state BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_once_hls_Pipeline_absorb_word_loop {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln281_fu_302_p2 SOURCE ../fips202.c:281 VARIABLE icmp_ln281 LOOP absorb_word_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln281_fu_308_p2 SOURCE ../fips202.c:281 VARIABLE add_ln281 LOOP absorb_word_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln281_1_fu_317_p2 SOURCE ../fips202.c:281 VARIABLE add_ln281_1 LOOP absorb_word_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln283_fu_354_p2 SOURCE ../fips202.c:283 VARIABLE add_ln283 LOOP absorb_word_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_64_1_1_U6 SOURCE ../fips202.c:283 VARIABLE tmp LOOP absorb_word_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln283_fu_575_p2 SOURCE ../fips202.c:283 VARIABLE xor_ln283 LOOP absorb_word_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln281_2_fu_485_p2 SOURCE ../fips202.c:281 VARIABLE add_ln281_2 LOOP absorb_word_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln281_1_fu_491_p2 SOURCE ../fips202.c:281 VARIABLE icmp_ln281_1 LOOP absorb_word_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln281_fu_497_p3 SOURCE ../fips202.c:281 VARIABLE select_ln281 LOOP absorb_word_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} KeccakF1600_StatePermute_HLS_Pipeline_state_permute {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln98_fu_902_p2 SOURCE ../fips202.c:98 VARIABLE icmp_ln98 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln104_fu_983_p2 SOURCE ../fips202.c:104 VARIABLE xor_ln104 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln104_1_fu_989_p2 SOURCE ../fips202.c:104 VARIABLE xor_ln104_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln104_2_fu_995_p2 SOURCE ../fips202.c:104 VARIABLE xor_ln104_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCa_fu_1001_p2 SOURCE ../fips202.c:104 VARIABLE BCa LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln105_fu_1007_p2 SOURCE ../fips202.c:105 VARIABLE xor_ln105 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln105_1_fu_1013_p2 SOURCE ../fips202.c:105 VARIABLE xor_ln105_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln105_2_fu_1019_p2 SOURCE ../fips202.c:105 VARIABLE xor_ln105_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCe_fu_1025_p2 SOURCE ../fips202.c:105 VARIABLE BCe LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln106_fu_1031_p2 SOURCE ../fips202.c:106 VARIABLE xor_ln106 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln106_2_fu_1037_p2 SOURCE ../fips202.c:106 VARIABLE xor_ln106_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln106_1_fu_1043_p2 SOURCE ../fips202.c:106 VARIABLE xor_ln106_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCi_fu_1049_p2 SOURCE ../fips202.c:106 VARIABLE BCi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln107_fu_1055_p2 SOURCE ../fips202.c:107 VARIABLE xor_ln107 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln107_1_fu_1061_p2 SOURCE ../fips202.c:107 VARIABLE xor_ln107_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln107_2_fu_1067_p2 SOURCE ../fips202.c:107 VARIABLE xor_ln107_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCo_fu_1073_p2 SOURCE ../fips202.c:107 VARIABLE BCo LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_fu_1079_p2 SOURCE ../fips202.c:108 VARIABLE xor_ln108 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_1_fu_1085_p2 SOURCE ../fips202.c:108 VARIABLE xor_ln108_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_2_fu_1091_p2 SOURCE ../fips202.c:108 VARIABLE xor_ln108_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCu_fu_1097_p2 SOURCE ../fips202.c:108 VARIABLE BCu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Da_fu_1123_p2 SOURCE ../fips202.c:111 VARIABLE Da LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME De_fu_1149_p2 SOURCE ../fips202.c:112 VARIABLE De LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Di_fu_1175_p2 SOURCE ../fips202.c:113 VARIABLE Di LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Do_fu_1201_p2 SOURCE ../fips202.c:114 VARIABLE Do LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Du_fu_1227_p2 SOURCE ../fips202.c:115 VARIABLE Du LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aba_4_fu_1233_p2 SOURCE ../fips202.c:117 VARIABLE Aba_4 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Age_2_fu_1239_p2 SOURCE ../fips202.c:118 VARIABLE Age_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aki_2_fu_1267_p2 SOURCE ../fips202.c:119 VARIABLE Aki_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Amo_2_fu_1295_p2 SOURCE ../fips202.c:120 VARIABLE Amo_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asu_2_fu_1323_p2 SOURCE ../fips202.c:121 VARIABLE Asu_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_5_64_1_1_U15 SOURCE ../fips202.c:122 VARIABLE tmp LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln122_fu_1407_p2 SOURCE ../fips202.c:122 VARIABLE xor_ln122 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln122_fu_1413_p2 SOURCE ../fips202.c:122 VARIABLE and_ln122 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln122_1_fu_1419_p2 SOURCE ../fips202.c:122 VARIABLE xor_ln122_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eba_fu_1425_p2 SOURCE ../fips202.c:122 VARIABLE Eba LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln123_fu_1431_p2 SOURCE ../fips202.c:123 VARIABLE xor_ln123 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln123_fu_1437_p2 SOURCE ../fips202.c:123 VARIABLE and_ln123 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebe_fu_1443_p2 SOURCE ../fips202.c:123 VARIABLE Ebe LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln124_fu_1449_p2 SOURCE ../fips202.c:124 VARIABLE xor_ln124 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln124_fu_1455_p2 SOURCE ../fips202.c:124 VARIABLE and_ln124 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebi_fu_1461_p2 SOURCE ../fips202.c:124 VARIABLE Ebi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln125_fu_1467_p2 SOURCE ../fips202.c:125 VARIABLE xor_ln125 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln125_fu_1473_p2 SOURCE ../fips202.c:125 VARIABLE and_ln125 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebo_fu_1479_p2 SOURCE ../fips202.c:125 VARIABLE Ebo LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln126_fu_1485_p2 SOURCE ../fips202.c:126 VARIABLE xor_ln126 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln126_fu_1491_p2 SOURCE ../fips202.c:126 VARIABLE and_ln126 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebu_fu_1497_p2 SOURCE ../fips202.c:126 VARIABLE Ebu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abo_2_fu_1503_p2 SOURCE ../fips202.c:128 VARIABLE Abo_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Agu_2_fu_1531_p2 SOURCE ../fips202.c:129 VARIABLE Agu_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aka_2_fu_1559_p2 SOURCE ../fips202.c:130 VARIABLE Aka_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ame_2_fu_1587_p2 SOURCE ../fips202.c:131 VARIABLE Ame_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asi_2_fu_1615_p2 SOURCE ../fips202.c:132 VARIABLE Asi_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln133_fu_1643_p2 SOURCE ../fips202.c:133 VARIABLE xor_ln133 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln133_fu_1649_p2 SOURCE ../fips202.c:133 VARIABLE and_ln133 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ega_fu_1655_p2 SOURCE ../fips202.c:133 VARIABLE Ega LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln134_fu_1661_p2 SOURCE ../fips202.c:134 VARIABLE xor_ln134 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln134_fu_1667_p2 SOURCE ../fips202.c:134 VARIABLE and_ln134 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ege_fu_1673_p2 SOURCE ../fips202.c:134 VARIABLE Ege LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln135_fu_1679_p2 SOURCE ../fips202.c:135 VARIABLE xor_ln135 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln135_fu_1685_p2 SOURCE ../fips202.c:135 VARIABLE and_ln135 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Egi_fu_1691_p2 SOURCE ../fips202.c:135 VARIABLE Egi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln136_fu_1697_p2 SOURCE ../fips202.c:136 VARIABLE xor_ln136 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln136_fu_1703_p2 SOURCE ../fips202.c:136 VARIABLE and_ln136 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ego_fu_1709_p2 SOURCE ../fips202.c:136 VARIABLE Ego LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln137_fu_1715_p2 SOURCE ../fips202.c:137 VARIABLE xor_ln137 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln137_fu_1721_p2 SOURCE ../fips202.c:137 VARIABLE and_ln137 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Egu_fu_1727_p2 SOURCE ../fips202.c:137 VARIABLE Egu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abe_2_fu_1733_p2 SOURCE ../fips202.c:139 VARIABLE Abe_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Agi_2_fu_1759_p2 SOURCE ../fips202.c:140 VARIABLE Agi_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ako_2_fu_1787_p2 SOURCE ../fips202.c:141 VARIABLE Ako_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Amu_2_fu_1815_p2 SOURCE ../fips202.c:142 VARIABLE Amu_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asa_2_fu_1843_p2 SOURCE ../fips202.c:143 VARIABLE Asa_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln144_fu_1871_p2 SOURCE ../fips202.c:144 VARIABLE xor_ln144 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln144_fu_1877_p2 SOURCE ../fips202.c:144 VARIABLE and_ln144 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eka_fu_1883_p2 SOURCE ../fips202.c:144 VARIABLE Eka LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln145_fu_1889_p2 SOURCE ../fips202.c:145 VARIABLE xor_ln145 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln145_fu_1895_p2 SOURCE ../fips202.c:145 VARIABLE and_ln145 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eke_fu_1901_p2 SOURCE ../fips202.c:145 VARIABLE Eke LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln146_fu_1907_p2 SOURCE ../fips202.c:146 VARIABLE xor_ln146 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln146_fu_1913_p2 SOURCE ../fips202.c:146 VARIABLE and_ln146 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eki_fu_1919_p2 SOURCE ../fips202.c:146 VARIABLE Eki LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln147_fu_1925_p2 SOURCE ../fips202.c:147 VARIABLE xor_ln147 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln147_fu_1931_p2 SOURCE ../fips202.c:147 VARIABLE and_ln147 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eko_fu_1937_p2 SOURCE ../fips202.c:147 VARIABLE Eko LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln148_fu_1943_p2 SOURCE ../fips202.c:148 VARIABLE xor_ln148 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln148_fu_1949_p2 SOURCE ../fips202.c:148 VARIABLE and_ln148 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eku_fu_1955_p2 SOURCE ../fips202.c:148 VARIABLE Eku LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abu_2_fu_1961_p2 SOURCE ../fips202.c:150 VARIABLE Abu_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aga_2_fu_1989_p2 SOURCE ../fips202.c:151 VARIABLE Aga_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ake_2_fu_2017_p2 SOURCE ../fips202.c:152 VARIABLE Ake_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ami_2_fu_2045_p2 SOURCE ../fips202.c:153 VARIABLE Ami_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aso_2_fu_2073_p2 SOURCE ../fips202.c:154 VARIABLE Aso_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln155_fu_2101_p2 SOURCE ../fips202.c:155 VARIABLE xor_ln155 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln155_fu_2107_p2 SOURCE ../fips202.c:155 VARIABLE and_ln155 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ema_fu_2113_p2 SOURCE ../fips202.c:155 VARIABLE Ema LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln156_fu_2119_p2 SOURCE ../fips202.c:156 VARIABLE xor_ln156 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_fu_2125_p2 SOURCE ../fips202.c:156 VARIABLE and_ln156 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eme_fu_2131_p2 SOURCE ../fips202.c:156 VARIABLE Eme LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln157_fu_2137_p2 SOURCE ../fips202.c:157 VARIABLE xor_ln157 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln157_fu_2143_p2 SOURCE ../fips202.c:157 VARIABLE and_ln157 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emi_fu_2149_p2 SOURCE ../fips202.c:157 VARIABLE Emi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln158_fu_2155_p2 SOURCE ../fips202.c:158 VARIABLE xor_ln158 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln158_fu_2161_p2 SOURCE ../fips202.c:158 VARIABLE and_ln158 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emo_fu_2167_p2 SOURCE ../fips202.c:158 VARIABLE Emo LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln159_fu_2173_p2 SOURCE ../fips202.c:159 VARIABLE xor_ln159 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln159_fu_2179_p2 SOURCE ../fips202.c:159 VARIABLE and_ln159 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emu_fu_2185_p2 SOURCE ../fips202.c:159 VARIABLE Emu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abi_2_fu_2191_p2 SOURCE ../fips202.c:161 VARIABLE Abi_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ago_2_fu_2219_p2 SOURCE ../fips202.c:162 VARIABLE Ago_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aku_2_fu_2247_p2 SOURCE ../fips202.c:163 VARIABLE Aku_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ama_2_fu_2275_p2 SOURCE ../fips202.c:164 VARIABLE Ama_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ase_2_fu_2303_p2 SOURCE ../fips202.c:165 VARIABLE Ase_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln166_fu_2331_p2 SOURCE ../fips202.c:166 VARIABLE xor_ln166 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln166_fu_2337_p2 SOURCE ../fips202.c:166 VARIABLE and_ln166 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esa_fu_2343_p2 SOURCE ../fips202.c:166 VARIABLE Esa LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln167_fu_2349_p2 SOURCE ../fips202.c:167 VARIABLE xor_ln167 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln167_fu_2355_p2 SOURCE ../fips202.c:167 VARIABLE and_ln167 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ese_fu_2361_p2 SOURCE ../fips202.c:167 VARIABLE Ese LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln168_fu_2367_p2 SOURCE ../fips202.c:168 VARIABLE xor_ln168 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln168_fu_2373_p2 SOURCE ../fips202.c:168 VARIABLE and_ln168 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esi_fu_2379_p2 SOURCE ../fips202.c:168 VARIABLE Esi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln169_fu_2385_p2 SOURCE ../fips202.c:169 VARIABLE xor_ln169 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln169_fu_2391_p2 SOURCE ../fips202.c:169 VARIABLE and_ln169 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eso_fu_2397_p2 SOURCE ../fips202.c:169 VARIABLE Eso LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln170_fu_2403_p2 SOURCE ../fips202.c:170 VARIABLE xor_ln170 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln170_fu_2409_p2 SOURCE ../fips202.c:170 VARIABLE and_ln170 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esu_fu_2415_p2 SOURCE ../fips202.c:170 VARIABLE Esu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln174_fu_2421_p2 SOURCE ../fips202.c:174 VARIABLE xor_ln174 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln174_1_fu_2427_p2 SOURCE ../fips202.c:174 VARIABLE xor_ln174_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln174_2_fu_2433_p2 SOURCE ../fips202.c:174 VARIABLE xor_ln174_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCa_6_fu_2439_p2 SOURCE ../fips202.c:174 VARIABLE BCa_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln175_fu_2445_p2 SOURCE ../fips202.c:175 VARIABLE xor_ln175 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln175_1_fu_2451_p2 SOURCE ../fips202.c:175 VARIABLE xor_ln175_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln175_2_fu_2457_p2 SOURCE ../fips202.c:175 VARIABLE xor_ln175_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCe_6_fu_2463_p2 SOURCE ../fips202.c:175 VARIABLE BCe_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln176_fu_2469_p2 SOURCE ../fips202.c:176 VARIABLE xor_ln176 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln176_1_fu_2475_p2 SOURCE ../fips202.c:176 VARIABLE xor_ln176_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln176_2_fu_2481_p2 SOURCE ../fips202.c:176 VARIABLE xor_ln176_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCi_6_fu_2487_p2 SOURCE ../fips202.c:176 VARIABLE BCi_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln177_fu_2493_p2 SOURCE ../fips202.c:177 VARIABLE xor_ln177 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln177_1_fu_2499_p2 SOURCE ../fips202.c:177 VARIABLE xor_ln177_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln177_2_fu_2505_p2 SOURCE ../fips202.c:177 VARIABLE xor_ln177_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCo_6_fu_2511_p2 SOURCE ../fips202.c:177 VARIABLE BCo_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln178_fu_2517_p2 SOURCE ../fips202.c:178 VARIABLE xor_ln178 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln178_1_fu_2523_p2 SOURCE ../fips202.c:178 VARIABLE xor_ln178_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln178_2_fu_2529_p2 SOURCE ../fips202.c:178 VARIABLE xor_ln178_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCu_6_fu_2535_p2 SOURCE ../fips202.c:178 VARIABLE BCu_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Da_1_fu_2561_p2 SOURCE ../fips202.c:181 VARIABLE Da_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME De_1_fu_2946_p2 SOURCE ../fips202.c:182 VARIABLE De_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Di_1_fu_2599_p2 SOURCE ../fips202.c:183 VARIABLE Di_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Do_1_fu_2625_p2 SOURCE ../fips202.c:184 VARIABLE Do_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Du_1_fu_2957_p2 SOURCE ../fips202.c:185 VARIABLE Du_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eba_2_fu_2643_p2 SOURCE ../fips202.c:187 VARIABLE Eba_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ege_1_fu_2962_p2 SOURCE ../fips202.c:188 VARIABLE Ege_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eki_1_fu_2649_p2 SOURCE ../fips202.c:189 VARIABLE Eki_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emo_1_fu_2669_p2 SOURCE ../fips202.c:190 VARIABLE Emo_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esu_1_fu_3001_p2 SOURCE ../fips202.c:191 VARIABLE Esu_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_5_64_1_1_U16 SOURCE ../fips202.c:192 VARIABLE tmp_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln192_fu_3083_p2 SOURCE ../fips202.c:192 VARIABLE xor_ln192 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln192_fu_3089_p2 SOURCE ../fips202.c:192 VARIABLE and_ln192 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln192_1_fu_3095_p2 SOURCE ../fips202.c:192 VARIABLE xor_ln192_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aba_3_fu_3101_p2 SOURCE ../fips202.c:192 VARIABLE Aba_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln193_fu_3106_p2 SOURCE ../fips202.c:193 VARIABLE xor_ln193 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln193_fu_3112_p2 SOURCE ../fips202.c:193 VARIABLE and_ln193 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abe_3_fu_3118_p2 SOURCE ../fips202.c:193 VARIABLE Abe_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln194_fu_3124_p2 SOURCE ../fips202.c:194 VARIABLE xor_ln194 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln194_fu_3130_p2 SOURCE ../fips202.c:194 VARIABLE and_ln194 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abi_3_fu_3136_p2 SOURCE ../fips202.c:194 VARIABLE Abi_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln195_fu_3142_p2 SOURCE ../fips202.c:195 VARIABLE xor_ln195 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_fu_3148_p2 SOURCE ../fips202.c:195 VARIABLE and_ln195 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abo_3_fu_3153_p2 SOURCE ../fips202.c:195 VARIABLE Abo_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln196_fu_3159_p2 SOURCE ../fips202.c:196 VARIABLE xor_ln196 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln196_fu_3164_p2 SOURCE ../fips202.c:196 VARIABLE and_ln196 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abu_3_fu_3170_p2 SOURCE ../fips202.c:196 VARIABLE Abu_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebo_1_fu_2689_p2 SOURCE ../fips202.c:198 VARIABLE Ebo_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Egu_1_fu_3182_p2 SOURCE ../fips202.c:199 VARIABLE Egu_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eka_1_fu_2709_p2 SOURCE ../fips202.c:200 VARIABLE Eka_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eme_1_fu_3215_p2 SOURCE ../fips202.c:201 VARIABLE Eme_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esi_1_fu_2729_p2 SOURCE ../fips202.c:202 VARIABLE Esi_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln203_fu_3248_p2 SOURCE ../fips202.c:203 VARIABLE xor_ln203 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln203_fu_3254_p2 SOURCE ../fips202.c:203 VARIABLE and_ln203 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aga_3_fu_3260_p2 SOURCE ../fips202.c:203 VARIABLE Aga_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln204_fu_3266_p2 SOURCE ../fips202.c:204 VARIABLE xor_ln204 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln204_fu_3272_p2 SOURCE ../fips202.c:204 VARIABLE and_ln204 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Age_3_fu_3278_p2 SOURCE ../fips202.c:204 VARIABLE Age_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln205_fu_3284_p2 SOURCE ../fips202.c:205 VARIABLE xor_ln205 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln205_fu_3290_p2 SOURCE ../fips202.c:205 VARIABLE and_ln205 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Agi_3_fu_3296_p2 SOURCE ../fips202.c:205 VARIABLE Agi_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln206_fu_3302_p2 SOURCE ../fips202.c:206 VARIABLE xor_ln206 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln206_fu_3308_p2 SOURCE ../fips202.c:206 VARIABLE and_ln206 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ago_3_fu_3314_p2 SOURCE ../fips202.c:206 VARIABLE Ago_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln207_fu_3320_p2 SOURCE ../fips202.c:207 VARIABLE xor_ln207 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln207_fu_3326_p2 SOURCE ../fips202.c:207 VARIABLE and_ln207 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Agu_3_fu_3332_p2 SOURCE ../fips202.c:207 VARIABLE Agu_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebe_1_fu_3338_p2 SOURCE ../fips202.c:209 VARIABLE Ebe_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Egi_1_fu_2749_p2 SOURCE ../fips202.c:210 VARIABLE Egi_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eko_1_fu_2769_p2 SOURCE ../fips202.c:211 VARIABLE Eko_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emu_1_fu_3375_p2 SOURCE ../fips202.c:212 VARIABLE Emu_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esa_1_fu_2789_p2 SOURCE ../fips202.c:213 VARIABLE Esa_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln214_fu_3408_p2 SOURCE ../fips202.c:214 VARIABLE xor_ln214 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln214_fu_3414_p2 SOURCE ../fips202.c:214 VARIABLE and_ln214 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aka_3_fu_3420_p2 SOURCE ../fips202.c:214 VARIABLE Aka_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln215_fu_3426_p2 SOURCE ../fips202.c:215 VARIABLE xor_ln215 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln215_fu_3432_p2 SOURCE ../fips202.c:215 VARIABLE and_ln215 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ake_3_fu_3438_p2 SOURCE ../fips202.c:215 VARIABLE Ake_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln216_fu_3444_p2 SOURCE ../fips202.c:216 VARIABLE xor_ln216 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln216_fu_3450_p2 SOURCE ../fips202.c:216 VARIABLE and_ln216 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aki_3_fu_3456_p2 SOURCE ../fips202.c:216 VARIABLE Aki_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln217_fu_3462_p2 SOURCE ../fips202.c:217 VARIABLE xor_ln217 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln217_fu_3468_p2 SOURCE ../fips202.c:217 VARIABLE and_ln217 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ako_3_fu_3474_p2 SOURCE ../fips202.c:217 VARIABLE Ako_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln218_fu_3480_p2 SOURCE ../fips202.c:218 VARIABLE xor_ln218 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln218_fu_3486_p2 SOURCE ../fips202.c:218 VARIABLE and_ln218 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aku_3_fu_3492_p2 SOURCE ../fips202.c:218 VARIABLE Aku_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebu_1_fu_3498_p2 SOURCE ../fips202.c:220 VARIABLE Ebu_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ega_1_fu_2809_p2 SOURCE ../fips202.c:221 VARIABLE Ega_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eke_1_fu_3531_p2 SOURCE ../fips202.c:222 VARIABLE Eke_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emi_1_fu_2829_p2 SOURCE ../fips202.c:223 VARIABLE Emi_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eso_1_fu_2849_p2 SOURCE ../fips202.c:224 VARIABLE Eso_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln225_fu_3570_p2 SOURCE ../fips202.c:225 VARIABLE xor_ln225 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln225_fu_3576_p2 SOURCE ../fips202.c:225 VARIABLE and_ln225 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ama_3_fu_3582_p2 SOURCE ../fips202.c:225 VARIABLE Ama_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln226_fu_3588_p2 SOURCE ../fips202.c:226 VARIABLE xor_ln226 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln226_fu_3594_p2 SOURCE ../fips202.c:226 VARIABLE and_ln226 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ame_3_fu_3600_p2 SOURCE ../fips202.c:226 VARIABLE Ame_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln227_fu_3606_p2 SOURCE ../fips202.c:227 VARIABLE xor_ln227 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln227_fu_3612_p2 SOURCE ../fips202.c:227 VARIABLE and_ln227 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ami_3_fu_3618_p2 SOURCE ../fips202.c:227 VARIABLE Ami_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln228_fu_3624_p2 SOURCE ../fips202.c:228 VARIABLE xor_ln228 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_fu_3630_p2 SOURCE ../fips202.c:228 VARIABLE and_ln228 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Amo_3_fu_3636_p2 SOURCE ../fips202.c:228 VARIABLE Amo_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln229_fu_3642_p2 SOURCE ../fips202.c:229 VARIABLE xor_ln229 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln229_fu_3648_p2 SOURCE ../fips202.c:229 VARIABLE and_ln229 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Amu_3_fu_3654_p2 SOURCE ../fips202.c:229 VARIABLE Amu_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebi_1_fu_2869_p2 SOURCE ../fips202.c:231 VARIABLE Ebi_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ego_1_fu_2889_p2 SOURCE ../fips202.c:232 VARIABLE Ego_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eku_1_fu_3672_p2 SOURCE ../fips202.c:233 VARIABLE Eku_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ema_1_fu_2909_p2 SOURCE ../fips202.c:234 VARIABLE Ema_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ese_1_fu_3705_p2 SOURCE ../fips202.c:235 VARIABLE Ese_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln236_fu_3732_p2 SOURCE ../fips202.c:236 VARIABLE xor_ln236 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln236_fu_3738_p2 SOURCE ../fips202.c:236 VARIABLE and_ln236 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asa_3_fu_3744_p2 SOURCE ../fips202.c:236 VARIABLE Asa_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln237_fu_3750_p2 SOURCE ../fips202.c:237 VARIABLE xor_ln237 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln237_fu_3756_p2 SOURCE ../fips202.c:237 VARIABLE and_ln237 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ase_3_fu_3762_p2 SOURCE ../fips202.c:237 VARIABLE Ase_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln238_fu_3768_p2 SOURCE ../fips202.c:238 VARIABLE xor_ln238 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln238_fu_3774_p2 SOURCE ../fips202.c:238 VARIABLE and_ln238 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asi_3_fu_3780_p2 SOURCE ../fips202.c:238 VARIABLE Asi_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln239_fu_3786_p2 SOURCE ../fips202.c:239 VARIABLE xor_ln239 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln239_fu_3792_p2 SOURCE ../fips202.c:239 VARIABLE and_ln239 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aso_3_fu_3798_p2 SOURCE ../fips202.c:239 VARIABLE Aso_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln240_fu_3804_p2 SOURCE ../fips202.c:240 VARIABLE xor_ln240 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln240_fu_3810_p2 SOURCE ../fips202.c:240 VARIABLE and_ln240 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asu_3_fu_3816_p2 SOURCE ../fips202.c:240 VARIABLE Asu_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_2929_p2 SOURCE ../fips202.c:98 VARIABLE add_ln98 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} keccak_absorb_once_hls_Pipeline_absorb_remaining {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln292_fu_176_p2 SOURCE ../fips202.c:292 VARIABLE icmp_ln292 LOOP absorb_remaining BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln292_fu_181_p2 SOURCE ../fips202.c:292 VARIABLE add_ln292 LOOP absorb_remaining BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_fu_191_p2 SOURCE ../fips202.c:294 VARIABLE add_ln294 LOOP absorb_remaining BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln294_fu_262_p2 SOURCE ../fips202.c:294 VARIABLE shl_ln294 LOOP absorb_remaining BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_29ns_31ns_59_2_1_U74 SOURCE ../fips202.c:294 VARIABLE mul_ln294 LOOP absorb_remaining BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 32 OPTYPE urem PRAGMA {} RTLNAME urem_29ns_4ns_3_33_1_U75 SOURCE ../fips202.c:294 VARIABLE urem_ln294 LOOP absorb_remaining BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_64_1_1_U76 SOURCE ../fips202.c:294 VARIABLE tmp_2 LOOP absorb_remaining BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln294_fu_299_p2 SOURCE ../fips202.c:294 VARIABLE xor_ln294 LOOP absorb_remaining BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 4 BRAM 0 URAM 0}} keccak_absorb_once_hls {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln277_fu_280_p2 SOURCE ../fips202.c:277 VARIABLE icmp_ln277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME empty_fu_252_p2 SOURCE ../fips202.c:262 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln277_fu_268_p3 SOURCE ../fips202.c:277 VARIABLE select_ln277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 67 OPTYPE urem PRAGMA {} RTLNAME urem_64ns_9ns_64_68_seq_1_U88 SOURCE ../fips202.c:277 VARIABLE urem_ln277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln277_fu_285_p2 SOURCE ../fips202.c:277 VARIABLE sub_ln277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln262_fu_289_p2 SOURCE ../fips202.c:262 VARIABLE sub_ln262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln277_1_fu_297_p2 SOURCE ../fips202.c:277 VARIABLE icmp_ln277_1 LOOP absorb_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln286_fu_356_p2 SOURCE ../fips202.c:286 VARIABLE add_ln286 LOOP absorb_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_303_p2 SOURCE ../fips202.c:287 VARIABLE add_ln287 LOOP absorb_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pos_0_lcssa_sel_fu_317_p3 SOURCE ../fips202.c:277 VARIABLE pos_0_lcssa_sel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln298_fu_429_p2 SOURCE ../fips202.c:298 VARIABLE shl_ln298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_61ns_63ns_123_5_1_U87 SOURCE ../fips202.c:298 VARIABLE mul_ln298 LOOP {} BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_seq LATENCY 64 OPTYPE urem PRAGMA {} RTLNAME urem_61ns_4ns_3_65_seq_1_U89 SOURCE ../fips202.c:298 VARIABLE urem_ln298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_64_1_1_U90 SOURCE ../fips202.c:298 VARIABLE tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln298_fu_439_p2 SOURCE ../fips202.c:298 VARIABLE xor_ln298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln299_fu_457_p2 SOURCE ../fips202.c:299 VARIABLE xor_ln299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 20 BRAM 0 URAM 0}} sha3_256_hls_Pipeline_extract_output {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_64_1_1_U101 SOURCE ../fips202.c:327 VARIABLE u_assign LOOP extract_output BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_524_p2 SOURCE ../fips202.c:325 VARIABLE i LOOP extract_output BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln325_fu_530_p2 SOURCE ../fips202.c:325 VARIABLE icmp_ln325 LOOP extract_output BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} sha3_256_hls {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME s_U SOURCE ../fips202.c:318 VARIABLE s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 5 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME s_1_U SOURCE ../fips202.c:318 VARIABLE s_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 5 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME s_2_U SOURCE ../fips202.c:318 VARIABLE s_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 5 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME s_3_U SOURCE ../fips202.c:318 VARIABLE s_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 5 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME s_4_U SOURCE ../fips202.c:318 VARIABLE s_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 5 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 20 BRAM 0 URAM 0}} KeccakF1600_StatePermute_HLS {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.86 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.08 seconds; current allocated memory: 467.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sha3_256_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for sha3_256_hls.
Execute       syn_report -model sha3_256_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.93 MHz
Command     autosyn done; 6.72 sec.
Command   csynth_design done; 38.02 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
