Source Block: hdl/library/common/up_clock_mon.v@36:46@HdlIdDef
  input                   d_rst,
  input                   d_clk);

  // internal registers

  reg     [15:0]  up_count = 'd0;
  reg             up_count_toggle = 'd0;
  reg             up_count_toggle_m1 = 'd0;
  reg             up_count_toggle_m2 = 'd0;
  reg             up_count_toggle_m3 = 'd0;
  reg             d_count_toggle_m1 = 'd0;

Diff Content:
- 41   reg     [15:0]  up_count = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_clock_mon.v@37:47
  input                   d_clk);

  // internal registers

  reg     [15:0]  up_count = 'd0;
  reg             up_count_toggle = 'd0;
  reg             up_count_toggle_m1 = 'd0;
  reg             up_count_toggle_m2 = 'd0;
  reg             up_count_toggle_m3 = 'd0;
  reg             d_count_toggle_m1 = 'd0;
  reg             d_count_toggle_m2 = 'd0;

Clone Blocks 2:
hdl/library/common/up_clock_mon.v@38:48

  // internal registers

  reg     [15:0]  up_count = 'd0;
  reg             up_count_toggle = 'd0;
  reg             up_count_toggle_m1 = 'd0;
  reg             up_count_toggle_m2 = 'd0;
  reg             up_count_toggle_m3 = 'd0;
  reg             d_count_toggle_m1 = 'd0;
  reg             d_count_toggle_m2 = 'd0;
  reg             d_count_toggle_m3 = 'd0;

