
                         Lattice Mapping Report File

Design:  finalproj
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Wed Nov 19 12:53:41 2025

Design Information
------------------

Command line:   map -pdc C:/Users/ihottenrott/finalproject/pinout.pdc -i
     finalproject_top_syn.udb -o finalproject_top_map.udb -mp
     finalproject_top.mrp -hierrpt -gui -msgset
     C:/Users/ihottenrott/finalproject/promote.xml

Design Summary
--------------

   Number of slice registers:  10 out of  5280 (<1%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:            11 out of  5280 (<1%)
      Number of logic LUT4s:               1
      Number of inserted feedthru LUT4s:  10
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   7 out of 39 (18%)
      Number of IO sites used for general PIO: 7
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 7 out of 36 (19%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 7 out of 39 (18%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net cs_c: 3 loads, 0 rising, 3 falling (Driver: Port cs)
      Net sck_c: 8 loads, 8 rising, 0 falling (Driver: Port sck)
   Number of Clock Enables:  1
      Pin cs: 8 loads, 7 SLICEs (Net: cs_c)
   Number of LSRs:  1
      Net RPStoLED.LED_c_0_N_14: 3 loads, 3 SLICEs
   Top 10 highest fanout non-clock nets:
      Net RPStoLED.LED_c_0_N_14: 3 loads
      Net SIG[5]: 2 loads
      Net SIG[6]: 2 loads
      Net LED_c_0: 1 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net LED_c_1: 1 loads
      Net LED_c_2: 1 loads
      Net reset_c: 1 loads
      Net SIG[7]: 1 loads
      Net spi.SIG[1]: 1 loads
      Net spi.SIG[2]: 1 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| cs                  | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sck                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdi                 | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block spi/i9_1_lut was optimized away.
Block LED_pad[0].vhi_inst was optimized away.
Block cs_pad.vlo_inst was optimized away.

ASIC Components
---------------

Instance Name: spi/SIG_i0_i0
         Type: IOLOGIC





                                    Page 2





Constraint Summary
------------------

   Total number of constraints: 7
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 66 MB
Checksum -- map: a135fabd5ccb59a99578a28d69c6dbd1c28e9446















































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
