<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-tim-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-tim-defs.h</h1><a href="cvmx-tim-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-tim-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon tim.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_TIM_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_TIM_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_BIST_RESULT CVMX_TIM_BIST_RESULT_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_BIST_RESULT_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_BIST_RESULT not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000020ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-tim-defs_8h.html#ac7cab8b91addd894f87280533becabd6">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_BIST_RESULT (CVMX_ADD_IO_SEG(0x0001180058000020ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_DBG2 CVMX_TIM_DBG2_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_DBG2_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_DBG2 not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800580000A0ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-tim-defs_8h.html#a63d9717f42acc93c009b89fe37285f96">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_DBG2 (CVMX_ADD_IO_SEG(0x00011800580000A0ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_DBG3 CVMX_TIM_DBG3_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_DBG3_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_DBG3 not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800580000A8ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-tim-defs_8h.html#af934adbb7925645e6b9c5c391c8cc464">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_DBG3 (CVMX_ADD_IO_SEG(0x00011800580000A8ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_ECC_CFG CVMX_TIM_ECC_CFG_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_ECC_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_ECC_CFG not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000018ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-tim-defs_8h.html#a3663e3c8e326173d1e5877321d0a6c60">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_ECC_CFG (CVMX_ADD_IO_SEG(0x0001180058000018ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tim-defs_8h.html#a4af9f93669a1b08902ff555224dbc616">CVMX_TIM_ENGX_ACTIVE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00104"></a>00104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00105"></a>00105           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00106"></a>00106           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00107"></a>00107         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_ENGX_ACTIVE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00108"></a>00108     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058001000ull) + ((offset) &amp; 3) * 8;
<a name="l00109"></a>00109 }
<a name="l00110"></a>00110 <span class="preprocessor">#else</span>
<a name="l00111"></a><a class="code" href="cvmx-tim-defs_8h.html#a4af9f93669a1b08902ff555224dbc616">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_ENGX_ACTIVE(offset) (CVMX_ADD_IO_SEG(0x0001180058001000ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_FR_RN_CYCLES CVMX_TIM_FR_RN_CYCLES_FUNC()</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_FR_RN_CYCLES_FUNC(<span class="keywordtype">void</span>)
<a name="l00116"></a>00116 {
<a name="l00117"></a>00117     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00118"></a>00118         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_FR_RN_CYCLES not supported on this chip\n&quot;</span>);
<a name="l00119"></a>00119     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800580000C0ull);
<a name="l00120"></a>00120 }
<a name="l00121"></a>00121 <span class="preprocessor">#else</span>
<a name="l00122"></a><a class="code" href="cvmx-tim-defs_8h.html#a26133b3d2c4439ae9a704d1dbeb439ec">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_FR_RN_CYCLES (CVMX_ADD_IO_SEG(0x00011800580000C0ull))</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_FR_RN_GPIOS CVMX_TIM_FR_RN_GPIOS_FUNC()</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_FR_RN_GPIOS_FUNC(<span class="keywordtype">void</span>)
<a name="l00127"></a>00127 {
<a name="l00128"></a>00128     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00129"></a>00129         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_FR_RN_GPIOS not supported on this chip\n&quot;</span>);
<a name="l00130"></a>00130     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800580000C8ull);
<a name="l00131"></a>00131 }
<a name="l00132"></a>00132 <span class="preprocessor">#else</span>
<a name="l00133"></a><a class="code" href="cvmx-tim-defs_8h.html#a15c57f7b448cc52e9ef497078f6e8a92">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_FR_RN_GPIOS (CVMX_ADD_IO_SEG(0x00011800580000C8ull))</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_FR_RN_TT CVMX_TIM_FR_RN_TT_FUNC()</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_FR_RN_TT_FUNC(<span class="keywordtype">void</span>)
<a name="l00138"></a>00138 {
<a name="l00139"></a>00139     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l00140"></a>00140         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_FR_RN_TT not supported on this chip\n&quot;</span>);
<a name="l00141"></a>00141     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000010ull);
<a name="l00142"></a>00142 }
<a name="l00143"></a>00143 <span class="preprocessor">#else</span>
<a name="l00144"></a><a class="code" href="cvmx-tim-defs_8h.html#a50293c797a5521521c6bd54e5fffc32b">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_FR_RN_TT (CVMX_ADD_IO_SEG(0x0001180058000010ull))</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_GPIO_EN CVMX_TIM_GPIO_EN_FUNC()</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_GPIO_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l00149"></a>00149 {
<a name="l00150"></a>00150     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00151"></a>00151         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_GPIO_EN not supported on this chip\n&quot;</span>);
<a name="l00152"></a>00152     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000080ull);
<a name="l00153"></a>00153 }
<a name="l00154"></a>00154 <span class="preprocessor">#else</span>
<a name="l00155"></a><a class="code" href="cvmx-tim-defs_8h.html#ae4f68df7b0b88729b35dbcd5f5649be7">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_GPIO_EN (CVMX_ADD_IO_SEG(0x0001180058000080ull))</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_INT0 CVMX_TIM_INT0_FUNC()</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_INT0_FUNC(<span class="keywordtype">void</span>)
<a name="l00160"></a>00160 {
<a name="l00161"></a>00161     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00162"></a>00162         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_INT0 not supported on this chip\n&quot;</span>);
<a name="l00163"></a>00163     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000030ull);
<a name="l00164"></a>00164 }
<a name="l00165"></a>00165 <span class="preprocessor">#else</span>
<a name="l00166"></a><a class="code" href="cvmx-tim-defs_8h.html#a6758f0235069c14bf959858b822ac8c1">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_INT0 (CVMX_ADD_IO_SEG(0x0001180058000030ull))</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_INT0_EN CVMX_TIM_INT0_EN_FUNC()</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_INT0_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l00171"></a>00171 {
<a name="l00172"></a>00172     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l00173"></a>00173         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_INT0_EN not supported on this chip\n&quot;</span>);
<a name="l00174"></a>00174     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000038ull);
<a name="l00175"></a>00175 }
<a name="l00176"></a>00176 <span class="preprocessor">#else</span>
<a name="l00177"></a><a class="code" href="cvmx-tim-defs_8h.html#a81c3f41311bb1ce49c0edd81ab248a48">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_INT0_EN (CVMX_ADD_IO_SEG(0x0001180058000038ull))</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_INT0_EVENT CVMX_TIM_INT0_EVENT_FUNC()</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_INT0_EVENT_FUNC(<span class="keywordtype">void</span>)
<a name="l00182"></a>00182 {
<a name="l00183"></a>00183     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l00184"></a>00184         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_INT0_EVENT not supported on this chip\n&quot;</span>);
<a name="l00185"></a>00185     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000040ull);
<a name="l00186"></a>00186 }
<a name="l00187"></a>00187 <span class="preprocessor">#else</span>
<a name="l00188"></a><a class="code" href="cvmx-tim-defs_8h.html#a86ba47894f55b46a7c00c38fdcc11965">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_INT0_EVENT (CVMX_ADD_IO_SEG(0x0001180058000040ull))</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_INT_ECCERR CVMX_TIM_INT_ECCERR_FUNC()</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_INT_ECCERR_FUNC(<span class="keywordtype">void</span>)
<a name="l00193"></a>00193 {
<a name="l00194"></a>00194     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00195"></a>00195         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_INT_ECCERR not supported on this chip\n&quot;</span>);
<a name="l00196"></a>00196     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000060ull);
<a name="l00197"></a>00197 }
<a name="l00198"></a>00198 <span class="preprocessor">#else</span>
<a name="l00199"></a><a class="code" href="cvmx-tim-defs_8h.html#a4488c068a7253efd58469c0efa17b6f0">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_INT_ECCERR (CVMX_ADD_IO_SEG(0x0001180058000060ull))</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_INT_ECCERR_EN CVMX_TIM_INT_ECCERR_EN_FUNC()</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_INT_ECCERR_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l00204"></a>00204 {
<a name="l00205"></a>00205     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l00206"></a>00206         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_INT_ECCERR_EN not supported on this chip\n&quot;</span>);
<a name="l00207"></a>00207     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000068ull);
<a name="l00208"></a>00208 }
<a name="l00209"></a>00209 <span class="preprocessor">#else</span>
<a name="l00210"></a><a class="code" href="cvmx-tim-defs_8h.html#ac3d9223780ed7f4d60b949652d499db7">00210</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_INT_ECCERR_EN (CVMX_ADD_IO_SEG(0x0001180058000068ull))</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_INT_ECCERR_EVENT0 CVMX_TIM_INT_ECCERR_EVENT0_FUNC()</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_INT_ECCERR_EVENT0_FUNC(<span class="keywordtype">void</span>)
<a name="l00215"></a>00215 {
<a name="l00216"></a>00216     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00217"></a>00217         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_INT_ECCERR_EVENT0 not supported on this chip\n&quot;</span>);
<a name="l00218"></a>00218     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000070ull);
<a name="l00219"></a>00219 }
<a name="l00220"></a>00220 <span class="preprocessor">#else</span>
<a name="l00221"></a><a class="code" href="cvmx-tim-defs_8h.html#aaeaeabf07b61ea691591de797c9ba21e">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_INT_ECCERR_EVENT0 (CVMX_ADD_IO_SEG(0x0001180058000070ull))</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_INT_ECCERR_EVENT1 CVMX_TIM_INT_ECCERR_EVENT1_FUNC()</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_INT_ECCERR_EVENT1_FUNC(<span class="keywordtype">void</span>)
<a name="l00226"></a>00226 {
<a name="l00227"></a>00227     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00228"></a>00228         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_INT_ECCERR_EVENT1 not supported on this chip\n&quot;</span>);
<a name="l00229"></a>00229     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000078ull);
<a name="l00230"></a>00230 }
<a name="l00231"></a>00231 <span class="preprocessor">#else</span>
<a name="l00232"></a><a class="code" href="cvmx-tim-defs_8h.html#aa5f3a153096d098a3428809d3c7ccb79">00232</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_INT_ECCERR_EVENT1 (CVMX_ADD_IO_SEG(0x0001180058000078ull))</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_MEM_DEBUG0 CVMX_TIM_MEM_DEBUG0_FUNC()</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_MEM_DEBUG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00237"></a>00237 {
<a name="l00238"></a>00238     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00239"></a>00239         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_MEM_DEBUG0 not supported on this chip\n&quot;</span>);
<a name="l00240"></a>00240     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058001100ull);
<a name="l00241"></a>00241 }
<a name="l00242"></a>00242 <span class="preprocessor">#else</span>
<a name="l00243"></a><a class="code" href="cvmx-tim-defs_8h.html#abc5db11aa7b16a2344c3116ef639196a">00243</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_MEM_DEBUG0 (CVMX_ADD_IO_SEG(0x0001180058001100ull))</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_MEM_DEBUG1 CVMX_TIM_MEM_DEBUG1_FUNC()</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_MEM_DEBUG1_FUNC(<span class="keywordtype">void</span>)
<a name="l00248"></a>00248 {
<a name="l00249"></a>00249     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00250"></a>00250         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_MEM_DEBUG1 not supported on this chip\n&quot;</span>);
<a name="l00251"></a>00251     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058001108ull);
<a name="l00252"></a>00252 }
<a name="l00253"></a>00253 <span class="preprocessor">#else</span>
<a name="l00254"></a><a class="code" href="cvmx-tim-defs_8h.html#a86eb55ca5ab7af8518af63127d06e6d2">00254</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_MEM_DEBUG1 (CVMX_ADD_IO_SEG(0x0001180058001108ull))</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_MEM_DEBUG2 CVMX_TIM_MEM_DEBUG2_FUNC()</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_MEM_DEBUG2_FUNC(<span class="keywordtype">void</span>)
<a name="l00259"></a>00259 {
<a name="l00260"></a>00260     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00261"></a>00261         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_MEM_DEBUG2 not supported on this chip\n&quot;</span>);
<a name="l00262"></a>00262     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058001110ull);
<a name="l00263"></a>00263 }
<a name="l00264"></a>00264 <span class="preprocessor">#else</span>
<a name="l00265"></a><a class="code" href="cvmx-tim-defs_8h.html#aa2fa43f0ebd443e12adc5c2881230574">00265</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_MEM_DEBUG2 (CVMX_ADD_IO_SEG(0x0001180058001110ull))</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_MEM_RING0 CVMX_TIM_MEM_RING0_FUNC()</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_MEM_RING0_FUNC(<span class="keywordtype">void</span>)
<a name="l00270"></a>00270 {
<a name="l00271"></a>00271     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00272"></a>00272         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_MEM_RING0 not supported on this chip\n&quot;</span>);
<a name="l00273"></a>00273     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058001000ull);
<a name="l00274"></a>00274 }
<a name="l00275"></a>00275 <span class="preprocessor">#else</span>
<a name="l00276"></a><a class="code" href="cvmx-tim-defs_8h.html#ab3209c4f8cf9560f59ba1bbe275c4774">00276</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_MEM_RING0 (CVMX_ADD_IO_SEG(0x0001180058001000ull))</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_MEM_RING1 CVMX_TIM_MEM_RING1_FUNC()</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_MEM_RING1_FUNC(<span class="keywordtype">void</span>)
<a name="l00281"></a>00281 {
<a name="l00282"></a>00282     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00283"></a>00283         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_MEM_RING1 not supported on this chip\n&quot;</span>);
<a name="l00284"></a>00284     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058001008ull);
<a name="l00285"></a>00285 }
<a name="l00286"></a>00286 <span class="preprocessor">#else</span>
<a name="l00287"></a><a class="code" href="cvmx-tim-defs_8h.html#abcb06b6ad3bb6ab53e28f3f0cd777fb5">00287</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_MEM_RING1 (CVMX_ADD_IO_SEG(0x0001180058001008ull))</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_REG_BIST_RESULT CVMX_TIM_REG_BIST_RESULT_FUNC()</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_REG_BIST_RESULT_FUNC(<span class="keywordtype">void</span>)
<a name="l00292"></a>00292 {
<a name="l00293"></a>00293     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00294"></a>00294         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_REG_BIST_RESULT not supported on this chip\n&quot;</span>);
<a name="l00295"></a>00295     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000080ull);
<a name="l00296"></a>00296 }
<a name="l00297"></a>00297 <span class="preprocessor">#else</span>
<a name="l00298"></a><a class="code" href="cvmx-tim-defs_8h.html#ac5f0e7b4b2631953f3875b828c22ce12">00298</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_REG_BIST_RESULT (CVMX_ADD_IO_SEG(0x0001180058000080ull))</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_REG_ERROR CVMX_TIM_REG_ERROR_FUNC()</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_REG_ERROR_FUNC(<span class="keywordtype">void</span>)
<a name="l00303"></a>00303 {
<a name="l00304"></a>00304     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00305"></a>00305         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_REG_ERROR not supported on this chip\n&quot;</span>);
<a name="l00306"></a>00306     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000088ull);
<a name="l00307"></a>00307 }
<a name="l00308"></a>00308 <span class="preprocessor">#else</span>
<a name="l00309"></a><a class="code" href="cvmx-tim-defs_8h.html#a971efb17842c80c22ed3fbf87125785d">00309</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_REG_ERROR (CVMX_ADD_IO_SEG(0x0001180058000088ull))</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00311"></a><a class="code" href="cvmx-tim-defs_8h.html#ade57a274ebaa667d47fb57b810db7911">00311</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_REG_FLAGS (CVMX_ADD_IO_SEG(0x0001180058000000ull))</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_REG_INT_MASK CVMX_TIM_REG_INT_MASK_FUNC()</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_REG_INT_MASK_FUNC(<span class="keywordtype">void</span>)
<a name="l00315"></a>00315 {
<a name="l00316"></a>00316     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00317"></a>00317         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_REG_INT_MASK not supported on this chip\n&quot;</span>);
<a name="l00318"></a>00318     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000090ull);
<a name="l00319"></a>00319 }
<a name="l00320"></a>00320 <span class="preprocessor">#else</span>
<a name="l00321"></a><a class="code" href="cvmx-tim-defs_8h.html#a09ed2bfd3912d78a82e230346574246c">00321</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_REG_INT_MASK (CVMX_ADD_IO_SEG(0x0001180058000090ull))</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_REG_READ_IDX CVMX_TIM_REG_READ_IDX_FUNC()</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_TIM_REG_READ_IDX_FUNC(<span class="keywordtype">void</span>)
<a name="l00326"></a>00326 {
<a name="l00327"></a>00327     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00328"></a>00328         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_REG_READ_IDX not supported on this chip\n&quot;</span>);
<a name="l00329"></a>00329     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058000008ull);
<a name="l00330"></a>00330 }
<a name="l00331"></a>00331 <span class="preprocessor">#else</span>
<a name="l00332"></a><a class="code" href="cvmx-tim-defs_8h.html#a26536ea295fdeede1d7fb3d1b5b16946">00332</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_REG_READ_IDX (CVMX_ADD_IO_SEG(0x0001180058000008ull))</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tim-defs_8h.html#a60e0101e26a097aeb0b6a22a1fb349db">CVMX_TIM_RINGX_AURA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00336"></a>00336 {
<a name="l00337"></a>00337     <span class="keywordflow">if</span> (!(
<a name="l00338"></a>00338           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00339"></a>00339           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00340"></a>00340           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00341"></a>00341           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00342"></a>00342         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_RINGX_AURA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00343"></a>00343     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058002C00ull) + ((offset) &amp; 63) * 8;
<a name="l00344"></a>00344 }
<a name="l00345"></a>00345 <span class="preprocessor">#else</span>
<a name="l00346"></a><a class="code" href="cvmx-tim-defs_8h.html#a60e0101e26a097aeb0b6a22a1fb349db">00346</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_RINGX_AURA(offset) (CVMX_ADD_IO_SEG(0x0001180058002C00ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tim-defs_8h.html#a93ea1409f7c05e9dd71ba3eb0b3f9f15">CVMX_TIM_RINGX_CTL0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00350"></a>00350 {
<a name="l00351"></a>00351     <span class="keywordflow">if</span> (!(
<a name="l00352"></a>00352           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00353"></a>00353           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00354"></a>00354           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00355"></a>00355           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_RINGX_CTL0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058002000ull) + ((offset) &amp; 63) * 8;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-tim-defs_8h.html#a93ea1409f7c05e9dd71ba3eb0b3f9f15">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_RINGX_CTL0(offset) (CVMX_ADD_IO_SEG(0x0001180058002000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tim-defs_8h.html#ae9da67d36e277e551d3dcc18795f0894">CVMX_TIM_RINGX_CTL1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00368"></a>00368           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00369"></a>00369           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00370"></a>00370           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00371"></a>00371           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00372"></a>00372         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_RINGX_CTL1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00373"></a>00373     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058002400ull) + ((offset) &amp; 63) * 8;
<a name="l00374"></a>00374 }
<a name="l00375"></a>00375 <span class="preprocessor">#else</span>
<a name="l00376"></a><a class="code" href="cvmx-tim-defs_8h.html#ae9da67d36e277e551d3dcc18795f0894">00376</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_RINGX_CTL1(offset) (CVMX_ADD_IO_SEG(0x0001180058002400ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tim-defs_8h.html#abb8ecb698057f46190055ed88b04c28e">CVMX_TIM_RINGX_CTL2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00380"></a>00380 {
<a name="l00381"></a>00381     <span class="keywordflow">if</span> (!(
<a name="l00382"></a>00382           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00383"></a>00383           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00384"></a>00384           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00385"></a>00385           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00386"></a>00386           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00387"></a>00387         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_RINGX_CTL2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00388"></a>00388     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058002800ull) + ((offset) &amp; 63) * 8;
<a name="l00389"></a>00389 }
<a name="l00390"></a>00390 <span class="preprocessor">#else</span>
<a name="l00391"></a><a class="code" href="cvmx-tim-defs_8h.html#abb8ecb698057f46190055ed88b04c28e">00391</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_RINGX_CTL2(offset) (CVMX_ADD_IO_SEG(0x0001180058002800ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tim-defs_8h.html#a19ee69c61c56cc531c20ce35cd4d41a4">CVMX_TIM_RINGX_DBG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00395"></a>00395 {
<a name="l00396"></a>00396     <span class="keywordflow">if</span> (!(
<a name="l00397"></a>00397           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00398"></a>00398         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_RINGX_DBG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00399"></a>00399     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058003000ull) + ((offset) &amp; 63) * 8;
<a name="l00400"></a>00400 }
<a name="l00401"></a>00401 <span class="preprocessor">#else</span>
<a name="l00402"></a><a class="code" href="cvmx-tim-defs_8h.html#a19ee69c61c56cc531c20ce35cd4d41a4">00402</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_RINGX_DBG0(offset) (CVMX_ADD_IO_SEG(0x0001180058003000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tim-defs_8h.html#af1f246f7902dadcfe63b764c280ee0c1">CVMX_TIM_RINGX_DBG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00406"></a>00406 {
<a name="l00407"></a>00407     <span class="keywordflow">if</span> (!(
<a name="l00408"></a>00408           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00409"></a>00409         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_RINGX_DBG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00410"></a>00410     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058001200ull) + ((offset) &amp; 63) * 8;
<a name="l00411"></a>00411 }
<a name="l00412"></a>00412 <span class="preprocessor">#else</span>
<a name="l00413"></a><a class="code" href="cvmx-tim-defs_8h.html#af1f246f7902dadcfe63b764c280ee0c1">00413</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_RINGX_DBG1(offset) (CVMX_ADD_IO_SEG(0x0001180058001200ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-tim-defs_8h.html#acc9c45ac3c2bd11c8ff401f5e7ff4bac">CVMX_TIM_RINGX_REL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00417"></a>00417 {
<a name="l00418"></a>00418     <span class="keywordflow">if</span> (!(
<a name="l00419"></a>00419           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00420"></a>00420           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00421"></a>00421           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_TIM_RINGX_REL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180058003000ull) + ((offset) &amp; 63) * 8;
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-tim-defs_8h.html#acc9c45ac3c2bd11c8ff401f5e7ff4bac">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_TIM_RINGX_REL(offset) (CVMX_ADD_IO_SEG(0x0001180058003000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00430"></a>00430 <span class="comment">/**</span>
<a name="l00431"></a>00431 <span class="comment"> * cvmx_tim_bist_result</span>
<a name="l00432"></a>00432 <span class="comment"> *</span>
<a name="l00433"></a>00433 <span class="comment"> * This register provides access to the internal timer BIST results. Each bit is the BIST result</span>
<a name="l00434"></a>00434 <span class="comment"> * of an individual memory (per bit, 0 = pass and 1 = fail).</span>
<a name="l00435"></a>00435 <span class="comment"> */</span>
<a name="l00436"></a><a class="code" href="unioncvmx__tim__bist__result.html">00436</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__bist__result.html" title="cvmx_tim_bist_result">cvmx_tim_bist_result</a> {
<a name="l00437"></a><a class="code" href="unioncvmx__tim__bist__result.html#acc282d8883c162a2e657f6911d3760dc">00437</a>     uint64_t <a class="code" href="unioncvmx__tim__bist__result.html#acc282d8883c162a2e657f6911d3760dc">u64</a>;
<a name="l00438"></a><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html">00438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html">cvmx_tim_bist_result_s</a> {
<a name="l00439"></a>00439 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#a7caf9ba47a980bb2cd2b76c3820a9749">reserved_4_63</a>                : 60;
<a name="l00441"></a>00441     uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#af6fa1e7a46542f328f34efb4fefb98e0">tstmp_mem</a>                    : 1;  <span class="comment">/**&lt; BIST result of the time stamp memory. */</span>
<a name="l00442"></a>00442     uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#a3e8a4967f356e04a053be1292439c4f6">wqe_fifo</a>                     : 1;  <span class="comment">/**&lt; BIST result of the NCB_WQE FIFO. */</span>
<a name="l00443"></a>00443     uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#ae12d980b664084dc6de042e65ca4e844">lslr_fifo</a>                    : 1;  <span class="comment">/**&lt; BIST result of the NCB_LSLR FIFO. */</span>
<a name="l00444"></a>00444     uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#ac4af2863b4b90f4e7594ad38c1169781">rds_mem</a>                      : 1;  <span class="comment">/**&lt; BIST result of the RDS memory. */</span>
<a name="l00445"></a>00445 <span class="preprocessor">#else</span>
<a name="l00446"></a><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#ac4af2863b4b90f4e7594ad38c1169781">00446</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#ac4af2863b4b90f4e7594ad38c1169781">rds_mem</a>                      : 1;
<a name="l00447"></a><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#ae12d980b664084dc6de042e65ca4e844">00447</a>     uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#ae12d980b664084dc6de042e65ca4e844">lslr_fifo</a>                    : 1;
<a name="l00448"></a><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#a3e8a4967f356e04a053be1292439c4f6">00448</a>     uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#a3e8a4967f356e04a053be1292439c4f6">wqe_fifo</a>                     : 1;
<a name="l00449"></a><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#af6fa1e7a46542f328f34efb4fefb98e0">00449</a>     uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#af6fa1e7a46542f328f34efb4fefb98e0">tstmp_mem</a>                    : 1;
<a name="l00450"></a><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#a7caf9ba47a980bb2cd2b76c3820a9749">00450</a>     uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html#a7caf9ba47a980bb2cd2b76c3820a9749">reserved_4_63</a>                : 60;
<a name="l00451"></a>00451 <span class="preprocessor">#endif</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__bist__result.html#a2682df0976db9f5be37f8919d7138599">s</a>;
<a name="l00453"></a><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html">00453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html">cvmx_tim_bist_result_cn68xx</a> {
<a name="l00454"></a>00454 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html#ae993c7b611566953d9a0aa19a9c0f6e3">reserved_3_63</a>                : 61;
<a name="l00456"></a>00456     uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html#af3b8e4df0a15832234f8d74de38603f4">wqe_fifo</a>                     : 1;  <span class="comment">/**&lt; BIST result of the NCB_WQE FIFO (0=pass, !0=fail) */</span>
<a name="l00457"></a>00457     uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html#aaf286730a6eff7b6a6e20104dd048062">lslr_fifo</a>                    : 1;  <span class="comment">/**&lt; BIST result of the NCB_LSLR FIFO (0=pass, !0=fail) */</span>
<a name="l00458"></a>00458     uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html#a24c23672c8e24c1495384f42c3f2f5fa">rds_mem</a>                      : 1;  <span class="comment">/**&lt; BIST result of the RDS memory (0=pass, !0=fail) */</span>
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html#a24c23672c8e24c1495384f42c3f2f5fa">00460</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html#a24c23672c8e24c1495384f42c3f2f5fa">rds_mem</a>                      : 1;
<a name="l00461"></a><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html#aaf286730a6eff7b6a6e20104dd048062">00461</a>     uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html#aaf286730a6eff7b6a6e20104dd048062">lslr_fifo</a>                    : 1;
<a name="l00462"></a><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html#af3b8e4df0a15832234f8d74de38603f4">00462</a>     uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html#af3b8e4df0a15832234f8d74de38603f4">wqe_fifo</a>                     : 1;
<a name="l00463"></a><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html#ae993c7b611566953d9a0aa19a9c0f6e3">00463</a>     uint64_t <a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html#ae993c7b611566953d9a0aa19a9c0f6e3">reserved_3_63</a>                : 61;
<a name="l00464"></a>00464 <span class="preprocessor">#endif</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__bist__result.html#a5bc6d1d2bf0d2bd43fc6fa0b8567cba4">cn68xx</a>;
<a name="l00466"></a><a class="code" href="unioncvmx__tim__bist__result.html#aa2b1b8ea018d25601a44f372f1cc9ad9">00466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__cn68xx.html">cvmx_tim_bist_result_cn68xx</a>    <a class="code" href="unioncvmx__tim__bist__result.html#aa2b1b8ea018d25601a44f372f1cc9ad9">cn68xxp1</a>;
<a name="l00467"></a><a class="code" href="unioncvmx__tim__bist__result.html#a66fea9c923ee467e84cdb7b2c293421c">00467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html">cvmx_tim_bist_result_s</a>         <a class="code" href="unioncvmx__tim__bist__result.html#a66fea9c923ee467e84cdb7b2c293421c">cn73xx</a>;
<a name="l00468"></a><a class="code" href="unioncvmx__tim__bist__result.html#a35ef506017ec0e4cb3943d8e5d80ccd1">00468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html">cvmx_tim_bist_result_s</a>         <a class="code" href="unioncvmx__tim__bist__result.html#a35ef506017ec0e4cb3943d8e5d80ccd1">cn78xx</a>;
<a name="l00469"></a><a class="code" href="unioncvmx__tim__bist__result.html#a33e8aa0d246d4a5cba5a1e05a344ae06">00469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html">cvmx_tim_bist_result_s</a>         <a class="code" href="unioncvmx__tim__bist__result.html#a33e8aa0d246d4a5cba5a1e05a344ae06">cn78xxp1</a>;
<a name="l00470"></a><a class="code" href="unioncvmx__tim__bist__result.html#a9520223723fba4abc84e7225d14c51b7">00470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__bist__result_1_1cvmx__tim__bist__result__s.html">cvmx_tim_bist_result_s</a>         <a class="code" href="unioncvmx__tim__bist__result.html#a9520223723fba4abc84e7225d14c51b7">cnf75xx</a>;
<a name="l00471"></a>00471 };
<a name="l00472"></a><a class="code" href="cvmx-tim-defs_8h.html#a2f58f9be974d4049115ab07f34412207">00472</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__bist__result.html" title="cvmx_tim_bist_result">cvmx_tim_bist_result</a> <a class="code" href="unioncvmx__tim__bist__result.html" title="cvmx_tim_bist_result">cvmx_tim_bist_result_t</a>;
<a name="l00473"></a>00473 <span class="comment"></span>
<a name="l00474"></a>00474 <span class="comment">/**</span>
<a name="l00475"></a>00475 <span class="comment"> * cvmx_tim_dbg2</span>
<a name="l00476"></a>00476 <span class="comment"> */</span>
<a name="l00477"></a><a class="code" href="unioncvmx__tim__dbg2.html">00477</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__dbg2.html" title="cvmx_tim_dbg2">cvmx_tim_dbg2</a> {
<a name="l00478"></a><a class="code" href="unioncvmx__tim__dbg2.html#a1713ee5d121b9115781a029e32681996">00478</a>     uint64_t <a class="code" href="unioncvmx__tim__dbg2.html#a1713ee5d121b9115781a029e32681996">u64</a>;
<a name="l00479"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html">00479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html">cvmx_tim_dbg2_s</a> {
<a name="l00480"></a>00480 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a29e228896057e198d42fba4c209f33d3">mem_alloc_reg</a>                : 8;  <span class="comment">/**&lt; IOI load memory allocation status. */</span>
<a name="l00482"></a>00482     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a72d96a34bff233db71e2d8e1cb98c955">reserved_46_55</a>               : 10;
<a name="l00483"></a>00483     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a5cec90eb1862c35f95fc9c857fe3236a">rwf_fifo_level</a>               : 6;  <span class="comment">/**&lt; IOI requests FIFO level. */</span>
<a name="l00484"></a>00484     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a04bcb269d4eb7fd6d05fad66517ef3fd">wqe_fifo_level</a>               : 8;  <span class="comment">/**&lt; IOI WQE LD FIFO level. */</span>
<a name="l00485"></a>00485     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#afea82c2381a4bc05370323d89ac4bddb">reserved_16_31</a>               : 16;
<a name="l00486"></a>00486     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a13a6a5de08bcc8b47f33af5b06d00359">fsm3_state</a>                   : 4;  <span class="comment">/**&lt; FSM 3 current state. */</span>
<a name="l00487"></a>00487     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#aa6feb98c0495264bd45ba6ce6e16a925">fsm2_state</a>                   : 4;  <span class="comment">/**&lt; FSM 2 current state. */</span>
<a name="l00488"></a>00488     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#ad441b4669c3187573326c0690af3da7d">fsm1_state</a>                   : 4;  <span class="comment">/**&lt; FSM 1 current state. */</span>
<a name="l00489"></a>00489     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a0c74d5bcdd303cb21942ee69de97df0b">fsm0_state</a>                   : 4;  <span class="comment">/**&lt; FSM 0 current state. */</span>
<a name="l00490"></a>00490 <span class="preprocessor">#else</span>
<a name="l00491"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a0c74d5bcdd303cb21942ee69de97df0b">00491</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a0c74d5bcdd303cb21942ee69de97df0b">fsm0_state</a>                   : 4;
<a name="l00492"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#ad441b4669c3187573326c0690af3da7d">00492</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#ad441b4669c3187573326c0690af3da7d">fsm1_state</a>                   : 4;
<a name="l00493"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#aa6feb98c0495264bd45ba6ce6e16a925">00493</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#aa6feb98c0495264bd45ba6ce6e16a925">fsm2_state</a>                   : 4;
<a name="l00494"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a13a6a5de08bcc8b47f33af5b06d00359">00494</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a13a6a5de08bcc8b47f33af5b06d00359">fsm3_state</a>                   : 4;
<a name="l00495"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#afea82c2381a4bc05370323d89ac4bddb">00495</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#afea82c2381a4bc05370323d89ac4bddb">reserved_16_31</a>               : 16;
<a name="l00496"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a04bcb269d4eb7fd6d05fad66517ef3fd">00496</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a04bcb269d4eb7fd6d05fad66517ef3fd">wqe_fifo_level</a>               : 8;
<a name="l00497"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a5cec90eb1862c35f95fc9c857fe3236a">00497</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a5cec90eb1862c35f95fc9c857fe3236a">rwf_fifo_level</a>               : 6;
<a name="l00498"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a72d96a34bff233db71e2d8e1cb98c955">00498</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a72d96a34bff233db71e2d8e1cb98c955">reserved_46_55</a>               : 10;
<a name="l00499"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a29e228896057e198d42fba4c209f33d3">00499</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__s.html#a29e228896057e198d42fba4c209f33d3">mem_alloc_reg</a>                : 8;
<a name="l00500"></a>00500 <span class="preprocessor">#endif</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__dbg2.html#aec62590a67ef74c4ac4cdc0d52a5812e">s</a>;
<a name="l00502"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html">00502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html">cvmx_tim_dbg2_cn68xx</a> {
<a name="l00503"></a>00503 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a2575f9589a8be1cb90e5af76f163b887">mem_alloc_reg</a>                : 8;  <span class="comment">/**&lt; NCB Load Memory Allocation status */</span>
<a name="l00505"></a>00505     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#ae3e709a18ee150efccf45fbef709dbe9">reserved_51_55</a>               : 5;
<a name="l00506"></a>00506     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a2b97bc89491bf79c4467c31d518c6e79">gnt_fifo_level</a>               : 3;  <span class="comment">/**&lt; NCB GRANT FIFO level */</span>
<a name="l00507"></a>00507     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a0038a58ada0f438730a7eb697658bb4d">reserved_45_47</a>               : 3;
<a name="l00508"></a>00508     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#ac5f2904768369fee28e7612d3408c32e">rwf_fifo_level</a>               : 5;  <span class="comment">/**&lt; NCB requests FIFO level */</span>
<a name="l00509"></a>00509     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#aeac29a367edd63e0491e046524727c33">wqe_fifo_level</a>               : 8;  <span class="comment">/**&lt; NCB WQE LD FIFO level */</span>
<a name="l00510"></a>00510     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a5cfad6b0d92a39d9779e64fda17e8c90">reserved_16_31</a>               : 16;
<a name="l00511"></a>00511     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#adcf1aec7009b6b14cab4e991c3f55d59">fsm3_state</a>                   : 4;  <span class="comment">/**&lt; FSM 3 current state */</span>
<a name="l00512"></a>00512     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a17715a026ca4fed054ee598493d16419">fsm2_state</a>                   : 4;  <span class="comment">/**&lt; FSM 2 current state */</span>
<a name="l00513"></a>00513     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a4aa08beaaa424e34bdca6515d8356ea7">fsm1_state</a>                   : 4;  <span class="comment">/**&lt; FSM 1 current state */</span>
<a name="l00514"></a>00514     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#aefdffca24809c74a98b3851ab288ab0e">fsm0_state</a>                   : 4;  <span class="comment">/**&lt; FSM 0 current state */</span>
<a name="l00515"></a>00515 <span class="preprocessor">#else</span>
<a name="l00516"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#aefdffca24809c74a98b3851ab288ab0e">00516</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#aefdffca24809c74a98b3851ab288ab0e">fsm0_state</a>                   : 4;
<a name="l00517"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a4aa08beaaa424e34bdca6515d8356ea7">00517</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a4aa08beaaa424e34bdca6515d8356ea7">fsm1_state</a>                   : 4;
<a name="l00518"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a17715a026ca4fed054ee598493d16419">00518</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a17715a026ca4fed054ee598493d16419">fsm2_state</a>                   : 4;
<a name="l00519"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#adcf1aec7009b6b14cab4e991c3f55d59">00519</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#adcf1aec7009b6b14cab4e991c3f55d59">fsm3_state</a>                   : 4;
<a name="l00520"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a5cfad6b0d92a39d9779e64fda17e8c90">00520</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a5cfad6b0d92a39d9779e64fda17e8c90">reserved_16_31</a>               : 16;
<a name="l00521"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#aeac29a367edd63e0491e046524727c33">00521</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#aeac29a367edd63e0491e046524727c33">wqe_fifo_level</a>               : 8;
<a name="l00522"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#ac5f2904768369fee28e7612d3408c32e">00522</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#ac5f2904768369fee28e7612d3408c32e">rwf_fifo_level</a>               : 5;
<a name="l00523"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a0038a58ada0f438730a7eb697658bb4d">00523</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a0038a58ada0f438730a7eb697658bb4d">reserved_45_47</a>               : 3;
<a name="l00524"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a2b97bc89491bf79c4467c31d518c6e79">00524</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a2b97bc89491bf79c4467c31d518c6e79">gnt_fifo_level</a>               : 3;
<a name="l00525"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#ae3e709a18ee150efccf45fbef709dbe9">00525</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#ae3e709a18ee150efccf45fbef709dbe9">reserved_51_55</a>               : 5;
<a name="l00526"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a2575f9589a8be1cb90e5af76f163b887">00526</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html#a2575f9589a8be1cb90e5af76f163b887">mem_alloc_reg</a>                : 8;
<a name="l00527"></a>00527 <span class="preprocessor">#endif</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__dbg2.html#a007fb9ab47579441af63054180a06a41">cn68xx</a>;
<a name="l00529"></a><a class="code" href="unioncvmx__tim__dbg2.html#a8c3be1ba74257b36107af2c7e0788671">00529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn68xx.html">cvmx_tim_dbg2_cn68xx</a>           <a class="code" href="unioncvmx__tim__dbg2.html#a8c3be1ba74257b36107af2c7e0788671">cn68xxp1</a>;
<a name="l00530"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html">00530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html">cvmx_tim_dbg2_cn73xx</a> {
<a name="l00531"></a>00531 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a2e7b11409f823241eb256b1308b36912">mem_alloc_reg</a>                : 8;  <span class="comment">/**&lt; IOI load memory allocation status. */</span>
<a name="l00533"></a>00533     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#ab749337d010ba341eb44a5d6c2d5a5b8">reserved_53_55</a>               : 3;
<a name="l00534"></a>00534     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#aa2eae687f90ea5f569ccd005f13cb6e8">gnt_fifo_level</a>               : 4;  <span class="comment">/**&lt; IOI grant FIFO level. */</span>
<a name="l00535"></a>00535     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a8cf21099988c9c1870ccc2b1f0a73c29">fpa_fifo_level</a>               : 3;  <span class="comment">/**&lt; FPA FIFO level. */</span>
<a name="l00536"></a>00536     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a2b3592b9f1db9e2d6668936a21d4f96d">rwf_fifo_level</a>               : 6;  <span class="comment">/**&lt; IOI requests FIFO level. */</span>
<a name="l00537"></a>00537     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a98dd946278101871c383b495f5ab5b20">wqe_fifo_level</a>               : 8;  <span class="comment">/**&lt; IOI WQE LD FIFO level. */</span>
<a name="l00538"></a>00538     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#ab7230f28780c08c2861531f6d5c660f2">reserved_16_31</a>               : 16;
<a name="l00539"></a>00539     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a061de5e6cddbe160a2134f847dc0edfd">fsm3_state</a>                   : 4;  <span class="comment">/**&lt; FSM 3 current state. */</span>
<a name="l00540"></a>00540     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a96729472884b33c73c7be14d48a73be6">fsm2_state</a>                   : 4;  <span class="comment">/**&lt; FSM 2 current state. */</span>
<a name="l00541"></a>00541     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#aed4ed57d5a8e299b02e8173e0e96c8bb">fsm1_state</a>                   : 4;  <span class="comment">/**&lt; FSM 1 current state. */</span>
<a name="l00542"></a>00542     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#aedeca5a94d30c49820637bb536e3e6f6">fsm0_state</a>                   : 4;  <span class="comment">/**&lt; FSM 0 current state. */</span>
<a name="l00543"></a>00543 <span class="preprocessor">#else</span>
<a name="l00544"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#aedeca5a94d30c49820637bb536e3e6f6">00544</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#aedeca5a94d30c49820637bb536e3e6f6">fsm0_state</a>                   : 4;
<a name="l00545"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#aed4ed57d5a8e299b02e8173e0e96c8bb">00545</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#aed4ed57d5a8e299b02e8173e0e96c8bb">fsm1_state</a>                   : 4;
<a name="l00546"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a96729472884b33c73c7be14d48a73be6">00546</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a96729472884b33c73c7be14d48a73be6">fsm2_state</a>                   : 4;
<a name="l00547"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a061de5e6cddbe160a2134f847dc0edfd">00547</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a061de5e6cddbe160a2134f847dc0edfd">fsm3_state</a>                   : 4;
<a name="l00548"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#ab7230f28780c08c2861531f6d5c660f2">00548</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#ab7230f28780c08c2861531f6d5c660f2">reserved_16_31</a>               : 16;
<a name="l00549"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a98dd946278101871c383b495f5ab5b20">00549</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a98dd946278101871c383b495f5ab5b20">wqe_fifo_level</a>               : 8;
<a name="l00550"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a2b3592b9f1db9e2d6668936a21d4f96d">00550</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a2b3592b9f1db9e2d6668936a21d4f96d">rwf_fifo_level</a>               : 6;
<a name="l00551"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a8cf21099988c9c1870ccc2b1f0a73c29">00551</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a8cf21099988c9c1870ccc2b1f0a73c29">fpa_fifo_level</a>               : 3;
<a name="l00552"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#aa2eae687f90ea5f569ccd005f13cb6e8">00552</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#aa2eae687f90ea5f569ccd005f13cb6e8">gnt_fifo_level</a>               : 4;
<a name="l00553"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#ab749337d010ba341eb44a5d6c2d5a5b8">00553</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#ab749337d010ba341eb44a5d6c2d5a5b8">reserved_53_55</a>               : 3;
<a name="l00554"></a><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a2e7b11409f823241eb256b1308b36912">00554</a>     uint64_t <a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html#a2e7b11409f823241eb256b1308b36912">mem_alloc_reg</a>                : 8;
<a name="l00555"></a>00555 <span class="preprocessor">#endif</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__dbg2.html#a739fd95ebcf78ffe1d21d39fc4d8b0e7">cn73xx</a>;
<a name="l00557"></a><a class="code" href="unioncvmx__tim__dbg2.html#a5be40a5a810ce3ad52904e43461ccec7">00557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html">cvmx_tim_dbg2_cn73xx</a>           <a class="code" href="unioncvmx__tim__dbg2.html#a5be40a5a810ce3ad52904e43461ccec7">cn78xx</a>;
<a name="l00558"></a><a class="code" href="unioncvmx__tim__dbg2.html#a8e4e3ac455af5b09d425502bc23f2013">00558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html">cvmx_tim_dbg2_cn73xx</a>           <a class="code" href="unioncvmx__tim__dbg2.html#a8e4e3ac455af5b09d425502bc23f2013">cn78xxp1</a>;
<a name="l00559"></a><a class="code" href="unioncvmx__tim__dbg2.html#aa9812bc6e6d06e50e5f0e5292a3aea9f">00559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__dbg2_1_1cvmx__tim__dbg2__cn73xx.html">cvmx_tim_dbg2_cn73xx</a>           <a class="code" href="unioncvmx__tim__dbg2.html#aa9812bc6e6d06e50e5f0e5292a3aea9f">cnf75xx</a>;
<a name="l00560"></a>00560 };
<a name="l00561"></a><a class="code" href="cvmx-tim-defs_8h.html#ab01413c019dd964592a4e16c56364d38">00561</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__dbg2.html" title="cvmx_tim_dbg2">cvmx_tim_dbg2</a> <a class="code" href="unioncvmx__tim__dbg2.html" title="cvmx_tim_dbg2">cvmx_tim_dbg2_t</a>;
<a name="l00562"></a>00562 <span class="comment"></span>
<a name="l00563"></a>00563 <span class="comment">/**</span>
<a name="l00564"></a>00564 <span class="comment"> * cvmx_tim_dbg3</span>
<a name="l00565"></a>00565 <span class="comment"> */</span>
<a name="l00566"></a><a class="code" href="unioncvmx__tim__dbg3.html">00566</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__dbg3.html" title="cvmx_tim_dbg3">cvmx_tim_dbg3</a> {
<a name="l00567"></a><a class="code" href="unioncvmx__tim__dbg3.html#ad35fb815f5edd9e90d0bfd59665de908">00567</a>     uint64_t <a class="code" href="unioncvmx__tim__dbg3.html#ad35fb815f5edd9e90d0bfd59665de908">u64</a>;
<a name="l00568"></a><a class="code" href="structcvmx__tim__dbg3_1_1cvmx__tim__dbg3__s.html">00568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__dbg3_1_1cvmx__tim__dbg3__s.html">cvmx_tim_dbg3_s</a> {
<a name="l00569"></a>00569 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00570"></a>00570 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__dbg3_1_1cvmx__tim__dbg3__s.html#a1c5ac68141d90e27c92afcbacf1ad18b">rings_pending_vec</a>            : 64; <span class="comment">/**&lt; Pending rings vector. Indicates which ring in TIM are pending traversal. Bit 0 represents</span>
<a name="l00571"></a>00571 <span class="comment">                                                         ring 0 while bit 63 represents ring 63. */</span>
<a name="l00572"></a>00572 <span class="preprocessor">#else</span>
<a name="l00573"></a><a class="code" href="structcvmx__tim__dbg3_1_1cvmx__tim__dbg3__s.html#a1c5ac68141d90e27c92afcbacf1ad18b">00573</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__dbg3_1_1cvmx__tim__dbg3__s.html#a1c5ac68141d90e27c92afcbacf1ad18b">rings_pending_vec</a>            : 64;
<a name="l00574"></a>00574 <span class="preprocessor">#endif</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__dbg3.html#a923b433d89009f1c83a4e4a803fb6302">s</a>;
<a name="l00576"></a><a class="code" href="unioncvmx__tim__dbg3.html#a7727cb9e1203630127c360795c1957da">00576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__dbg3_1_1cvmx__tim__dbg3__s.html">cvmx_tim_dbg3_s</a>                <a class="code" href="unioncvmx__tim__dbg3.html#a7727cb9e1203630127c360795c1957da">cn68xx</a>;
<a name="l00577"></a><a class="code" href="unioncvmx__tim__dbg3.html#a685fe92ff0f92505d62877d0aa50c7f6">00577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__dbg3_1_1cvmx__tim__dbg3__s.html">cvmx_tim_dbg3_s</a>                <a class="code" href="unioncvmx__tim__dbg3.html#a685fe92ff0f92505d62877d0aa50c7f6">cn68xxp1</a>;
<a name="l00578"></a><a class="code" href="unioncvmx__tim__dbg3.html#a0fdca18f3f9b18d5a99046ce978ceb71">00578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__dbg3_1_1cvmx__tim__dbg3__s.html">cvmx_tim_dbg3_s</a>                <a class="code" href="unioncvmx__tim__dbg3.html#a0fdca18f3f9b18d5a99046ce978ceb71">cn73xx</a>;
<a name="l00579"></a><a class="code" href="unioncvmx__tim__dbg3.html#a7e950fdb396476bf2add32a4564dc3d1">00579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__dbg3_1_1cvmx__tim__dbg3__s.html">cvmx_tim_dbg3_s</a>                <a class="code" href="unioncvmx__tim__dbg3.html#a7e950fdb396476bf2add32a4564dc3d1">cn78xx</a>;
<a name="l00580"></a><a class="code" href="unioncvmx__tim__dbg3.html#ac4f3b110dcafbac0dcbe32b3dc3533fc">00580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__dbg3_1_1cvmx__tim__dbg3__s.html">cvmx_tim_dbg3_s</a>                <a class="code" href="unioncvmx__tim__dbg3.html#ac4f3b110dcafbac0dcbe32b3dc3533fc">cn78xxp1</a>;
<a name="l00581"></a><a class="code" href="unioncvmx__tim__dbg3.html#a3350b3ac54b8ca67aa9bd1088943b479">00581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__dbg3_1_1cvmx__tim__dbg3__s.html">cvmx_tim_dbg3_s</a>                <a class="code" href="unioncvmx__tim__dbg3.html#a3350b3ac54b8ca67aa9bd1088943b479">cnf75xx</a>;
<a name="l00582"></a>00582 };
<a name="l00583"></a><a class="code" href="cvmx-tim-defs_8h.html#a2056aa0743dec5c4790caedd4535322c">00583</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__dbg3.html" title="cvmx_tim_dbg3">cvmx_tim_dbg3</a> <a class="code" href="unioncvmx__tim__dbg3.html" title="cvmx_tim_dbg3">cvmx_tim_dbg3_t</a>;
<a name="l00584"></a>00584 <span class="comment"></span>
<a name="l00585"></a>00585 <span class="comment">/**</span>
<a name="l00586"></a>00586 <span class="comment"> * cvmx_tim_ecc_cfg</span>
<a name="l00587"></a>00587 <span class="comment"> */</span>
<a name="l00588"></a><a class="code" href="unioncvmx__tim__ecc__cfg.html">00588</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ecc__cfg.html" title="cvmx_tim_ecc_cfg">cvmx_tim_ecc_cfg</a> {
<a name="l00589"></a><a class="code" href="unioncvmx__tim__ecc__cfg.html#a4399ac76139d946a805f9d5e29192c18">00589</a>     uint64_t <a class="code" href="unioncvmx__tim__ecc__cfg.html#a4399ac76139d946a805f9d5e29192c18">u64</a>;
<a name="l00590"></a><a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html">00590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html">cvmx_tim_ecc_cfg_s</a> {
<a name="l00591"></a>00591 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00592"></a>00592 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html#ab301dcccd5f132bdd71d935a668172c9">reserved_3_63</a>                : 61;
<a name="l00593"></a>00593     uint64_t <a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html#a6cda8eee9c4b9aeec5a494dc2d3a25b1">ecc_flp_syn</a>                  : 2;  <span class="comment">/**&lt; ECC flip syndrome. Flip the ECC&apos;s syndrome for testing purposes, to test SBE and DBE ECC</span>
<a name="l00594"></a>00594 <span class="comment">                                                         interrupts. */</span>
<a name="l00595"></a>00595     uint64_t <a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html#a0b7c9773870061b83aaa47935d4c7182">ecc_en</a>                       : 1;  <span class="comment">/**&lt; Enable ECC correction of the ring data structure memory. */</span>
<a name="l00596"></a>00596 <span class="preprocessor">#else</span>
<a name="l00597"></a><a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html#a0b7c9773870061b83aaa47935d4c7182">00597</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html#a0b7c9773870061b83aaa47935d4c7182">ecc_en</a>                       : 1;
<a name="l00598"></a><a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html#a6cda8eee9c4b9aeec5a494dc2d3a25b1">00598</a>     uint64_t <a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html#a6cda8eee9c4b9aeec5a494dc2d3a25b1">ecc_flp_syn</a>                  : 2;
<a name="l00599"></a><a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html#ab301dcccd5f132bdd71d935a668172c9">00599</a>     uint64_t <a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html#ab301dcccd5f132bdd71d935a668172c9">reserved_3_63</a>                : 61;
<a name="l00600"></a>00600 <span class="preprocessor">#endif</span>
<a name="l00601"></a>00601 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ecc__cfg.html#abda23dd757b95ba5cf4475069d7b7d46">s</a>;
<a name="l00602"></a><a class="code" href="unioncvmx__tim__ecc__cfg.html#a2e977e599f78b7466f1557a114e13b78">00602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html">cvmx_tim_ecc_cfg_s</a>             <a class="code" href="unioncvmx__tim__ecc__cfg.html#a2e977e599f78b7466f1557a114e13b78">cn68xx</a>;
<a name="l00603"></a><a class="code" href="unioncvmx__tim__ecc__cfg.html#a72ddde5b3f2f92597d395b212e79f8fe">00603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html">cvmx_tim_ecc_cfg_s</a>             <a class="code" href="unioncvmx__tim__ecc__cfg.html#a72ddde5b3f2f92597d395b212e79f8fe">cn68xxp1</a>;
<a name="l00604"></a><a class="code" href="unioncvmx__tim__ecc__cfg.html#a59682d326fe8fdf676b80d5fb5ccffce">00604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html">cvmx_tim_ecc_cfg_s</a>             <a class="code" href="unioncvmx__tim__ecc__cfg.html#a59682d326fe8fdf676b80d5fb5ccffce">cn73xx</a>;
<a name="l00605"></a><a class="code" href="unioncvmx__tim__ecc__cfg.html#ae4352df107758d1cd89dfbafe173d892">00605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html">cvmx_tim_ecc_cfg_s</a>             <a class="code" href="unioncvmx__tim__ecc__cfg.html#ae4352df107758d1cd89dfbafe173d892">cn78xx</a>;
<a name="l00606"></a><a class="code" href="unioncvmx__tim__ecc__cfg.html#a1564ee129dccff8a79565955fb93e861">00606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html">cvmx_tim_ecc_cfg_s</a>             <a class="code" href="unioncvmx__tim__ecc__cfg.html#a1564ee129dccff8a79565955fb93e861">cn78xxp1</a>;
<a name="l00607"></a><a class="code" href="unioncvmx__tim__ecc__cfg.html#a2a8e1a5f77da86eda7d42c04dc60bf0d">00607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ecc__cfg_1_1cvmx__tim__ecc__cfg__s.html">cvmx_tim_ecc_cfg_s</a>             <a class="code" href="unioncvmx__tim__ecc__cfg.html#a2a8e1a5f77da86eda7d42c04dc60bf0d">cnf75xx</a>;
<a name="l00608"></a>00608 };
<a name="l00609"></a><a class="code" href="cvmx-tim-defs_8h.html#a596151601bf3ebedeaddf9d02b6b316b">00609</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ecc__cfg.html" title="cvmx_tim_ecc_cfg">cvmx_tim_ecc_cfg</a> <a class="code" href="unioncvmx__tim__ecc__cfg.html" title="cvmx_tim_ecc_cfg">cvmx_tim_ecc_cfg_t</a>;
<a name="l00610"></a>00610 <span class="comment"></span>
<a name="l00611"></a>00611 <span class="comment">/**</span>
<a name="l00612"></a>00612 <span class="comment"> * cvmx_tim_eng#_active</span>
<a name="l00613"></a>00613 <span class="comment"> */</span>
<a name="l00614"></a><a class="code" href="unioncvmx__tim__engx__active.html">00614</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__engx__active.html" title="cvmx_tim_eng::_active">cvmx_tim_engx_active</a> {
<a name="l00615"></a><a class="code" href="unioncvmx__tim__engx__active.html#a76a6ddf8c779b5e43737ac6d56ae3ce9">00615</a>     uint64_t <a class="code" href="unioncvmx__tim__engx__active.html#a76a6ddf8c779b5e43737ac6d56ae3ce9">u64</a>;
<a name="l00616"></a><a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html">00616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html">cvmx_tim_engx_active_s</a> {
<a name="l00617"></a>00617 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00618"></a>00618 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html#a49703e37ca431baa2a1467eb038b3af9">reserved_9_63</a>                : 55;
<a name="l00619"></a>00619     uint64_t <a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html#afb322070f74bff28694345d9c175ba17">act</a>                          : 1;  <span class="comment">/**&lt; Engine active. For diagnostic use. */</span>
<a name="l00620"></a>00620     uint64_t <a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html#a1a499df35b3c38a6ff9db2620b2e0892">reserved_6_7</a>                 : 2;
<a name="l00621"></a>00621     uint64_t <a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html#a65749fb6011fc9f58d1f6ebe8e39b1ae">ring_id</a>                      : 6;  <span class="comment">/**&lt; Current ring ID. For diagnostic use. */</span>
<a name="l00622"></a>00622 <span class="preprocessor">#else</span>
<a name="l00623"></a><a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html#a65749fb6011fc9f58d1f6ebe8e39b1ae">00623</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html#a65749fb6011fc9f58d1f6ebe8e39b1ae">ring_id</a>                      : 6;
<a name="l00624"></a><a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html#a1a499df35b3c38a6ff9db2620b2e0892">00624</a>     uint64_t <a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html#a1a499df35b3c38a6ff9db2620b2e0892">reserved_6_7</a>                 : 2;
<a name="l00625"></a><a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html#afb322070f74bff28694345d9c175ba17">00625</a>     uint64_t <a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html#afb322070f74bff28694345d9c175ba17">act</a>                          : 1;
<a name="l00626"></a><a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html#a49703e37ca431baa2a1467eb038b3af9">00626</a>     uint64_t <a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html#a49703e37ca431baa2a1467eb038b3af9">reserved_9_63</a>                : 55;
<a name="l00627"></a>00627 <span class="preprocessor">#endif</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__engx__active.html#a086dd0d7fc212a2dd644dabada66c838">s</a>;
<a name="l00629"></a><a class="code" href="unioncvmx__tim__engx__active.html#a2da3b60d24dedad48b0e25dab7bab5db">00629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html">cvmx_tim_engx_active_s</a>         <a class="code" href="unioncvmx__tim__engx__active.html#a2da3b60d24dedad48b0e25dab7bab5db">cn73xx</a>;
<a name="l00630"></a><a class="code" href="unioncvmx__tim__engx__active.html#af6901a27562f252c7f0598797501bdbe">00630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html">cvmx_tim_engx_active_s</a>         <a class="code" href="unioncvmx__tim__engx__active.html#af6901a27562f252c7f0598797501bdbe">cn78xx</a>;
<a name="l00631"></a><a class="code" href="unioncvmx__tim__engx__active.html#a1328a39215868e0584e9a45428821af9">00631</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html">cvmx_tim_engx_active_s</a>         <a class="code" href="unioncvmx__tim__engx__active.html#a1328a39215868e0584e9a45428821af9">cn78xxp1</a>;
<a name="l00632"></a><a class="code" href="unioncvmx__tim__engx__active.html#a5dd9bd158104f576b94810135a83a0fa">00632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__engx__active_1_1cvmx__tim__engx__active__s.html">cvmx_tim_engx_active_s</a>         <a class="code" href="unioncvmx__tim__engx__active.html#a5dd9bd158104f576b94810135a83a0fa">cnf75xx</a>;
<a name="l00633"></a>00633 };
<a name="l00634"></a><a class="code" href="cvmx-tim-defs_8h.html#a025233a097657797d1a812fd6c631bfd">00634</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__engx__active.html" title="cvmx_tim_eng::_active">cvmx_tim_engx_active</a> <a class="code" href="unioncvmx__tim__engx__active.html" title="cvmx_tim_eng::_active">cvmx_tim_engx_active_t</a>;
<a name="l00635"></a>00635 <span class="comment"></span>
<a name="l00636"></a>00636 <span class="comment">/**</span>
<a name="l00637"></a>00637 <span class="comment"> * cvmx_tim_fr_rn_cycles</span>
<a name="l00638"></a>00638 <span class="comment"> */</span>
<a name="l00639"></a><a class="code" href="unioncvmx__tim__fr__rn__cycles.html">00639</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__fr__rn__cycles.html" title="cvmx_tim_fr_rn_cycles">cvmx_tim_fr_rn_cycles</a> {
<a name="l00640"></a><a class="code" href="unioncvmx__tim__fr__rn__cycles.html#a3ccbb32b4b0c85f3c01d9aebd684975d">00640</a>     uint64_t <a class="code" href="unioncvmx__tim__fr__rn__cycles.html#a3ccbb32b4b0c85f3c01d9aebd684975d">u64</a>;
<a name="l00641"></a><a class="code" href="structcvmx__tim__fr__rn__cycles_1_1cvmx__tim__fr__rn__cycles__s.html">00641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__fr__rn__cycles_1_1cvmx__tim__fr__rn__cycles__s.html">cvmx_tim_fr_rn_cycles_s</a> {
<a name="l00642"></a>00642 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__fr__rn__cycles_1_1cvmx__tim__fr__rn__cycles__s.html#acfeebc4c9b0add54450264eeb96d4e14">count</a>                        : 64; <span class="comment">/**&lt; Count of system coprocessor-clock cycles. This register is only writable when</span>
<a name="l00644"></a>00644 <span class="comment">                                                         TIM_REG_FLAGS[ENA_TIM] = 0. */</span>
<a name="l00645"></a>00645 <span class="preprocessor">#else</span>
<a name="l00646"></a><a class="code" href="structcvmx__tim__fr__rn__cycles_1_1cvmx__tim__fr__rn__cycles__s.html#acfeebc4c9b0add54450264eeb96d4e14">00646</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__fr__rn__cycles_1_1cvmx__tim__fr__rn__cycles__s.html#acfeebc4c9b0add54450264eeb96d4e14">count</a>                        : 64;
<a name="l00647"></a>00647 <span class="preprocessor">#endif</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__fr__rn__cycles.html#aa4a76e6c69374a26230ae623dea04cbc">s</a>;
<a name="l00649"></a><a class="code" href="unioncvmx__tim__fr__rn__cycles.html#a559bb9462151091be5d06d9a535a30cc">00649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__fr__rn__cycles_1_1cvmx__tim__fr__rn__cycles__s.html">cvmx_tim_fr_rn_cycles_s</a>        <a class="code" href="unioncvmx__tim__fr__rn__cycles.html#a559bb9462151091be5d06d9a535a30cc">cn73xx</a>;
<a name="l00650"></a><a class="code" href="unioncvmx__tim__fr__rn__cycles.html#aca7031138155a7514aeab97adb2add25">00650</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__fr__rn__cycles_1_1cvmx__tim__fr__rn__cycles__s.html">cvmx_tim_fr_rn_cycles_s</a>        <a class="code" href="unioncvmx__tim__fr__rn__cycles.html#aca7031138155a7514aeab97adb2add25">cn78xx</a>;
<a name="l00651"></a><a class="code" href="unioncvmx__tim__fr__rn__cycles.html#a137833e59aeb405188bf421204b2719d">00651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__fr__rn__cycles_1_1cvmx__tim__fr__rn__cycles__s.html">cvmx_tim_fr_rn_cycles_s</a>        <a class="code" href="unioncvmx__tim__fr__rn__cycles.html#a137833e59aeb405188bf421204b2719d">cn78xxp1</a>;
<a name="l00652"></a><a class="code" href="unioncvmx__tim__fr__rn__cycles.html#a836aec6088da8038bcd7784cf643e83a">00652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__fr__rn__cycles_1_1cvmx__tim__fr__rn__cycles__s.html">cvmx_tim_fr_rn_cycles_s</a>        <a class="code" href="unioncvmx__tim__fr__rn__cycles.html#a836aec6088da8038bcd7784cf643e83a">cnf75xx</a>;
<a name="l00653"></a>00653 };
<a name="l00654"></a><a class="code" href="cvmx-tim-defs_8h.html#ab1c297ff887da3a1dc8b2b4a58eb2a41">00654</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__fr__rn__cycles.html" title="cvmx_tim_fr_rn_cycles">cvmx_tim_fr_rn_cycles</a> <a class="code" href="unioncvmx__tim__fr__rn__cycles.html" title="cvmx_tim_fr_rn_cycles">cvmx_tim_fr_rn_cycles_t</a>;
<a name="l00655"></a>00655 <span class="comment"></span>
<a name="l00656"></a>00656 <span class="comment">/**</span>
<a name="l00657"></a>00657 <span class="comment"> * cvmx_tim_fr_rn_gpios</span>
<a name="l00658"></a>00658 <span class="comment"> */</span>
<a name="l00659"></a><a class="code" href="unioncvmx__tim__fr__rn__gpios.html">00659</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__fr__rn__gpios.html" title="cvmx_tim_fr_rn_gpios">cvmx_tim_fr_rn_gpios</a> {
<a name="l00660"></a><a class="code" href="unioncvmx__tim__fr__rn__gpios.html#ad718adb01c6a028cbf2d9f072e3de944">00660</a>     uint64_t <a class="code" href="unioncvmx__tim__fr__rn__gpios.html#ad718adb01c6a028cbf2d9f072e3de944">u64</a>;
<a name="l00661"></a><a class="code" href="structcvmx__tim__fr__rn__gpios_1_1cvmx__tim__fr__rn__gpios__s.html">00661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__fr__rn__gpios_1_1cvmx__tim__fr__rn__gpios__s.html">cvmx_tim_fr_rn_gpios_s</a> {
<a name="l00662"></a>00662 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__fr__rn__gpios_1_1cvmx__tim__fr__rn__gpios__s.html#aa7318f57ebca046791f0e2bfdc6ffa5a">count</a>                        : 64; <span class="comment">/**&lt; Count of GPIO cycles. This register is only writable when TIM_REG_FLAGS[ENA_TIM] = 0. */</span>
<a name="l00664"></a>00664 <span class="preprocessor">#else</span>
<a name="l00665"></a><a class="code" href="structcvmx__tim__fr__rn__gpios_1_1cvmx__tim__fr__rn__gpios__s.html#aa7318f57ebca046791f0e2bfdc6ffa5a">00665</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__fr__rn__gpios_1_1cvmx__tim__fr__rn__gpios__s.html#aa7318f57ebca046791f0e2bfdc6ffa5a">count</a>                        : 64;
<a name="l00666"></a>00666 <span class="preprocessor">#endif</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__fr__rn__gpios.html#a0cec19ed1d1b50e595fe021820ce66ee">s</a>;
<a name="l00668"></a><a class="code" href="unioncvmx__tim__fr__rn__gpios.html#a3cab1b94b7a958d50a318d31ca87fbd2">00668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__fr__rn__gpios_1_1cvmx__tim__fr__rn__gpios__s.html">cvmx_tim_fr_rn_gpios_s</a>         <a class="code" href="unioncvmx__tim__fr__rn__gpios.html#a3cab1b94b7a958d50a318d31ca87fbd2">cn73xx</a>;
<a name="l00669"></a><a class="code" href="unioncvmx__tim__fr__rn__gpios.html#ae61f513fd7dae9d1d20dac1b6d2a400c">00669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__fr__rn__gpios_1_1cvmx__tim__fr__rn__gpios__s.html">cvmx_tim_fr_rn_gpios_s</a>         <a class="code" href="unioncvmx__tim__fr__rn__gpios.html#ae61f513fd7dae9d1d20dac1b6d2a400c">cn78xx</a>;
<a name="l00670"></a><a class="code" href="unioncvmx__tim__fr__rn__gpios.html#a394c0112b888640f8211824f93f08815">00670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__fr__rn__gpios_1_1cvmx__tim__fr__rn__gpios__s.html">cvmx_tim_fr_rn_gpios_s</a>         <a class="code" href="unioncvmx__tim__fr__rn__gpios.html#a394c0112b888640f8211824f93f08815">cn78xxp1</a>;
<a name="l00671"></a><a class="code" href="unioncvmx__tim__fr__rn__gpios.html#a79acf599aca060054277895790b0864d">00671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__fr__rn__gpios_1_1cvmx__tim__fr__rn__gpios__s.html">cvmx_tim_fr_rn_gpios_s</a>         <a class="code" href="unioncvmx__tim__fr__rn__gpios.html#a79acf599aca060054277895790b0864d">cnf75xx</a>;
<a name="l00672"></a>00672 };
<a name="l00673"></a><a class="code" href="cvmx-tim-defs_8h.html#a84bfaf0a8477933e87308bfd27d9990a">00673</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__fr__rn__gpios.html" title="cvmx_tim_fr_rn_gpios">cvmx_tim_fr_rn_gpios</a> <a class="code" href="unioncvmx__tim__fr__rn__gpios.html" title="cvmx_tim_fr_rn_gpios">cvmx_tim_fr_rn_gpios_t</a>;
<a name="l00674"></a>00674 <span class="comment"></span>
<a name="l00675"></a>00675 <span class="comment">/**</span>
<a name="l00676"></a>00676 <span class="comment"> * cvmx_tim_fr_rn_tt</span>
<a name="l00677"></a>00677 <span class="comment"> *</span>
<a name="l00678"></a>00678 <span class="comment"> * Notes:</span>
<a name="l00679"></a>00679 <span class="comment"> * For every 64 entries in a bucket interval should be at</span>
<a name="l00680"></a>00680 <span class="comment"> * least 1us.</span>
<a name="l00681"></a>00681 <span class="comment"> * Minimal recommended value for Threshold register is 1us</span>
<a name="l00682"></a>00682 <span class="comment"> */</span>
<a name="l00683"></a><a class="code" href="unioncvmx__tim__fr__rn__tt.html">00683</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__fr__rn__tt.html" title="cvmx_tim_fr_rn_tt">cvmx_tim_fr_rn_tt</a> {
<a name="l00684"></a><a class="code" href="unioncvmx__tim__fr__rn__tt.html#a89d45c7ec72f2476d0c82f714a50939c">00684</a>     uint64_t <a class="code" href="unioncvmx__tim__fr__rn__tt.html#a89d45c7ec72f2476d0c82f714a50939c">u64</a>;
<a name="l00685"></a><a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html">00685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html">cvmx_tim_fr_rn_tt_s</a> {
<a name="l00686"></a>00686 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00687"></a>00687 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html#ac462d6493310966128bb18062f2ba81a">reserved_54_63</a>               : 10;
<a name="l00688"></a>00688     uint64_t <a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html#adc42e963d7f1837fc5204d9f5078da21">thld_gp</a>                      : 22; <span class="comment">/**&lt; Free Running Timer Threshold. Defines the reset value</span>
<a name="l00689"></a>00689 <span class="comment">                                                         for the free running timer when it reaches zero during</span>
<a name="l00690"></a>00690 <span class="comment">                                                         it&apos;s count down. This threshold only applies to the</span>
<a name="l00691"></a>00691 <span class="comment">                                                         timer that is driven by GPIO edge as defined at</span>
<a name="l00692"></a>00692 <span class="comment">                                                         TIM_REG_FLAGS.GPIO_EDGE</span>
<a name="l00693"></a>00693 <span class="comment">                                                         ***NOTE: Added in pass 2.0 */</span>
<a name="l00694"></a>00694     uint64_t <a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html#a28c24f152cdfa2dbd59c773b7adbbf16">reserved_22_31</a>               : 10;
<a name="l00695"></a>00695     uint64_t <a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html#a6f3ab82f17e9bd78fd1a2174c0e843c0">fr_rn_tt</a>                     : 22; <span class="comment">/**&lt; Free Running Timer Threshold. Defines the reset value</span>
<a name="l00696"></a>00696 <span class="comment">                                                         for the free running timer when it reaches zero during</span>
<a name="l00697"></a>00697 <span class="comment">                                                         it&apos;s count down.</span>
<a name="l00698"></a>00698 <span class="comment">                                                         FR_RN_TT will be used in both cases where free running</span>
<a name="l00699"></a>00699 <span class="comment">                                                         clock is driven externally or internally.</span>
<a name="l00700"></a>00700 <span class="comment">                                                         Interval programming guidelines:</span>
<a name="l00701"></a>00701 <span class="comment">                                                         For every 64 entries in a bucket interval should be at</span>
<a name="l00702"></a>00702 <span class="comment">                                                         least 1us.</span>
<a name="l00703"></a>00703 <span class="comment">                                                         Minimal recommended value for FR_RN_TT is 1us. */</span>
<a name="l00704"></a>00704 <span class="preprocessor">#else</span>
<a name="l00705"></a><a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html#a6f3ab82f17e9bd78fd1a2174c0e843c0">00705</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html#a6f3ab82f17e9bd78fd1a2174c0e843c0">fr_rn_tt</a>                     : 22;
<a name="l00706"></a><a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html#a28c24f152cdfa2dbd59c773b7adbbf16">00706</a>     uint64_t <a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html#a28c24f152cdfa2dbd59c773b7adbbf16">reserved_22_31</a>               : 10;
<a name="l00707"></a><a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html#adc42e963d7f1837fc5204d9f5078da21">00707</a>     uint64_t <a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html#adc42e963d7f1837fc5204d9f5078da21">thld_gp</a>                      : 22;
<a name="l00708"></a><a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html#ac462d6493310966128bb18062f2ba81a">00708</a>     uint64_t <a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html#ac462d6493310966128bb18062f2ba81a">reserved_54_63</a>               : 10;
<a name="l00709"></a>00709 <span class="preprocessor">#endif</span>
<a name="l00710"></a>00710 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__fr__rn__tt.html#a9a1045a49ee3e98613cc7753e5060cc8">s</a>;
<a name="l00711"></a><a class="code" href="unioncvmx__tim__fr__rn__tt.html#a87f341da1e7f823ac9cdafbf63daf70d">00711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__s.html">cvmx_tim_fr_rn_tt_s</a>            <a class="code" href="unioncvmx__tim__fr__rn__tt.html#a87f341da1e7f823ac9cdafbf63daf70d">cn68xx</a>;
<a name="l00712"></a><a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__cn68xxp1.html">00712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__cn68xxp1.html">cvmx_tim_fr_rn_tt_cn68xxp1</a> {
<a name="l00713"></a>00713 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__cn68xxp1.html#aadbf85c45de0b04ac38a751fb261f0c7">reserved_22_63</a>               : 42;
<a name="l00715"></a>00715     uint64_t <a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__cn68xxp1.html#afe6a7cabc6cd14499357314d0968e0c3">fr_rn_tt</a>                     : 22; <span class="comment">/**&lt; Free Running Timer Threshold. Defines the reset value</span>
<a name="l00716"></a>00716 <span class="comment">                                                         for the free running timer when it reaches zero during</span>
<a name="l00717"></a>00717 <span class="comment">                                                         it&apos;s count down.</span>
<a name="l00718"></a>00718 <span class="comment">                                                         FR_RN_TT will be used in both cases where free running</span>
<a name="l00719"></a>00719 <span class="comment">                                                         clock is driven externally or internally.</span>
<a name="l00720"></a>00720 <span class="comment">                                                         Interval programming guidelines:</span>
<a name="l00721"></a>00721 <span class="comment">                                                         For every 64 entries in a bucket interval should be at</span>
<a name="l00722"></a>00722 <span class="comment">                                                         least 1us.</span>
<a name="l00723"></a>00723 <span class="comment">                                                         Minimal recommended value for FR_RN_TT is 1us. */</span>
<a name="l00724"></a>00724 <span class="preprocessor">#else</span>
<a name="l00725"></a><a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__cn68xxp1.html#afe6a7cabc6cd14499357314d0968e0c3">00725</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__cn68xxp1.html#afe6a7cabc6cd14499357314d0968e0c3">fr_rn_tt</a>                     : 22;
<a name="l00726"></a><a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__cn68xxp1.html#aadbf85c45de0b04ac38a751fb261f0c7">00726</a>     uint64_t <a class="code" href="structcvmx__tim__fr__rn__tt_1_1cvmx__tim__fr__rn__tt__cn68xxp1.html#aadbf85c45de0b04ac38a751fb261f0c7">reserved_22_63</a>               : 42;
<a name="l00727"></a>00727 <span class="preprocessor">#endif</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__fr__rn__tt.html#a8effa1f9ed7b9f26efcc6b240224cc1c">cn68xxp1</a>;
<a name="l00729"></a>00729 };
<a name="l00730"></a><a class="code" href="cvmx-tim-defs_8h.html#a624070dc306ebe52a53baa66283a2702">00730</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__fr__rn__tt.html" title="cvmx_tim_fr_rn_tt">cvmx_tim_fr_rn_tt</a> <a class="code" href="unioncvmx__tim__fr__rn__tt.html" title="cvmx_tim_fr_rn_tt">cvmx_tim_fr_rn_tt_t</a>;
<a name="l00731"></a>00731 <span class="comment"></span>
<a name="l00732"></a>00732 <span class="comment">/**</span>
<a name="l00733"></a>00733 <span class="comment"> * cvmx_tim_gpio_en</span>
<a name="l00734"></a>00734 <span class="comment"> */</span>
<a name="l00735"></a><a class="code" href="unioncvmx__tim__gpio__en.html">00735</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__gpio__en.html" title="cvmx_tim_gpio_en">cvmx_tim_gpio_en</a> {
<a name="l00736"></a><a class="code" href="unioncvmx__tim__gpio__en.html#a76e535ffd35f5b92436d6c8ee91d7007">00736</a>     uint64_t <a class="code" href="unioncvmx__tim__gpio__en.html#a76e535ffd35f5b92436d6c8ee91d7007">u64</a>;
<a name="l00737"></a><a class="code" href="structcvmx__tim__gpio__en_1_1cvmx__tim__gpio__en__s.html">00737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__gpio__en_1_1cvmx__tim__gpio__en__s.html">cvmx_tim_gpio_en_s</a> {
<a name="l00738"></a>00738 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__gpio__en_1_1cvmx__tim__gpio__en__s.html#ac7dd91daa0a5f9b542cf803c10cc44aa">gpio_en</a>                      : 64; <span class="comment">/**&lt; Each bit corresponds to rings [63:0] respectively. This register reflects the values</span>
<a name="l00740"></a>00740 <span class="comment">                                                         written to TIM_RING()_CTL1 [ENA_GPIO]. For debug only; Reserved. */</span>
<a name="l00741"></a>00741 <span class="preprocessor">#else</span>
<a name="l00742"></a><a class="code" href="structcvmx__tim__gpio__en_1_1cvmx__tim__gpio__en__s.html#ac7dd91daa0a5f9b542cf803c10cc44aa">00742</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__gpio__en_1_1cvmx__tim__gpio__en__s.html#ac7dd91daa0a5f9b542cf803c10cc44aa">gpio_en</a>                      : 64;
<a name="l00743"></a>00743 <span class="preprocessor">#endif</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__gpio__en.html#ab8c7cb4105db77a94567e77317197a63">s</a>;
<a name="l00745"></a><a class="code" href="unioncvmx__tim__gpio__en.html#a7117019202ae63ca56abfde0dfde60aa">00745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__gpio__en_1_1cvmx__tim__gpio__en__s.html">cvmx_tim_gpio_en_s</a>             <a class="code" href="unioncvmx__tim__gpio__en.html#a7117019202ae63ca56abfde0dfde60aa">cn68xx</a>;
<a name="l00746"></a><a class="code" href="unioncvmx__tim__gpio__en.html#a85bd9a5440261f88eb2a0b0bf1fbb9e1">00746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__gpio__en_1_1cvmx__tim__gpio__en__s.html">cvmx_tim_gpio_en_s</a>             <a class="code" href="unioncvmx__tim__gpio__en.html#a85bd9a5440261f88eb2a0b0bf1fbb9e1">cn73xx</a>;
<a name="l00747"></a><a class="code" href="unioncvmx__tim__gpio__en.html#ab6e9071de2c0575b6a4021fddeadceec">00747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__gpio__en_1_1cvmx__tim__gpio__en__s.html">cvmx_tim_gpio_en_s</a>             <a class="code" href="unioncvmx__tim__gpio__en.html#ab6e9071de2c0575b6a4021fddeadceec">cn78xx</a>;
<a name="l00748"></a><a class="code" href="unioncvmx__tim__gpio__en.html#a1785541b16aa39aae5f5f40916d1b2a8">00748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__gpio__en_1_1cvmx__tim__gpio__en__s.html">cvmx_tim_gpio_en_s</a>             <a class="code" href="unioncvmx__tim__gpio__en.html#a1785541b16aa39aae5f5f40916d1b2a8">cn78xxp1</a>;
<a name="l00749"></a><a class="code" href="unioncvmx__tim__gpio__en.html#a5d7b315522fa0cc2e1b0f16191bea985">00749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__gpio__en_1_1cvmx__tim__gpio__en__s.html">cvmx_tim_gpio_en_s</a>             <a class="code" href="unioncvmx__tim__gpio__en.html#a5d7b315522fa0cc2e1b0f16191bea985">cnf75xx</a>;
<a name="l00750"></a>00750 };
<a name="l00751"></a><a class="code" href="cvmx-tim-defs_8h.html#a0c53c23e9b368089681dcf4b808c5c41">00751</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__gpio__en.html" title="cvmx_tim_gpio_en">cvmx_tim_gpio_en</a> <a class="code" href="unioncvmx__tim__gpio__en.html" title="cvmx_tim_gpio_en">cvmx_tim_gpio_en_t</a>;
<a name="l00752"></a>00752 <span class="comment"></span>
<a name="l00753"></a>00753 <span class="comment">/**</span>
<a name="l00754"></a>00754 <span class="comment"> * cvmx_tim_int0</span>
<a name="l00755"></a>00755 <span class="comment"> *</span>
<a name="l00756"></a>00756 <span class="comment"> * A ring is in error if its interval has elapsed more than once without having been serviced,</span>
<a name="l00757"></a>00757 <span class="comment"> * either due to too many events in this ring&apos;s previous interval, or another ring having too</span>
<a name="l00758"></a>00758 <span class="comment"> * many events to process within this ring&apos;s interval. This is usually a programming error where</span>
<a name="l00759"></a>00759 <span class="comment"> * the number of entries in the bucket is too large for the interval specified across the rings.</span>
<a name="l00760"></a>00760 <span class="comment"> * When in error, TIM may process events in an interval later than requested. Any bit in the INT</span>
<a name="l00761"></a>00761 <span class="comment"> * field should be cleared by writing one to it.</span>
<a name="l00762"></a>00762 <span class="comment"> */</span>
<a name="l00763"></a><a class="code" href="unioncvmx__tim__int0.html">00763</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__int0.html" title="cvmx_tim_int0">cvmx_tim_int0</a> {
<a name="l00764"></a><a class="code" href="unioncvmx__tim__int0.html#ac5365877df53c194497b771f0446c985">00764</a>     uint64_t <a class="code" href="unioncvmx__tim__int0.html#ac5365877df53c194497b771f0446c985">u64</a>;
<a name="l00765"></a><a class="code" href="structcvmx__tim__int0_1_1cvmx__tim__int0__s.html">00765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int0_1_1cvmx__tim__int0__s.html">cvmx_tim_int0_s</a> {
<a name="l00766"></a>00766 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int0_1_1cvmx__tim__int0__s.html#a8fbf81872e4a6cf07c370d0546318971">int0</a>                         : 64; <span class="comment">/**&lt; Interrupt bit per ring. Each bit indicates the ring number in error. Throws INTSN</span>
<a name="l00768"></a>00768 <span class="comment">                                                         TIM_INTSN_E::TIM_RING()_SLOW. */</span>
<a name="l00769"></a>00769 <span class="preprocessor">#else</span>
<a name="l00770"></a><a class="code" href="structcvmx__tim__int0_1_1cvmx__tim__int0__s.html#a8fbf81872e4a6cf07c370d0546318971">00770</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int0_1_1cvmx__tim__int0__s.html#a8fbf81872e4a6cf07c370d0546318971">int0</a>                         : 64;
<a name="l00771"></a>00771 <span class="preprocessor">#endif</span>
<a name="l00772"></a>00772 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__int0.html#a07639f97aac5019fc2193d214f3485bf">s</a>;
<a name="l00773"></a><a class="code" href="unioncvmx__tim__int0.html#adbd0e0534528687fc48a7579f8fae858">00773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int0_1_1cvmx__tim__int0__s.html">cvmx_tim_int0_s</a>                <a class="code" href="unioncvmx__tim__int0.html#adbd0e0534528687fc48a7579f8fae858">cn68xx</a>;
<a name="l00774"></a><a class="code" href="unioncvmx__tim__int0.html#a6a57b3b3a6569dbcbc184c0c3071328e">00774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int0_1_1cvmx__tim__int0__s.html">cvmx_tim_int0_s</a>                <a class="code" href="unioncvmx__tim__int0.html#a6a57b3b3a6569dbcbc184c0c3071328e">cn68xxp1</a>;
<a name="l00775"></a><a class="code" href="unioncvmx__tim__int0.html#ab3cbf532ba537f11f104400dea4d1118">00775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int0_1_1cvmx__tim__int0__s.html">cvmx_tim_int0_s</a>                <a class="code" href="unioncvmx__tim__int0.html#ab3cbf532ba537f11f104400dea4d1118">cn73xx</a>;
<a name="l00776"></a><a class="code" href="unioncvmx__tim__int0.html#a6d5d6e2b8a3fe846a6c24b6dd4391b12">00776</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int0_1_1cvmx__tim__int0__s.html">cvmx_tim_int0_s</a>                <a class="code" href="unioncvmx__tim__int0.html#a6d5d6e2b8a3fe846a6c24b6dd4391b12">cn78xx</a>;
<a name="l00777"></a><a class="code" href="unioncvmx__tim__int0.html#a879aa29030a6f5b0095457588bd69a2f">00777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int0_1_1cvmx__tim__int0__s.html">cvmx_tim_int0_s</a>                <a class="code" href="unioncvmx__tim__int0.html#a879aa29030a6f5b0095457588bd69a2f">cn78xxp1</a>;
<a name="l00778"></a><a class="code" href="unioncvmx__tim__int0.html#a19b4253b0ddd3b5f36bfe6c7c5243e50">00778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int0_1_1cvmx__tim__int0__s.html">cvmx_tim_int0_s</a>                <a class="code" href="unioncvmx__tim__int0.html#a19b4253b0ddd3b5f36bfe6c7c5243e50">cnf75xx</a>;
<a name="l00779"></a>00779 };
<a name="l00780"></a><a class="code" href="cvmx-tim-defs_8h.html#a3d94dd763a29f9e913e63bce82abe4d0">00780</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__int0.html" title="cvmx_tim_int0">cvmx_tim_int0</a> <a class="code" href="unioncvmx__tim__int0.html" title="cvmx_tim_int0">cvmx_tim_int0_t</a>;
<a name="l00781"></a>00781 <span class="comment"></span>
<a name="l00782"></a>00782 <span class="comment">/**</span>
<a name="l00783"></a>00783 <span class="comment"> * cvmx_tim_int0_en</span>
<a name="l00784"></a>00784 <span class="comment"> *</span>
<a name="l00785"></a>00785 <span class="comment"> * Notes:</span>
<a name="l00786"></a>00786 <span class="comment"> * When bit at TIM_INT0_EN is set it enables the corresponding TIM_INTO&apos;s bit for interrupt generation</span>
<a name="l00787"></a>00787 <span class="comment"> * If enable bit is cleared the corresponding bit at TIM_INT0 will still be set.</span>
<a name="l00788"></a>00788 <span class="comment"> * Interrupt to the cores is generated by : |(TIM_INT0 &amp; TIM_INT0_EN0)</span>
<a name="l00789"></a>00789 <span class="comment"> */</span>
<a name="l00790"></a><a class="code" href="unioncvmx__tim__int0__en.html">00790</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__int0__en.html" title="cvmx_tim_int0_en">cvmx_tim_int0_en</a> {
<a name="l00791"></a><a class="code" href="unioncvmx__tim__int0__en.html#a9a6d50f2854001a9d3fe23f99efa1f52">00791</a>     uint64_t <a class="code" href="unioncvmx__tim__int0__en.html#a9a6d50f2854001a9d3fe23f99efa1f52">u64</a>;
<a name="l00792"></a><a class="code" href="structcvmx__tim__int0__en_1_1cvmx__tim__int0__en__s.html">00792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int0__en_1_1cvmx__tim__int0__en__s.html">cvmx_tim_int0_en_s</a> {
<a name="l00793"></a>00793 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int0__en_1_1cvmx__tim__int0__en__s.html#ad5cd18aa0c49c00bf63a5f4b82e00907">int0_en</a>                      : 64; <span class="comment">/**&lt; Bit enable corresponding to TIM_INT0. */</span>
<a name="l00795"></a>00795 <span class="preprocessor">#else</span>
<a name="l00796"></a><a class="code" href="structcvmx__tim__int0__en_1_1cvmx__tim__int0__en__s.html#ad5cd18aa0c49c00bf63a5f4b82e00907">00796</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int0__en_1_1cvmx__tim__int0__en__s.html#ad5cd18aa0c49c00bf63a5f4b82e00907">int0_en</a>                      : 64;
<a name="l00797"></a>00797 <span class="preprocessor">#endif</span>
<a name="l00798"></a>00798 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__int0__en.html#a4973478f297c4b87580a88aa59e4cadb">s</a>;
<a name="l00799"></a><a class="code" href="unioncvmx__tim__int0__en.html#aa42c93d08d8609f321da0a379273bb47">00799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int0__en_1_1cvmx__tim__int0__en__s.html">cvmx_tim_int0_en_s</a>             <a class="code" href="unioncvmx__tim__int0__en.html#aa42c93d08d8609f321da0a379273bb47">cn68xx</a>;
<a name="l00800"></a><a class="code" href="unioncvmx__tim__int0__en.html#a17ba29ce47d86350c7f901ff5abb15ef">00800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int0__en_1_1cvmx__tim__int0__en__s.html">cvmx_tim_int0_en_s</a>             <a class="code" href="unioncvmx__tim__int0__en.html#a17ba29ce47d86350c7f901ff5abb15ef">cn68xxp1</a>;
<a name="l00801"></a>00801 };
<a name="l00802"></a><a class="code" href="cvmx-tim-defs_8h.html#aa93a20afad35b9376e6ba12645505c96">00802</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__int0__en.html" title="cvmx_tim_int0_en">cvmx_tim_int0_en</a> <a class="code" href="unioncvmx__tim__int0__en.html" title="cvmx_tim_int0_en">cvmx_tim_int0_en_t</a>;
<a name="l00803"></a>00803 <span class="comment"></span>
<a name="l00804"></a>00804 <span class="comment">/**</span>
<a name="l00805"></a>00805 <span class="comment"> * cvmx_tim_int0_event</span>
<a name="l00806"></a>00806 <span class="comment"> */</span>
<a name="l00807"></a><a class="code" href="unioncvmx__tim__int0__event.html">00807</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__int0__event.html" title="cvmx_tim_int0_event">cvmx_tim_int0_event</a> {
<a name="l00808"></a><a class="code" href="unioncvmx__tim__int0__event.html#a924ad93450a94fe6cbbad8ce47be0813">00808</a>     uint64_t <a class="code" href="unioncvmx__tim__int0__event.html#a924ad93450a94fe6cbbad8ce47be0813">u64</a>;
<a name="l00809"></a><a class="code" href="structcvmx__tim__int0__event_1_1cvmx__tim__int0__event__s.html">00809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int0__event_1_1cvmx__tim__int0__event__s.html">cvmx_tim_int0_event_s</a> {
<a name="l00810"></a>00810 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00811"></a>00811 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int0__event_1_1cvmx__tim__int0__event__s.html#aab450e23a373d176516a1cf64280addb">reserved_6_63</a>                : 58;
<a name="l00812"></a>00812     uint64_t <a class="code" href="structcvmx__tim__int0__event_1_1cvmx__tim__int0__event__s.html#a16f647066d3f6495c120318139ef0e52">ring_id</a>                      : 6;  <span class="comment">/**&lt; The first Ring ID where an interrupt occurred. */</span>
<a name="l00813"></a>00813 <span class="preprocessor">#else</span>
<a name="l00814"></a><a class="code" href="structcvmx__tim__int0__event_1_1cvmx__tim__int0__event__s.html#a16f647066d3f6495c120318139ef0e52">00814</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int0__event_1_1cvmx__tim__int0__event__s.html#a16f647066d3f6495c120318139ef0e52">ring_id</a>                      : 6;
<a name="l00815"></a><a class="code" href="structcvmx__tim__int0__event_1_1cvmx__tim__int0__event__s.html#aab450e23a373d176516a1cf64280addb">00815</a>     uint64_t <a class="code" href="structcvmx__tim__int0__event_1_1cvmx__tim__int0__event__s.html#aab450e23a373d176516a1cf64280addb">reserved_6_63</a>                : 58;
<a name="l00816"></a>00816 <span class="preprocessor">#endif</span>
<a name="l00817"></a>00817 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__int0__event.html#a4af983141045daf77fed6671d530a67d">s</a>;
<a name="l00818"></a><a class="code" href="unioncvmx__tim__int0__event.html#abd0c7684951ecea19a61720e3d8edba0">00818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int0__event_1_1cvmx__tim__int0__event__s.html">cvmx_tim_int0_event_s</a>          <a class="code" href="unioncvmx__tim__int0__event.html#abd0c7684951ecea19a61720e3d8edba0">cn68xx</a>;
<a name="l00819"></a><a class="code" href="unioncvmx__tim__int0__event.html#acc49ce03e6b2d198be6baf53914a3f1f">00819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int0__event_1_1cvmx__tim__int0__event__s.html">cvmx_tim_int0_event_s</a>          <a class="code" href="unioncvmx__tim__int0__event.html#acc49ce03e6b2d198be6baf53914a3f1f">cn68xxp1</a>;
<a name="l00820"></a>00820 };
<a name="l00821"></a><a class="code" href="cvmx-tim-defs_8h.html#a36a8bbc30e56d5db1d3bfc8cbc118eba">00821</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__int0__event.html" title="cvmx_tim_int0_event">cvmx_tim_int0_event</a> <a class="code" href="unioncvmx__tim__int0__event.html" title="cvmx_tim_int0_event">cvmx_tim_int0_event_t</a>;
<a name="l00822"></a>00822 <span class="comment"></span>
<a name="l00823"></a>00823 <span class="comment">/**</span>
<a name="l00824"></a>00824 <span class="comment"> * cvmx_tim_int_eccerr</span>
<a name="l00825"></a>00825 <span class="comment"> *</span>
<a name="l00826"></a>00826 <span class="comment"> * Notes:</span>
<a name="l00827"></a>00827 <span class="comment"> * Each bit in this reg is set regardless of TIM_INT_ECCERR_EN value.</span>
<a name="l00828"></a>00828 <span class="comment"> *</span>
<a name="l00829"></a>00829 <span class="comment"> */</span>
<a name="l00830"></a><a class="code" href="unioncvmx__tim__int__eccerr.html">00830</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__int__eccerr.html" title="cvmx_tim_int_eccerr">cvmx_tim_int_eccerr</a> {
<a name="l00831"></a><a class="code" href="unioncvmx__tim__int__eccerr.html#a4420be22d8a97f55451eb31827e64f48">00831</a>     uint64_t <a class="code" href="unioncvmx__tim__int__eccerr.html#a4420be22d8a97f55451eb31827e64f48">u64</a>;
<a name="l00832"></a><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html">00832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html">cvmx_tim_int_eccerr_s</a> {
<a name="l00833"></a>00833 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#ad5800f2c815da14c31825e9cf3cd87ff">reserved_4_63</a>                : 60;
<a name="l00835"></a>00835     uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#a6b4164fa4f9c1e432a1d6eb834b20ae5">ctl_dbe</a>                      : 1;  <span class="comment">/**&lt; TIM CTL memory had a double-bit error. Throws INTSN TIM_INTSN_E::TIM_ECCERR_CTL_DBE. */</span>
<a name="l00836"></a>00836     uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#a59383abfe6201c468c33d97eeb3521ac">ctl_sbe</a>                      : 1;  <span class="comment">/**&lt; TIM CTL memory had a single-bit error. Throws INTSN TIM_INTSN_E::TIM_ECCERR_CTL_SBE. */</span>
<a name="l00837"></a>00837     uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#ae394a7eb1d4c476af9cacc261fd46348">dbe</a>                          : 1;  <span class="comment">/**&lt; TIM RDS memory had a double-bit error. Throws INTSN TIM_INTSN_E::TIM_ECCERR_DBE. */</span>
<a name="l00838"></a>00838     uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#adcd77431cc514c9934beba27aab7f882">sbe</a>                          : 1;  <span class="comment">/**&lt; TIM RDS memory had a single-bit error. Throws INTSN TIM_INTSN_E::TIM_ECCERR_SBE. */</span>
<a name="l00839"></a>00839 <span class="preprocessor">#else</span>
<a name="l00840"></a><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#adcd77431cc514c9934beba27aab7f882">00840</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#adcd77431cc514c9934beba27aab7f882">sbe</a>                          : 1;
<a name="l00841"></a><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#ae394a7eb1d4c476af9cacc261fd46348">00841</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#ae394a7eb1d4c476af9cacc261fd46348">dbe</a>                          : 1;
<a name="l00842"></a><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#a59383abfe6201c468c33d97eeb3521ac">00842</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#a59383abfe6201c468c33d97eeb3521ac">ctl_sbe</a>                      : 1;
<a name="l00843"></a><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#a6b4164fa4f9c1e432a1d6eb834b20ae5">00843</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#a6b4164fa4f9c1e432a1d6eb834b20ae5">ctl_dbe</a>                      : 1;
<a name="l00844"></a><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#ad5800f2c815da14c31825e9cf3cd87ff">00844</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html#ad5800f2c815da14c31825e9cf3cd87ff">reserved_4_63</a>                : 60;
<a name="l00845"></a>00845 <span class="preprocessor">#endif</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__int__eccerr.html#a8a59eb4740a04eb868181a305bc59d5e">s</a>;
<a name="l00847"></a><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__cn68xx.html">00847</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__cn68xx.html">cvmx_tim_int_eccerr_cn68xx</a> {
<a name="l00848"></a>00848 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__cn68xx.html#a926ed588a1c8faad09417e6053e6902c">reserved_2_63</a>                : 62;
<a name="l00850"></a>00850     uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__cn68xx.html#a87a16c186c40a2d6ae3f2cdd96456b76">dbe</a>                          : 1;  <span class="comment">/**&lt; TIM RDS memory had a Double Bit Error */</span>
<a name="l00851"></a>00851     uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__cn68xx.html#aa14278141ccdedf99e9190cdb9fb0879">sbe</a>                          : 1;  <span class="comment">/**&lt; TIM RDS memory had a Single Bit Error */</span>
<a name="l00852"></a>00852 <span class="preprocessor">#else</span>
<a name="l00853"></a><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__cn68xx.html#aa14278141ccdedf99e9190cdb9fb0879">00853</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__cn68xx.html#aa14278141ccdedf99e9190cdb9fb0879">sbe</a>                          : 1;
<a name="l00854"></a><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__cn68xx.html#a87a16c186c40a2d6ae3f2cdd96456b76">00854</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__cn68xx.html#a87a16c186c40a2d6ae3f2cdd96456b76">dbe</a>                          : 1;
<a name="l00855"></a><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__cn68xx.html#a926ed588a1c8faad09417e6053e6902c">00855</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__cn68xx.html#a926ed588a1c8faad09417e6053e6902c">reserved_2_63</a>                : 62;
<a name="l00856"></a>00856 <span class="preprocessor">#endif</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__int__eccerr.html#ace6c9513c9a3825abc7b3d62c5565c85">cn68xx</a>;
<a name="l00858"></a><a class="code" href="unioncvmx__tim__int__eccerr.html#a15953544c8e34b1e02736ca18c10edf7">00858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__cn68xx.html">cvmx_tim_int_eccerr_cn68xx</a>     <a class="code" href="unioncvmx__tim__int__eccerr.html#a15953544c8e34b1e02736ca18c10edf7">cn68xxp1</a>;
<a name="l00859"></a><a class="code" href="unioncvmx__tim__int__eccerr.html#a62162ec0dee9f8daec0c2f05999c3efe">00859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html">cvmx_tim_int_eccerr_s</a>          <a class="code" href="unioncvmx__tim__int__eccerr.html#a62162ec0dee9f8daec0c2f05999c3efe">cn73xx</a>;
<a name="l00860"></a><a class="code" href="unioncvmx__tim__int__eccerr.html#a2a5b370eb57b39e8757b8abdc6d4e579">00860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html">cvmx_tim_int_eccerr_s</a>          <a class="code" href="unioncvmx__tim__int__eccerr.html#a2a5b370eb57b39e8757b8abdc6d4e579">cn78xx</a>;
<a name="l00861"></a><a class="code" href="unioncvmx__tim__int__eccerr.html#a0aa65ff633069c71c3de446a8739282c">00861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html">cvmx_tim_int_eccerr_s</a>          <a class="code" href="unioncvmx__tim__int__eccerr.html#a0aa65ff633069c71c3de446a8739282c">cn78xxp1</a>;
<a name="l00862"></a><a class="code" href="unioncvmx__tim__int__eccerr.html#a1fc859391cf097b95434c7389ac08837">00862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr_1_1cvmx__tim__int__eccerr__s.html">cvmx_tim_int_eccerr_s</a>          <a class="code" href="unioncvmx__tim__int__eccerr.html#a1fc859391cf097b95434c7389ac08837">cnf75xx</a>;
<a name="l00863"></a>00863 };
<a name="l00864"></a><a class="code" href="cvmx-tim-defs_8h.html#ab6f8ee46cf776418add69cbed3071e6f">00864</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__int__eccerr.html" title="cvmx_tim_int_eccerr">cvmx_tim_int_eccerr</a> <a class="code" href="unioncvmx__tim__int__eccerr.html" title="cvmx_tim_int_eccerr">cvmx_tim_int_eccerr_t</a>;
<a name="l00865"></a>00865 <span class="comment"></span>
<a name="l00866"></a>00866 <span class="comment">/**</span>
<a name="l00867"></a>00867 <span class="comment"> * cvmx_tim_int_eccerr_en</span>
<a name="l00868"></a>00868 <span class="comment"> *</span>
<a name="l00869"></a>00869 <span class="comment"> * Notes:</span>
<a name="l00870"></a>00870 <span class="comment"> * When mask bit is set, the corresponding bit in TIM_INT_ECCERR is enabled. If mask bit is cleared the</span>
<a name="l00871"></a>00871 <span class="comment"> * corresponding bit in TIM_INT_ECCERR will still be set but interrupt will not be reported.</span>
<a name="l00872"></a>00872 <span class="comment"> */</span>
<a name="l00873"></a><a class="code" href="unioncvmx__tim__int__eccerr__en.html">00873</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__int__eccerr__en.html" title="cvmx_tim_int_eccerr_en">cvmx_tim_int_eccerr_en</a> {
<a name="l00874"></a><a class="code" href="unioncvmx__tim__int__eccerr__en.html#a8ed3d7617f308b15eed1a659b54e3e89">00874</a>     uint64_t <a class="code" href="unioncvmx__tim__int__eccerr__en.html#a8ed3d7617f308b15eed1a659b54e3e89">u64</a>;
<a name="l00875"></a><a class="code" href="structcvmx__tim__int__eccerr__en_1_1cvmx__tim__int__eccerr__en__s.html">00875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__en_1_1cvmx__tim__int__eccerr__en__s.html">cvmx_tim_int_eccerr_en_s</a> {
<a name="l00876"></a>00876 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00877"></a>00877 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int__eccerr__en_1_1cvmx__tim__int__eccerr__en__s.html#a9fb376299746e97d86c7d21569f523fe">reserved_2_63</a>                : 62;
<a name="l00878"></a>00878     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__en_1_1cvmx__tim__int__eccerr__en__s.html#a7f5f5bab1625642be3d0837d6fabdd12">dbe_en</a>                       : 1;  <span class="comment">/**&lt; Bit mask corresponding to TIM_REG_ECCERR.DBE */</span>
<a name="l00879"></a>00879     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__en_1_1cvmx__tim__int__eccerr__en__s.html#afd0bfa30e5519f7f49189268fb19897c">sbe_en</a>                       : 1;  <span class="comment">/**&lt; Bit mask corresponding to TIM_REG_ECCERR.SBE */</span>
<a name="l00880"></a>00880 <span class="preprocessor">#else</span>
<a name="l00881"></a><a class="code" href="structcvmx__tim__int__eccerr__en_1_1cvmx__tim__int__eccerr__en__s.html#afd0bfa30e5519f7f49189268fb19897c">00881</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int__eccerr__en_1_1cvmx__tim__int__eccerr__en__s.html#afd0bfa30e5519f7f49189268fb19897c">sbe_en</a>                       : 1;
<a name="l00882"></a><a class="code" href="structcvmx__tim__int__eccerr__en_1_1cvmx__tim__int__eccerr__en__s.html#a7f5f5bab1625642be3d0837d6fabdd12">00882</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__en_1_1cvmx__tim__int__eccerr__en__s.html#a7f5f5bab1625642be3d0837d6fabdd12">dbe_en</a>                       : 1;
<a name="l00883"></a><a class="code" href="structcvmx__tim__int__eccerr__en_1_1cvmx__tim__int__eccerr__en__s.html#a9fb376299746e97d86c7d21569f523fe">00883</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__en_1_1cvmx__tim__int__eccerr__en__s.html#a9fb376299746e97d86c7d21569f523fe">reserved_2_63</a>                : 62;
<a name="l00884"></a>00884 <span class="preprocessor">#endif</span>
<a name="l00885"></a>00885 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__int__eccerr__en.html#af3cd1e375105d80f2807ce746c482e72">s</a>;
<a name="l00886"></a><a class="code" href="unioncvmx__tim__int__eccerr__en.html#a490d825e6e51914152f7b8b9eb654c90">00886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__en_1_1cvmx__tim__int__eccerr__en__s.html">cvmx_tim_int_eccerr_en_s</a>       <a class="code" href="unioncvmx__tim__int__eccerr__en.html#a490d825e6e51914152f7b8b9eb654c90">cn68xx</a>;
<a name="l00887"></a><a class="code" href="unioncvmx__tim__int__eccerr__en.html#aada954918a7cb2a3389b959b30f47bd0">00887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__en_1_1cvmx__tim__int__eccerr__en__s.html">cvmx_tim_int_eccerr_en_s</a>       <a class="code" href="unioncvmx__tim__int__eccerr__en.html#aada954918a7cb2a3389b959b30f47bd0">cn68xxp1</a>;
<a name="l00888"></a>00888 };
<a name="l00889"></a><a class="code" href="cvmx-tim-defs_8h.html#a2c41decd7a98a75b82422641790565c5">00889</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__int__eccerr__en.html" title="cvmx_tim_int_eccerr_en">cvmx_tim_int_eccerr_en</a> <a class="code" href="unioncvmx__tim__int__eccerr__en.html" title="cvmx_tim_int_eccerr_en">cvmx_tim_int_eccerr_en_t</a>;
<a name="l00890"></a>00890 <span class="comment"></span>
<a name="l00891"></a>00891 <span class="comment">/**</span>
<a name="l00892"></a>00892 <span class="comment"> * cvmx_tim_int_eccerr_event0</span>
<a name="l00893"></a>00893 <span class="comment"> */</span>
<a name="l00894"></a><a class="code" href="unioncvmx__tim__int__eccerr__event0.html">00894</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__int__eccerr__event0.html" title="cvmx_tim_int_eccerr_event0">cvmx_tim_int_eccerr_event0</a> {
<a name="l00895"></a><a class="code" href="unioncvmx__tim__int__eccerr__event0.html#adc4f99ed6a3d241f3951659df838c9be">00895</a>     uint64_t <a class="code" href="unioncvmx__tim__int__eccerr__event0.html#adc4f99ed6a3d241f3951659df838c9be">u64</a>;
<a name="l00896"></a><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__s.html">00896</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__s.html">cvmx_tim_int_eccerr_event0_s</a> {
<a name="l00897"></a>00897 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00898"></a>00898 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__s.html#a42c27b5e65dd7e9f1fecf6f781233f8c">reserved_7_63</a>                : 57;
<a name="l00899"></a>00899     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__s.html#ab1ce7936595cdcec480416d8a6d5d394">add</a>                          : 7;  <span class="comment">/**&lt; Memory address where the error occurred. */</span>
<a name="l00900"></a>00900 <span class="preprocessor">#else</span>
<a name="l00901"></a><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__s.html#ab1ce7936595cdcec480416d8a6d5d394">00901</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__s.html#ab1ce7936595cdcec480416d8a6d5d394">add</a>                          : 7;
<a name="l00902"></a><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__s.html#a42c27b5e65dd7e9f1fecf6f781233f8c">00902</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__s.html#a42c27b5e65dd7e9f1fecf6f781233f8c">reserved_7_63</a>                : 57;
<a name="l00903"></a>00903 <span class="preprocessor">#endif</span>
<a name="l00904"></a>00904 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__int__eccerr__event0.html#a2f0dd7defe8ec6006fd9e11ece6d59c2">s</a>;
<a name="l00905"></a><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn68xx.html">00905</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn68xx.html">cvmx_tim_int_eccerr_event0_cn68xx</a> {
<a name="l00906"></a>00906 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00907"></a>00907 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn68xx.html#afe57683908bae9e2995886701c72551b">reserved_15_63</a>               : 49;
<a name="l00908"></a>00908     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn68xx.html#a276fcf69866fc8f6cc935287bcb90f74">synd</a>                         : 7;  <span class="comment">/**&lt; ECC Syndrome */</span>
<a name="l00909"></a>00909     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn68xx.html#a7691fe9bbfde428e51718270b0820f78">add</a>                          : 8;  <span class="comment">/**&lt; Memory address where the Error occurred. */</span>
<a name="l00910"></a>00910 <span class="preprocessor">#else</span>
<a name="l00911"></a><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn68xx.html#a7691fe9bbfde428e51718270b0820f78">00911</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn68xx.html#a7691fe9bbfde428e51718270b0820f78">add</a>                          : 8;
<a name="l00912"></a><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn68xx.html#a276fcf69866fc8f6cc935287bcb90f74">00912</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn68xx.html#a276fcf69866fc8f6cc935287bcb90f74">synd</a>                         : 7;
<a name="l00913"></a><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn68xx.html#afe57683908bae9e2995886701c72551b">00913</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn68xx.html#afe57683908bae9e2995886701c72551b">reserved_15_63</a>               : 49;
<a name="l00914"></a>00914 <span class="preprocessor">#endif</span>
<a name="l00915"></a>00915 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__int__eccerr__event0.html#a7c712ffc6791c3aab5681ea7661c6cb3">cn68xx</a>;
<a name="l00916"></a><a class="code" href="unioncvmx__tim__int__eccerr__event0.html#ad8da546d3dd79fc7790fa3d600dcb863">00916</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn68xx.html">cvmx_tim_int_eccerr_event0_cn68xx</a> <a class="code" href="unioncvmx__tim__int__eccerr__event0.html#ad8da546d3dd79fc7790fa3d600dcb863">cn68xxp1</a>;
<a name="l00917"></a><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn73xx.html">00917</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn73xx.html">cvmx_tim_int_eccerr_event0_cn73xx</a> {
<a name="l00918"></a>00918 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn73xx.html#abf9bebe50a95fb75c789faea5482f89f">reserved_14_63</a>               : 50;
<a name="l00920"></a>00920     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn73xx.html#a2b175a4e176dc701aad06017e9b41484">synd</a>                         : 7;  <span class="comment">/**&lt; ECC syndrome bits. */</span>
<a name="l00921"></a>00921     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn73xx.html#a8eba2e011caa5ce5eb5d1dc6a82de059">add</a>                          : 7;  <span class="comment">/**&lt; Memory address where the error occurred. */</span>
<a name="l00922"></a>00922 <span class="preprocessor">#else</span>
<a name="l00923"></a><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn73xx.html#a8eba2e011caa5ce5eb5d1dc6a82de059">00923</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn73xx.html#a8eba2e011caa5ce5eb5d1dc6a82de059">add</a>                          : 7;
<a name="l00924"></a><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn73xx.html#a2b175a4e176dc701aad06017e9b41484">00924</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn73xx.html#a2b175a4e176dc701aad06017e9b41484">synd</a>                         : 7;
<a name="l00925"></a><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn73xx.html#abf9bebe50a95fb75c789faea5482f89f">00925</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn73xx.html#abf9bebe50a95fb75c789faea5482f89f">reserved_14_63</a>               : 50;
<a name="l00926"></a>00926 <span class="preprocessor">#endif</span>
<a name="l00927"></a>00927 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__int__eccerr__event0.html#a79742c717aaec6e2c80c6ac429dcb044">cn73xx</a>;
<a name="l00928"></a><a class="code" href="unioncvmx__tim__int__eccerr__event0.html#a110e4614330f4a51b95471a75d499349">00928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn73xx.html">cvmx_tim_int_eccerr_event0_cn73xx</a> <a class="code" href="unioncvmx__tim__int__eccerr__event0.html#a110e4614330f4a51b95471a75d499349">cn78xx</a>;
<a name="l00929"></a><a class="code" href="unioncvmx__tim__int__eccerr__event0.html#ac13f547f8496bc517225228a09592796">00929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn73xx.html">cvmx_tim_int_eccerr_event0_cn73xx</a> <a class="code" href="unioncvmx__tim__int__eccerr__event0.html#ac13f547f8496bc517225228a09592796">cn78xxp1</a>;
<a name="l00930"></a><a class="code" href="unioncvmx__tim__int__eccerr__event0.html#a020f40d3d14c975a6244ac13d37ca009">00930</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__event0_1_1cvmx__tim__int__eccerr__event0__cn73xx.html">cvmx_tim_int_eccerr_event0_cn73xx</a> <a class="code" href="unioncvmx__tim__int__eccerr__event0.html#a020f40d3d14c975a6244ac13d37ca009">cnf75xx</a>;
<a name="l00931"></a>00931 };
<a name="l00932"></a><a class="code" href="cvmx-tim-defs_8h.html#acec75bff83909f126961d848aca42a4b">00932</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__int__eccerr__event0.html" title="cvmx_tim_int_eccerr_event0">cvmx_tim_int_eccerr_event0</a> <a class="code" href="unioncvmx__tim__int__eccerr__event0.html" title="cvmx_tim_int_eccerr_event0">cvmx_tim_int_eccerr_event0_t</a>;
<a name="l00933"></a>00933 <span class="comment"></span>
<a name="l00934"></a>00934 <span class="comment">/**</span>
<a name="l00935"></a>00935 <span class="comment"> * cvmx_tim_int_eccerr_event1</span>
<a name="l00936"></a>00936 <span class="comment"> */</span>
<a name="l00937"></a><a class="code" href="unioncvmx__tim__int__eccerr__event1.html">00937</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__int__eccerr__event1.html" title="cvmx_tim_int_eccerr_event1">cvmx_tim_int_eccerr_event1</a> {
<a name="l00938"></a><a class="code" href="unioncvmx__tim__int__eccerr__event1.html#a809c8345f2f59a7e738c57f42a3aa44e">00938</a>     uint64_t <a class="code" href="unioncvmx__tim__int__eccerr__event1.html#a809c8345f2f59a7e738c57f42a3aa44e">u64</a>;
<a name="l00939"></a><a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html">00939</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html">cvmx_tim_int_eccerr_event1_s</a> {
<a name="l00940"></a>00940 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00941"></a>00941 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html#a69df61677b88d1ac7c21335aa661964c">reserved_55_63</a>               : 9;
<a name="l00942"></a>00942     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html#a1aa40106444176a96df0726e655096cc">org_ecc</a>                      : 7;  <span class="comment">/**&lt; Original ECC bits where the error occurred. */</span>
<a name="l00943"></a>00943     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html#a35039171dc55aba7c1b85d6f0518492b">org_rds_dat</a>                  : 48; <span class="comment">/**&lt; Memory original data where the error occurred. */</span>
<a name="l00944"></a>00944 <span class="preprocessor">#else</span>
<a name="l00945"></a><a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html#a35039171dc55aba7c1b85d6f0518492b">00945</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html#a35039171dc55aba7c1b85d6f0518492b">org_rds_dat</a>                  : 48;
<a name="l00946"></a><a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html#a1aa40106444176a96df0726e655096cc">00946</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html#a1aa40106444176a96df0726e655096cc">org_ecc</a>                      : 7;
<a name="l00947"></a><a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html#a69df61677b88d1ac7c21335aa661964c">00947</a>     uint64_t <a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html#a69df61677b88d1ac7c21335aa661964c">reserved_55_63</a>               : 9;
<a name="l00948"></a>00948 <span class="preprocessor">#endif</span>
<a name="l00949"></a>00949 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__int__eccerr__event1.html#aec05e069bd1c8fb2f9464b30fc20be43">s</a>;
<a name="l00950"></a><a class="code" href="unioncvmx__tim__int__eccerr__event1.html#a102888cc02bf60077edf36817facf6e1">00950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html">cvmx_tim_int_eccerr_event1_s</a>   <a class="code" href="unioncvmx__tim__int__eccerr__event1.html#a102888cc02bf60077edf36817facf6e1">cn68xx</a>;
<a name="l00951"></a><a class="code" href="unioncvmx__tim__int__eccerr__event1.html#a563cab7d97406404f3346ea092ab9599">00951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html">cvmx_tim_int_eccerr_event1_s</a>   <a class="code" href="unioncvmx__tim__int__eccerr__event1.html#a563cab7d97406404f3346ea092ab9599">cn68xxp1</a>;
<a name="l00952"></a><a class="code" href="unioncvmx__tim__int__eccerr__event1.html#abb05f849c6893ecaffc0cefe1e865d44">00952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html">cvmx_tim_int_eccerr_event1_s</a>   <a class="code" href="unioncvmx__tim__int__eccerr__event1.html#abb05f849c6893ecaffc0cefe1e865d44">cn73xx</a>;
<a name="l00953"></a><a class="code" href="unioncvmx__tim__int__eccerr__event1.html#a5e0a3c45c15e08cb022b734b791d211d">00953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html">cvmx_tim_int_eccerr_event1_s</a>   <a class="code" href="unioncvmx__tim__int__eccerr__event1.html#a5e0a3c45c15e08cb022b734b791d211d">cn78xx</a>;
<a name="l00954"></a><a class="code" href="unioncvmx__tim__int__eccerr__event1.html#aecfc9493b54dbaf6177eddc5194f654d">00954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html">cvmx_tim_int_eccerr_event1_s</a>   <a class="code" href="unioncvmx__tim__int__eccerr__event1.html#aecfc9493b54dbaf6177eddc5194f654d">cn78xxp1</a>;
<a name="l00955"></a><a class="code" href="unioncvmx__tim__int__eccerr__event1.html#aa55662d0698e9bcd57d424b9e2f14d6f">00955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__int__eccerr__event1_1_1cvmx__tim__int__eccerr__event1__s.html">cvmx_tim_int_eccerr_event1_s</a>   <a class="code" href="unioncvmx__tim__int__eccerr__event1.html#aa55662d0698e9bcd57d424b9e2f14d6f">cnf75xx</a>;
<a name="l00956"></a>00956 };
<a name="l00957"></a><a class="code" href="cvmx-tim-defs_8h.html#a2818c2053b16b713c1d5818f6130afc1">00957</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__int__eccerr__event1.html" title="cvmx_tim_int_eccerr_event1">cvmx_tim_int_eccerr_event1</a> <a class="code" href="unioncvmx__tim__int__eccerr__event1.html" title="cvmx_tim_int_eccerr_event1">cvmx_tim_int_eccerr_event1_t</a>;
<a name="l00958"></a>00958 <span class="comment"></span>
<a name="l00959"></a>00959 <span class="comment">/**</span>
<a name="l00960"></a>00960 <span class="comment"> * cvmx_tim_mem_debug0</span>
<a name="l00961"></a>00961 <span class="comment"> *</span>
<a name="l00962"></a>00962 <span class="comment"> * Notes:</span>
<a name="l00963"></a>00963 <span class="comment"> * Internal per-ring state intended for debug use only - tim.ctl[47:0]</span>
<a name="l00964"></a>00964 <span class="comment"> * This CSR is a memory of 16 entries, and thus, the TIM_REG_READ_IDX CSR must be written before any</span>
<a name="l00965"></a>00965 <span class="comment"> * CSR read operations to this address can be performed.</span>
<a name="l00966"></a>00966 <span class="comment"> */</span>
<a name="l00967"></a><a class="code" href="unioncvmx__tim__mem__debug0.html">00967</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__mem__debug0.html" title="cvmx_tim_mem_debug0">cvmx_tim_mem_debug0</a> {
<a name="l00968"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#a384b35a34ceb69de8fe73a1c2c177f1b">00968</a>     uint64_t <a class="code" href="unioncvmx__tim__mem__debug0.html#a384b35a34ceb69de8fe73a1c2c177f1b">u64</a>;
<a name="l00969"></a><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">00969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a> {
<a name="l00970"></a>00970 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00971"></a>00971 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#a02bbd5b36e778d92034c346e9787f5c8">reserved_48_63</a>               : 16;
<a name="l00972"></a>00972     uint64_t <a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#ac7738f123a40bd12b4d4f411146cf27a">ena</a>                          : 1;  <span class="comment">/**&lt; Ring timer enable */</span>
<a name="l00973"></a>00973     uint64_t <a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#ad9cd03634e2ee097252aa8f5c22071ce">reserved_46_46</a>               : 1;
<a name="l00974"></a>00974     uint64_t <a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#aa4bd8082e397512d2a84118af908fe82">count</a>                        : 22; <span class="comment">/**&lt; Time offset for the ring</span>
<a name="l00975"></a>00975 <span class="comment">                                                         Set to INTERVAL and counts down by 1 every 1024</span>
<a name="l00976"></a>00976 <span class="comment">                                                         cycles when ENA==1. The HW forces a bucket</span>
<a name="l00977"></a>00977 <span class="comment">                                                         traversal (and resets COUNT to INTERVAL) whenever</span>
<a name="l00978"></a>00978 <span class="comment">                                                         the decrement would cause COUNT to go negative.</span>
<a name="l00979"></a>00979 <span class="comment">                                                         COUNT is unpredictable whenever ENA==0.</span>
<a name="l00980"></a>00980 <span class="comment">                                                         COUNT is reset to INTERVAL whenever TIM_MEM_RING1</span>
<a name="l00981"></a>00981 <span class="comment">                                                         is written for the ring. */</span>
<a name="l00982"></a>00982     uint64_t <a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#a924292294c0125a5335bd7587ae9d757">reserved_22_23</a>               : 2;
<a name="l00983"></a>00983     uint64_t <a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#a0253f25a66ef71257023cb58455853b1">interval</a>                     : 22; <span class="comment">/**&lt; Timer interval - 1 */</span>
<a name="l00984"></a>00984 <span class="preprocessor">#else</span>
<a name="l00985"></a><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#a0253f25a66ef71257023cb58455853b1">00985</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#a0253f25a66ef71257023cb58455853b1">interval</a>                     : 22;
<a name="l00986"></a><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#a924292294c0125a5335bd7587ae9d757">00986</a>     uint64_t <a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#a924292294c0125a5335bd7587ae9d757">reserved_22_23</a>               : 2;
<a name="l00987"></a><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#aa4bd8082e397512d2a84118af908fe82">00987</a>     uint64_t <a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#aa4bd8082e397512d2a84118af908fe82">count</a>                        : 22;
<a name="l00988"></a><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#ad9cd03634e2ee097252aa8f5c22071ce">00988</a>     uint64_t <a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#ad9cd03634e2ee097252aa8f5c22071ce">reserved_46_46</a>               : 1;
<a name="l00989"></a><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#ac7738f123a40bd12b4d4f411146cf27a">00989</a>     uint64_t <a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#ac7738f123a40bd12b4d4f411146cf27a">ena</a>                          : 1;
<a name="l00990"></a><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#a02bbd5b36e778d92034c346e9787f5c8">00990</a>     uint64_t <a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html#a02bbd5b36e778d92034c346e9787f5c8">reserved_48_63</a>               : 16;
<a name="l00991"></a>00991 <span class="preprocessor">#endif</span>
<a name="l00992"></a>00992 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__mem__debug0.html#aada2f093f28d50a6f42af95872ad7c23">s</a>;
<a name="l00993"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#ab8e054ee0c47550b294383959e8e8eff">00993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#ab8e054ee0c47550b294383959e8e8eff">cn30xx</a>;
<a name="l00994"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#ab906abe403bdd215d6ec0595f7827fcb">00994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#ab906abe403bdd215d6ec0595f7827fcb">cn31xx</a>;
<a name="l00995"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#a7de0222ced49e48e913074c3b75ef1bf">00995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#a7de0222ced49e48e913074c3b75ef1bf">cn38xx</a>;
<a name="l00996"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#ad05d3a59d6cd709814b2f94f1b0b0618">00996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#ad05d3a59d6cd709814b2f94f1b0b0618">cn38xxp2</a>;
<a name="l00997"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#aa35984dd809a36cd7d45ad289b82924c">00997</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#aa35984dd809a36cd7d45ad289b82924c">cn50xx</a>;
<a name="l00998"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#aba154359d3523fb4d135cee85c869895">00998</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#aba154359d3523fb4d135cee85c869895">cn52xx</a>;
<a name="l00999"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#a7c66d5a35732867478cda9e755a23998">00999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#a7c66d5a35732867478cda9e755a23998">cn52xxp1</a>;
<a name="l01000"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#a84870dbb709ab27b1ff3b10be0c1dcf7">01000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#a84870dbb709ab27b1ff3b10be0c1dcf7">cn56xx</a>;
<a name="l01001"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#a1a1b76929e0559bf16348918dbc56a5a">01001</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#a1a1b76929e0559bf16348918dbc56a5a">cn56xxp1</a>;
<a name="l01002"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#a8b9021e19e724c3f66486d729f406259">01002</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#a8b9021e19e724c3f66486d729f406259">cn58xx</a>;
<a name="l01003"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#a9eb9dafc3c35d3133e3c50ba9f5cfd4b">01003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#a9eb9dafc3c35d3133e3c50ba9f5cfd4b">cn58xxp1</a>;
<a name="l01004"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#a65b305db686e56452b9402c2d63a9abd">01004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#a65b305db686e56452b9402c2d63a9abd">cn61xx</a>;
<a name="l01005"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#adfe77d33812f0f6db142564e52192594">01005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#adfe77d33812f0f6db142564e52192594">cn63xx</a>;
<a name="l01006"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#a1fe5953733ecb4466265c8a6970f060f">01006</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#a1fe5953733ecb4466265c8a6970f060f">cn63xxp1</a>;
<a name="l01007"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#afdc656ba4bdcd37ef6b7014f053c9cdf">01007</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#afdc656ba4bdcd37ef6b7014f053c9cdf">cn66xx</a>;
<a name="l01008"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#a63f527a7b0c113329c65c2199ed90f77">01008</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#a63f527a7b0c113329c65c2199ed90f77">cn70xx</a>;
<a name="l01009"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#a34be76a3e937fca4b7378eef028ecc23">01009</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#a34be76a3e937fca4b7378eef028ecc23">cn70xxp1</a>;
<a name="l01010"></a><a class="code" href="unioncvmx__tim__mem__debug0.html#a48b51a9c4d4619fcf99a39198b7038d5">01010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug0_1_1cvmx__tim__mem__debug0__s.html">cvmx_tim_mem_debug0_s</a>          <a class="code" href="unioncvmx__tim__mem__debug0.html#a48b51a9c4d4619fcf99a39198b7038d5">cnf71xx</a>;
<a name="l01011"></a>01011 };
<a name="l01012"></a><a class="code" href="cvmx-tim-defs_8h.html#ab17c55d576c651ce0ac510f35e95816d">01012</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__mem__debug0.html" title="cvmx_tim_mem_debug0">cvmx_tim_mem_debug0</a> <a class="code" href="unioncvmx__tim__mem__debug0.html" title="cvmx_tim_mem_debug0">cvmx_tim_mem_debug0_t</a>;
<a name="l01013"></a>01013 <span class="comment"></span>
<a name="l01014"></a>01014 <span class="comment">/**</span>
<a name="l01015"></a>01015 <span class="comment"> * cvmx_tim_mem_debug1</span>
<a name="l01016"></a>01016 <span class="comment"> *</span>
<a name="l01017"></a>01017 <span class="comment"> * Notes:</span>
<a name="l01018"></a>01018 <span class="comment"> * Internal per-ring state intended for debug use only - tim.sta[63:0]</span>
<a name="l01019"></a>01019 <span class="comment"> * This CSR is a memory of 16 entries, and thus, the TIM_REG_READ_IDX CSR must be written before any</span>
<a name="l01020"></a>01020 <span class="comment"> * CSR read operations to this address can be performed.</span>
<a name="l01021"></a>01021 <span class="comment"> */</span>
<a name="l01022"></a><a class="code" href="unioncvmx__tim__mem__debug1.html">01022</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__mem__debug1.html" title="cvmx_tim_mem_debug1">cvmx_tim_mem_debug1</a> {
<a name="l01023"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#abbf89cca299831919a281496cb2e5776">01023</a>     uint64_t <a class="code" href="unioncvmx__tim__mem__debug1.html#abbf89cca299831919a281496cb2e5776">u64</a>;
<a name="l01024"></a><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">01024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a> {
<a name="l01025"></a>01025 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01026"></a>01026 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html#ac6ea71c9571c6f6bfaa615210ab3d14b">bucket</a>                       : 13; <span class="comment">/**&lt; Current bucket[12:0]</span>
<a name="l01027"></a>01027 <span class="comment">                                                         Reset to 0 whenever TIM_MEM_RING0 is written for</span>
<a name="l01028"></a>01028 <span class="comment">                                                         the ring. Incremented (modulo BSIZE) once per</span>
<a name="l01029"></a>01029 <span class="comment">                                                         bucket traversal.</span>
<a name="l01030"></a>01030 <span class="comment">                                                         See TIM_MEM_DEBUG2[BUCKET]. */</span>
<a name="l01031"></a>01031     uint64_t <a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html#af5fb0f4b1e83422b137b55a65223356e">base</a>                         : 31; <span class="comment">/**&lt; Pointer[35:5] to bucket[0] */</span>
<a name="l01032"></a>01032     uint64_t <a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html#afea98f646283eda193f81022f6c6c7fc">bsize</a>                        : 20; <span class="comment">/**&lt; Number of buckets - 1 */</span>
<a name="l01033"></a>01033 <span class="preprocessor">#else</span>
<a name="l01034"></a><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html#afea98f646283eda193f81022f6c6c7fc">01034</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html#afea98f646283eda193f81022f6c6c7fc">bsize</a>                        : 20;
<a name="l01035"></a><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html#af5fb0f4b1e83422b137b55a65223356e">01035</a>     uint64_t <a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html#af5fb0f4b1e83422b137b55a65223356e">base</a>                         : 31;
<a name="l01036"></a><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html#ac6ea71c9571c6f6bfaa615210ab3d14b">01036</a>     uint64_t <a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html#ac6ea71c9571c6f6bfaa615210ab3d14b">bucket</a>                       : 13;
<a name="l01037"></a>01037 <span class="preprocessor">#endif</span>
<a name="l01038"></a>01038 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__mem__debug1.html#aa2feef8e2e6e06aebdc4f71177349fce">s</a>;
<a name="l01039"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#a7154cff55324298d536d605ee99657ed">01039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#a7154cff55324298d536d605ee99657ed">cn30xx</a>;
<a name="l01040"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#ab1d8ed4561b0933790e345052fa9610d">01040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#ab1d8ed4561b0933790e345052fa9610d">cn31xx</a>;
<a name="l01041"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#a763cda28c1c15e606a5ef2cd95409716">01041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#a763cda28c1c15e606a5ef2cd95409716">cn38xx</a>;
<a name="l01042"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#a2c66fcc2e40a0e8a87a2ac4d6b80bd5c">01042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#a2c66fcc2e40a0e8a87a2ac4d6b80bd5c">cn38xxp2</a>;
<a name="l01043"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#a507509953843c3791a444539a00e14c2">01043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#a507509953843c3791a444539a00e14c2">cn50xx</a>;
<a name="l01044"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#a62875a2749d7c68a8af88469f4c5d19a">01044</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#a62875a2749d7c68a8af88469f4c5d19a">cn52xx</a>;
<a name="l01045"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#abae8c9ce23ff752155334c19ee60dd41">01045</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#abae8c9ce23ff752155334c19ee60dd41">cn52xxp1</a>;
<a name="l01046"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#a2ba0244d70a36e4f60881a7a6eac427d">01046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#a2ba0244d70a36e4f60881a7a6eac427d">cn56xx</a>;
<a name="l01047"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#a6bc76a8077c3ee3cadb00ca7b5e94444">01047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#a6bc76a8077c3ee3cadb00ca7b5e94444">cn56xxp1</a>;
<a name="l01048"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#aa9bfac0b9a0bfba1dc40c938902176f7">01048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#aa9bfac0b9a0bfba1dc40c938902176f7">cn58xx</a>;
<a name="l01049"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#a30b50fad47f08064284cd6fbebcd05ac">01049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#a30b50fad47f08064284cd6fbebcd05ac">cn58xxp1</a>;
<a name="l01050"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#ad578fd4a9bac3ce44e9f65b2e651dc5a">01050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#ad578fd4a9bac3ce44e9f65b2e651dc5a">cn61xx</a>;
<a name="l01051"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#aa5d346913ae6de789363935caea5fd8b">01051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#aa5d346913ae6de789363935caea5fd8b">cn63xx</a>;
<a name="l01052"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#a010d4c3f465c4dfaec965700427c3d6d">01052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#a010d4c3f465c4dfaec965700427c3d6d">cn63xxp1</a>;
<a name="l01053"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#a0e8cc167785ca16751f999189c9f61ea">01053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#a0e8cc167785ca16751f999189c9f61ea">cn66xx</a>;
<a name="l01054"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#a4179753dac7ec2b01e92807c6517297e">01054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#a4179753dac7ec2b01e92807c6517297e">cn70xx</a>;
<a name="l01055"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#a8706369ad070ae6154a229d78b46257f">01055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#a8706369ad070ae6154a229d78b46257f">cn70xxp1</a>;
<a name="l01056"></a><a class="code" href="unioncvmx__tim__mem__debug1.html#a84c1062cfb0bc8988118dc7bd5f32730">01056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug1_1_1cvmx__tim__mem__debug1__s.html">cvmx_tim_mem_debug1_s</a>          <a class="code" href="unioncvmx__tim__mem__debug1.html#a84c1062cfb0bc8988118dc7bd5f32730">cnf71xx</a>;
<a name="l01057"></a>01057 };
<a name="l01058"></a><a class="code" href="cvmx-tim-defs_8h.html#aac0488f33bd302e4b094fc2f5fdb6053">01058</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__mem__debug1.html" title="cvmx_tim_mem_debug1">cvmx_tim_mem_debug1</a> <a class="code" href="unioncvmx__tim__mem__debug1.html" title="cvmx_tim_mem_debug1">cvmx_tim_mem_debug1_t</a>;
<a name="l01059"></a>01059 <span class="comment"></span>
<a name="l01060"></a>01060 <span class="comment">/**</span>
<a name="l01061"></a>01061 <span class="comment"> * cvmx_tim_mem_debug2</span>
<a name="l01062"></a>01062 <span class="comment"> *</span>
<a name="l01063"></a>01063 <span class="comment"> * Notes:</span>
<a name="l01064"></a>01064 <span class="comment"> * Internal per-ring state intended for debug use only - tim.sta[95:64]</span>
<a name="l01065"></a>01065 <span class="comment"> * This CSR is a memory of 16 entries, and thus, the TIM_REG_READ_IDX CSR must be written before any</span>
<a name="l01066"></a>01066 <span class="comment"> * CSR read operations to this address can be performed.</span>
<a name="l01067"></a>01067 <span class="comment"> */</span>
<a name="l01068"></a><a class="code" href="unioncvmx__tim__mem__debug2.html">01068</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__mem__debug2.html" title="cvmx_tim_mem_debug2">cvmx_tim_mem_debug2</a> {
<a name="l01069"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#a9b3ed02eb4aa104309cb7d743e345fa2">01069</a>     uint64_t <a class="code" href="unioncvmx__tim__mem__debug2.html#a9b3ed02eb4aa104309cb7d743e345fa2">u64</a>;
<a name="l01070"></a><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">01070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a> {
<a name="l01071"></a>01071 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01072"></a>01072 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#a1805e7d7f403805f4f313d877d6df984">reserved_24_63</a>               : 40;
<a name="l01073"></a>01073     uint64_t <a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#ac3f252cbdefb136a5d6a80cf9d8a3dfb">cpool</a>                        : 3;  <span class="comment">/**&lt; Free list used to free chunks */</span>
<a name="l01074"></a>01074     uint64_t <a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#abb4bcad7f07944a51eb00ebe6f80b691">csize</a>                        : 13; <span class="comment">/**&lt; Number of words per chunk */</span>
<a name="l01075"></a>01075     uint64_t <a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#abd58bfe6604576d0ff52fcb88c17760c">reserved_7_7</a>                 : 1;
<a name="l01076"></a>01076     uint64_t <a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#a788b411cd6693a698a333d0dea1bea39">bucket</a>                       : 7;  <span class="comment">/**&lt; Current bucket[19:13]</span>
<a name="l01077"></a>01077 <span class="comment">                                                         See TIM_MEM_DEBUG1[BUCKET]. */</span>
<a name="l01078"></a>01078 <span class="preprocessor">#else</span>
<a name="l01079"></a><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#a788b411cd6693a698a333d0dea1bea39">01079</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#a788b411cd6693a698a333d0dea1bea39">bucket</a>                       : 7;
<a name="l01080"></a><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#abd58bfe6604576d0ff52fcb88c17760c">01080</a>     uint64_t <a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#abd58bfe6604576d0ff52fcb88c17760c">reserved_7_7</a>                 : 1;
<a name="l01081"></a><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#abb4bcad7f07944a51eb00ebe6f80b691">01081</a>     uint64_t <a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#abb4bcad7f07944a51eb00ebe6f80b691">csize</a>                        : 13;
<a name="l01082"></a><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#ac3f252cbdefb136a5d6a80cf9d8a3dfb">01082</a>     uint64_t <a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#ac3f252cbdefb136a5d6a80cf9d8a3dfb">cpool</a>                        : 3;
<a name="l01083"></a><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#a1805e7d7f403805f4f313d877d6df984">01083</a>     uint64_t <a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html#a1805e7d7f403805f4f313d877d6df984">reserved_24_63</a>               : 40;
<a name="l01084"></a>01084 <span class="preprocessor">#endif</span>
<a name="l01085"></a>01085 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__mem__debug2.html#a2f355a4eefd2c0cdc1338c079c5ff723">s</a>;
<a name="l01086"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#a2a929c45fb41fe59da73be3a7f72baa2">01086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#a2a929c45fb41fe59da73be3a7f72baa2">cn30xx</a>;
<a name="l01087"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#afed947e55751ae6dfe4d3238f0948c6e">01087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#afed947e55751ae6dfe4d3238f0948c6e">cn31xx</a>;
<a name="l01088"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#a96d176075c7e89669e1a74826085a7ee">01088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#a96d176075c7e89669e1a74826085a7ee">cn38xx</a>;
<a name="l01089"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#ac435589feb9011f69d8754183ba05cdc">01089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#ac435589feb9011f69d8754183ba05cdc">cn38xxp2</a>;
<a name="l01090"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#a72f465501b1f91eda17a9367e3e86022">01090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#a72f465501b1f91eda17a9367e3e86022">cn50xx</a>;
<a name="l01091"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#a0dd979238e3d0ab2400137528913169d">01091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#a0dd979238e3d0ab2400137528913169d">cn52xx</a>;
<a name="l01092"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#ab0561dcb18f13babb1f26f420e02173b">01092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#ab0561dcb18f13babb1f26f420e02173b">cn52xxp1</a>;
<a name="l01093"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#a433c3a9611eccdb603080cb897260c3a">01093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#a433c3a9611eccdb603080cb897260c3a">cn56xx</a>;
<a name="l01094"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#a3ce946db29a5fa7822d339d3b6a00d1f">01094</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#a3ce946db29a5fa7822d339d3b6a00d1f">cn56xxp1</a>;
<a name="l01095"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#a066ca65daf314e254c3fba9c91030772">01095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#a066ca65daf314e254c3fba9c91030772">cn58xx</a>;
<a name="l01096"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#ad880ee0a4dcbbcb03781cc9762bcd7c2">01096</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#ad880ee0a4dcbbcb03781cc9762bcd7c2">cn58xxp1</a>;
<a name="l01097"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#aa825e3d100487ec24566625d92ad830b">01097</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#aa825e3d100487ec24566625d92ad830b">cn61xx</a>;
<a name="l01098"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#a59404bf6fa8e375081cc9bb12228990a">01098</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#a59404bf6fa8e375081cc9bb12228990a">cn63xx</a>;
<a name="l01099"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#a9cf9e74638e00c134cc30b84a94ac0a7">01099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#a9cf9e74638e00c134cc30b84a94ac0a7">cn63xxp1</a>;
<a name="l01100"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#a0ff6625a4b8414a3b74017efea1de122">01100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#a0ff6625a4b8414a3b74017efea1de122">cn66xx</a>;
<a name="l01101"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#a7a71725bddda729baa1083ee723bfb12">01101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#a7a71725bddda729baa1083ee723bfb12">cn70xx</a>;
<a name="l01102"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#a8db70ff2b68c324d776bdda70c99b4bb">01102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#a8db70ff2b68c324d776bdda70c99b4bb">cn70xxp1</a>;
<a name="l01103"></a><a class="code" href="unioncvmx__tim__mem__debug2.html#a895e8a425e782a8da9ecf7e3a1c47618">01103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__debug2_1_1cvmx__tim__mem__debug2__s.html">cvmx_tim_mem_debug2_s</a>          <a class="code" href="unioncvmx__tim__mem__debug2.html#a895e8a425e782a8da9ecf7e3a1c47618">cnf71xx</a>;
<a name="l01104"></a>01104 };
<a name="l01105"></a><a class="code" href="cvmx-tim-defs_8h.html#aa7078161d922197e5d0269a4b76d4ab4">01105</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__mem__debug2.html" title="cvmx_tim_mem_debug2">cvmx_tim_mem_debug2</a> <a class="code" href="unioncvmx__tim__mem__debug2.html" title="cvmx_tim_mem_debug2">cvmx_tim_mem_debug2_t</a>;
<a name="l01106"></a>01106 <span class="comment"></span>
<a name="l01107"></a>01107 <span class="comment">/**</span>
<a name="l01108"></a>01108 <span class="comment"> * cvmx_tim_mem_ring0</span>
<a name="l01109"></a>01109 <span class="comment"> *</span>
<a name="l01110"></a>01110 <span class="comment"> * Notes:</span>
<a name="l01111"></a>01111 <span class="comment"> * TIM_MEM_RING0 must not be written for a ring when TIM_MEM_RING1[ENA] is set for the ring.</span>
<a name="l01112"></a>01112 <span class="comment"> * Every write to TIM_MEM_RING0 clears the current bucket for the ring. (The current bucket is</span>
<a name="l01113"></a>01113 <span class="comment"> * readable via TIM_MEM_DEBUG2[BUCKET],TIM_MEM_DEBUG1[BUCKET].)</span>
<a name="l01114"></a>01114 <span class="comment"> * BASE is a 32-byte aligned pointer[35:0].  Only pointer[35:5] are stored because pointer[4:0] = 0.</span>
<a name="l01115"></a>01115 <span class="comment"> * This CSR is a memory of 16 entries, and thus, the TIM_REG_READ_IDX CSR must be written before any</span>
<a name="l01116"></a>01116 <span class="comment"> * CSR read operations to this address can be performed.</span>
<a name="l01117"></a>01117 <span class="comment"> */</span>
<a name="l01118"></a><a class="code" href="unioncvmx__tim__mem__ring0.html">01118</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__mem__ring0.html" title="cvmx_tim_mem_ring0">cvmx_tim_mem_ring0</a> {
<a name="l01119"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#ab1720b50557deff408328c9608d19197">01119</a>     uint64_t <a class="code" href="unioncvmx__tim__mem__ring0.html#ab1720b50557deff408328c9608d19197">u64</a>;
<a name="l01120"></a><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">01120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a> {
<a name="l01121"></a>01121 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01122"></a>01122 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html#aafbaa3ce25ac931e1868ffc27bc9f167">reserved_55_63</a>               : 9;
<a name="l01123"></a>01123     uint64_t <a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html#a1fd855662f0f7351c9c24a2620be3657">first_bucket</a>                 : 31; <span class="comment">/**&lt; Pointer[35:5] to bucket[0] */</span>
<a name="l01124"></a>01124     uint64_t <a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html#a352f4a529b4e69fc46908f5869589c75">num_buckets</a>                  : 20; <span class="comment">/**&lt; Number of buckets - 1 */</span>
<a name="l01125"></a>01125     uint64_t <a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html#a3cbbb8167f8792f56e9e93a47efbd83e">ring</a>                         : 4;  <span class="comment">/**&lt; Ring ID */</span>
<a name="l01126"></a>01126 <span class="preprocessor">#else</span>
<a name="l01127"></a><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html#a3cbbb8167f8792f56e9e93a47efbd83e">01127</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html#a3cbbb8167f8792f56e9e93a47efbd83e">ring</a>                         : 4;
<a name="l01128"></a><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html#a352f4a529b4e69fc46908f5869589c75">01128</a>     uint64_t <a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html#a352f4a529b4e69fc46908f5869589c75">num_buckets</a>                  : 20;
<a name="l01129"></a><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html#a1fd855662f0f7351c9c24a2620be3657">01129</a>     uint64_t <a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html#a1fd855662f0f7351c9c24a2620be3657">first_bucket</a>                 : 31;
<a name="l01130"></a><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html#aafbaa3ce25ac931e1868ffc27bc9f167">01130</a>     uint64_t <a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html#aafbaa3ce25ac931e1868ffc27bc9f167">reserved_55_63</a>               : 9;
<a name="l01131"></a>01131 <span class="preprocessor">#endif</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__mem__ring0.html#a741c061e77dc97b9a241a576411ce0d0">s</a>;
<a name="l01133"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#a377162fc4e42debdc3fd8372a864d1d0">01133</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#a377162fc4e42debdc3fd8372a864d1d0">cn30xx</a>;
<a name="l01134"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#a0fdf34949d798aa7f0799bca334fd5d8">01134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#a0fdf34949d798aa7f0799bca334fd5d8">cn31xx</a>;
<a name="l01135"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#a02106539bd7fd1c5e22c0d1bdb4f305b">01135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#a02106539bd7fd1c5e22c0d1bdb4f305b">cn38xx</a>;
<a name="l01136"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#a592b111ecf8789c63498b4495ed0183d">01136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#a592b111ecf8789c63498b4495ed0183d">cn38xxp2</a>;
<a name="l01137"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#aaa6a5a99aaf0f416c062c0bd52b4eb2f">01137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#aaa6a5a99aaf0f416c062c0bd52b4eb2f">cn50xx</a>;
<a name="l01138"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#add14f6d8e29f038b0726323a3b24735a">01138</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#add14f6d8e29f038b0726323a3b24735a">cn52xx</a>;
<a name="l01139"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#a634892afbc8fbd5aea4b2b83c16cb611">01139</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#a634892afbc8fbd5aea4b2b83c16cb611">cn52xxp1</a>;
<a name="l01140"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#a6a52b4705a81cb4ba78a0c19ba087d23">01140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#a6a52b4705a81cb4ba78a0c19ba087d23">cn56xx</a>;
<a name="l01141"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#adb2f7f43480a2174c09772c9f45a20d1">01141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#adb2f7f43480a2174c09772c9f45a20d1">cn56xxp1</a>;
<a name="l01142"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#aaf4c2b48a2461112ed8fef815e5724d5">01142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#aaf4c2b48a2461112ed8fef815e5724d5">cn58xx</a>;
<a name="l01143"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#afbe17bf8861af4dd206b1cbe735dbfdd">01143</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#afbe17bf8861af4dd206b1cbe735dbfdd">cn58xxp1</a>;
<a name="l01144"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#aab445fa4b6b943f1adc972f74339a5cf">01144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#aab445fa4b6b943f1adc972f74339a5cf">cn61xx</a>;
<a name="l01145"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#a242cd984cdac42f24723c05864d652bd">01145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#a242cd984cdac42f24723c05864d652bd">cn63xx</a>;
<a name="l01146"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#a5530a90fd5e9a2a99e7a8ac70968ba4a">01146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#a5530a90fd5e9a2a99e7a8ac70968ba4a">cn63xxp1</a>;
<a name="l01147"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#a41c2dded1dc4846c5d60a92af7562226">01147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#a41c2dded1dc4846c5d60a92af7562226">cn66xx</a>;
<a name="l01148"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#a5bdf5865c3f070b2582f1f8831cb5208">01148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#a5bdf5865c3f070b2582f1f8831cb5208">cn70xx</a>;
<a name="l01149"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#abd261ced7d8a4de850131b1310360c84">01149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#abd261ced7d8a4de850131b1310360c84">cn70xxp1</a>;
<a name="l01150"></a><a class="code" href="unioncvmx__tim__mem__ring0.html#a0625374fca2aabaa316a3f9d2ccea260">01150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring0_1_1cvmx__tim__mem__ring0__s.html">cvmx_tim_mem_ring0_s</a>           <a class="code" href="unioncvmx__tim__mem__ring0.html#a0625374fca2aabaa316a3f9d2ccea260">cnf71xx</a>;
<a name="l01151"></a>01151 };
<a name="l01152"></a><a class="code" href="cvmx-tim-defs_8h.html#a0853ec55db2460e8634d4361728350a2">01152</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__mem__ring0.html" title="cvmx_tim_mem_ring0">cvmx_tim_mem_ring0</a> <a class="code" href="unioncvmx__tim__mem__ring0.html" title="cvmx_tim_mem_ring0">cvmx_tim_mem_ring0_t</a>;
<a name="l01153"></a>01153 <span class="comment"></span>
<a name="l01154"></a>01154 <span class="comment">/**</span>
<a name="l01155"></a>01155 <span class="comment"> * cvmx_tim_mem_ring1</span>
<a name="l01156"></a>01156 <span class="comment"> *</span>
<a name="l01157"></a>01157 <span class="comment"> * Notes:</span>
<a name="l01158"></a>01158 <span class="comment"> * After a 1-&gt;0 transition on ENA, the HW will still complete a bucket traversal for the ring</span>
<a name="l01159"></a>01159 <span class="comment"> * if it was pending or active prior to the transition. (SW must delay to ensure the completion</span>
<a name="l01160"></a>01160 <span class="comment"> * of the traversal before reprogramming the ring.)</span>
<a name="l01161"></a>01161 <span class="comment"> * Every write to TIM_MEM_RING1 resets the current time offset for the ring to the INTERVAL value.</span>
<a name="l01162"></a>01162 <span class="comment"> * (The current time offset for the ring is readable via TIM_MEM_DEBUG0[COUNT].)</span>
<a name="l01163"></a>01163 <span class="comment"> * CSIZE must be at least 16.  It is illegal to program CSIZE to a value that is less than 16.</span>
<a name="l01164"></a>01164 <span class="comment"> * This CSR is a memory of 16 entries, and thus, the TIM_REG_READ_IDX CSR must be written before any</span>
<a name="l01165"></a>01165 <span class="comment"> * CSR read operations to this address can be performed.</span>
<a name="l01166"></a>01166 <span class="comment"> */</span>
<a name="l01167"></a><a class="code" href="unioncvmx__tim__mem__ring1.html">01167</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__mem__ring1.html" title="cvmx_tim_mem_ring1">cvmx_tim_mem_ring1</a> {
<a name="l01168"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#a968b81dc4e4d50eb7ec13dd72b90d11c">01168</a>     uint64_t <a class="code" href="unioncvmx__tim__mem__ring1.html#a968b81dc4e4d50eb7ec13dd72b90d11c">u64</a>;
<a name="l01169"></a><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">01169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a> {
<a name="l01170"></a>01170 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01171"></a>01171 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a14482441020fe8a58d9fb2a806d95ce3">reserved_43_63</a>               : 21;
<a name="l01172"></a>01172     uint64_t <a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a4e55d8acc96ba803132d7e0c3e1bd05a">enable</a>                       : 1;  <span class="comment">/**&lt; Ring timer enable</span>
<a name="l01173"></a>01173 <span class="comment">                                                         When clear, the ring is disabled and TIM</span>
<a name="l01174"></a>01174 <span class="comment">                                                         will not traverse any new buckets for the ring. */</span>
<a name="l01175"></a>01175     uint64_t <a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#aabe180d1570f6738b6dff44bb4be0755">pool</a>                         : 3;  <span class="comment">/**&lt; Free list used to free chunks */</span>
<a name="l01176"></a>01176     uint64_t <a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a089a0337297886df6205d01841e36f85">words_per_chunk</a>              : 13; <span class="comment">/**&lt; Number of words per chunk */</span>
<a name="l01177"></a>01177     uint64_t <a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a3abcba22723326eb3ab4c9e1038f0ce0">interval</a>                     : 22; <span class="comment">/**&lt; Timer interval - 1, measured in 1024 cycle ticks */</span>
<a name="l01178"></a>01178     uint64_t <a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a4b12d0854f22851d93d9c3170e1defa4">ring</a>                         : 4;  <span class="comment">/**&lt; Ring ID */</span>
<a name="l01179"></a>01179 <span class="preprocessor">#else</span>
<a name="l01180"></a><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a4b12d0854f22851d93d9c3170e1defa4">01180</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a4b12d0854f22851d93d9c3170e1defa4">ring</a>                         : 4;
<a name="l01181"></a><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a3abcba22723326eb3ab4c9e1038f0ce0">01181</a>     uint64_t <a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a3abcba22723326eb3ab4c9e1038f0ce0">interval</a>                     : 22;
<a name="l01182"></a><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a089a0337297886df6205d01841e36f85">01182</a>     uint64_t <a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a089a0337297886df6205d01841e36f85">words_per_chunk</a>              : 13;
<a name="l01183"></a><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#aabe180d1570f6738b6dff44bb4be0755">01183</a>     uint64_t <a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#aabe180d1570f6738b6dff44bb4be0755">pool</a>                         : 3;
<a name="l01184"></a><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a4e55d8acc96ba803132d7e0c3e1bd05a">01184</a>     uint64_t <a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a4e55d8acc96ba803132d7e0c3e1bd05a">enable</a>                       : 1;
<a name="l01185"></a><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a14482441020fe8a58d9fb2a806d95ce3">01185</a>     uint64_t <a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html#a14482441020fe8a58d9fb2a806d95ce3">reserved_43_63</a>               : 21;
<a name="l01186"></a>01186 <span class="preprocessor">#endif</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__mem__ring1.html#ad89134e6967995b5c358db08a5c69d9e">s</a>;
<a name="l01188"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#ad8ac6504e2c9e6e820e7cc93dbe6dd1f">01188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#ad8ac6504e2c9e6e820e7cc93dbe6dd1f">cn30xx</a>;
<a name="l01189"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#adb115b07238c798b8139ac3af96db63f">01189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#adb115b07238c798b8139ac3af96db63f">cn31xx</a>;
<a name="l01190"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#ab319e2d61c075fe5bbe93548f19c1611">01190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#ab319e2d61c075fe5bbe93548f19c1611">cn38xx</a>;
<a name="l01191"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#a5169eb25992862796014e6fa745b1014">01191</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#a5169eb25992862796014e6fa745b1014">cn38xxp2</a>;
<a name="l01192"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#ad89b2dbe95f34758d1e1253bb317b406">01192</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#ad89b2dbe95f34758d1e1253bb317b406">cn50xx</a>;
<a name="l01193"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#a994597861f0905f2104099d88165d6ed">01193</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#a994597861f0905f2104099d88165d6ed">cn52xx</a>;
<a name="l01194"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#aaf5c6ce0fbbe810e356eed7c664fa013">01194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#aaf5c6ce0fbbe810e356eed7c664fa013">cn52xxp1</a>;
<a name="l01195"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#a65aa1826a2d18d946bc4b2e182aac850">01195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#a65aa1826a2d18d946bc4b2e182aac850">cn56xx</a>;
<a name="l01196"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#a9e80a732b97dbda814984c46a128c64c">01196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#a9e80a732b97dbda814984c46a128c64c">cn56xxp1</a>;
<a name="l01197"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#acdc4409171126f5a54aa51b6c6fefd82">01197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#acdc4409171126f5a54aa51b6c6fefd82">cn58xx</a>;
<a name="l01198"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#af2c3fc71e7994be3bc8695f8fa67dc2b">01198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#af2c3fc71e7994be3bc8695f8fa67dc2b">cn58xxp1</a>;
<a name="l01199"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#af2b47e966dc90418e3f9e6a9c8331c8e">01199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#af2b47e966dc90418e3f9e6a9c8331c8e">cn61xx</a>;
<a name="l01200"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#ad0002e3fd024f5b0fb85d4a49aca88e5">01200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#ad0002e3fd024f5b0fb85d4a49aca88e5">cn63xx</a>;
<a name="l01201"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#abc27eee71c4b98fedbc63b90aac61cb0">01201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#abc27eee71c4b98fedbc63b90aac61cb0">cn63xxp1</a>;
<a name="l01202"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#a4b6b0c31e6cc40969cd4e92d20dd5722">01202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#a4b6b0c31e6cc40969cd4e92d20dd5722">cn66xx</a>;
<a name="l01203"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#af22e978fafab54cb2b15135372f7f2f0">01203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#af22e978fafab54cb2b15135372f7f2f0">cn70xx</a>;
<a name="l01204"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#a4109905f882180733a07a3b3db834c44">01204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#a4109905f882180733a07a3b3db834c44">cn70xxp1</a>;
<a name="l01205"></a><a class="code" href="unioncvmx__tim__mem__ring1.html#aea904ae247495a079190c3dfd8f78428">01205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__mem__ring1_1_1cvmx__tim__mem__ring1__s.html">cvmx_tim_mem_ring1_s</a>           <a class="code" href="unioncvmx__tim__mem__ring1.html#aea904ae247495a079190c3dfd8f78428">cnf71xx</a>;
<a name="l01206"></a>01206 };
<a name="l01207"></a><a class="code" href="cvmx-tim-defs_8h.html#a7a7e3c95f27574ae1e1e4fbe53b7db17">01207</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__mem__ring1.html" title="cvmx_tim_mem_ring1">cvmx_tim_mem_ring1</a> <a class="code" href="unioncvmx__tim__mem__ring1.html" title="cvmx_tim_mem_ring1">cvmx_tim_mem_ring1_t</a>;
<a name="l01208"></a>01208 <span class="comment"></span>
<a name="l01209"></a>01209 <span class="comment">/**</span>
<a name="l01210"></a>01210 <span class="comment"> * cvmx_tim_reg_bist_result</span>
<a name="l01211"></a>01211 <span class="comment"> *</span>
<a name="l01212"></a>01212 <span class="comment"> * Notes:</span>
<a name="l01213"></a>01213 <span class="comment"> * Access to the internal BiST results</span>
<a name="l01214"></a>01214 <span class="comment"> * Each bit is the BiST result of an individual memory (per bit, 0=pass and 1=fail).</span>
<a name="l01215"></a>01215 <span class="comment"> */</span>
<a name="l01216"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html">01216</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__reg__bist__result.html" title="cvmx_tim_reg_bist_result">cvmx_tim_reg_bist_result</a> {
<a name="l01217"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#ad3767476b5b04c93a616cbce6db07bf6">01217</a>     uint64_t <a class="code" href="unioncvmx__tim__reg__bist__result.html#ad3767476b5b04c93a616cbce6db07bf6">u64</a>;
<a name="l01218"></a><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">01218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a> {
<a name="l01219"></a>01219 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html#a2c5faddf982012797577f26baa619012">reserved_4_63</a>                : 60;
<a name="l01221"></a>01221     uint64_t <a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html#afba6d88c92ae45b53011edaed4d58c8b">sta</a>                          : 2;  <span class="comment">/**&lt; BiST result of the STA   memories (0=pass, !0=fail) */</span>
<a name="l01222"></a>01222     uint64_t <a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html#a87c48ce68db066cb683d0de7e9ea0fc3">ncb</a>                          : 1;  <span class="comment">/**&lt; BiST result of the NCB   memories (0=pass, !0=fail) */</span>
<a name="l01223"></a>01223     uint64_t <a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html#a3a01f15948fb8c788fa20e42fbf9b3d4">ctl</a>                          : 1;  <span class="comment">/**&lt; BiST result of the CTL   memories (0=pass, !0=fail) */</span>
<a name="l01224"></a>01224 <span class="preprocessor">#else</span>
<a name="l01225"></a><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html#a3a01f15948fb8c788fa20e42fbf9b3d4">01225</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html#a3a01f15948fb8c788fa20e42fbf9b3d4">ctl</a>                          : 1;
<a name="l01226"></a><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html#a87c48ce68db066cb683d0de7e9ea0fc3">01226</a>     uint64_t <a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html#a87c48ce68db066cb683d0de7e9ea0fc3">ncb</a>                          : 1;
<a name="l01227"></a><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html#afba6d88c92ae45b53011edaed4d58c8b">01227</a>     uint64_t <a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html#afba6d88c92ae45b53011edaed4d58c8b">sta</a>                          : 2;
<a name="l01228"></a><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html#a2c5faddf982012797577f26baa619012">01228</a>     uint64_t <a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html#a2c5faddf982012797577f26baa619012">reserved_4_63</a>                : 60;
<a name="l01229"></a>01229 <span class="preprocessor">#endif</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__reg__bist__result.html#a6c5df549e82e2844d59707f1eccac632">s</a>;
<a name="l01231"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#a87da15976c6c5fc95c5fbb9dfd0e13b7">01231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#a87da15976c6c5fc95c5fbb9dfd0e13b7">cn30xx</a>;
<a name="l01232"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#a753bc910617beab43af0f7a05478aa99">01232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#a753bc910617beab43af0f7a05478aa99">cn31xx</a>;
<a name="l01233"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#a19bca84e3a31060bd757ffe734a8301d">01233</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#a19bca84e3a31060bd757ffe734a8301d">cn38xx</a>;
<a name="l01234"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#ac0c2e19aacb82ad99e2408662d3ee3a1">01234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#ac0c2e19aacb82ad99e2408662d3ee3a1">cn38xxp2</a>;
<a name="l01235"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#a091f87fe4a7ffe6ed53a657c69000bf2">01235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#a091f87fe4a7ffe6ed53a657c69000bf2">cn50xx</a>;
<a name="l01236"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#a53dc6d9f03d3a004b9d20a09e984171f">01236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#a53dc6d9f03d3a004b9d20a09e984171f">cn52xx</a>;
<a name="l01237"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#ada8d7fea999d7c7c11be31e774d45eb7">01237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#ada8d7fea999d7c7c11be31e774d45eb7">cn52xxp1</a>;
<a name="l01238"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#a30da583cf45e61bb1a1e6decb92ddc82">01238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#a30da583cf45e61bb1a1e6decb92ddc82">cn56xx</a>;
<a name="l01239"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#a608baa3595716b84210b3bcb0fb3e11c">01239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#a608baa3595716b84210b3bcb0fb3e11c">cn56xxp1</a>;
<a name="l01240"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#a9a98fc3272d355e403add73c7373140d">01240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#a9a98fc3272d355e403add73c7373140d">cn58xx</a>;
<a name="l01241"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#a9ec42cdfa1be3882b15924a808513ba4">01241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#a9ec42cdfa1be3882b15924a808513ba4">cn58xxp1</a>;
<a name="l01242"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#a94a2f5e5defaf396fad4f401914b291f">01242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#a94a2f5e5defaf396fad4f401914b291f">cn61xx</a>;
<a name="l01243"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#a96d241f97eb7303bfa1538f258878c94">01243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#a96d241f97eb7303bfa1538f258878c94">cn63xx</a>;
<a name="l01244"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#a7a183f8f676e28b4261288c06f096e74">01244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#a7a183f8f676e28b4261288c06f096e74">cn63xxp1</a>;
<a name="l01245"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#ac354230d04a68b2f20091b21a831ca70">01245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#ac354230d04a68b2f20091b21a831ca70">cn66xx</a>;
<a name="l01246"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#a3fbfb46b9817fa4e07e38fce81de1458">01246</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#a3fbfb46b9817fa4e07e38fce81de1458">cn70xx</a>;
<a name="l01247"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#abb6c79c1188c589d6d2600374f885644">01247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#abb6c79c1188c589d6d2600374f885644">cn70xxp1</a>;
<a name="l01248"></a><a class="code" href="unioncvmx__tim__reg__bist__result.html#a19e601d909690d2e0226318214724868">01248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__bist__result_1_1cvmx__tim__reg__bist__result__s.html">cvmx_tim_reg_bist_result_s</a>     <a class="code" href="unioncvmx__tim__reg__bist__result.html#a19e601d909690d2e0226318214724868">cnf71xx</a>;
<a name="l01249"></a>01249 };
<a name="l01250"></a><a class="code" href="cvmx-tim-defs_8h.html#a8d9a578d2b8c9d4c4d69cccb70f8bbd4">01250</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__reg__bist__result.html" title="cvmx_tim_reg_bist_result">cvmx_tim_reg_bist_result</a> <a class="code" href="unioncvmx__tim__reg__bist__result.html" title="cvmx_tim_reg_bist_result">cvmx_tim_reg_bist_result_t</a>;
<a name="l01251"></a>01251 <span class="comment"></span>
<a name="l01252"></a>01252 <span class="comment">/**</span>
<a name="l01253"></a>01253 <span class="comment"> * cvmx_tim_reg_error</span>
<a name="l01254"></a>01254 <span class="comment"> *</span>
<a name="l01255"></a>01255 <span class="comment"> * A ring is in error if its interval has elapsed more than once without having been serviced,</span>
<a name="l01256"></a>01256 <span class="comment"> * either due to too many events in this ring&apos;s previous interval, or another ring having too</span>
<a name="l01257"></a>01257 <span class="comment"> * many events to process within this ring&apos;s interval. This is usually a programming error where</span>
<a name="l01258"></a>01258 <span class="comment"> * the number of entries in the bucket is too large for the interval specified across the rings.</span>
<a name="l01259"></a>01259 <span class="comment"> * When in error, TIM may process events in an interval later than requested. Any bit in the INT</span>
<a name="l01260"></a>01260 <span class="comment"> * field should be cleared by writing one to it.</span>
<a name="l01261"></a>01261 <span class="comment"> */</span>
<a name="l01262"></a><a class="code" href="unioncvmx__tim__reg__error.html">01262</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__reg__error.html" title="cvmx_tim_reg_error">cvmx_tim_reg_error</a> {
<a name="l01263"></a><a class="code" href="unioncvmx__tim__reg__error.html#ae74d21ed07f9de09f6366c21fe7dae54">01263</a>     uint64_t <a class="code" href="unioncvmx__tim__reg__error.html#ae74d21ed07f9de09f6366c21fe7dae54">u64</a>;
<a name="l01264"></a><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">01264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a> {
<a name="l01265"></a>01265 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01266"></a>01266 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html#aa94fa7f499dfa5b7df3e650826eca815">reserved_16_63</a>               : 48;
<a name="l01267"></a>01267     uint64_t <a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html#a80a76cf8020684a6a530a346c33b46dd">mask</a>                         : 16; <span class="comment">/**&lt; Bit mask indicating the rings in error */</span>
<a name="l01268"></a>01268 <span class="preprocessor">#else</span>
<a name="l01269"></a><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html#a80a76cf8020684a6a530a346c33b46dd">01269</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html#a80a76cf8020684a6a530a346c33b46dd">mask</a>                         : 16;
<a name="l01270"></a><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html#aa94fa7f499dfa5b7df3e650826eca815">01270</a>     uint64_t <a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html#aa94fa7f499dfa5b7df3e650826eca815">reserved_16_63</a>               : 48;
<a name="l01271"></a>01271 <span class="preprocessor">#endif</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__reg__error.html#a407ede72d7da0f7c62066eb2089fb612">s</a>;
<a name="l01273"></a><a class="code" href="unioncvmx__tim__reg__error.html#aaa40a7fa3c41c54e2774d6666414b002">01273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#aaa40a7fa3c41c54e2774d6666414b002">cn30xx</a>;
<a name="l01274"></a><a class="code" href="unioncvmx__tim__reg__error.html#a906d6686306e1da155bbc1816e48a7fe">01274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#a906d6686306e1da155bbc1816e48a7fe">cn31xx</a>;
<a name="l01275"></a><a class="code" href="unioncvmx__tim__reg__error.html#ad4f9776b1afcef8dea0621899b4232a3">01275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#ad4f9776b1afcef8dea0621899b4232a3">cn38xx</a>;
<a name="l01276"></a><a class="code" href="unioncvmx__tim__reg__error.html#ae500ec64e270160e116873ee74851c40">01276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#ae500ec64e270160e116873ee74851c40">cn38xxp2</a>;
<a name="l01277"></a><a class="code" href="unioncvmx__tim__reg__error.html#a9e3295f8cdadd8534706e666f0ef1fa1">01277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#a9e3295f8cdadd8534706e666f0ef1fa1">cn50xx</a>;
<a name="l01278"></a><a class="code" href="unioncvmx__tim__reg__error.html#a65df401ff1a96f42e974811810117264">01278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#a65df401ff1a96f42e974811810117264">cn52xx</a>;
<a name="l01279"></a><a class="code" href="unioncvmx__tim__reg__error.html#a65a9ab6876647114c7296238fd8f3f91">01279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#a65a9ab6876647114c7296238fd8f3f91">cn52xxp1</a>;
<a name="l01280"></a><a class="code" href="unioncvmx__tim__reg__error.html#a19e8093f5870692fe3ce506f7d173d6f">01280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#a19e8093f5870692fe3ce506f7d173d6f">cn56xx</a>;
<a name="l01281"></a><a class="code" href="unioncvmx__tim__reg__error.html#a96e80440d0980d96b2c7af4eb2f6ccf3">01281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#a96e80440d0980d96b2c7af4eb2f6ccf3">cn56xxp1</a>;
<a name="l01282"></a><a class="code" href="unioncvmx__tim__reg__error.html#ae8c6a52247755b4ada37cab5ff214667">01282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#ae8c6a52247755b4ada37cab5ff214667">cn58xx</a>;
<a name="l01283"></a><a class="code" href="unioncvmx__tim__reg__error.html#a54dbdd508ac03cde237de39b52d4d4f5">01283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#a54dbdd508ac03cde237de39b52d4d4f5">cn58xxp1</a>;
<a name="l01284"></a><a class="code" href="unioncvmx__tim__reg__error.html#a3e5c01dbdd36b92a6966ca503ca8aac8">01284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#a3e5c01dbdd36b92a6966ca503ca8aac8">cn61xx</a>;
<a name="l01285"></a><a class="code" href="unioncvmx__tim__reg__error.html#a9e357a15fffe434816886f5bdbcaa6dd">01285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#a9e357a15fffe434816886f5bdbcaa6dd">cn63xx</a>;
<a name="l01286"></a><a class="code" href="unioncvmx__tim__reg__error.html#afabb790f5b7b27a74beab54b7426fbdb">01286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#afabb790f5b7b27a74beab54b7426fbdb">cn63xxp1</a>;
<a name="l01287"></a><a class="code" href="unioncvmx__tim__reg__error.html#af72c5d611dfb117852257dbb72534168">01287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#af72c5d611dfb117852257dbb72534168">cn66xx</a>;
<a name="l01288"></a><a class="code" href="unioncvmx__tim__reg__error.html#a40da0d314c4df431e939d907962dbac1">01288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#a40da0d314c4df431e939d907962dbac1">cn70xx</a>;
<a name="l01289"></a><a class="code" href="unioncvmx__tim__reg__error.html#abc18bbdb0cb7f940fc734388f5f1acbf">01289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#abc18bbdb0cb7f940fc734388f5f1acbf">cn70xxp1</a>;
<a name="l01290"></a><a class="code" href="unioncvmx__tim__reg__error.html#a9141e34dba14cc10c7b4000e058bd1c2">01290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__error_1_1cvmx__tim__reg__error__s.html">cvmx_tim_reg_error_s</a>           <a class="code" href="unioncvmx__tim__reg__error.html#a9141e34dba14cc10c7b4000e058bd1c2">cnf71xx</a>;
<a name="l01291"></a>01291 };
<a name="l01292"></a><a class="code" href="cvmx-tim-defs_8h.html#a2587861998d3a1d478ff4dab8d8ac93e">01292</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__reg__error.html" title="cvmx_tim_reg_error">cvmx_tim_reg_error</a> <a class="code" href="unioncvmx__tim__reg__error.html" title="cvmx_tim_reg_error">cvmx_tim_reg_error_t</a>;
<a name="l01293"></a>01293 <span class="comment"></span>
<a name="l01294"></a>01294 <span class="comment">/**</span>
<a name="l01295"></a>01295 <span class="comment"> * cvmx_tim_reg_flags</span>
<a name="l01296"></a>01296 <span class="comment"> *</span>
<a name="l01297"></a>01297 <span class="comment"> * This register provides flags for TIM.</span>
<a name="l01298"></a>01298 <span class="comment"> *</span>
<a name="l01299"></a>01299 <span class="comment"> */</span>
<a name="l01300"></a><a class="code" href="unioncvmx__tim__reg__flags.html">01300</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__reg__flags.html" title="cvmx_tim_reg_flags">cvmx_tim_reg_flags</a> {
<a name="l01301"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a57f2a2386cdf1e69b0d0ea7bc4f625c5">01301</a>     uint64_t <a class="code" href="unioncvmx__tim__reg__flags.html#a57f2a2386cdf1e69b0d0ea7bc4f625c5">u64</a>;
<a name="l01302"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html">01302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html">cvmx_tim_reg_flags_s</a> {
<a name="l01303"></a>01303 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01304"></a>01304 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#a5500043558cf922dde90cda04624fc54">reserved_7_63</a>                : 57;
<a name="l01305"></a>01305     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#a6a567cfe64e78cdf3bf6ac6ed27137f7">gpio_edge</a>                    : 2;  <span class="comment">/**&lt; Edge used for GPIO timing.</span>
<a name="l01306"></a>01306 <span class="comment">                                                         0x0 = no edges and the timer tick is not generated.</span>
<a name="l01307"></a>01307 <span class="comment">                                                         0x1 = TIM counts low to high transitions.</span>
<a name="l01308"></a>01308 <span class="comment">                                                         0x2 = TIM counts high to low transitions.</span>
<a name="l01309"></a>01309 <span class="comment">                                                         0x3 = TIM counts both low to high and high to low transitions. */</span>
<a name="l01310"></a>01310     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#aa521a45555372751124fb99d221f1840">ena_gpio</a>                     : 1;  <span class="comment">/**&lt; Enable the external control of GPIO over the free</span>
<a name="l01311"></a>01311 <span class="comment">                                                         running timer.</span>
<a name="l01312"></a>01312 <span class="comment">                                                         When set, free running timer will be driven by GPIO.</span>
<a name="l01313"></a>01313 <span class="comment">                                                         Free running timer will count posedge or negedge of the</span>
<a name="l01314"></a>01314 <span class="comment">                                                         GPIO pin based on GPIO_EDGE register. */</span>
<a name="l01315"></a>01315     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#a8919d696fe6ab3ef046aeb638712122b">ena_dfb</a>                      : 1;  <span class="comment">/**&lt; Enable Don&apos;t Free Buffer. When set chunk buffer</span>
<a name="l01316"></a>01316 <span class="comment">                                                         would not be released by the TIM back to FPA. */</span>
<a name="l01317"></a>01317     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#ab880257caaa75d83d25110dea036e5b3">reset</a>                        : 1;  <span class="comment">/**&lt; Reset. One-shot pulse for free-running timer FR_RN_HT. */</span>
<a name="l01318"></a>01318     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#a3e7dad5bb911fb2ec1c9531453c25dc8">enable_dwb</a>                   : 1;  <span class="comment">/**&lt; Enables non-zero DonwWriteBacks when set</span>
<a name="l01319"></a>01319 <span class="comment">                                                         When set, enables the use of</span>
<a name="l01320"></a>01320 <span class="comment">                                                         DontWriteBacks during the buffer freeing</span>
<a name="l01321"></a>01321 <span class="comment">                                                         operations. */</span>
<a name="l01322"></a>01322     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#ad71b2259390fe872815a6d105570c83e">enable_timers</a>                : 1;  <span class="comment">/**&lt; When set, TIM is in normal operation. When clear, time is effectively stopped for all</span>
<a name="l01323"></a>01323 <span class="comment">                                                         rings in TIM.</span>
<a name="l01324"></a>01324 <span class="comment">                                                         TIM has a counter (see FR_RN_HT) that causes a periodic tick. This counter is shared by</span>
<a name="l01325"></a>01325 <span class="comment">                                                         all rings. Each Timer tick causes the hardware to decrement the time count for all enabled</span>
<a name="l01326"></a>01326 <span class="comment">                                                         rings.</span>
<a name="l01327"></a>01327 <span class="comment">                                                         When ENA_TIM = 0, the hardware stops the shared periodic counter, FR_RN_HT, so there are</span>
<a name="l01328"></a>01328 <span class="comment">                                                         no more ticks, and there are no more new bucket traversals.</span>
<a name="l01329"></a>01329 <span class="comment">                                                         If ENA_TIM transitions 1-&gt;0, TIM longer creates new bucket traversals, but does traverse</span>
<a name="l01330"></a>01330 <span class="comment">                                                         any rings that previously expired and are pending hardware traversal. */</span>
<a name="l01331"></a>01331 <span class="preprocessor">#else</span>
<a name="l01332"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#ad71b2259390fe872815a6d105570c83e">01332</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#ad71b2259390fe872815a6d105570c83e">enable_timers</a>                : 1;
<a name="l01333"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#a3e7dad5bb911fb2ec1c9531453c25dc8">01333</a>     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#a3e7dad5bb911fb2ec1c9531453c25dc8">enable_dwb</a>                   : 1;
<a name="l01334"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#ab880257caaa75d83d25110dea036e5b3">01334</a>     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#ab880257caaa75d83d25110dea036e5b3">reset</a>                        : 1;
<a name="l01335"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#a8919d696fe6ab3ef046aeb638712122b">01335</a>     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#a8919d696fe6ab3ef046aeb638712122b">ena_dfb</a>                      : 1;
<a name="l01336"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#aa521a45555372751124fb99d221f1840">01336</a>     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#aa521a45555372751124fb99d221f1840">ena_gpio</a>                     : 1;
<a name="l01337"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#a6a567cfe64e78cdf3bf6ac6ed27137f7">01337</a>     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#a6a567cfe64e78cdf3bf6ac6ed27137f7">gpio_edge</a>                    : 2;
<a name="l01338"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#a5500043558cf922dde90cda04624fc54">01338</a>     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html#a5500043558cf922dde90cda04624fc54">reserved_7_63</a>                : 57;
<a name="l01339"></a>01339 <span class="preprocessor">#endif</span>
<a name="l01340"></a>01340 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__reg__flags.html#a5511076d443d8c8129882c94b35e88d2">s</a>;
<a name="l01341"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">01341</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a> {
<a name="l01342"></a>01342 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01343"></a>01343 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html#a4f7bd147c012ae9408ade1956081a0c3">reserved_3_63</a>                : 61;
<a name="l01344"></a>01344     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html#ae3ee1624129a90b61876fd29f803d255">reset</a>                        : 1;  <span class="comment">/**&lt; Reset oneshot pulse for free-running structures */</span>
<a name="l01345"></a>01345     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html#a3a6a1fe3308aef0816ff752210c3ee2a">enable_dwb</a>                   : 1;  <span class="comment">/**&lt; Enables non-zero DonwWriteBacks when set</span>
<a name="l01346"></a>01346 <span class="comment">                                                         When set, enables the use of</span>
<a name="l01347"></a>01347 <span class="comment">                                                         DontWriteBacks during the buffer freeing</span>
<a name="l01348"></a>01348 <span class="comment">                                                         operations. */</span>
<a name="l01349"></a>01349     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html#a32ec69ac8273f8a0faa53f7147ab2684">enable_timers</a>                : 1;  <span class="comment">/**&lt; Enables the TIM section when set</span>
<a name="l01350"></a>01350 <span class="comment">                                                         When set, TIM is in normal operation.</span>
<a name="l01351"></a>01351 <span class="comment">                                                         When clear, time is effectively stopped for all</span>
<a name="l01352"></a>01352 <span class="comment">                                                         rings in TIM. */</span>
<a name="l01353"></a>01353 <span class="preprocessor">#else</span>
<a name="l01354"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html#a32ec69ac8273f8a0faa53f7147ab2684">01354</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html#a32ec69ac8273f8a0faa53f7147ab2684">enable_timers</a>                : 1;
<a name="l01355"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html#a3a6a1fe3308aef0816ff752210c3ee2a">01355</a>     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html#a3a6a1fe3308aef0816ff752210c3ee2a">enable_dwb</a>                   : 1;
<a name="l01356"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html#ae3ee1624129a90b61876fd29f803d255">01356</a>     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html#ae3ee1624129a90b61876fd29f803d255">reset</a>                        : 1;
<a name="l01357"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html#a4f7bd147c012ae9408ade1956081a0c3">01357</a>     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html#a4f7bd147c012ae9408ade1956081a0c3">reserved_3_63</a>                : 61;
<a name="l01358"></a>01358 <span class="preprocessor">#endif</span>
<a name="l01359"></a>01359 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__reg__flags.html#a2606801066622f0ea3a9199891bb7bf0">cn30xx</a>;
<a name="l01360"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a6301b8b38e3d5a65154d1e92e13953e5">01360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a6301b8b38e3d5a65154d1e92e13953e5">cn31xx</a>;
<a name="l01361"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a27d2f3145f144b8b133249e426b453c9">01361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a27d2f3145f144b8b133249e426b453c9">cn38xx</a>;
<a name="l01362"></a><a class="code" href="unioncvmx__tim__reg__flags.html#ad309c83d22572768f0fbd2d1e51d2203">01362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#ad309c83d22572768f0fbd2d1e51d2203">cn38xxp2</a>;
<a name="l01363"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a40f7947097ace1da231a0aaa008de40d">01363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a40f7947097ace1da231a0aaa008de40d">cn50xx</a>;
<a name="l01364"></a><a class="code" href="unioncvmx__tim__reg__flags.html#aeb6f20836defe67d4d7b969f0097563b">01364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#aeb6f20836defe67d4d7b969f0097563b">cn52xx</a>;
<a name="l01365"></a><a class="code" href="unioncvmx__tim__reg__flags.html#ad4c69f7c13199d8e94df5d8e2801a4e8">01365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#ad4c69f7c13199d8e94df5d8e2801a4e8">cn52xxp1</a>;
<a name="l01366"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a3c0c0f564f386afbb6bfe60ede264fae">01366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a3c0c0f564f386afbb6bfe60ede264fae">cn56xx</a>;
<a name="l01367"></a><a class="code" href="unioncvmx__tim__reg__flags.html#abd3537058a40a05cf03603fda67be9b5">01367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#abd3537058a40a05cf03603fda67be9b5">cn56xxp1</a>;
<a name="l01368"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a55193007169e232fd7e142a4b182933b">01368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a55193007169e232fd7e142a4b182933b">cn58xx</a>;
<a name="l01369"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a5e839d8c4d540f958894fc6924657748">01369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a5e839d8c4d540f958894fc6924657748">cn58xxp1</a>;
<a name="l01370"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a7a29cd34728f37a6ea68fbe48d5c6886">01370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a7a29cd34728f37a6ea68fbe48d5c6886">cn61xx</a>;
<a name="l01371"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a7bc815312c63c33e793fed257f064bcd">01371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a7bc815312c63c33e793fed257f064bcd">cn63xx</a>;
<a name="l01372"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a54e689e203a8275c0171fb76646b6eb1">01372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a54e689e203a8275c0171fb76646b6eb1">cn63xxp1</a>;
<a name="l01373"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a1d7314676feb6a2dab59ccc30528c9fa">01373</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a1d7314676feb6a2dab59ccc30528c9fa">cn66xx</a>;
<a name="l01374"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a04687eceb603b0e2447b1904e280c85f">01374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html">cvmx_tim_reg_flags_s</a>           <a class="code" href="unioncvmx__tim__reg__flags.html#a04687eceb603b0e2447b1904e280c85f">cn68xx</a>;
<a name="l01375"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a269deeb79db291993414be2af08a04b6">01375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__s.html">cvmx_tim_reg_flags_s</a>           <a class="code" href="unioncvmx__tim__reg__flags.html#a269deeb79db291993414be2af08a04b6">cn68xxp1</a>;
<a name="l01376"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a59b34c083b6a2cde7e850bb1ba8cab14">01376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a59b34c083b6a2cde7e850bb1ba8cab14">cn70xx</a>;
<a name="l01377"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a417659fb5536329df96267e2d0229c40">01377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a417659fb5536329df96267e2d0229c40">cn70xxp1</a>;
<a name="l01378"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html">01378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html">cvmx_tim_reg_flags_cn73xx</a> {
<a name="l01379"></a>01379 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01380"></a>01380 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a7e2f8141ff70dedd07cfc6a847d94d8f">reserved_7_63</a>                : 57;
<a name="l01381"></a>01381     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a56ce099cd4e8a5bb7c8706e9d7adec4c">gpio_edge</a>                    : 2;  <span class="comment">/**&lt; Edge used for GPIO timing.</span>
<a name="l01382"></a>01382 <span class="comment">                                                         0x0 = no edges and the timer tick is not generated.</span>
<a name="l01383"></a>01383 <span class="comment">                                                         0x1 = TIM counts low to high transitions.</span>
<a name="l01384"></a>01384 <span class="comment">                                                         0x2 = TIM counts high to low transitions.</span>
<a name="l01385"></a>01385 <span class="comment">                                                         0x3 = TIM counts both low to high and high to low transitions. */</span>
<a name="l01386"></a>01386     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a792f8e1e980476f878ada2ccbae6bc8b">reserved_3_4</a>                 : 2;
<a name="l01387"></a>01387     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#afe38e1239161c6b1ff8b646ef10cede5">reset</a>                        : 1;  <span class="comment">/**&lt; Reset. One-shot pulse for free-running timer FR_RN_HT. */</span>
<a name="l01388"></a>01388     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a833454a5d6090d32c0ea1008d91bde8b">reserved_1_1</a>                 : 1;
<a name="l01389"></a>01389     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a8b64a5e8c0ed55a4eeccd6e91f124e0e">enable_timers</a>                : 1;  <span class="comment">/**&lt; When set, TIM is in normal operation. When clear, time is effectively stopped for all</span>
<a name="l01390"></a>01390 <span class="comment">                                                         rings in TIM.</span>
<a name="l01391"></a>01391 <span class="comment">                                                         TIM has a counter (see FR_RN_HT) that causes a periodic tick. This counter is shared by</span>
<a name="l01392"></a>01392 <span class="comment">                                                         all rings. Each Timer tick causes the hardware to decrement the time count for all enabled</span>
<a name="l01393"></a>01393 <span class="comment">                                                         rings.</span>
<a name="l01394"></a>01394 <span class="comment">                                                         When ENA_TIM = 0, the hardware stops the shared periodic counter, FR_RN_HT, so there are</span>
<a name="l01395"></a>01395 <span class="comment">                                                         no more timer ticks, and there are no more new bucket traversals.</span>
<a name="l01396"></a>01396 <span class="comment">                                                         If ENA_TIM transitions 1-&gt;0, TIM longer creates new bucket traversals, but does traverse</span>
<a name="l01397"></a>01397 <span class="comment">                                                         any rings that previously expired and are pending hardware traversal. */</span>
<a name="l01398"></a>01398 <span class="preprocessor">#else</span>
<a name="l01399"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a8b64a5e8c0ed55a4eeccd6e91f124e0e">01399</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a8b64a5e8c0ed55a4eeccd6e91f124e0e">enable_timers</a>                : 1;
<a name="l01400"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a833454a5d6090d32c0ea1008d91bde8b">01400</a>     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a833454a5d6090d32c0ea1008d91bde8b">reserved_1_1</a>                 : 1;
<a name="l01401"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#afe38e1239161c6b1ff8b646ef10cede5">01401</a>     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#afe38e1239161c6b1ff8b646ef10cede5">reset</a>                        : 1;
<a name="l01402"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a792f8e1e980476f878ada2ccbae6bc8b">01402</a>     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a792f8e1e980476f878ada2ccbae6bc8b">reserved_3_4</a>                 : 2;
<a name="l01403"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a56ce099cd4e8a5bb7c8706e9d7adec4c">01403</a>     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a56ce099cd4e8a5bb7c8706e9d7adec4c">gpio_edge</a>                    : 2;
<a name="l01404"></a><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a7e2f8141ff70dedd07cfc6a847d94d8f">01404</a>     uint64_t <a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html#a7e2f8141ff70dedd07cfc6a847d94d8f">reserved_7_63</a>                : 57;
<a name="l01405"></a>01405 <span class="preprocessor">#endif</span>
<a name="l01406"></a>01406 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__reg__flags.html#ae1014f9865403df7b6ef627f9b9ee12d">cn73xx</a>;
<a name="l01407"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a99b4e07d2f21c9984205c24d87d46a24">01407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html">cvmx_tim_reg_flags_cn73xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a99b4e07d2f21c9984205c24d87d46a24">cn78xx</a>;
<a name="l01408"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a30bf35d0c93dd9e052fb2d423bd4aac3">01408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html">cvmx_tim_reg_flags_cn73xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a30bf35d0c93dd9e052fb2d423bd4aac3">cn78xxp1</a>;
<a name="l01409"></a><a class="code" href="unioncvmx__tim__reg__flags.html#a6dc8cbeeeb884284c826b0d64a7673db">01409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn30xx.html">cvmx_tim_reg_flags_cn30xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#a6dc8cbeeeb884284c826b0d64a7673db">cnf71xx</a>;
<a name="l01410"></a><a class="code" href="unioncvmx__tim__reg__flags.html#adf2b5369b4f48ebfa667bc7a50ea7c06">01410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__flags_1_1cvmx__tim__reg__flags__cn73xx.html">cvmx_tim_reg_flags_cn73xx</a>      <a class="code" href="unioncvmx__tim__reg__flags.html#adf2b5369b4f48ebfa667bc7a50ea7c06">cnf75xx</a>;
<a name="l01411"></a>01411 };
<a name="l01412"></a><a class="code" href="cvmx-tim-defs_8h.html#aad0b343e55570eb354b5e41347b9dd61">01412</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__reg__flags.html" title="cvmx_tim_reg_flags">cvmx_tim_reg_flags</a> <a class="code" href="unioncvmx__tim__reg__flags.html" title="cvmx_tim_reg_flags">cvmx_tim_reg_flags_t</a>;
<a name="l01413"></a>01413 <span class="comment"></span>
<a name="l01414"></a>01414 <span class="comment">/**</span>
<a name="l01415"></a>01415 <span class="comment"> * cvmx_tim_reg_int_mask</span>
<a name="l01416"></a>01416 <span class="comment"> *</span>
<a name="l01417"></a>01417 <span class="comment"> * Notes:</span>
<a name="l01418"></a>01418 <span class="comment"> * Note that this CSR is present only in chip revisions beginning with pass2.</span>
<a name="l01419"></a>01419 <span class="comment"> * When mask bit is set, the interrupt is enabled.</span>
<a name="l01420"></a>01420 <span class="comment"> */</span>
<a name="l01421"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html">01421</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__reg__int__mask.html" title="cvmx_tim_reg_int_mask">cvmx_tim_reg_int_mask</a> {
<a name="l01422"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#ae1bef444799b8a28d7df5198cb8515ca">01422</a>     uint64_t <a class="code" href="unioncvmx__tim__reg__int__mask.html#ae1bef444799b8a28d7df5198cb8515ca">u64</a>;
<a name="l01423"></a><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">01423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a> {
<a name="l01424"></a>01424 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html#ad4349f97b595f99fafb99237a56b8204">reserved_16_63</a>               : 48;
<a name="l01426"></a>01426     uint64_t <a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html#a70849c4d97de859193588505ea9583c5">mask</a>                         : 16; <span class="comment">/**&lt; Bit mask corresponding to TIM_REG_ERROR.MASK above */</span>
<a name="l01427"></a>01427 <span class="preprocessor">#else</span>
<a name="l01428"></a><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html#a70849c4d97de859193588505ea9583c5">01428</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html#a70849c4d97de859193588505ea9583c5">mask</a>                         : 16;
<a name="l01429"></a><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html#ad4349f97b595f99fafb99237a56b8204">01429</a>     uint64_t <a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html#ad4349f97b595f99fafb99237a56b8204">reserved_16_63</a>               : 48;
<a name="l01430"></a>01430 <span class="preprocessor">#endif</span>
<a name="l01431"></a>01431 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__reg__int__mask.html#a3c2f909e751809510e88207a1871dc6c">s</a>;
<a name="l01432"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#aa1b13b800b235bfe6981f7d2f16bf462">01432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#aa1b13b800b235bfe6981f7d2f16bf462">cn30xx</a>;
<a name="l01433"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#ad0973ba8e7ec64743dc7ac60ce40baba">01433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#ad0973ba8e7ec64743dc7ac60ce40baba">cn31xx</a>;
<a name="l01434"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#abcda5a2f42cc2940df44cf64f9982ced">01434</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#abcda5a2f42cc2940df44cf64f9982ced">cn38xx</a>;
<a name="l01435"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#a888188fa72b1f967466522cefa058427">01435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#a888188fa72b1f967466522cefa058427">cn38xxp2</a>;
<a name="l01436"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#a964bab99947801c0665aee8cb09723db">01436</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#a964bab99947801c0665aee8cb09723db">cn50xx</a>;
<a name="l01437"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#abc00143df3f942f44d95b7d9d9afa077">01437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#abc00143df3f942f44d95b7d9d9afa077">cn52xx</a>;
<a name="l01438"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#aed05d4e61ba8d9c0996a9ddea65af879">01438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#aed05d4e61ba8d9c0996a9ddea65af879">cn52xxp1</a>;
<a name="l01439"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#a7c485407a3e9ff889e596c2f58104c7a">01439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#a7c485407a3e9ff889e596c2f58104c7a">cn56xx</a>;
<a name="l01440"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#a30cd87fc2d21021fe311cc293f439068">01440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#a30cd87fc2d21021fe311cc293f439068">cn56xxp1</a>;
<a name="l01441"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#a7f1f829d2e82b4b7b2e417b6e8e0bb69">01441</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#a7f1f829d2e82b4b7b2e417b6e8e0bb69">cn58xx</a>;
<a name="l01442"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#a8d0877d7a87450c530b34375b4f2f08a">01442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#a8d0877d7a87450c530b34375b4f2f08a">cn58xxp1</a>;
<a name="l01443"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#aef89f8b7375505b9ae879f2723dc21d7">01443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#aef89f8b7375505b9ae879f2723dc21d7">cn61xx</a>;
<a name="l01444"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#a1b8c784e3c89014764483f8e0486855f">01444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#a1b8c784e3c89014764483f8e0486855f">cn63xx</a>;
<a name="l01445"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#a6cd7199cc752bca40c406e2dc2d73aa7">01445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#a6cd7199cc752bca40c406e2dc2d73aa7">cn63xxp1</a>;
<a name="l01446"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#a7704cb750e669c2e48d741c214e9d023">01446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#a7704cb750e669c2e48d741c214e9d023">cn66xx</a>;
<a name="l01447"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#a6ab1974a1b8d4e675a8bada423e972ca">01447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#a6ab1974a1b8d4e675a8bada423e972ca">cn70xx</a>;
<a name="l01448"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#a8c9ab7346ee0b9127bc623d80fd1e163">01448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#a8c9ab7346ee0b9127bc623d80fd1e163">cn70xxp1</a>;
<a name="l01449"></a><a class="code" href="unioncvmx__tim__reg__int__mask.html#ab164985c0b6db7d54fc36cd9fca4fcf3">01449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__int__mask_1_1cvmx__tim__reg__int__mask__s.html">cvmx_tim_reg_int_mask_s</a>        <a class="code" href="unioncvmx__tim__reg__int__mask.html#ab164985c0b6db7d54fc36cd9fca4fcf3">cnf71xx</a>;
<a name="l01450"></a>01450 };
<a name="l01451"></a><a class="code" href="cvmx-tim-defs_8h.html#a6076b1b3d1f10c1b14bf073c631578e3">01451</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__reg__int__mask.html" title="cvmx_tim_reg_int_mask">cvmx_tim_reg_int_mask</a> <a class="code" href="unioncvmx__tim__reg__int__mask.html" title="cvmx_tim_reg_int_mask">cvmx_tim_reg_int_mask_t</a>;
<a name="l01452"></a>01452 <span class="comment"></span>
<a name="l01453"></a>01453 <span class="comment">/**</span>
<a name="l01454"></a>01454 <span class="comment"> * cvmx_tim_reg_read_idx</span>
<a name="l01455"></a>01455 <span class="comment"> *</span>
<a name="l01456"></a>01456 <span class="comment"> * Notes:</span>
<a name="l01457"></a>01457 <span class="comment"> * Provides the read index during a CSR read operation to any of the CSRs that are physically stored</span>
<a name="l01458"></a>01458 <span class="comment"> * as memories.  The names of these CSRs begin with the prefix &quot;TIM_MEM_&quot;.</span>
<a name="l01459"></a>01459 <span class="comment"> * IDX[7:0] is the read index.  INC[7:0] is an increment that is added to IDX[7:0] after any CSR read.</span>
<a name="l01460"></a>01460 <span class="comment"> * The intended use is to initially write this CSR such that IDX=0 and INC=1.  Then, the entire</span>
<a name="l01461"></a>01461 <span class="comment"> * contents of a CSR memory can be read with consecutive CSR read commands.</span>
<a name="l01462"></a>01462 <span class="comment"> */</span>
<a name="l01463"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html">01463</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__reg__read__idx.html" title="cvmx_tim_reg_read_idx">cvmx_tim_reg_read_idx</a> {
<a name="l01464"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#ab48e2f36a3eef9c2b32f79b09fa5fdb4">01464</a>     uint64_t <a class="code" href="unioncvmx__tim__reg__read__idx.html#ab48e2f36a3eef9c2b32f79b09fa5fdb4">u64</a>;
<a name="l01465"></a><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">01465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a> {
<a name="l01466"></a>01466 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01467"></a>01467 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html#adc7fe27776ffddc6bbadf07dad9d4abd">reserved_16_63</a>               : 48;
<a name="l01468"></a>01468     uint64_t <a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html#a229c7a254cd4582a346c772f43eeca4c">inc</a>                          : 8;  <span class="comment">/**&lt; Increment to add to current index for next index */</span>
<a name="l01469"></a>01469     uint64_t <a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html#a9c1b1467e5d5e87af8e2c630de8259fd">index</a>                        : 8;  <span class="comment">/**&lt; Index to use for next memory CSR read */</span>
<a name="l01470"></a>01470 <span class="preprocessor">#else</span>
<a name="l01471"></a><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html#a9c1b1467e5d5e87af8e2c630de8259fd">01471</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html#a9c1b1467e5d5e87af8e2c630de8259fd">index</a>                        : 8;
<a name="l01472"></a><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html#a229c7a254cd4582a346c772f43eeca4c">01472</a>     uint64_t <a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html#a229c7a254cd4582a346c772f43eeca4c">inc</a>                          : 8;
<a name="l01473"></a><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html#adc7fe27776ffddc6bbadf07dad9d4abd">01473</a>     uint64_t <a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html#adc7fe27776ffddc6bbadf07dad9d4abd">reserved_16_63</a>               : 48;
<a name="l01474"></a>01474 <span class="preprocessor">#endif</span>
<a name="l01475"></a>01475 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__reg__read__idx.html#a0755ff9d6acfcea9e65f38ea9be3e865">s</a>;
<a name="l01476"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#a1413d2758ab7cde2cb54bc7525913039">01476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#a1413d2758ab7cde2cb54bc7525913039">cn30xx</a>;
<a name="l01477"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#a5e37b36d9aee684de3b79e5069d238fb">01477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#a5e37b36d9aee684de3b79e5069d238fb">cn31xx</a>;
<a name="l01478"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#a541ed56db6b23bd119a1f39e475d2f19">01478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#a541ed56db6b23bd119a1f39e475d2f19">cn38xx</a>;
<a name="l01479"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#a82d0cb44048cd3c4cc668ef408429199">01479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#a82d0cb44048cd3c4cc668ef408429199">cn38xxp2</a>;
<a name="l01480"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#a3c1d2106786179faaba31fce975eaa92">01480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#a3c1d2106786179faaba31fce975eaa92">cn50xx</a>;
<a name="l01481"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#aa1e6a9e3fd8327f65c2b11bbe735e9e0">01481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#aa1e6a9e3fd8327f65c2b11bbe735e9e0">cn52xx</a>;
<a name="l01482"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#a1589cb669568b9379d2430cba0dcef76">01482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#a1589cb669568b9379d2430cba0dcef76">cn52xxp1</a>;
<a name="l01483"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#a8477de6688ac9496fc495b3c74ad0d80">01483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#a8477de6688ac9496fc495b3c74ad0d80">cn56xx</a>;
<a name="l01484"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#ae6ccb031cb5d77ac3c057d3f15658b3e">01484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#ae6ccb031cb5d77ac3c057d3f15658b3e">cn56xxp1</a>;
<a name="l01485"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#aba321d19fd725415855c04a3e2996ad0">01485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#aba321d19fd725415855c04a3e2996ad0">cn58xx</a>;
<a name="l01486"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#a67e13155161369993c2bf3ef62726d49">01486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#a67e13155161369993c2bf3ef62726d49">cn58xxp1</a>;
<a name="l01487"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#a728f9c8a6b1e24926253c60517b07720">01487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#a728f9c8a6b1e24926253c60517b07720">cn61xx</a>;
<a name="l01488"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#acf5a57466ffa9a32d2e612d2ef93adf4">01488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#acf5a57466ffa9a32d2e612d2ef93adf4">cn63xx</a>;
<a name="l01489"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#a8239b5a2b39942f0cb5077c55e43b8d8">01489</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#a8239b5a2b39942f0cb5077c55e43b8d8">cn63xxp1</a>;
<a name="l01490"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#a19f393c1e984752f37ad9f2f49968aab">01490</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#a19f393c1e984752f37ad9f2f49968aab">cn66xx</a>;
<a name="l01491"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#a244ca850981b603a6555c8903fc78ef3">01491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#a244ca850981b603a6555c8903fc78ef3">cn70xx</a>;
<a name="l01492"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#a35f82644667188ee6de05e41d2df863c">01492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#a35f82644667188ee6de05e41d2df863c">cn70xxp1</a>;
<a name="l01493"></a><a class="code" href="unioncvmx__tim__reg__read__idx.html#aa0d990f70491d9ab0f89619c58adde7b">01493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__reg__read__idx_1_1cvmx__tim__reg__read__idx__s.html">cvmx_tim_reg_read_idx_s</a>        <a class="code" href="unioncvmx__tim__reg__read__idx.html#aa0d990f70491d9ab0f89619c58adde7b">cnf71xx</a>;
<a name="l01494"></a>01494 };
<a name="l01495"></a><a class="code" href="cvmx-tim-defs_8h.html#a2901486d21d8344304a0217c38d9263b">01495</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__reg__read__idx.html" title="cvmx_tim_reg_read_idx">cvmx_tim_reg_read_idx</a> <a class="code" href="unioncvmx__tim__reg__read__idx.html" title="cvmx_tim_reg_read_idx">cvmx_tim_reg_read_idx_t</a>;
<a name="l01496"></a>01496 <span class="comment"></span>
<a name="l01497"></a>01497 <span class="comment">/**</span>
<a name="l01498"></a>01498 <span class="comment"> * cvmx_tim_ring#_aura</span>
<a name="l01499"></a>01499 <span class="comment"> */</span>
<a name="l01500"></a><a class="code" href="unioncvmx__tim__ringx__aura.html">01500</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ringx__aura.html" title="cvmx_tim_ring::_aura">cvmx_tim_ringx_aura</a> {
<a name="l01501"></a><a class="code" href="unioncvmx__tim__ringx__aura.html#af2790bfca0daf1eb5b85412ced5fa1c1">01501</a>     uint64_t <a class="code" href="unioncvmx__tim__ringx__aura.html#af2790bfca0daf1eb5b85412ced5fa1c1">u64</a>;
<a name="l01502"></a><a class="code" href="structcvmx__tim__ringx__aura_1_1cvmx__tim__ringx__aura__s.html">01502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__aura_1_1cvmx__tim__ringx__aura__s.html">cvmx_tim_ringx_aura_s</a> {
<a name="l01503"></a>01503 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01504"></a>01504 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__aura_1_1cvmx__tim__ringx__aura__s.html#a615f67b04b664b2af66d9972013f1962">reserved_16_63</a>               : 48;
<a name="l01505"></a>01505     uint64_t <a class="code" href="structcvmx__tim__ringx__aura_1_1cvmx__tim__ringx__aura__s.html#a8437f9213b16e1881eb39e995ea43cbb">aura</a>                         : 16; <span class="comment">/**&lt; Aura number used to free and return chucks to. Bits &lt;15:12&gt; must be zero. */</span>
<a name="l01506"></a>01506 <span class="preprocessor">#else</span>
<a name="l01507"></a><a class="code" href="structcvmx__tim__ringx__aura_1_1cvmx__tim__ringx__aura__s.html#a8437f9213b16e1881eb39e995ea43cbb">01507</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__aura_1_1cvmx__tim__ringx__aura__s.html#a8437f9213b16e1881eb39e995ea43cbb">aura</a>                         : 16;
<a name="l01508"></a><a class="code" href="structcvmx__tim__ringx__aura_1_1cvmx__tim__ringx__aura__s.html#a615f67b04b664b2af66d9972013f1962">01508</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__aura_1_1cvmx__tim__ringx__aura__s.html#a615f67b04b664b2af66d9972013f1962">reserved_16_63</a>               : 48;
<a name="l01509"></a>01509 <span class="preprocessor">#endif</span>
<a name="l01510"></a>01510 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ringx__aura.html#a285200aff863d6b8e9a9266754958fb3">s</a>;
<a name="l01511"></a><a class="code" href="unioncvmx__tim__ringx__aura.html#a35e096fe92b8116d3ec9ed6d259dfe99">01511</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__aura_1_1cvmx__tim__ringx__aura__s.html">cvmx_tim_ringx_aura_s</a>          <a class="code" href="unioncvmx__tim__ringx__aura.html#a35e096fe92b8116d3ec9ed6d259dfe99">cn73xx</a>;
<a name="l01512"></a><a class="code" href="unioncvmx__tim__ringx__aura.html#ae409bae916d6ab8367273b2d5e95964f">01512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__aura_1_1cvmx__tim__ringx__aura__s.html">cvmx_tim_ringx_aura_s</a>          <a class="code" href="unioncvmx__tim__ringx__aura.html#ae409bae916d6ab8367273b2d5e95964f">cn78xx</a>;
<a name="l01513"></a><a class="code" href="unioncvmx__tim__ringx__aura.html#abacd9a2f783731297f78a3d7a5e00d59">01513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__aura_1_1cvmx__tim__ringx__aura__s.html">cvmx_tim_ringx_aura_s</a>          <a class="code" href="unioncvmx__tim__ringx__aura.html#abacd9a2f783731297f78a3d7a5e00d59">cn78xxp1</a>;
<a name="l01514"></a><a class="code" href="unioncvmx__tim__ringx__aura.html#a90178ddea01868a2c150841005465648">01514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__aura_1_1cvmx__tim__ringx__aura__s.html">cvmx_tim_ringx_aura_s</a>          <a class="code" href="unioncvmx__tim__ringx__aura.html#a90178ddea01868a2c150841005465648">cnf75xx</a>;
<a name="l01515"></a>01515 };
<a name="l01516"></a><a class="code" href="cvmx-tim-defs_8h.html#a1160415a9a47bf9f006a084662e7aa91">01516</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ringx__aura.html" title="cvmx_tim_ring::_aura">cvmx_tim_ringx_aura</a> <a class="code" href="unioncvmx__tim__ringx__aura.html" title="cvmx_tim_ring::_aura">cvmx_tim_ringx_aura_t</a>;
<a name="l01517"></a>01517 <span class="comment"></span>
<a name="l01518"></a>01518 <span class="comment">/**</span>
<a name="l01519"></a>01519 <span class="comment"> * cvmx_tim_ring#_ctl0</span>
<a name="l01520"></a>01520 <span class="comment"> *</span>
<a name="l01521"></a>01521 <span class="comment"> * Notes:</span>
<a name="l01522"></a>01522 <span class="comment"> * This CSR is a memory of 64 entries</span>
<a name="l01523"></a>01523 <span class="comment"> * After a 1 to 0 transition on ENA, the HW will still complete a bucket traversal for the ring</span>
<a name="l01524"></a>01524 <span class="comment"> * if it was pending or active prior to the transition. (SW must delay to ensure the completion</span>
<a name="l01525"></a>01525 <span class="comment"> * of the traversal before reprogramming the ring.)</span>
<a name="l01526"></a>01526 <span class="comment"> */</span>
<a name="l01527"></a><a class="code" href="unioncvmx__tim__ringx__ctl0.html">01527</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ringx__ctl0.html" title="cvmx_tim_ring::_ctl0">cvmx_tim_ringx_ctl0</a> {
<a name="l01528"></a><a class="code" href="unioncvmx__tim__ringx__ctl0.html#a01afd33caa6a1da6f1ae90fffa3d5811">01528</a>     uint64_t <a class="code" href="unioncvmx__tim__ringx__ctl0.html#a01afd33caa6a1da6f1ae90fffa3d5811">u64</a>;
<a name="l01529"></a><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__s.html">01529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__s.html">cvmx_tim_ringx_ctl0_s</a> {
<a name="l01530"></a>01530 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01531"></a>01531 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__s.html#a08d1ec6c4e7bbef7f8e0c1c8b3657787">reserved_0_63</a>                : 64;
<a name="l01532"></a>01532 <span class="preprocessor">#else</span>
<a name="l01533"></a><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__s.html#a08d1ec6c4e7bbef7f8e0c1c8b3657787">01533</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__s.html#a08d1ec6c4e7bbef7f8e0c1c8b3657787">reserved_0_63</a>                : 64;
<a name="l01534"></a>01534 <span class="preprocessor">#endif</span>
<a name="l01535"></a>01535 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ringx__ctl0.html#adc6d69e563767ed54af90a0433f99d7a">s</a>;
<a name="l01536"></a><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html">01536</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html">cvmx_tim_ringx_ctl0_cn68xx</a> {
<a name="l01537"></a>01537 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01538"></a>01538 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#ad2f06f79e16846163bfeb5a5832acae3">reserved_47_63</a>               : 17;
<a name="l01539"></a>01539     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#a81d70c2b2bc563e87676df1a8d376661">ena</a>                          : 1;  <span class="comment">/**&lt; Ring timer enable */</span>
<a name="l01540"></a>01540     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#a8345335a0bfb6b39973ec1dcb0c0bf90">intc</a>                         : 2;  <span class="comment">/**&lt; Interval count for Error. Defines how many intervals</span>
<a name="l01541"></a>01541 <span class="comment">                                                         could elapse from bucket expiration till actual</span>
<a name="l01542"></a>01542 <span class="comment">                                                         bucket traversal before HW asserts an error.</span>
<a name="l01543"></a>01543 <span class="comment">                                                         Typical value is 0,1,2. */</span>
<a name="l01544"></a>01544     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#ac996b5d0bd0a8bb4f7610ce2e68ccfba">timercount</a>                   : 22; <span class="comment">/**&lt; Timer Count represents the ring offset; how many timer</span>
<a name="l01545"></a>01545 <span class="comment">                                                         ticks have left till the interval expiration.</span>
<a name="l01546"></a>01546 <span class="comment">                                                         Typical initialization value should be Interval/Constant,</span>
<a name="l01547"></a>01547 <span class="comment">                                                         it is recommended that constant should be unique per ring</span>
<a name="l01548"></a>01548 <span class="comment">                                                         This will create an offset between the rings.</span>
<a name="l01549"></a>01549 <span class="comment">                                                         Once ENA is set,</span>
<a name="l01550"></a>01550 <span class="comment">                                                         TIMERCOUNT counts down timer ticks. When TIMERCOUNT</span>
<a name="l01551"></a>01551 <span class="comment">                                                         reaches zero, ring&apos;s interval expired and the HW forces</span>
<a name="l01552"></a>01552 <span class="comment">                                                         a bucket traversal (and resets TIMERCOUNT to INTERVAL)</span>
<a name="l01553"></a>01553 <span class="comment">                                                         TIMERCOUNT is unpredictable whenever ENA==0.</span>
<a name="l01554"></a>01554 <span class="comment">                                                         It is SW responsibility to set TIMERCOUNT before</span>
<a name="l01555"></a>01555 <span class="comment">                                                         TIM_RINGX_CTL0.ENA transitions from 0 to 1.</span>
<a name="l01556"></a>01556 <span class="comment">                                                         When the field is set to X it would take X+1 timer tick</span>
<a name="l01557"></a>01557 <span class="comment">                                                         for the interval to expire. */</span>
<a name="l01558"></a>01558     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#af718d2c7d3ac988b139f5ad87aace650">interval</a>                     : 22; <span class="comment">/**&lt; Timer interval. Measured in Timer Ticks, where timer</span>
<a name="l01559"></a>01559 <span class="comment">                                                         ticks are defined by TIM_FR_RN_TT.FR_RN_TT. */</span>
<a name="l01560"></a>01560 <span class="preprocessor">#else</span>
<a name="l01561"></a><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#af718d2c7d3ac988b139f5ad87aace650">01561</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#af718d2c7d3ac988b139f5ad87aace650">interval</a>                     : 22;
<a name="l01562"></a><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#ac996b5d0bd0a8bb4f7610ce2e68ccfba">01562</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#ac996b5d0bd0a8bb4f7610ce2e68ccfba">timercount</a>                   : 22;
<a name="l01563"></a><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#a8345335a0bfb6b39973ec1dcb0c0bf90">01563</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#a8345335a0bfb6b39973ec1dcb0c0bf90">intc</a>                         : 2;
<a name="l01564"></a><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#a81d70c2b2bc563e87676df1a8d376661">01564</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#a81d70c2b2bc563e87676df1a8d376661">ena</a>                          : 1;
<a name="l01565"></a><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#ad2f06f79e16846163bfeb5a5832acae3">01565</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html#ad2f06f79e16846163bfeb5a5832acae3">reserved_47_63</a>               : 17;
<a name="l01566"></a>01566 <span class="preprocessor">#endif</span>
<a name="l01567"></a>01567 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ringx__ctl0.html#a3f10b8ff09eb6b137daf75946362fc74">cn68xx</a>;
<a name="l01568"></a><a class="code" href="unioncvmx__tim__ringx__ctl0.html#a14ac409e1b2a2ead9ebf2da4e5a84fe0">01568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn68xx.html">cvmx_tim_ringx_ctl0_cn68xx</a>     <a class="code" href="unioncvmx__tim__ringx__ctl0.html#a14ac409e1b2a2ead9ebf2da4e5a84fe0">cn68xxp1</a>;
<a name="l01569"></a><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn73xx.html">01569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn73xx.html">cvmx_tim_ringx_ctl0_cn73xx</a> {
<a name="l01570"></a>01570 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01571"></a>01571 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn73xx.html#a747b9433c88ad16c69c166dbe6153a58">expire_offset</a>                : 32; <span class="comment">/**&lt; Time at which the next bucket will be serviced, or offset. See also</span>
<a name="l01572"></a>01572 <span class="comment">                                                         TIM_RING()_REL[TIMERCOUNT] for the timer ticks until the interval expiration.</span>
<a name="l01573"></a>01573 <span class="comment">                                                         If TIM_RING()_CTL1[ENA] = 0, then contains an offset. When ENA transitions from a</span>
<a name="l01574"></a>01574 <span class="comment">                                                         zero to a one this offset will be added to the current time and loaded back into</span>
<a name="l01575"></a>01575 <span class="comment">                                                         [EXPIRE_OFFSET]. Thus the offset sets the delta time between ENA transitioning to one and</span>
<a name="l01576"></a>01576 <span class="comment">                                                         the very first time the ring will be serviced. Software should program different offsets</span>
<a name="l01577"></a>01577 <span class="comment">                                                         on each ring to reduce congestion to prevent many rings from otherwise expiring</span>
<a name="l01578"></a>01578 <span class="comment">                                                         concurrently.</span>
<a name="l01579"></a>01579 <span class="comment">                                                         If TIM_RING()_CTL1[ENA] = 1, then contains the time in the future the next</span>
<a name="l01580"></a>01580 <span class="comment">                                                         bucket will be serviced.</span>
<a name="l01581"></a>01581 <span class="comment">                                                         When EXPIRE_OFFSET reaches the current time (TIM_FR_RN_CYCLES or TIM_FR_RN_GPIOS),</span>
<a name="l01582"></a>01582 <span class="comment">                                                         EXPIRE_OFFSET is set to the next expiration time (current time plus</span>
<a name="l01583"></a>01583 <span class="comment">                                                         TIM_RING()_CTL0[INTERVAL]).</span>
<a name="l01584"></a>01584 <span class="comment">                                                         EXPIRE_OFFSET is unpredictable after ENA_GPIO changes or TIM_RING()_CTL1[ENA]</span>
<a name="l01585"></a>01585 <span class="comment">                                                         transitions from 1 to 0, and must be reprogrammed before (re-) setting</span>
<a name="l01586"></a>01586 <span class="comment">                                                         TIM_RING()_CTL1[ENA]. */</span>
<a name="l01587"></a>01587     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn73xx.html#a88952e128d20874aa77e43677e0fe64d">interval</a>                     : 32; <span class="comment">/**&lt; Timer interval, measured in timer ticks (coprocessor-clock cycles or GPIO</span>
<a name="l01588"></a>01588 <span class="comment">                                                         transitions). Minimum value is 256. Minimum time which this interval is</span>
<a name="l01589"></a>01589 <span class="comment">                                                         recommended to represent is 1 usec, or 1 usec for every 64 entries in the</span>
<a name="l01590"></a>01590 <span class="comment">                                                         bucket. whichever is greater. */</span>
<a name="l01591"></a>01591 <span class="preprocessor">#else</span>
<a name="l01592"></a><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn73xx.html#a88952e128d20874aa77e43677e0fe64d">01592</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn73xx.html#a88952e128d20874aa77e43677e0fe64d">interval</a>                     : 32;
<a name="l01593"></a><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn73xx.html#a747b9433c88ad16c69c166dbe6153a58">01593</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn73xx.html#a747b9433c88ad16c69c166dbe6153a58">expire_offset</a>                : 32;
<a name="l01594"></a>01594 <span class="preprocessor">#endif</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ringx__ctl0.html#abc7503b6443e1c8f3802c30b34848f37">cn73xx</a>;
<a name="l01596"></a><a class="code" href="unioncvmx__tim__ringx__ctl0.html#ad95a8f2778f866d0c4cdc01ba5edf3a4">01596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn73xx.html">cvmx_tim_ringx_ctl0_cn73xx</a>     <a class="code" href="unioncvmx__tim__ringx__ctl0.html#ad95a8f2778f866d0c4cdc01ba5edf3a4">cn78xx</a>;
<a name="l01597"></a><a class="code" href="unioncvmx__tim__ringx__ctl0.html#a4c9dc4ab2e4204c4038d2d19515ee972">01597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn73xx.html">cvmx_tim_ringx_ctl0_cn73xx</a>     <a class="code" href="unioncvmx__tim__ringx__ctl0.html#a4c9dc4ab2e4204c4038d2d19515ee972">cn78xxp1</a>;
<a name="l01598"></a><a class="code" href="unioncvmx__tim__ringx__ctl0.html#a3cd731800995d101b83f6ddd269c1368">01598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl0_1_1cvmx__tim__ringx__ctl0__cn73xx.html">cvmx_tim_ringx_ctl0_cn73xx</a>     <a class="code" href="unioncvmx__tim__ringx__ctl0.html#a3cd731800995d101b83f6ddd269c1368">cnf75xx</a>;
<a name="l01599"></a>01599 };
<a name="l01600"></a><a class="code" href="cvmx-tim-defs_8h.html#a148a0ea6c08f4e4a10ad0ffcfb0cbe6e">01600</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ringx__ctl0.html" title="cvmx_tim_ring::_ctl0">cvmx_tim_ringx_ctl0</a> <a class="code" href="unioncvmx__tim__ringx__ctl0.html" title="cvmx_tim_ring::_ctl0">cvmx_tim_ringx_ctl0_t</a>;
<a name="l01601"></a>01601 <span class="comment"></span>
<a name="l01602"></a>01602 <span class="comment">/**</span>
<a name="l01603"></a>01603 <span class="comment"> * cvmx_tim_ring#_ctl1</span>
<a name="l01604"></a>01604 <span class="comment"> *</span>
<a name="l01605"></a>01605 <span class="comment"> * Notes:</span>
<a name="l01606"></a>01606 <span class="comment"> * This CSR is a memory of 64 entries</span>
<a name="l01607"></a>01607 <span class="comment"> * ***NOTE: Added fields in pass 2.0</span>
<a name="l01608"></a>01608 <span class="comment"> */</span>
<a name="l01609"></a><a class="code" href="unioncvmx__tim__ringx__ctl1.html">01609</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ringx__ctl1.html" title="cvmx_tim_ring::_ctl1">cvmx_tim_ringx_ctl1</a> {
<a name="l01610"></a><a class="code" href="unioncvmx__tim__ringx__ctl1.html#a2d36bc88cb89f7ab8949816f70ad6dd0">01610</a>     uint64_t <a class="code" href="unioncvmx__tim__ringx__ctl1.html#a2d36bc88cb89f7ab8949816f70ad6dd0">u64</a>;
<a name="l01611"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html">01611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html">cvmx_tim_ringx_ctl1_s</a> {
<a name="l01612"></a>01612 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01613"></a>01613 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a83f10294236cddbf8934eefea11c9921">reserved_51_63</a>               : 13;
<a name="l01614"></a>01614     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#af31585f06860c62a7c1c207a04d6eadc">rcf_busy</a>                     : 1;  <span class="comment">/**&lt; Ring reconfiguration busy. When [ENA] is cleared, this bit will remain set until hardware</span>
<a name="l01615"></a>01615 <span class="comment">                                                         completes the idling of the ring. [ENA] must not be re-enabled until clear. */</span>
<a name="l01616"></a>01616     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a1cac9a53c5daf1316bacc86e4bd7f417">intc</a>                         : 2;  <span class="comment">/**&lt; Interval count for error. Defines how many intervals could elapse from bucket expiration</span>
<a name="l01617"></a>01617 <span class="comment">                                                         until actual bucket traversal before hardware asserts an error. Typical value is 0x0, 0x1,</span>
<a name="l01618"></a>01618 <span class="comment">                                                         0x2. */</span>
<a name="l01619"></a>01619     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#accf75575417a6821798c73356df700ab">ena</a>                          : 1;  <span class="comment">/**&lt; Ring timer enable. After a 1 to 0 transition on [ENA], the hardware still completes a</span>
<a name="l01620"></a>01620 <span class="comment">                                                         bucket</span>
<a name="l01621"></a>01621 <span class="comment">                                                         traversal for the ring if it were pending or active prior to the transition. When</span>
<a name="l01622"></a>01622 <span class="comment">                                                         clearing, software must delay until TIM_RING()_REL[RING_ESR] = 0 to ensure the</span>
<a name="l01623"></a>01623 <span class="comment">                                                         completion of the traversal before reprogramming the ring. When setting, RCF_BUSY must be</span>
<a name="l01624"></a>01624 <span class="comment">                                                         clear. */</span>
<a name="l01625"></a>01625     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a1446f047d32a52c4eab6335bf7bd4ceb">ena_gpio</a>                     : 1;  <span class="comment">/**&lt; When set, ring&apos;s timer tick is generated by the GPIO timer. The GPIO edge is defined by</span>
<a name="l01626"></a>01626 <span class="comment">                                                         TIM_REG_FLAGS[GPIO_EDGE]. The default value (zero) means that timer ticks are generated</span>
<a name="l01627"></a>01627 <span class="comment">                                                         from the internal timer. To change [ENA_GPIO]:</span>
<a name="l01628"></a>01628 <span class="comment">                                                         1. TIM_RING()_CTL1[ENA] is cleared.</span>
<a name="l01629"></a>01629 <span class="comment">                                                         2. [ENA_GPIO] is changed.</span>
<a name="l01630"></a>01630 <span class="comment">                                                         3. TIM_RING()_CTL0[EXPIRE_OFFSET] is reprogrammed appropriately.</span>
<a name="l01631"></a>01631 <span class="comment">                                                         4. TIM_RING()_CTL1[ENA] is set. */</span>
<a name="l01632"></a>01632     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a104dfd8c0114b43369911be8d7281649">ena_prd</a>                      : 1;  <span class="comment">/**&lt; Enable periodic mode, which disables the memory write of zeros to NUM_ENTRIES and</span>
<a name="l01633"></a>01633 <span class="comment">                                                         CHUNK_REMAINDER when a bucket is traversed. In periodic mode [ENA_DFB] and [ENA_LDWB] must</span>
<a name="l01634"></a>01634 <span class="comment">                                                         also be clear. */</span>
<a name="l01635"></a>01635     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a02f823717c4a93addd95e773a1231a5b">reserved_44_44</a>               : 1;
<a name="l01636"></a>01636     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a1bb03fdfa0cd65bb8aaea64a64b3b640">ena_dfb</a>                      : 1;  <span class="comment">/**&lt; Enable don&apos;t free buffer. When set, chunk buffer is not released by the TIM back to FPA. */</span>
<a name="l01637"></a>01637     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a42ae3796d14f7f4e3490af80e61cbf5f">cpool</a>                        : 3;  <span class="comment">/**&lt; FPA Free list to free chunks to. */</span>
<a name="l01638"></a>01638     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a7646c5324a9c9cef6e1962ee3fa526fe">bucket</a>                       : 20; <span class="comment">/**&lt; Current bucket. Should be set to 0x0 by software at enable time. Incremented once per</span>
<a name="l01639"></a>01639 <span class="comment">                                                         bucket traversal. */</span>
<a name="l01640"></a>01640     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#ab0f951b0e3556d7cdf70e00f10eded9c">bsize</a>                        : 20; <span class="comment">/**&lt; Number of buckets minus one. If [BSIZE] = 0, there is only one bucket in the ring. */</span>
<a name="l01641"></a>01641 <span class="preprocessor">#else</span>
<a name="l01642"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#ab0f951b0e3556d7cdf70e00f10eded9c">01642</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#ab0f951b0e3556d7cdf70e00f10eded9c">bsize</a>                        : 20;
<a name="l01643"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a7646c5324a9c9cef6e1962ee3fa526fe">01643</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a7646c5324a9c9cef6e1962ee3fa526fe">bucket</a>                       : 20;
<a name="l01644"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a42ae3796d14f7f4e3490af80e61cbf5f">01644</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a42ae3796d14f7f4e3490af80e61cbf5f">cpool</a>                        : 3;
<a name="l01645"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a1bb03fdfa0cd65bb8aaea64a64b3b640">01645</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a1bb03fdfa0cd65bb8aaea64a64b3b640">ena_dfb</a>                      : 1;
<a name="l01646"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a02f823717c4a93addd95e773a1231a5b">01646</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a02f823717c4a93addd95e773a1231a5b">reserved_44_44</a>               : 1;
<a name="l01647"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a104dfd8c0114b43369911be8d7281649">01647</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a104dfd8c0114b43369911be8d7281649">ena_prd</a>                      : 1;
<a name="l01648"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a1446f047d32a52c4eab6335bf7bd4ceb">01648</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a1446f047d32a52c4eab6335bf7bd4ceb">ena_gpio</a>                     : 1;
<a name="l01649"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#accf75575417a6821798c73356df700ab">01649</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#accf75575417a6821798c73356df700ab">ena</a>                          : 1;
<a name="l01650"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a1cac9a53c5daf1316bacc86e4bd7f417">01650</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a1cac9a53c5daf1316bacc86e4bd7f417">intc</a>                         : 2;
<a name="l01651"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#af31585f06860c62a7c1c207a04d6eadc">01651</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#af31585f06860c62a7c1c207a04d6eadc">rcf_busy</a>                     : 1;
<a name="l01652"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a83f10294236cddbf8934eefea11c9921">01652</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__s.html#a83f10294236cddbf8934eefea11c9921">reserved_51_63</a>               : 13;
<a name="l01653"></a>01653 <span class="preprocessor">#endif</span>
<a name="l01654"></a>01654 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ringx__ctl1.html#a6f2fb4612f4716e08bb6d89c3a63a116">s</a>;
<a name="l01655"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html">01655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html">cvmx_tim_ringx_ctl1_cn68xx</a> {
<a name="l01656"></a>01656 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01657"></a>01657 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a04de32fe406e4deb99324371278c9a1c">reserved_47_63</a>               : 17;
<a name="l01658"></a>01658     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a3a6984db225bc98dd5c86789bd652296">ena_gpio</a>                     : 1;  <span class="comment">/**&lt; When set, ring&apos;s timer tick will be generated by the</span>
<a name="l01659"></a>01659 <span class="comment">                                                         GPIO Timer. GPIO edge is defined by</span>
<a name="l01660"></a>01660 <span class="comment">                                                         TIM_REG_FLAGS.GPIO_EDGE</span>
<a name="l01661"></a>01661 <span class="comment">                                                         Default value zero means that timer ticks will</span>
<a name="l01662"></a>01662 <span class="comment">                                                         be genearated from the Internal Timer */</span>
<a name="l01663"></a>01663     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#ad9c497d1fe7097b0927e82f6b5676877">ena_prd</a>                      : 1;  <span class="comment">/**&lt; Enable Periodic Mode which would disable the memory</span>
<a name="l01664"></a>01664 <span class="comment">                                                         write of zeros to num_entries and chunk_remainder</span>
<a name="l01665"></a>01665 <span class="comment">                                                         when a bucket is traveresed. */</span>
<a name="l01666"></a>01666     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a4fa8597a297084ee082367943c5fe975">ena_dwb</a>                      : 1;  <span class="comment">/**&lt; When set, enables the use of Dont Write Back during</span>
<a name="l01667"></a>01667 <span class="comment">                                                         FPA buffer freeing operations */</span>
<a name="l01668"></a>01668     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a90cb65b6e49b0c67a451439dff014911">ena_dfb</a>                      : 1;  <span class="comment">/**&lt; Enable Don&apos;t Free Buffer. When set chunk buffer</span>
<a name="l01669"></a>01669 <span class="comment">                                                         would not be released by the TIM back to FPA. */</span>
<a name="l01670"></a>01670     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a61e59abb9f5ea0907af2f23cda7d8d90">cpool</a>                        : 3;  <span class="comment">/**&lt; FPA Free list to free chunks to. */</span>
<a name="l01671"></a>01671     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#ae9f26d0080fa43279011de918d4eb9c5">bucket</a>                       : 20; <span class="comment">/**&lt; Current bucket. Should be set to zero by SW at</span>
<a name="l01672"></a>01672 <span class="comment">                                                         enable time.</span>
<a name="l01673"></a>01673 <span class="comment">                                                         Incremented once per bucket traversal. */</span>
<a name="l01674"></a>01674     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a5ce525031fce21c9bc088ab0aa44a85a">bsize</a>                        : 20; <span class="comment">/**&lt; Number of buckets minus one. If BSIZE==0 there is</span>
<a name="l01675"></a>01675 <span class="comment">                                                         only one bucket in the ring. */</span>
<a name="l01676"></a>01676 <span class="preprocessor">#else</span>
<a name="l01677"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a5ce525031fce21c9bc088ab0aa44a85a">01677</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a5ce525031fce21c9bc088ab0aa44a85a">bsize</a>                        : 20;
<a name="l01678"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#ae9f26d0080fa43279011de918d4eb9c5">01678</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#ae9f26d0080fa43279011de918d4eb9c5">bucket</a>                       : 20;
<a name="l01679"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a61e59abb9f5ea0907af2f23cda7d8d90">01679</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a61e59abb9f5ea0907af2f23cda7d8d90">cpool</a>                        : 3;
<a name="l01680"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a90cb65b6e49b0c67a451439dff014911">01680</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a90cb65b6e49b0c67a451439dff014911">ena_dfb</a>                      : 1;
<a name="l01681"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a4fa8597a297084ee082367943c5fe975">01681</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a4fa8597a297084ee082367943c5fe975">ena_dwb</a>                      : 1;
<a name="l01682"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#ad9c497d1fe7097b0927e82f6b5676877">01682</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#ad9c497d1fe7097b0927e82f6b5676877">ena_prd</a>                      : 1;
<a name="l01683"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a3a6984db225bc98dd5c86789bd652296">01683</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a3a6984db225bc98dd5c86789bd652296">ena_gpio</a>                     : 1;
<a name="l01684"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a04de32fe406e4deb99324371278c9a1c">01684</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xx.html#a04de32fe406e4deb99324371278c9a1c">reserved_47_63</a>               : 17;
<a name="l01685"></a>01685 <span class="preprocessor">#endif</span>
<a name="l01686"></a>01686 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ringx__ctl1.html#a3f2cbf1bcef45483896120ca00a1f403">cn68xx</a>;
<a name="l01687"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xxp1.html">01687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xxp1.html">cvmx_tim_ringx_ctl1_cn68xxp1</a> {
<a name="l01688"></a>01688 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01689"></a>01689 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xxp1.html#a070ee9ec3de3150f7b06cd9163c3bce6">reserved_43_63</a>               : 21;
<a name="l01690"></a>01690     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xxp1.html#a8e3c5752d19042725fa104bcd12a553e">cpool</a>                        : 3;  <span class="comment">/**&lt; FPA Free list to free chunks to. */</span>
<a name="l01691"></a>01691     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xxp1.html#a0cc48e52cff2083f409bcb19acc32cd0">bucket</a>                       : 20; <span class="comment">/**&lt; Current bucket. Should be set to zero by SW at</span>
<a name="l01692"></a>01692 <span class="comment">                                                         enable time.</span>
<a name="l01693"></a>01693 <span class="comment">                                                         Incremented once per bucket traversal. */</span>
<a name="l01694"></a>01694     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xxp1.html#aae9b93c0fa632eea95d7e5f4c8699911">bsize</a>                        : 20; <span class="comment">/**&lt; Number of buckets minus one. If BSIZE==0 there is</span>
<a name="l01695"></a>01695 <span class="comment">                                                         only one bucket in the ring. */</span>
<a name="l01696"></a>01696 <span class="preprocessor">#else</span>
<a name="l01697"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xxp1.html#aae9b93c0fa632eea95d7e5f4c8699911">01697</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xxp1.html#aae9b93c0fa632eea95d7e5f4c8699911">bsize</a>                        : 20;
<a name="l01698"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xxp1.html#a0cc48e52cff2083f409bcb19acc32cd0">01698</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xxp1.html#a0cc48e52cff2083f409bcb19acc32cd0">bucket</a>                       : 20;
<a name="l01699"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xxp1.html#a8e3c5752d19042725fa104bcd12a553e">01699</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xxp1.html#a8e3c5752d19042725fa104bcd12a553e">cpool</a>                        : 3;
<a name="l01700"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xxp1.html#a070ee9ec3de3150f7b06cd9163c3bce6">01700</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn68xxp1.html#a070ee9ec3de3150f7b06cd9163c3bce6">reserved_43_63</a>               : 21;
<a name="l01701"></a>01701 <span class="preprocessor">#endif</span>
<a name="l01702"></a>01702 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ringx__ctl1.html#a5d41246d82810be6ca70543d6b8395b0">cn68xxp1</a>;
<a name="l01703"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html">01703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html">cvmx_tim_ringx_ctl1_cn73xx</a> {
<a name="l01704"></a>01704 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01705"></a>01705 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#ad2224abe0e34cab1bd1c6d0d453af815">reserved_51_63</a>               : 13;
<a name="l01706"></a>01706     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a746439ee45f7575d3b143d794ed3d453">rcf_busy</a>                     : 1;  <span class="comment">/**&lt; Ring reconfiguration busy. When [ENA] is cleared, this bit will remain set until hardware</span>
<a name="l01707"></a>01707 <span class="comment">                                                         completes the idling of the ring. [ENA] must not be re-enabled until clear. */</span>
<a name="l01708"></a>01708     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a79e0e586b86b7e6f1baf5d7c25a63b2e">intc</a>                         : 2;  <span class="comment">/**&lt; Interval count for error. Defines how many intervals could elapse from bucket expiration</span>
<a name="l01709"></a>01709 <span class="comment">                                                         until actual bucket traversal before hardware asserts an error. Typical value is 0x0, 0x1,</span>
<a name="l01710"></a>01710 <span class="comment">                                                         0x2. */</span>
<a name="l01711"></a>01711     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#aa00ea570dd12c87637e923a9cf7a73e1">ena</a>                          : 1;  <span class="comment">/**&lt; Ring timer enable. After a 1 to 0 transition on [ENA], the hardware still completes a</span>
<a name="l01712"></a>01712 <span class="comment">                                                         bucket</span>
<a name="l01713"></a>01713 <span class="comment">                                                         traversal for the ring if it were pending or active prior to the transition. When</span>
<a name="l01714"></a>01714 <span class="comment">                                                         clearing, software must delay until TIM_RING()_REL[RING_ESR] = 0 to ensure the</span>
<a name="l01715"></a>01715 <span class="comment">                                                         completion of the traversal before reprogramming the ring. When setting, RCF_BUSY must be</span>
<a name="l01716"></a>01716 <span class="comment">                                                         clear. */</span>
<a name="l01717"></a>01717     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#ac02dd32fd911c70a026749216f0e330d">ena_gpio</a>                     : 1;  <span class="comment">/**&lt; When set, ring&apos;s timer tick is generated by the GPIO timer. The GPIO edge is defined by</span>
<a name="l01718"></a>01718 <span class="comment">                                                         TIM_REG_FLAGS[GPIO_EDGE]. The default value (zero) means that timer ticks are generated</span>
<a name="l01719"></a>01719 <span class="comment">                                                         from the internal timer. To change [ENA_GPIO]:</span>
<a name="l01720"></a>01720 <span class="comment">                                                         1. TIM_RING()_CTL1[ENA] is cleared.</span>
<a name="l01721"></a>01721 <span class="comment">                                                         2. [ENA_GPIO] is changed.</span>
<a name="l01722"></a>01722 <span class="comment">                                                         3. TIM_RING()_CTL0[EXPIRE_OFFSET] is reprogrammed appropriately.</span>
<a name="l01723"></a>01723 <span class="comment">                                                         4. TIM_RING()_CTL1[ENA] is set. */</span>
<a name="l01724"></a>01724     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a0c46122ffc1af1f955b350f5c59a5811">ena_prd</a>                      : 1;  <span class="comment">/**&lt; Enable periodic mode, which disables the memory write of zeros to NUM_ENTRIES and</span>
<a name="l01725"></a>01725 <span class="comment">                                                         CHUNK_REMAINDER when a bucket is traversed. In periodic mode [ENA_DFB] and [ENA_LDWB] must</span>
<a name="l01726"></a>01726 <span class="comment">                                                         also be clear. */</span>
<a name="l01727"></a>01727     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#afa0344c0cb72b92cdd46af39088969d5">ena_ldwb</a>                     : 1;  <span class="comment">/**&lt; When set, enables the use of load and don&apos;t-write-back when reading timer entry cache lines.</span>
<a name="l01728"></a>01728 <span class="comment">                                                         Must be clear when [ENA_PRD] is set. */</span>
<a name="l01729"></a>01729     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a521ba7000ede284781d4b0d3a253ee02">ena_dfb</a>                      : 1;  <span class="comment">/**&lt; Enable don&apos;t free buffer. When set, chunk buffer is not released by the TIM back to FPA.</span>
<a name="l01730"></a>01730 <span class="comment">                                                         Must be set when [ENA_PRD] is set. */</span>
<a name="l01731"></a>01731     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a8c76d24a7c9aa9f96b24f3d5e4a46ad8">reserved_40_42</a>               : 3;
<a name="l01732"></a>01732     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#aee52784b2dd785e7dafcfc5f408b83d5">bucket</a>                       : 20; <span class="comment">/**&lt; Current bucket. Should be set to 0x0 by software at enable time. Incremented once per</span>
<a name="l01733"></a>01733 <span class="comment">                                                         bucket traversal. */</span>
<a name="l01734"></a>01734     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a80f1cf466bf813442bac5b9a9dabb753">bsize</a>                        : 20; <span class="comment">/**&lt; Number of buckets minus one. If [BSIZE] = 0x0, there is only one bucket in each</span>
<a name="l01735"></a>01735 <span class="comment">                                                         non-empty ring. */</span>
<a name="l01736"></a>01736 <span class="preprocessor">#else</span>
<a name="l01737"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a80f1cf466bf813442bac5b9a9dabb753">01737</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a80f1cf466bf813442bac5b9a9dabb753">bsize</a>                        : 20;
<a name="l01738"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#aee52784b2dd785e7dafcfc5f408b83d5">01738</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#aee52784b2dd785e7dafcfc5f408b83d5">bucket</a>                       : 20;
<a name="l01739"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a8c76d24a7c9aa9f96b24f3d5e4a46ad8">01739</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a8c76d24a7c9aa9f96b24f3d5e4a46ad8">reserved_40_42</a>               : 3;
<a name="l01740"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a521ba7000ede284781d4b0d3a253ee02">01740</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a521ba7000ede284781d4b0d3a253ee02">ena_dfb</a>                      : 1;
<a name="l01741"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#afa0344c0cb72b92cdd46af39088969d5">01741</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#afa0344c0cb72b92cdd46af39088969d5">ena_ldwb</a>                     : 1;
<a name="l01742"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a0c46122ffc1af1f955b350f5c59a5811">01742</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a0c46122ffc1af1f955b350f5c59a5811">ena_prd</a>                      : 1;
<a name="l01743"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#ac02dd32fd911c70a026749216f0e330d">01743</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#ac02dd32fd911c70a026749216f0e330d">ena_gpio</a>                     : 1;
<a name="l01744"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#aa00ea570dd12c87637e923a9cf7a73e1">01744</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#aa00ea570dd12c87637e923a9cf7a73e1">ena</a>                          : 1;
<a name="l01745"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a79e0e586b86b7e6f1baf5d7c25a63b2e">01745</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a79e0e586b86b7e6f1baf5d7c25a63b2e">intc</a>                         : 2;
<a name="l01746"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a746439ee45f7575d3b143d794ed3d453">01746</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#a746439ee45f7575d3b143d794ed3d453">rcf_busy</a>                     : 1;
<a name="l01747"></a><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#ad2224abe0e34cab1bd1c6d0d453af815">01747</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html#ad2224abe0e34cab1bd1c6d0d453af815">reserved_51_63</a>               : 13;
<a name="l01748"></a>01748 <span class="preprocessor">#endif</span>
<a name="l01749"></a>01749 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ringx__ctl1.html#a324a7a74f51214a4c8fe1f38d72e39ff">cn73xx</a>;
<a name="l01750"></a><a class="code" href="unioncvmx__tim__ringx__ctl1.html#ac2ad54d762ddfb13ef7e64965b9820d3">01750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html">cvmx_tim_ringx_ctl1_cn73xx</a>     <a class="code" href="unioncvmx__tim__ringx__ctl1.html#ac2ad54d762ddfb13ef7e64965b9820d3">cn78xx</a>;
<a name="l01751"></a><a class="code" href="unioncvmx__tim__ringx__ctl1.html#afe31da6d174664326dca60019edee96e">01751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html">cvmx_tim_ringx_ctl1_cn73xx</a>     <a class="code" href="unioncvmx__tim__ringx__ctl1.html#afe31da6d174664326dca60019edee96e">cn78xxp1</a>;
<a name="l01752"></a><a class="code" href="unioncvmx__tim__ringx__ctl1.html#a0f65dcfc3117c11aa3ce9d9a12584cbb">01752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl1_1_1cvmx__tim__ringx__ctl1__cn73xx.html">cvmx_tim_ringx_ctl1_cn73xx</a>     <a class="code" href="unioncvmx__tim__ringx__ctl1.html#a0f65dcfc3117c11aa3ce9d9a12584cbb">cnf75xx</a>;
<a name="l01753"></a>01753 };
<a name="l01754"></a><a class="code" href="cvmx-tim-defs_8h.html#a6182565813e4f5192e7dc1b3ef614c92">01754</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ringx__ctl1.html" title="cvmx_tim_ring::_ctl1">cvmx_tim_ringx_ctl1</a> <a class="code" href="unioncvmx__tim__ringx__ctl1.html" title="cvmx_tim_ring::_ctl1">cvmx_tim_ringx_ctl1_t</a>;
<a name="l01755"></a>01755 <span class="comment"></span>
<a name="l01756"></a>01756 <span class="comment">/**</span>
<a name="l01757"></a>01757 <span class="comment"> * cvmx_tim_ring#_ctl2</span>
<a name="l01758"></a>01758 <span class="comment"> *</span>
<a name="l01759"></a>01759 <span class="comment"> * Notes:</span>
<a name="l01760"></a>01760 <span class="comment"> * BASE is a 32-byte aligned pointer[35:0].  Only pointer[35:5] are stored because pointer[4:0] = 0.</span>
<a name="l01761"></a>01761 <span class="comment"> * This CSR is a memory of 64 entries</span>
<a name="l01762"></a>01762 <span class="comment"> */</span>
<a name="l01763"></a><a class="code" href="unioncvmx__tim__ringx__ctl2.html">01763</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ringx__ctl2.html" title="cvmx_tim_ring::_ctl2">cvmx_tim_ringx_ctl2</a> {
<a name="l01764"></a><a class="code" href="unioncvmx__tim__ringx__ctl2.html#a452e36b01d2f51e43148031d2cd03ed6">01764</a>     uint64_t <a class="code" href="unioncvmx__tim__ringx__ctl2.html#a452e36b01d2f51e43148031d2cd03ed6">u64</a>;
<a name="l01765"></a><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__s.html">01765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__s.html">cvmx_tim_ringx_ctl2_s</a> {
<a name="l01766"></a>01766 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01767"></a>01767 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__s.html#a43d24afe2345413b1243ae42a12cb3e6">reserved_0_63</a>                : 64;
<a name="l01768"></a>01768 <span class="preprocessor">#else</span>
<a name="l01769"></a><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__s.html#a43d24afe2345413b1243ae42a12cb3e6">01769</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__s.html#a43d24afe2345413b1243ae42a12cb3e6">reserved_0_63</a>                : 64;
<a name="l01770"></a>01770 <span class="preprocessor">#endif</span>
<a name="l01771"></a>01771 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ringx__ctl2.html#af32554e904f009a19291a5c18ecfdedf">s</a>;
<a name="l01772"></a><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html">01772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html">cvmx_tim_ringx_ctl2_cn68xx</a> {
<a name="l01773"></a>01773 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01774"></a>01774 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html#a51a9bddaba37b63abb1f8596e2b4bd1b">reserved_47_63</a>               : 17;
<a name="l01775"></a>01775     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html#a87a9d72f003aae4b0e296121898a2429">csize</a>                        : 13; <span class="comment">/**&lt; Number of words per chunk. CSIZE mod(16) should be</span>
<a name="l01776"></a>01776 <span class="comment">                                                         zero. */</span>
<a name="l01777"></a>01777     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html#a0fe7b48d0412e1b0edb73f87cf69baa4">reserved_31_33</a>               : 3;
<a name="l01778"></a>01778     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html#a4a9ba306ac0512f191efe8319793ef4c">base</a>                         : 31; <span class="comment">/**&lt; Pointer[35:5] to bucket[0] */</span>
<a name="l01779"></a>01779 <span class="preprocessor">#else</span>
<a name="l01780"></a><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html#a4a9ba306ac0512f191efe8319793ef4c">01780</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html#a4a9ba306ac0512f191efe8319793ef4c">base</a>                         : 31;
<a name="l01781"></a><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html#a0fe7b48d0412e1b0edb73f87cf69baa4">01781</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html#a0fe7b48d0412e1b0edb73f87cf69baa4">reserved_31_33</a>               : 3;
<a name="l01782"></a><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html#a87a9d72f003aae4b0e296121898a2429">01782</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html#a87a9d72f003aae4b0e296121898a2429">csize</a>                        : 13;
<a name="l01783"></a><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html#a51a9bddaba37b63abb1f8596e2b4bd1b">01783</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html#a51a9bddaba37b63abb1f8596e2b4bd1b">reserved_47_63</a>               : 17;
<a name="l01784"></a>01784 <span class="preprocessor">#endif</span>
<a name="l01785"></a>01785 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ringx__ctl2.html#a9ab67ba58db8da821809be9ef60dd2a0">cn68xx</a>;
<a name="l01786"></a><a class="code" href="unioncvmx__tim__ringx__ctl2.html#ae1fe19f85b2d527806debe47e5fc64da">01786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn68xx.html">cvmx_tim_ringx_ctl2_cn68xx</a>     <a class="code" href="unioncvmx__tim__ringx__ctl2.html#ae1fe19f85b2d527806debe47e5fc64da">cn68xxp1</a>;
<a name="l01787"></a><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html">01787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html">cvmx_tim_ringx_ctl2_cn73xx</a> {
<a name="l01788"></a>01788 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01789"></a>01789 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html#a16cdee14c75034b78a2e9cf78fb75508">reserved_53_63</a>               : 11;
<a name="l01790"></a>01790     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html#ad236b4c9297e1c4f64f6a7117f548acd">csize</a>                        : 13; <span class="comment">/**&lt; Number of eight-byte words per chunk, i.e. two for the next pointer plus two</span>
<a name="l01791"></a>01791 <span class="comment">                                                         times the number of TIM_MEM_ENTRY_S. [CSIZE] mod(16) must be zero. */</span>
<a name="l01792"></a>01792     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html#ad3ee231c41e406b3d8a8c1f6e08c2ec6">reserved_37_39</a>               : 3;
<a name="l01793"></a>01793     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html#a5e38970d8d8f44562dc84898888647c8">base</a>                         : 37; <span class="comment">/**&lt; Pointer&lt;41:5&gt; to bucket&lt;0&gt;. Naturally aligned to the 32-byte bucket size of</span>
<a name="l01794"></a>01794 <span class="comment">                                                         TIM_MEM_BUCKET_S. */</span>
<a name="l01795"></a>01795 <span class="preprocessor">#else</span>
<a name="l01796"></a><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html#a5e38970d8d8f44562dc84898888647c8">01796</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html#a5e38970d8d8f44562dc84898888647c8">base</a>                         : 37;
<a name="l01797"></a><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html#ad3ee231c41e406b3d8a8c1f6e08c2ec6">01797</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html#ad3ee231c41e406b3d8a8c1f6e08c2ec6">reserved_37_39</a>               : 3;
<a name="l01798"></a><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html#ad236b4c9297e1c4f64f6a7117f548acd">01798</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html#ad236b4c9297e1c4f64f6a7117f548acd">csize</a>                        : 13;
<a name="l01799"></a><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html#a16cdee14c75034b78a2e9cf78fb75508">01799</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html#a16cdee14c75034b78a2e9cf78fb75508">reserved_53_63</a>               : 11;
<a name="l01800"></a>01800 <span class="preprocessor">#endif</span>
<a name="l01801"></a>01801 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ringx__ctl2.html#a9ca084a2b1993604096278b757e09e45">cn73xx</a>;
<a name="l01802"></a><a class="code" href="unioncvmx__tim__ringx__ctl2.html#ae90db29994d58df8c088494e32ab0458">01802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html">cvmx_tim_ringx_ctl2_cn73xx</a>     <a class="code" href="unioncvmx__tim__ringx__ctl2.html#ae90db29994d58df8c088494e32ab0458">cn78xx</a>;
<a name="l01803"></a><a class="code" href="unioncvmx__tim__ringx__ctl2.html#a1774cd8624e9e9ca55fd2fa31dfff809">01803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html">cvmx_tim_ringx_ctl2_cn73xx</a>     <a class="code" href="unioncvmx__tim__ringx__ctl2.html#a1774cd8624e9e9ca55fd2fa31dfff809">cn78xxp1</a>;
<a name="l01804"></a><a class="code" href="unioncvmx__tim__ringx__ctl2.html#a72ff6777961afbea3ab57ecf8dc260ba">01804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__ctl2_1_1cvmx__tim__ringx__ctl2__cn73xx.html">cvmx_tim_ringx_ctl2_cn73xx</a>     <a class="code" href="unioncvmx__tim__ringx__ctl2.html#a72ff6777961afbea3ab57ecf8dc260ba">cnf75xx</a>;
<a name="l01805"></a>01805 };
<a name="l01806"></a><a class="code" href="cvmx-tim-defs_8h.html#a5530005f75396c6796bde28a23186a18">01806</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ringx__ctl2.html" title="cvmx_tim_ring::_ctl2">cvmx_tim_ringx_ctl2</a> <a class="code" href="unioncvmx__tim__ringx__ctl2.html" title="cvmx_tim_ring::_ctl2">cvmx_tim_ringx_ctl2_t</a>;
<a name="l01807"></a>01807 <span class="comment"></span>
<a name="l01808"></a>01808 <span class="comment">/**</span>
<a name="l01809"></a>01809 <span class="comment"> * cvmx_tim_ring#_dbg0</span>
<a name="l01810"></a>01810 <span class="comment"> */</span>
<a name="l01811"></a><a class="code" href="unioncvmx__tim__ringx__dbg0.html">01811</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ringx__dbg0.html" title="cvmx_tim_ring::_dbg0">cvmx_tim_ringx_dbg0</a> {
<a name="l01812"></a><a class="code" href="unioncvmx__tim__ringx__dbg0.html#a2c888be786ec9af332b37cd8cbe5cb05">01812</a>     uint64_t <a class="code" href="unioncvmx__tim__ringx__dbg0.html#a2c888be786ec9af332b37cd8cbe5cb05">u64</a>;
<a name="l01813"></a><a class="code" href="structcvmx__tim__ringx__dbg0_1_1cvmx__tim__ringx__dbg0__s.html">01813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__dbg0_1_1cvmx__tim__ringx__dbg0__s.html">cvmx_tim_ringx_dbg0_s</a> {
<a name="l01814"></a>01814 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01815"></a>01815 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__dbg0_1_1cvmx__tim__ringx__dbg0__s.html#a022eda07024f4f41c91d914d1932a037">fr_rn_ht</a>                     : 22; <span class="comment">/**&lt; Free Running Hardware Timer. Shared by all rings and is</span>
<a name="l01816"></a>01816 <span class="comment">                                                         used to generate the Timer Tick based on</span>
<a name="l01817"></a>01817 <span class="comment">                                                         FR_RN_TT. */</span>
<a name="l01818"></a>01818     uint64_t <a class="code" href="structcvmx__tim__ringx__dbg0_1_1cvmx__tim__ringx__dbg0__s.html#ae6b3230fb544711b4a45e7171fabceee">timercount</a>                   : 22; <span class="comment">/**&lt; Timer Count represents the ring&apos;s offset.</span>
<a name="l01819"></a>01819 <span class="comment">                                                         Refer to TIM_RINGX_CTL0. */</span>
<a name="l01820"></a>01820     uint64_t <a class="code" href="structcvmx__tim__ringx__dbg0_1_1cvmx__tim__ringx__dbg0__s.html#adc85686096ab4e7fe101f1affb609b83">cur_bucket</a>                   : 20; <span class="comment">/**&lt; Current bucket. Indicates the ring&apos;s current bucket.</span>
<a name="l01821"></a>01821 <span class="comment">                                                         Refer to TIM_RINGX_CTL1.BUCKET. */</span>
<a name="l01822"></a>01822 <span class="preprocessor">#else</span>
<a name="l01823"></a><a class="code" href="structcvmx__tim__ringx__dbg0_1_1cvmx__tim__ringx__dbg0__s.html#adc85686096ab4e7fe101f1affb609b83">01823</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__dbg0_1_1cvmx__tim__ringx__dbg0__s.html#adc85686096ab4e7fe101f1affb609b83">cur_bucket</a>                   : 20;
<a name="l01824"></a><a class="code" href="structcvmx__tim__ringx__dbg0_1_1cvmx__tim__ringx__dbg0__s.html#ae6b3230fb544711b4a45e7171fabceee">01824</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__dbg0_1_1cvmx__tim__ringx__dbg0__s.html#ae6b3230fb544711b4a45e7171fabceee">timercount</a>                   : 22;
<a name="l01825"></a><a class="code" href="structcvmx__tim__ringx__dbg0_1_1cvmx__tim__ringx__dbg0__s.html#a022eda07024f4f41c91d914d1932a037">01825</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__dbg0_1_1cvmx__tim__ringx__dbg0__s.html#a022eda07024f4f41c91d914d1932a037">fr_rn_ht</a>                     : 22;
<a name="l01826"></a>01826 <span class="preprocessor">#endif</span>
<a name="l01827"></a>01827 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ringx__dbg0.html#ad94b8aacfc1b25d4a95ade2da5c5b3d4">s</a>;
<a name="l01828"></a><a class="code" href="unioncvmx__tim__ringx__dbg0.html#af0ee8c8570557b137c417bdd03bb9e49">01828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__dbg0_1_1cvmx__tim__ringx__dbg0__s.html">cvmx_tim_ringx_dbg0_s</a>          <a class="code" href="unioncvmx__tim__ringx__dbg0.html#af0ee8c8570557b137c417bdd03bb9e49">cn68xx</a>;
<a name="l01829"></a><a class="code" href="unioncvmx__tim__ringx__dbg0.html#a9c034b7c78b4d83d74f3090d0fc130fc">01829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__dbg0_1_1cvmx__tim__ringx__dbg0__s.html">cvmx_tim_ringx_dbg0_s</a>          <a class="code" href="unioncvmx__tim__ringx__dbg0.html#a9c034b7c78b4d83d74f3090d0fc130fc">cn68xxp1</a>;
<a name="l01830"></a>01830 };
<a name="l01831"></a><a class="code" href="cvmx-tim-defs_8h.html#a1fada8e4b10172d368363e62d42a8784">01831</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ringx__dbg0.html" title="cvmx_tim_ring::_dbg0">cvmx_tim_ringx_dbg0</a> <a class="code" href="unioncvmx__tim__ringx__dbg0.html" title="cvmx_tim_ring::_dbg0">cvmx_tim_ringx_dbg0_t</a>;
<a name="l01832"></a>01832 <span class="comment"></span>
<a name="l01833"></a>01833 <span class="comment">/**</span>
<a name="l01834"></a>01834 <span class="comment"> * cvmx_tim_ring#_dbg1</span>
<a name="l01835"></a>01835 <span class="comment"> */</span>
<a name="l01836"></a><a class="code" href="unioncvmx__tim__ringx__dbg1.html">01836</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ringx__dbg1.html" title="cvmx_tim_ring::_dbg1">cvmx_tim_ringx_dbg1</a> {
<a name="l01837"></a><a class="code" href="unioncvmx__tim__ringx__dbg1.html#ab4690b79f212dd8a976754f24a156ee0">01837</a>     uint64_t <a class="code" href="unioncvmx__tim__ringx__dbg1.html#ab4690b79f212dd8a976754f24a156ee0">u64</a>;
<a name="l01838"></a><a class="code" href="structcvmx__tim__ringx__dbg1_1_1cvmx__tim__ringx__dbg1__s.html">01838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__dbg1_1_1cvmx__tim__ringx__dbg1__s.html">cvmx_tim_ringx_dbg1_s</a> {
<a name="l01839"></a>01839 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01840"></a>01840 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__dbg1_1_1cvmx__tim__ringx__dbg1__s.html#acd2fe64c923effe739cf06581e32f1ab">reserved_2_63</a>                : 62;
<a name="l01841"></a>01841     uint64_t <a class="code" href="structcvmx__tim__ringx__dbg1_1_1cvmx__tim__ringx__dbg1__s.html#aa905a6e5df607c9f7eefda61619e26f9">ring_esr</a>                     : 2;  <span class="comment">/**&lt; Ring Expiration Status Register.</span>
<a name="l01842"></a>01842 <span class="comment">                                                         This register hold the expiration status of the ring.</span>
<a name="l01843"></a>01843 <span class="comment">                                                         2&apos;b00 - Ring was recently traversed.</span>
<a name="l01844"></a>01844 <span class="comment">                                                         2&apos;b01 - Interval expired. Ring is queued to be traversed.</span>
<a name="l01845"></a>01845 <span class="comment">                                                         2&apos;b10 - 1st interval expiration while ring is queued to be</span>
<a name="l01846"></a>01846 <span class="comment">                                                         traversed.</span>
<a name="l01847"></a>01847 <span class="comment">                                                         2&apos;b11 - 2nd interval expiration while ring is queued to be</span>
<a name="l01848"></a>01848 <span class="comment">                                                         traversed. */</span>
<a name="l01849"></a>01849 <span class="preprocessor">#else</span>
<a name="l01850"></a><a class="code" href="structcvmx__tim__ringx__dbg1_1_1cvmx__tim__ringx__dbg1__s.html#aa905a6e5df607c9f7eefda61619e26f9">01850</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__dbg1_1_1cvmx__tim__ringx__dbg1__s.html#aa905a6e5df607c9f7eefda61619e26f9">ring_esr</a>                     : 2;
<a name="l01851"></a><a class="code" href="structcvmx__tim__ringx__dbg1_1_1cvmx__tim__ringx__dbg1__s.html#acd2fe64c923effe739cf06581e32f1ab">01851</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__dbg1_1_1cvmx__tim__ringx__dbg1__s.html#acd2fe64c923effe739cf06581e32f1ab">reserved_2_63</a>                : 62;
<a name="l01852"></a>01852 <span class="preprocessor">#endif</span>
<a name="l01853"></a>01853 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ringx__dbg1.html#a699a8ce789f96e77a5e422f9a2c5aa02">s</a>;
<a name="l01854"></a><a class="code" href="unioncvmx__tim__ringx__dbg1.html#ac0b1c0b640fed79d26aede57c8828e5a">01854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__dbg1_1_1cvmx__tim__ringx__dbg1__s.html">cvmx_tim_ringx_dbg1_s</a>          <a class="code" href="unioncvmx__tim__ringx__dbg1.html#ac0b1c0b640fed79d26aede57c8828e5a">cn68xx</a>;
<a name="l01855"></a><a class="code" href="unioncvmx__tim__ringx__dbg1.html#a4fb1fed799b7de5cc172424c7ea341f9">01855</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__dbg1_1_1cvmx__tim__ringx__dbg1__s.html">cvmx_tim_ringx_dbg1_s</a>          <a class="code" href="unioncvmx__tim__ringx__dbg1.html#a4fb1fed799b7de5cc172424c7ea341f9">cn68xxp1</a>;
<a name="l01856"></a>01856 };
<a name="l01857"></a><a class="code" href="cvmx-tim-defs_8h.html#acf6c389e1eae66c5e482490146313f25">01857</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ringx__dbg1.html" title="cvmx_tim_ring::_dbg1">cvmx_tim_ringx_dbg1</a> <a class="code" href="unioncvmx__tim__ringx__dbg1.html" title="cvmx_tim_ring::_dbg1">cvmx_tim_ringx_dbg1_t</a>;
<a name="l01858"></a>01858 <span class="comment"></span>
<a name="l01859"></a>01859 <span class="comment">/**</span>
<a name="l01860"></a>01860 <span class="comment"> * cvmx_tim_ring#_rel</span>
<a name="l01861"></a>01861 <span class="comment"> *</span>
<a name="l01862"></a>01862 <span class="comment"> * Current positions of the TIM walker in both time and ring position, for easy synchronization</span>
<a name="l01863"></a>01863 <span class="comment"> * with software.</span>
<a name="l01864"></a>01864 <span class="comment"> */</span>
<a name="l01865"></a><a class="code" href="unioncvmx__tim__ringx__rel.html">01865</a> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ringx__rel.html" title="cvmx_tim_ring::_rel">cvmx_tim_ringx_rel</a> {
<a name="l01866"></a><a class="code" href="unioncvmx__tim__ringx__rel.html#a8e137a0a89785a7c5bffb127b7472512">01866</a>     uint64_t <a class="code" href="unioncvmx__tim__ringx__rel.html#a8e137a0a89785a7c5bffb127b7472512">u64</a>;
<a name="l01867"></a><a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html">01867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html">cvmx_tim_ringx_rel_s</a> {
<a name="l01868"></a>01868 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01869"></a>01869 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html#afcb985d9c16258a74edada9162f19fcd">cur_bucket</a>                   : 20; <span class="comment">/**&lt; Current bucket. Indicates the ring&apos;s current bucket. See TIM_RING()_CTL1[BUCKET]. */</span>
<a name="l01870"></a>01870     uint64_t <a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html#ac7bb70ce65670fda57b9f0315abea212">reserved_34_43</a>               : 10;
<a name="l01871"></a>01871     uint64_t <a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html#ae96c7f2ef45500ffbc77dad8bb69b3e2">ring_esr</a>                     : 2;  <span class="comment">/**&lt; Ring expiration status register dynamic status. These registers hold the expiration status</span>
<a name="l01872"></a>01872 <span class="comment">                                                         of the ring.</span>
<a name="l01873"></a>01873 <span class="comment">                                                         0x0 = Ring has not expired.</span>
<a name="l01874"></a>01874 <span class="comment">                                                         0x1 = Interval expired. Ring is queued to be traversed.</span>
<a name="l01875"></a>01875 <span class="comment">                                                         0x2 = First interval expiration while ring is queued to be traversed.</span>
<a name="l01876"></a>01876 <span class="comment">                                                         0x3 = Second interval expiration while ring is queued to be traversed.</span>
<a name="l01877"></a>01877 <span class="comment">                                                         This field is zeroed when TIM_RING()_CTL1[ENA] transitions from 0 to 1.</span>
<a name="l01878"></a>01878 <span class="comment">                                                         In normal operation, the values of this register are dynamically changing due to the</span>
<a name="l01879"></a>01879 <span class="comment">                                                         status of the ring. */</span>
<a name="l01880"></a>01880     uint64_t <a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html#af264b5f13fd801b3af45a09b3b96e251">timercount</a>                   : 32; <span class="comment">/**&lt; Timer count indicates how many timer ticks are left until the interval expiration,</span>
<a name="l01881"></a>01881 <span class="comment">                                                         calculated as TIM_RING()_CTL0[EXPIRE_OFFSET] minus current time (TIM_FR_RN_CYCLES or</span>
<a name="l01882"></a>01882 <span class="comment">                                                         TIM_FR_RN_GPIOS).</span>
<a name="l01883"></a>01883 <span class="comment">                                                         Once ENA = 1, TIMERCOUNT will be observed to count down timer ticks. When TIMERCOUNT</span>
<a name="l01884"></a>01884 <span class="comment">                                                         reaches 0x0, the ring&apos;s interval expired and the hardware forces a bucket traversal (and</span>
<a name="l01885"></a>01885 <span class="comment">                                                         increments RING_ESR).</span>
<a name="l01886"></a>01886 <span class="comment">                                                         Typical initialization value should be interval/constant; Cavium recommends that the</span>
<a name="l01887"></a>01887 <span class="comment">                                                         constant be unique per ring. This creates an offset between the rings.</span>
<a name="l01888"></a>01888 <span class="comment">                                                         TIMERCOUNT becomes and remains unpredictable whenever ENA = 0 or ENA_GPIO changes. It is</span>
<a name="l01889"></a>01889 <span class="comment">                                                         software&apos;s responsibility to set TIMERCOUNT before TIM_RING()_CTL1[ENA] transitions</span>
<a name="l01890"></a>01890 <span class="comment">                                                         from 0 -&gt; 1. */</span>
<a name="l01891"></a>01891 <span class="preprocessor">#else</span>
<a name="l01892"></a><a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html#af264b5f13fd801b3af45a09b3b96e251">01892</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html#af264b5f13fd801b3af45a09b3b96e251">timercount</a>                   : 32;
<a name="l01893"></a><a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html#ae96c7f2ef45500ffbc77dad8bb69b3e2">01893</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html#ae96c7f2ef45500ffbc77dad8bb69b3e2">ring_esr</a>                     : 2;
<a name="l01894"></a><a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html#ac7bb70ce65670fda57b9f0315abea212">01894</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html#ac7bb70ce65670fda57b9f0315abea212">reserved_34_43</a>               : 10;
<a name="l01895"></a><a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html#afcb985d9c16258a74edada9162f19fcd">01895</a>     uint64_t <a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html#afcb985d9c16258a74edada9162f19fcd">cur_bucket</a>                   : 20;
<a name="l01896"></a>01896 <span class="preprocessor">#endif</span>
<a name="l01897"></a>01897 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__tim__ringx__rel.html#a5673d65886581dc758fe671fa789f125">s</a>;
<a name="l01898"></a><a class="code" href="unioncvmx__tim__ringx__rel.html#a028b08d7663c9b68bf7b7282063f86c6">01898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html">cvmx_tim_ringx_rel_s</a>           <a class="code" href="unioncvmx__tim__ringx__rel.html#a028b08d7663c9b68bf7b7282063f86c6">cn73xx</a>;
<a name="l01899"></a><a class="code" href="unioncvmx__tim__ringx__rel.html#ac7cff43e8f64a756a0d44827db196476">01899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html">cvmx_tim_ringx_rel_s</a>           <a class="code" href="unioncvmx__tim__ringx__rel.html#ac7cff43e8f64a756a0d44827db196476">cn78xx</a>;
<a name="l01900"></a><a class="code" href="unioncvmx__tim__ringx__rel.html#a94da9d8c4eaa084e7d738e49da771757">01900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html">cvmx_tim_ringx_rel_s</a>           <a class="code" href="unioncvmx__tim__ringx__rel.html#a94da9d8c4eaa084e7d738e49da771757">cn78xxp1</a>;
<a name="l01901"></a><a class="code" href="unioncvmx__tim__ringx__rel.html#aee0292206a8116d14c8a7fc7828a075c">01901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__tim__ringx__rel_1_1cvmx__tim__ringx__rel__s.html">cvmx_tim_ringx_rel_s</a>           <a class="code" href="unioncvmx__tim__ringx__rel.html#aee0292206a8116d14c8a7fc7828a075c">cnf75xx</a>;
<a name="l01902"></a>01902 };
<a name="l01903"></a><a class="code" href="cvmx-tim-defs_8h.html#a7f52f4bb0feaaf35454804351dc5362d">01903</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__tim__ringx__rel.html" title="cvmx_tim_ring::_rel">cvmx_tim_ringx_rel</a> <a class="code" href="unioncvmx__tim__ringx__rel.html" title="cvmx_tim_ring::_rel">cvmx_tim_ringx_rel_t</a>;
<a name="l01904"></a>01904 
<a name="l01905"></a>01905 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
