set verilog_files {\
	receiver.v\
	transmitter.v\
)

set clk clk

set top_des_name top

set dont_touch_module_name TSC
