======================================================================

Annotating SDF timing data:
  Compiled SDF file:     /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_128_64_8/.CHARACTERIZATION/SIGNALS_VDDL_128_64_8_final.sdf.X
  Log file:              /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_128_64_8/.CHARACTERIZATION/SIGNALS_VDDL_128_64_8_final.sdf.X_sdf_annotation.log
  Backannotation scope:  TB_TOP_128_64_8.TOP.SIGNALS_VDDL
  Configuration file:    
  MTM control:           MAXIMUM
  Scale factors:         
  Scale type:            

Time units: 1ns


Annotating to instance FE_OFC5_SA_EN_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.696, 0.431)

Annotating to instance FE_OFC4_PRE_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.611, 0.389)

Annotating to instance FE_OFC3_DVLP_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.611, 0.389)

Annotating to instance FE_OFC2_NOT_READ_VDDL_1 of module BUFFD6BWP7T
	ABSOLUTE (IOPATH I Z) = (0.573, 0.337)

Annotating to instance FE_OFC1_NOT_WRITE_VDDL of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.615, 0.392)

Annotating to instance FE_OFC0_WRITE_VDDL of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.616, 0.395)

Annotating to instance U7_g1__8780 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.176, 1.857)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.233, 0.249, 1.816)

Annotating to instance U7_g4__4296 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.167, 1.845)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.225, 0.249, 1.806)

Annotating to instance U7_g5__3772 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.305, 2.026)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.338, 0.25, 1.947)

Annotating to instance U7_g6__1474 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.315, 2.04)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.345, 0.25, 1.957)

Annotating to instance U7_g7__4547 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.166, 1.844)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.224, 0.25, 1.804)

Annotating to instance U7_g8__9682 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.156, 1.831)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.216, 0.25, 1.793)

Annotating to instance U7_g9__2683 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.179, 1.861)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.235, 0.25, 1.819)

Annotating to instance U7_g10__1309 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.181, 1.864)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.237, 0.25, 1.821)

Annotating to instance g11 of module INVD2P5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.695, 0.386)

Annotating to instance g12 of module INVD2P5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.689, 0.381)

Annotating to instance U1_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.145, 0.236)
	ABSOLUTE (IOPATH E Q) = (0.219, 0.218)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.019) (-0.003))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.185) (-0.128))

Annotating to instance U3_out_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.352, 0.225)
	ABSOLUTE (IOPATH D Q) = (0.115, 0.189)
	ABSOLUTE (IOPATH E QN) = (0.333, 0.298)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.005) (0.012))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.157) (-0.104))

Annotating to instance U4_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.151, 0.23)
	ABSOLUTE (IOPATH E Q) = (0.23, 0.23)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.013) (0.003))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.167) (-0.109))

Annotating to instance U6_out_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.161, 0.221)
	ABSOLUTE (IOPATH E Q) = (0.237, 0.22)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.002) (0.014))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.128) (-0.088))

Annotating to instance U5_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.152, 0.23)
	ABSOLUTE (IOPATH E Q) = (0.229, 0.229)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.015) (0.002))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.168) (-0.11))

Annotating to instance g17 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.126, 0.012)

Annotating to instance g21 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.13, 0.009)

Annotating to instance U1_mid_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.143, 0.227)
	ABSOLUTE (IOPATH E Q) = (0.217, 0.216)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.019) (-0.002))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.177) (-0.12))

Annotating to instance U3_mid_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.162, 0.23)
	ABSOLUTE (IOPATH E Q) = (0.231, 0.213)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.009) (0.008))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.143) (-0.104))

Annotating to instance U4_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.266, 0.178)
	ABSOLUTE (IOPATH D Q) = (0.119, 0.188)
	ABSOLUTE (IOPATH E QN) = (0.248, 0.248)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.009) (0.009))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.156) (-0.103))

Annotating to instance U6_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.274, 0.185)
	ABSOLUTE (IOPATH D Q) = (0.118, 0.186)
	ABSOLUTE (IOPATH E QN) = (0.258, 0.256)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.008) (0.01))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.154) (-0.102))

Annotating to instance U5_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.271, 0.183)
	ABSOLUTE (IOPATH D Q) = (0.118, 0.186)
	ABSOLUTE (IOPATH E QN) = (0.255, 0.253)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.008) (0.01))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.154) (-0.102))

Annotating to instance g31 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.144, 0.108)

Annotating to instance g33 of module CKND2BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.099, 0.063)

Annotating to instance g29 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.137, 0.101)

Annotating to instance g32 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.147, 0.112)

Annotating to instance g30 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.138, 0.102)
   assign WRITE_2 = WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_128_64_8/functional/verilog.v,226|8): The interconnect source TB_TOP_128_64_8.TOP.CONTROLLER.controller1_N_ADDRESS_EN_reg.Q is separated by a unidirectional continuous assign from the destination TB_TOP_128_64_8.TOP.CONTROLLER.WRITE_2.  The port annotation will still occur.
   assign NOT_WRITE_2 = NOT_WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_128_64_8/functional/verilog.v,225|8): The interconnect source TB_TOP_128_64_8.TOP.CONTROLLER.g2353.ZN is separated by a unidirectional continuous assign from the destination TB_TOP_128_64_8.TOP.CONTROLLER.NOT_WRITE_2.  The port annotation will still occur.
   assign NOT_READ_VDDL_2 = NOT_READ_VDDL_1 ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_1_8V/SIGNALS_VDDL_128_64_8/functional/verilog.v,65|8): The interconnect source TB_TOP_128_64_8.TOP.SIGNALS_VDDL.FE_OFC2_NOT_READ_VDDL_1.Z is separated by a unidirectional continuous assign from the destination TB_TOP_128_64_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2.  The port annotation will still occur.
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U6_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U6_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.FE_OFC5_SA_EN_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U5_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U5_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.FE_OFC4_PRE_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U4_out_reg.E = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U4_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.FE_OFC3_DVLP_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U3_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U3_mid_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.FE_OFC2_NOT_READ_VDDL_1.I = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U1_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U1_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.FE_OFC1_NOT_WRITE_VDDL.I = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U1_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U1_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.FE_OFC0_WRITE_VDDL.I = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.g33.I = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.g31.I = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.g32.I = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.g29.I = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.g30.I = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U3_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U3_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U4_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U4_mid_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U6_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U6_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U5_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U5_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.g17.I = (0.004)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.NOT_WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.g11.I = (0.002)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.g21.I = (0.02)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.g12.I = (0.002)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.DVLP_L = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.PRE_L = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g1__8780.OE = (0.005)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g1__8780.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g4__4296.OE = (0.005)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g4__4296.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g5__3772.OE = (0.018, 0.019)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g5__3772.I = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g6__1474.OE = (0.018)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g6__1474.I = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g7__4547.OE = (0.016)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g7__4547.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g8__9682.OE = (0.015)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g8__9682.I = (0.001)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g9__2683.OE = (0.017)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g9__2683.I = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g10__1309.OE = (0.018)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.U7_g10__1309.I = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.SA_EN_L = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.Z_BUS[7] = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.Z_BUS[6] = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.Z_BUS[5] = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.Z_BUS[4] = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.Z_BUS[3] = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.Z_BUS[2] = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.Z_BUS[1] = (0)
ABSOLUTE PORT: TB_TOP_128_64_8.TOP.SIGNALS_VDDL.Z_BUS[0] = (0)
