0.6
2019.2
Nov  6 2019
21:57:16
E:/FDu/second1/DL/lab/Mips_cpu/Mips_cpu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/FDu/second1/DL/lab/Mips_cpu/Mips_cpu.srcs/sim_1/new/testbench.sv,1768057383,systemVerilog,,,,testbench,,,,,,,,
E:/FDu/second1/DL/lab/Mips_cpu/Mips_cpu.srcs/sources_1/new/Top.sv,1768017120,systemVerilog,,E:/FDu/second1/DL/lab/Mips_cpu/Mips_cpu.srcs/sources_1/new/io_subsystem.sv,,Top;mux7seg,,,,,,,,
E:/FDu/second1/DL/lab/Mips_cpu/Mips_cpu.srcs/sources_1/new/io_subsystem.sv,1768008653,systemVerilog,,E:/FDu/second1/DL/lab/Mips_cpu/Mips_cpu.srcs/sources_1/new/mips.sv,,IO;dMemoryDecoder;dmem;imem,,,,,,,,
E:/FDu/second1/DL/lab/Mips_cpu/Mips_cpu.srcs/sources_1/new/mips.sv,1767979059,systemVerilog,,E:/FDu/second1/DL/lab/Mips_cpu/Mips_cpu.srcs/sim_1/new/testbench.sv,,adder;alu;aludec;controller;datapath;flopr;maindec;mips;mux2;regfile;signext;sl2,,,,,,,,
