{
  "id": "21",
  "stream": "electronics-and-communication-engineering",
  "packet": "2021",
  "year": "2021",
  "type": "MCQ",
  "key": "5 \nSol.\nGiven: \n \nDelay of XOR gate \n3\npd\nns\n\u03c4\n=\nInitially \n2\n1\n0\n111\nQ QQ\n =\nInitially  \n2\n1\nD\n =\n  \n \nFrequency of clock \nf\n = 500MHz\nTime period of clock \n1\n1\n2\n500\nclock\nT\nf\n=\n=\n=\nns.\n\n\n2\nQ\n1\nQ\n0\nQ\n2\nD\n2\nQ\n1\nD\n1\nQ\n0\nD\n0\nQ\n2\nFF\n1\nFF\n0\nFF\n3ns\npd\n\u03c4\n=\nCLK\n\nThe numbers of clock\u2019s to get \n2\n1\n0\n100\nQ QQ\n =\n is shown below,\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n31\n\n0ns\nCLK\n1ns\n2ns\n3ns\n4ns\n5ns\n6ns\n7ns\n8ns\n9ns\n10ns\nT\nCLK\nD\n2\n1\n1\nQ\n2\n1\n1\n1\n0\n0\n1\nQ\n1\n1\n1\n1\n1\n0\n0\nQ\n0\n1\n1\n1\n1\n1\n0\n1\n2\n3\n4\n5\nThe minimum number of triggering clock edges after which the flip-flop output \n2\nQ\n1\nQ\n0\nQ\n  becomes 100 is \n5. \n \nQuestion 22 \n \n \n \n \n \nNetwork Theory (2M)\n \n \nThe switch in the circuit in the figure is in position \nP\n for a long time and then moved to position \nQ\n at time \nt\n = 0.\n5 k\n\u03a9\nP\n0\nt\n =\n5 k\n\u03a9\nQ\n10 k\n\u03a9\n1mF\n+\u2013\n20V\n( )\nV t\n+\n20 k\n\u03a9\n\u2212\n0.1 mH\n\nThe value of \n( )\nd V t\ndt\n at \n0\nt\n+\n=\n is,\n(A) 0 V/sec \n(B) 3 V/sec \n(C) \u2013 3 V/sec \n(D) \u2013 5 V/sec \n \nC \nSol.\n \nGiven circuit is shown below,\n5k\n\u03a9\nP\n0\nt\n =\n5k\n\u03a9\nQ\n10k\n\u03a9\n+\n+\u2013\n20 V\n20k\n\u03a9\n1 mF\n( )\nV t\n\u2013\n0.1 mH\n(i)  At \n0\nt\n\u2212\n=\n/ \nt\n < 0/ steady state:\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n32\n\nSwitch is at position \nP\n , inductor behaves as short circuit and capacitor behaves as open circuit. So \ncircuit becomes as,\n5k\n\u03a9\n5k\n\u03a9\nP\n10k\n\u03a9\n+\n+\u2013\n20 V\n20k\n\u03a9\n\u2013\n(0 )\n(0 )\nc\nV\nV\n\u2212\n\u2212\n=\n(0 )\nL\ni\n\u2212\nApply KVL in loop shown by dotted line,\n20\n5\n(0 )\n5\n(0 ) 10\n(0 )\n0\nL\nL\nL\ni\ni\ni\n\u2212\n\u2212\n\u2212\n\u2212\u00d7\n\u2212\u00d7\n\u2212\n\u00d7\n=\n20\n(0 )\n5\n5 10\nL\ni\n\u2212\n=\n+\n+\n(0 )\n1mA\nL\ni\n\u2212\n=\nSo voltage \n(0 )\nC\nV\n\u2212\n is\n(0 )\n10\n(0 )\nC\nL\nV\ni\n\u2212\n\u2212\n=\n\u00d7\n(0 )\n10 1\nC\nV\n\u2212\n=\n\u00d7\n(0 )\n10V\nC\nV\n\u2212\n=\nThus current and voltage across inductor and capacitor at \n0\nt\n+\n=\n is,\n(0 )\n(0 )\n1mA\nL\nL\ni\ni\n\u2212\n+\n=\n=\n(0 )\n(0 )\n10V\nC\nC\nV\nV\n\u2212\n+\n=\n=\n(ii)  At \nt\n0\n+\n=\n:\nSwitch is at position \nQ\n  and Inductor is replaced by a current source with initial value \n(0 )\nL\ni\n+\n  and\ncapacitor is replaced by voltage source with initial value \n(0 )\nC\nV\n+\n  so circuit becomes as,\n5k\n\u03a9\n5k\n\u03a9\nP\nA\n(0 )\nC\ni\n+\nQ\n10k\n\u03a9\n(0 )\nC\nV\n+\n =\n20 V\n20k\n\u03a9\n10 V\n1 mA\n(0 )\nL\ni\n+\nApply nodal analysis at node \nA\n,\n10\n(0 )\n1\n0\n5\nC\ni\n+\n+\n+ =\n2\n(0 ) 1\n0\nC\ni\n+\n+\n+ =\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n33\n\n(0 )\n3mA\nC\ni\n+\n = \u2212\nSo voltage across capacitor at \n0\nt\n+\n=\n is,\n(0 )\n(0 )\nC\nC\nd\ni\nC\nV\ndt\n+\n+\n=\n+\n+\n =\n3\n3 V/sec\n1\n\u2212\n=\n= \u2212\n(0 )\n(0 )\nC\nC\ni\nd V\ndt\nC\nHence, the correct option is (C).",
  "question_text": "Question 21 \n \n \n \n \nDigital Electronics (2M)\nThe propagation delay of the exclusive-OR (XOR) gate in the circuit is 3 ns. The propagation delay of all \nthe flip-flops is assumed to be zero. The clock (Clk) frequency provided to the circuit is 500 MHz.\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n30\n\nQ\n1\nQ\n2\nQ\n0\nQ\n2\nQ\n1\nQ\n0\nD\n2\nD\n1\nD\n0\nStarting from the initial value of the flip-flop outputs \n2\nQ\n , \n1\nQ\n , \n0\nQ\n = 111 with \n2\n1\nD\n =\n , the minimum number\nCLK\nof triggering clock edges after which the flip-flop outputs \n2\nQ\n , \n1\nQ\n , \n0\nQ\n  becomes 100 (in integer) is_____",
  "answer_text": "5 \nSol.\nGiven: \n \nDelay of XOR gate \n3\npd\nns\n\u03c4\n=\nInitially \n2\n1\n0\n111\nQ QQ\n =\nInitially  \n2\n1\nD\n =\n  \n \nFrequency of clock \nf\n = 500MHz\nTime period of clock \n1\n1\n2\n500\nclock\nT\nf\n=\n=\n=\nns.\n\n\n2\nQ\n1\nQ\n0\nQ\n2\nD\n2\nQ\n1\nD\n1\nQ\n0\nD\n0\nQ\n2\nFF\n1\nFF\n0\nFF\n3ns\npd\n\u03c4\n=\nCLK\n\nThe numbers of clock\u2019s to get \n2\n1\n0\n100\nQ QQ\n =\n is shown below,\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n31\n\n0ns\nCLK\n1ns\n2ns\n3ns\n4ns\n5ns\n6ns\n7ns\n8ns\n9ns\n10ns\nT\nCLK\nD\n2\n1\n1\nQ\n2\n1\n1\n1\n0\n0\n1\nQ\n1\n1\n1\n1\n1\n0\n0\nQ\n0\n1\n1\n1\n1\n1\n0\n1\n2\n3\n4\n5\nThe minimum number of triggering clock edges after which the flip-flop output \n2\nQ\n1\nQ\n0\nQ\n  becomes 100 is \n5. \n \nQuestion 22 \n \n \n \n \n \nNetwork Theory (2M)\n \n \nThe switch in the circuit in the figure is in position \nP\n for a long time and then moved to position \nQ\n at time \nt\n = 0.\n5 k\n\u03a9\nP\n0\nt\n =\n5 k\n\u03a9\nQ\n10 k\n\u03a9\n1mF\n+\u2013\n20V\n( )\nV t\n+\n20 k\n\u03a9\n\u2212\n0.1 mH\n\nThe value of \n( )\nd V t\ndt\n at \n0\nt\n+\n=\n is,\n(A) 0 V/sec \n(B) 3 V/sec \n(C) \u2013 3 V/sec \n(D) \u2013 5 V/sec \n \nC \nSol.\n \nGiven circuit is shown below,\n5k\n\u03a9\nP\n0\nt\n =\n5k\n\u03a9\nQ\n10k\n\u03a9\n+\n+\u2013\n20 V\n20k\n\u03a9\n1 mF\n( )\nV t\n\u2013\n0.1 mH\n(i)  At \n0\nt\n\u2212\n=\n/ \nt\n < 0/ steady state:\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n32\n\nSwitch is at position \nP\n , inductor behaves as short circuit and capacitor behaves as open circuit. So \ncircuit becomes as,\n5k\n\u03a9\n5k\n\u03a9\nP\n10k\n\u03a9\n+\n+\u2013\n20 V\n20k\n\u03a9\n\u2013\n(0 )\n(0 )\nc\nV\nV\n\u2212\n\u2212\n=\n(0 )\nL\ni\n\u2212\nApply KVL in loop shown by dotted line,\n20\n5\n(0 )\n5\n(0 ) 10\n(0 )\n0\nL\nL\nL\ni\ni\ni\n\u2212\n\u2212\n\u2212\n\u2212\u00d7\n\u2212\u00d7\n\u2212\n\u00d7\n=\n20\n(0 )\n5\n5 10\nL\ni\n\u2212\n=\n+\n+\n(0 )\n1mA\nL\ni\n\u2212\n=\nSo voltage \n(0 )\nC\nV\n\u2212\n is\n(0 )\n10\n(0 )\nC\nL\nV\ni\n\u2212\n\u2212\n=\n\u00d7\n(0 )\n10 1\nC\nV\n\u2212\n=\n\u00d7\n(0 )\n10V\nC\nV\n\u2212\n=\nThus current and voltage across inductor and capacitor at \n0\nt\n+\n=\n is,\n(0 )\n(0 )\n1mA\nL\nL\ni\ni\n\u2212\n+\n=\n=\n(0 )\n(0 )\n10V\nC\nC\nV\nV\n\u2212\n+\n=\n=\n(ii)  At \nt\n0\n+\n=\n:\nSwitch is at position \nQ\n  and Inductor is replaced by a current source with initial value \n(0 )\nL\ni\n+\n  and\ncapacitor is replaced by voltage source with initial value \n(0 )\nC\nV\n+\n  so circuit becomes as,\n5k\n\u03a9\n5k\n\u03a9\nP\nA\n(0 )\nC\ni\n+\nQ\n10k\n\u03a9\n(0 )\nC\nV\n+\n =\n20 V\n20k\n\u03a9\n10 V\n1 mA\n(0 )\nL\ni\n+\nApply nodal analysis at node \nA\n,\n10\n(0 )\n1\n0\n5\nC\ni\n+\n+\n+ =\n2\n(0 ) 1\n0\nC\ni\n+\n+\n+ =\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n33\n\n(0 )\n3mA\nC\ni\n+\n = \u2212\nSo voltage across capacitor at \n0\nt\n+\n=\n is,\n(0 )\n(0 )\nC\nC\nd\ni\nC\nV\ndt\n+\n+\n=\n+\n+\n =\n3\n3 V/sec\n1\n\u2212\n=\n= \u2212\n(0 )\n(0 )\nC\nC\ni\nd V\ndt\nC\nHence, the correct option is (C).",
  "explanation_text": ""
}