Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/bee/Project1/Test_isim_beh.exe -prj /home/bee/Project1/Test_beh.prj work.Test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/bee/Project1/counter.vhd" into library work
Parsing VHDL file "/home/bee/Project1/Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37076 KB
Fuse CPU Usage: 2130 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity counter [counter_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/bee/Project1/Test_isim_beh.exe
Fuse Memory Usage: 50284 KB
Fuse CPU Usage: 2250 ms
GCC CPU Usage: 2650 ms
