v1
GXB_MERGING,PLL Output Counter,757448,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_pll0:pll0|pll1~PLL_OUTPUT_COUNTER,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER,
GXB_MERGING,HSSI PMA Aux. block,756645,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,756645,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,756645,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,756645,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,756645,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,756645,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,756645,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_aux,
GXB_MERGING,HSSI AVMM Interface,755872,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[2].av_hssi_avmm_interface_inst,
GXB_MERGING,HSSI AVMM Interface,755872,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst,top:u0|altpcie_256_hip_avmm_hwtcl:pcie_256_dma|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[1].av_hssi_avmm_interface_inst,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[23].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[24].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[21].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[20].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[18].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[19].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[22].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[17].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[16].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[15].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[12].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[11].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[10].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,755858,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,top:u0|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|top_mem_if_ddr3_emif_0_p0:p0|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|top_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clkbuf,
