[{"raw":{},"required":["Filename","Size"],"package":"yosys","version":"0.23-6","section":"electronics","priority":"optional","architecture":"amd64","depends":["libc6 (>= 2.35)","libffi8 (>= 3.4)","libgcc-s1 (>= 3.0)","libreadline8 (>= 6.0)","libstdc++6 (>= 11)","libtcl8.6 (>= 8.6.0)","zlib1g (>= 1:1.2.0)","python3:any","python3-click","berkeley-abc (>= 1.01+20221019git70cb339+dfsg-3)","xdot"],"installedSize":13599,"maintainer":"Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>","description":"Framework for Verilog RTL synthesis","homepage":"https://github.com/YosysHQ/yosys","filename":"pool/main/y/yosys/yosys_0.23-6_amd64.deb","size":3246556,"md5":"0bf8a8a6dc45512c0384f2fd53089f45","sha256":"00cb3419d9c2e8964e588cbfa8a46b8d0ff4b391083a53a82d49ec1c2766330b","descriptionMd5":"b4a38d1bfabb13bedbd16816bf4105ab"}]