// Seed: 342329717
module module_0 (
    input tri id_0,
    output supply0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wor id_8,
    input wor id_9,
    input supply0 id_10,
    input wand id_11,
    input wand id_12,
    input tri0 id_13,
    output tri0 id_14,
    input wand id_15,
    input tri1 id_16,
    input tri1 id_17
    , id_24,
    output wand id_18,
    input uwire id_19,
    input supply0 id_20,
    input tri id_21,
    input tri id_22
);
  assign id_24 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2
    , id_14,
    input wor id_3,
    output wire id_4,
    input supply0 id_5,
    output wor id_6,
    output supply1 id_7,
    output wor id_8,
    input tri id_9,
    output uwire id_10,
    output tri0 id_11
    , id_15,
    input wand id_12
);
  tri0 id_16 = id_5;
  always @(*) begin
    id_14 <= 1 == id_9;
  end
  module_0(
      id_16,
      id_10,
      id_2,
      id_10,
      id_5,
      id_1,
      id_5,
      id_12,
      id_0,
      id_16,
      id_12,
      id_0,
      id_9,
      id_5,
      id_1,
      id_9,
      id_0,
      id_3,
      id_8,
      id_12,
      id_3,
      id_5,
      id_9
  );
endmodule
