read_verilog ../top.v
extract  -mine out.ilang -mine_limit_matches_per_module 5
write_verilog synth.v
