{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 17, "design__inferred_latch__count": 0, "design__instance__count": 9678, "design__instance__area": 18088.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00025493334396742284, "power__switching__total": 7.939887291286141e-05, "power__leakage__total": 5.3410094125183605e-08, "power__total": 0.0003343856369610876, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2593151045069616, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2592039711790535, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.8223844060734086, "timing__setup__ws__corner:nom_tt_025C_1v80": 16.167696972166375, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.822384, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 21.272978, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.26321032209902323, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2631402670241881, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.8535344894678134, "timing__setup__ws__corner:nom_ss_100C_1v60": 12.938576798403144, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.853534, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 17.160076, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25820732394166046, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25809335954495954, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.4218802093747457, "timing__setup__ws__corner:nom_ff_n40C_1v95": 17.37926829417225, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.42188, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 22.497231, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 3, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2565089602217071, "clock__skew__worst_setup": 0.256420475444142, "timing__hold__ws": 0.41385013254397957, "timing__setup__ws": 12.739541337989756, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.41385, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 17.115551, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 200.0 3500.0", "design__core__bbox": "5.52 10.88 194.12 3487.04", "design__io": 37, "design__die__area": 700000, "design__core__area": 655604, "design__instance__count__stdcell": 9678, "design__instance__area__stdcell": 18088.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.0275907, "design__instance__utilization__stdcell": 0.0275907, "design__instance__count__class:inverter": 97, "design__instance__count__class:sequential_cell": 84, "design__instance__count__class:multi_input_combinational_cell": 257, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 57789, "design__instance__count__class:tap_cell": 8960, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 20616.4, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 193, "design__instance__count__class:clock_buffer": 11, "design__instance__count__class:clock_inverter": 5, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 166, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 71, "antenna_diodes_count": 0, "route__net": 653, "route__net__special": 2, "route__drc_errors__iter:1": 135, "route__wirelength__iter:1": 21267, "route__drc_errors__iter:2": 17, "route__wirelength__iter:2": 21196, "route__drc_errors__iter:3": 11, "route__wirelength__iter:3": 21178, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 21194, "route__drc_errors": 0, "route__wirelength": 21194, "route__vias": 3735, "route__vias__singlecut": 3735, "route__vias__multicut": 0, "design__disconnected_pin__count": 11, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1421.39, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25746813743095937, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2573820951441175, "timing__hold__ws__corner:min_tt_025C_1v80": 0.8077121422542124, "timing__setup__ws__corner:min_tt_025C_1v80": 16.264606122280632, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.807712, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 21.304966, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.26155009454104433, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2614950274774655, "timing__hold__ws__corner:min_ss_100C_1v60": 1.8447852656525074, "timing__setup__ws__corner:min_ss_100C_1v60": 13.101308853062978, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.844785, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 17.201315, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2565089602217071, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.256420475444142, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.41385013254397957, "timing__setup__ws__corner:min_ff_n40C_1v95": 17.45889526810721, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.41385, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 22.518759, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.263199219868463, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.263054002692735, "timing__hold__ws__corner:max_tt_025C_1v80": 0.8275657060535689, "timing__setup__ws__corner:max_tt_025C_1v80": 16.04738432003112, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.827566, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 21.236704, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2666500151711981, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2665092388876942, "timing__hold__ws__corner:max_ss_100C_1v60": 1.8637631965275776, "timing__setup__ws__corner:max_ss_100C_1v60": 12.739541337989756, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.863763, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 17.115551, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2620197744048955, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2618715041157634, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.4317640811533086, "timing__setup__ws__corner:max_ff_n40C_1v95": 17.27962177809106, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.431764, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 22.473745, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 29, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_ff_n40C_1v95": 1.78478, "design_powergrid__drop__average__net:vccd1__corner:nom_ff_n40C_1v95": 1.79977, "design_powergrid__drop__worst__net:vccd1__corner:nom_ff_n40C_1v95": 0.0152234, "design_powergrid__voltage__worst__net:vssd1__corner:nom_ff_n40C_1v95": 0.0172077, "design_powergrid__drop__average__net:vssd1__corner:nom_ff_n40C_1v95": 0.000235465, "design_powergrid__drop__worst__net:vssd1__corner:nom_ff_n40C_1v95": 0.0172077, "design_powergrid__voltage__worst": 0.0172077, "design_powergrid__voltage__worst__net:vccd1": 1.78478, "design_powergrid__drop__worst": 0.0172077, "design_powergrid__drop__worst__net:vccd1": 0.0152234, "design_powergrid__voltage__worst__net:vssd1": 0.0172077, "design_powergrid__drop__worst__net:vssd1": 0.0172077, "ir__voltage__worst": 1.78, "ir__drop__avg": 0.000234, "ir__drop__worst": 0.0152, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}