#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 20 20:47:25 2024
# Process ID: 12084
# Current directory: E:/Verilog/soc/ZynqLab01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10220 E:\Verilog\soc\ZynqLab01\ZynqLab01.xpr
# Log file: E:/Verilog/soc/ZynqLab01/vivado.log
# Journal file: E:/Verilog/soc/ZynqLab01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Verilog/soc/ZynqLab01/ZynqLab01.xpr
launch_simulation
update_compile_order -fileset sources_1
save_project_as ZynqLab02 E:/Verilog/soc/ZynqLab02 -exclude_run_results -force
create_peripheral xilinx.com user mySimpleIO 1.0 -dir E:/Verilog/ip_repository
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:mySimpleIO:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:mySimpleIO:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:mySimpleIO:1.0]
set_property  ip_repo_paths  E:/Verilog/ip_repository/mySimpleIO_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_mySimpleIO_v1_0 -directory E:/Verilog/ip_repository e:/Verilog/ip_repository/mySimpleIO_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/Verilog/ip_repository/mySimpleIO_1.0
open_bd_design {E:/Verilog/soc/ZynqLab02/ZynqLab02.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets axi_gpio_3_GPIO] [get_bd_cells axi_gpio_3]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_gpio_2_GPIO] [get_bd_cells axi_gpio_2]
delete_bd_objs [get_bd_intf_ports btns_4bits]
delete_bd_objs [get_bd_intf_ports sws_4bits]
delete_bd_objs [get_bd_intf_ports rgb_led]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mySimpleIO:1.0 mySimpleIO_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/mySimpleIO_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mySimpleIO_0/S00_AXI]
regenerate_bd_layout
validate_bd_design
save_bd_design
create_bd_port -dir O -from 3 -to 0 -type data LED
set_property location {1044 365} [get_bd_ports LED]
set_property location {1042 388} [get_bd_ports LED]
connect_bd_net [get_bd_ports LED] [get_bd_pins mySimpleIO_0/oLED]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports leds_4bits]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {Custom} Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports gpio_rtl]
regenerate_bd_layout
add_files -fileset constrs_1 -norecurse E:/Verilog/soc/Zybo-Z7-Master.xdc
import_files -fileset constrs_1 E:/Verilog/soc/Zybo-Z7-Master.xdc
regenerate_bd_layout
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force E:/Verilog/soc/ZynqLab02/ZynqLab02.runs/impl_1/design_1_wrapper.sysdef E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper.hdf

launch_sdk -workspace E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk -hwspec E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper.hdf
launch_sdk -workspace E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk -hwspec E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper.hdf
launch_sdk -workspace E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk -hwspec E:/Verilog/soc/ZynqLab02/ZynqLab02.sdk/design_1_wrapper.hdf
