Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 14 16:29:52 2021
| Host         : DESKTOP-4VPH9J9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file block1_wrapper_timing_summary_routed.rpt -pb block1_wrapper_timing_summary_routed.pb -rpx block1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : block1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: SPAD1b[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SPAD1b[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SPAD1b[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SPAD1b[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: block1_i/ADC_0/inst/MUX_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     46.836        0.000                      0                   97        0.121        0.000                      0                   97       13.360        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
FPGA_CLK                       {0.000 25.000}       50.000          20.000          
  clk_20_block1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
  clk_5_block1_clk_wiz_0_0     {0.000 100.000}      200.000         5.000           
  clkfbout_block1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FPGA_CLK                                                                                                                                                                        15.000        0.000                       0                     1  
  clk_20_block1_clk_wiz_0_0         46.836        0.000                      0                   33        0.159        0.000                      0                   33       24.500        0.000                       0                    37  
  clk_5_block1_clk_wiz_0_0          96.930        0.000                      0                   64        0.121        0.000                      0                   64       13.360        0.000                       0                   109  
  clkfbout_block1_clk_wiz_0_0                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FPGA_CLK
  To Clock:  FPGA_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_CLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { FPGA_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y3  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y3  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y3  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y3  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y3  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_20_block1_clk_wiz_0_0
  To Clock:  clk_20_block1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       46.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.836ns  (required time - arrival time)
  Source:                 block1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/clk_wiz_0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_block1_clk_wiz_0_0 rise@50.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.433ns (17.456%)  route 2.048ns (82.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.354ns = ( 47.646 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.855ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.622ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.084    -2.650    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106    -2.544 r  block1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.689    -1.855    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0_en_clk
    SLICE_X50Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.433    -1.422 r  block1_i/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           2.048     0.625    block1_i/clk_wiz_0/inst/seq_reg1[7]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  block1_i/clk_wiz_0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    C11                                               0.000    50.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000    50.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.013 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    47.646    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  block1_i/clk_wiz_0/inst/clkout1_buf/I0
                         clock pessimism              0.253    47.899    
                         clock uncertainty           -0.313    47.586    
    BUFGCTRL_X0Y17       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125    47.461    block1_i/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         47.461    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                 46.836    

Slack (MET) :             47.513ns  (required time - arrival time)
  Source:                 block1_i/Blink_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_block1_clk_wiz_0_0 rise@50.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 1.487ns (67.650%)  route 0.711ns (32.350%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 49.063 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.622ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.442    -0.498    block1_i/Blink_0/inst/clk
    SLICE_X0Y74          FDRE                                         r  block1_i/Blink_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.379    -0.119 r  block1_i/Blink_0/inst/count_reg[3]/Q
                         net (fo=1, routed)           0.703     0.584    block1_i/Blink_0/inst/count_reg_n_0_[3]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     1.021 r  block1_i/Blink_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.029    block1_i/Blink_0/inst/count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.127 r  block1_i/Blink_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    block1_i/Blink_0/inst/count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.225 r  block1_i/Blink_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.225    block1_i/Blink_0/inst/count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.323 r  block1_i/Blink_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.323    block1_i/Blink_0/inst/count_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.421 r  block1_i/Blink_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    block1_i/Blink_0/inst/count_reg[16]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.519 r  block1_i/Blink_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.519    block1_i/Blink_0/inst/count_reg[20]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.700 r  block1_i/Blink_0/inst/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.700    block1_i/Blink_0/inst/count_reg[24]_i_1_n_7
    SLICE_X0Y80          FDRE                                         r  block1_i/Blink_0/inst/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    C11                                               0.000    50.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000    50.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.013 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    47.646    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    47.723 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.340    49.063    block1_i/Blink_0/inst/clk
    SLICE_X0Y80          FDRE                                         r  block1_i/Blink_0/inst/count_reg[24]/C
                         clock pessimism              0.404    49.467    
                         clock uncertainty           -0.313    49.154    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.059    49.213    block1_i/Blink_0/inst/count_reg[24]
  -------------------------------------------------------------------
                         required time                         49.213    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 47.513    

Slack (MET) :             47.526ns  (required time - arrival time)
  Source:                 block1_i/Blink_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_block1_clk_wiz_0_0 rise@50.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.473ns (67.443%)  route 0.711ns (32.557%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 49.062 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.622ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.442    -0.498    block1_i/Blink_0/inst/clk
    SLICE_X0Y74          FDRE                                         r  block1_i/Blink_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.379    -0.119 r  block1_i/Blink_0/inst/count_reg[3]/Q
                         net (fo=1, routed)           0.703     0.584    block1_i/Blink_0/inst/count_reg_n_0_[3]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     1.021 r  block1_i/Blink_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.029    block1_i/Blink_0/inst/count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.127 r  block1_i/Blink_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    block1_i/Blink_0/inst/count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.225 r  block1_i/Blink_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.225    block1_i/Blink_0/inst/count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.323 r  block1_i/Blink_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.323    block1_i/Blink_0/inst/count_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.421 r  block1_i/Blink_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    block1_i/Blink_0/inst/count_reg[16]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.686 r  block1_i/Blink_0/inst/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.686    block1_i/Blink_0/inst/count_reg[20]_i_1_n_6
    SLICE_X0Y79          FDRE                                         r  block1_i/Blink_0/inst/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    C11                                               0.000    50.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000    50.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.013 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    47.646    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    47.723 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.339    49.062    block1_i/Blink_0/inst/clk
    SLICE_X0Y79          FDRE                                         r  block1_i/Blink_0/inst/count_reg[21]/C
                         clock pessimism              0.404    49.466    
                         clock uncertainty           -0.313    49.153    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.059    49.212    block1_i/Blink_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         49.212    
                         arrival time                          -1.686    
  -------------------------------------------------------------------
                         slack                                 47.526    

Slack (MET) :             47.531ns  (required time - arrival time)
  Source:                 block1_i/Blink_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_block1_clk_wiz_0_0 rise@50.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 1.468ns (67.368%)  route 0.711ns (32.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 49.062 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.622ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.442    -0.498    block1_i/Blink_0/inst/clk
    SLICE_X0Y74          FDRE                                         r  block1_i/Blink_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.379    -0.119 r  block1_i/Blink_0/inst/count_reg[3]/Q
                         net (fo=1, routed)           0.703     0.584    block1_i/Blink_0/inst/count_reg_n_0_[3]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     1.021 r  block1_i/Blink_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.029    block1_i/Blink_0/inst/count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.127 r  block1_i/Blink_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    block1_i/Blink_0/inst/count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.225 r  block1_i/Blink_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.225    block1_i/Blink_0/inst/count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.323 r  block1_i/Blink_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.323    block1_i/Blink_0/inst/count_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.421 r  block1_i/Blink_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    block1_i/Blink_0/inst/count_reg[16]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.681 r  block1_i/Blink_0/inst/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.681    block1_i/Blink_0/inst/count_reg[20]_i_1_n_4
    SLICE_X0Y79          FDRE                                         r  block1_i/Blink_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    C11                                               0.000    50.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000    50.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.013 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    47.646    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    47.723 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.339    49.062    block1_i/Blink_0/inst/clk
    SLICE_X0Y79          FDRE                                         r  block1_i/Blink_0/inst/count_reg[23]/C
                         clock pessimism              0.404    49.466    
                         clock uncertainty           -0.313    49.153    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.059    49.212    block1_i/Blink_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         49.212    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                 47.531    

Slack (MET) :             47.591ns  (required time - arrival time)
  Source:                 block1_i/Blink_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_block1_clk_wiz_0_0 rise@50.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 1.408ns (66.444%)  route 0.711ns (33.556%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 49.062 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.622ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.442    -0.498    block1_i/Blink_0/inst/clk
    SLICE_X0Y74          FDRE                                         r  block1_i/Blink_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.379    -0.119 r  block1_i/Blink_0/inst/count_reg[3]/Q
                         net (fo=1, routed)           0.703     0.584    block1_i/Blink_0/inst/count_reg_n_0_[3]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     1.021 r  block1_i/Blink_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.029    block1_i/Blink_0/inst/count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.127 r  block1_i/Blink_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    block1_i/Blink_0/inst/count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.225 r  block1_i/Blink_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.225    block1_i/Blink_0/inst/count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.323 r  block1_i/Blink_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.323    block1_i/Blink_0/inst/count_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.421 r  block1_i/Blink_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    block1_i/Blink_0/inst/count_reg[16]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.621 r  block1_i/Blink_0/inst/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.621    block1_i/Blink_0/inst/count_reg[20]_i_1_n_5
    SLICE_X0Y79          FDRE                                         r  block1_i/Blink_0/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    C11                                               0.000    50.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000    50.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.013 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    47.646    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    47.723 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.339    49.062    block1_i/Blink_0/inst/clk
    SLICE_X0Y79          FDRE                                         r  block1_i/Blink_0/inst/count_reg[22]/C
                         clock pessimism              0.404    49.466    
                         clock uncertainty           -0.313    49.153    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.059    49.212    block1_i/Blink_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         49.212    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 47.591    

Slack (MET) :             47.610ns  (required time - arrival time)
  Source:                 block1_i/Blink_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_block1_clk_wiz_0_0 rise@50.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 1.389ns (66.140%)  route 0.711ns (33.860%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 49.062 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.622ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.442    -0.498    block1_i/Blink_0/inst/clk
    SLICE_X0Y74          FDRE                                         r  block1_i/Blink_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.379    -0.119 r  block1_i/Blink_0/inst/count_reg[3]/Q
                         net (fo=1, routed)           0.703     0.584    block1_i/Blink_0/inst/count_reg_n_0_[3]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     1.021 r  block1_i/Blink_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.029    block1_i/Blink_0/inst/count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.127 r  block1_i/Blink_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    block1_i/Blink_0/inst/count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.225 r  block1_i/Blink_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.225    block1_i/Blink_0/inst/count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.323 r  block1_i/Blink_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.323    block1_i/Blink_0/inst/count_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.421 r  block1_i/Blink_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    block1_i/Blink_0/inst/count_reg[16]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.602 r  block1_i/Blink_0/inst/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.602    block1_i/Blink_0/inst/count_reg[20]_i_1_n_7
    SLICE_X0Y79          FDRE                                         r  block1_i/Blink_0/inst/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    C11                                               0.000    50.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000    50.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.013 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    47.646    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    47.723 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.339    49.062    block1_i/Blink_0/inst/clk
    SLICE_X0Y79          FDRE                                         r  block1_i/Blink_0/inst/count_reg[20]/C
                         clock pessimism              0.404    49.466    
                         clock uncertainty           -0.313    49.153    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.059    49.212    block1_i/Blink_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         49.212    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                 47.610    

Slack (MET) :             47.622ns  (required time - arrival time)
  Source:                 block1_i/Blink_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_block1_clk_wiz_0_0 rise@50.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 1.375ns (65.913%)  route 0.711ns (34.087%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 49.060 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.622ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.442    -0.498    block1_i/Blink_0/inst/clk
    SLICE_X0Y74          FDRE                                         r  block1_i/Blink_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.379    -0.119 r  block1_i/Blink_0/inst/count_reg[3]/Q
                         net (fo=1, routed)           0.703     0.584    block1_i/Blink_0/inst/count_reg_n_0_[3]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     1.021 r  block1_i/Blink_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.029    block1_i/Blink_0/inst/count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.127 r  block1_i/Blink_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    block1_i/Blink_0/inst/count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.225 r  block1_i/Blink_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.225    block1_i/Blink_0/inst/count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.323 r  block1_i/Blink_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.323    block1_i/Blink_0/inst/count_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.588 r  block1_i/Blink_0/inst/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.588    block1_i/Blink_0/inst/count_reg[16]_i_1_n_6
    SLICE_X0Y78          FDRE                                         r  block1_i/Blink_0/inst/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    C11                                               0.000    50.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000    50.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.013 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    47.646    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    47.723 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.337    49.060    block1_i/Blink_0/inst/clk
    SLICE_X0Y78          FDRE                                         r  block1_i/Blink_0/inst/count_reg[17]/C
                         clock pessimism              0.404    49.464    
                         clock uncertainty           -0.313    49.151    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    49.210    block1_i/Blink_0/inst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         49.210    
                         arrival time                          -1.588    
  -------------------------------------------------------------------
                         slack                                 47.622    

Slack (MET) :             47.627ns  (required time - arrival time)
  Source:                 block1_i/Blink_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_block1_clk_wiz_0_0 rise@50.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 1.370ns (65.831%)  route 0.711ns (34.169%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 49.060 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.622ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.442    -0.498    block1_i/Blink_0/inst/clk
    SLICE_X0Y74          FDRE                                         r  block1_i/Blink_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.379    -0.119 r  block1_i/Blink_0/inst/count_reg[3]/Q
                         net (fo=1, routed)           0.703     0.584    block1_i/Blink_0/inst/count_reg_n_0_[3]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     1.021 r  block1_i/Blink_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.029    block1_i/Blink_0/inst/count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.127 r  block1_i/Blink_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    block1_i/Blink_0/inst/count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.225 r  block1_i/Blink_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.225    block1_i/Blink_0/inst/count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.323 r  block1_i/Blink_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.323    block1_i/Blink_0/inst/count_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.583 r  block1_i/Blink_0/inst/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.583    block1_i/Blink_0/inst/count_reg[16]_i_1_n_4
    SLICE_X0Y78          FDRE                                         r  block1_i/Blink_0/inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    C11                                               0.000    50.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000    50.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.013 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    47.646    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    47.723 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.337    49.060    block1_i/Blink_0/inst/clk
    SLICE_X0Y78          FDRE                                         r  block1_i/Blink_0/inst/count_reg[19]/C
                         clock pessimism              0.404    49.464    
                         clock uncertainty           -0.313    49.151    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    49.210    block1_i/Blink_0/inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         49.210    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                 47.627    

Slack (MET) :             47.687ns  (required time - arrival time)
  Source:                 block1_i/Blink_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_block1_clk_wiz_0_0 rise@50.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 1.310ns (64.817%)  route 0.711ns (35.183%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 49.060 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.622ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.442    -0.498    block1_i/Blink_0/inst/clk
    SLICE_X0Y74          FDRE                                         r  block1_i/Blink_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.379    -0.119 r  block1_i/Blink_0/inst/count_reg[3]/Q
                         net (fo=1, routed)           0.703     0.584    block1_i/Blink_0/inst/count_reg_n_0_[3]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     1.021 r  block1_i/Blink_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.029    block1_i/Blink_0/inst/count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.127 r  block1_i/Blink_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    block1_i/Blink_0/inst/count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.225 r  block1_i/Blink_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.225    block1_i/Blink_0/inst/count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.323 r  block1_i/Blink_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.323    block1_i/Blink_0/inst/count_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.523 r  block1_i/Blink_0/inst/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.523    block1_i/Blink_0/inst/count_reg[16]_i_1_n_5
    SLICE_X0Y78          FDRE                                         r  block1_i/Blink_0/inst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    C11                                               0.000    50.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000    50.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.013 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    47.646    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    47.723 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.337    49.060    block1_i/Blink_0/inst/clk
    SLICE_X0Y78          FDRE                                         r  block1_i/Blink_0/inst/count_reg[18]/C
                         clock pessimism              0.404    49.464    
                         clock uncertainty           -0.313    49.151    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    49.210    block1_i/Blink_0/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         49.210    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                 47.687    

Slack (MET) :             47.706ns  (required time - arrival time)
  Source:                 block1_i/Blink_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_block1_clk_wiz_0_0 rise@50.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 1.291ns (64.483%)  route 0.711ns (35.517%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 49.060 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.622ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.442    -0.498    block1_i/Blink_0/inst/clk
    SLICE_X0Y74          FDRE                                         r  block1_i/Blink_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.379    -0.119 r  block1_i/Blink_0/inst/count_reg[3]/Q
                         net (fo=1, routed)           0.703     0.584    block1_i/Blink_0/inst/count_reg_n_0_[3]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     1.021 r  block1_i/Blink_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.029    block1_i/Blink_0/inst/count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.127 r  block1_i/Blink_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    block1_i/Blink_0/inst/count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.225 r  block1_i/Blink_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.225    block1_i/Blink_0/inst/count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.323 r  block1_i/Blink_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.323    block1_i/Blink_0/inst/count_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.504 r  block1_i/Blink_0/inst/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.504    block1_i/Blink_0/inst/count_reg[16]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  block1_i/Blink_0/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    C11                                               0.000    50.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000    50.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.013 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    47.646    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    47.723 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.337    49.060    block1_i/Blink_0/inst/clk
    SLICE_X0Y78          FDRE                                         r  block1_i/Blink_0/inst/count_reg[16]/C
                         clock pessimism              0.404    49.464    
                         clock uncertainty           -0.313    49.151    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    49.210    block1_i/Blink_0/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         49.210    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                 47.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 block1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_block1_clk_wiz_0_0 rise@0.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.375    -1.449    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020    -1.429 r  block1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.155    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0_en_clk
    SLICE_X50Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.991 r  block1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.935    block1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X50Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417    -1.972    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043    -1.929 r  block1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.429    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0_en_clk
    SLICE_X50Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.274    -1.155    
    SLICE_X50Y150        FDRE (Hold_fdre_C_D)         0.060    -1.095    block1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.095    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 block1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_block1_clk_wiz_0_0 rise@0.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.148ns (73.524%)  route 0.053ns (26.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.375    -1.449    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020    -1.429 r  block1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.155    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0_en_clk
    SLICE_X50Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.148    -1.007 r  block1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.953    block1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X50Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417    -1.972    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043    -1.929 r  block1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.429    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0_en_clk
    SLICE_X50Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.274    -1.155    
    SLICE_X50Y150        FDRE (Hold_fdre_C_D)         0.023    -1.132    block1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 block1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_block1_clk_wiz_0_0 rise@0.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.375    -1.449    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020    -1.429 r  block1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.155    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0_en_clk
    SLICE_X50Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.148    -1.007 r  block1_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.891    block1_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X50Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.417    -1.972    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043    -1.929 r  block1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.429    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0_en_clk
    SLICE_X50Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.274    -1.155    
    SLICE_X50Y150        FDRE (Hold_fdre_C_D)         0.000    -1.155    block1_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.155    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 block1_i/Blink_0/inst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_block1_clk_wiz_0_0 rise@0.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.594    -0.541    block1_i/Blink_0/inst/clk
    SLICE_X0Y77          FDRE                                         r  block1_i/Blink_0/inst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  block1_i/Blink_0/inst/count_reg[14]/Q
                         net (fo=1, routed)           0.118    -0.283    block1_i/Blink_0/inst/count_reg_n_0_[14]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.172 r  block1_i/Blink_0/inst/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.172    block1_i/Blink_0/inst/count_reg[12]_i_1_n_5
    SLICE_X0Y77          FDRE                                         r  block1_i/Blink_0/inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.864    -0.780    block1_i/Blink_0/inst/clk
    SLICE_X0Y77          FDRE                                         r  block1_i/Blink_0/inst/count_reg[14]/C
                         clock pessimism              0.239    -0.541    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105    -0.436    block1_i/Blink_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 block1_i/Blink_0/inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_block1_clk_wiz_0_0 rise@0.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.592    -0.543    block1_i/Blink_0/inst/clk
    SLICE_X0Y76          FDRE                                         r  block1_i/Blink_0/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  block1_i/Blink_0/inst/count_reg[10]/Q
                         net (fo=1, routed)           0.118    -0.285    block1_i/Blink_0/inst/count_reg_n_0_[10]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  block1_i/Blink_0/inst/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.174    block1_i/Blink_0/inst/count_reg[8]_i_1_n_5
    SLICE_X0Y76          FDRE                                         r  block1_i/Blink_0/inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.862    -0.782    block1_i/Blink_0/inst/clk
    SLICE_X0Y76          FDRE                                         r  block1_i/Blink_0/inst/count_reg[10]/C
                         clock pessimism              0.239    -0.543    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105    -0.438    block1_i/Blink_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 block1_i/Blink_0/inst/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_block1_clk_wiz_0_0 rise@0.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.594    -0.541    block1_i/Blink_0/inst/clk
    SLICE_X0Y78          FDRE                                         r  block1_i/Blink_0/inst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  block1_i/Blink_0/inst/count_reg[18]/Q
                         net (fo=1, routed)           0.118    -0.283    block1_i/Blink_0/inst/count_reg_n_0_[18]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.172 r  block1_i/Blink_0/inst/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.172    block1_i/Blink_0/inst/count_reg[16]_i_1_n_5
    SLICE_X0Y78          FDRE                                         r  block1_i/Blink_0/inst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.865    -0.779    block1_i/Blink_0/inst/clk
    SLICE_X0Y78          FDRE                                         r  block1_i/Blink_0/inst/count_reg[18]/C
                         clock pessimism              0.238    -0.541    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105    -0.436    block1_i/Blink_0/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 block1_i/Blink_0/inst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_block1_clk_wiz_0_0 rise@0.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.595    -0.540    block1_i/Blink_0/inst/clk
    SLICE_X0Y79          FDRE                                         r  block1_i/Blink_0/inst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  block1_i/Blink_0/inst/count_reg[22]/Q
                         net (fo=1, routed)           0.118    -0.282    block1_i/Blink_0/inst/count_reg_n_0_[22]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.171 r  block1_i/Blink_0/inst/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.171    block1_i/Blink_0/inst/count_reg[20]_i_1_n_5
    SLICE_X0Y79          FDRE                                         r  block1_i/Blink_0/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.866    -0.778    block1_i/Blink_0/inst/clk
    SLICE_X0Y79          FDRE                                         r  block1_i/Blink_0/inst/count_reg[22]/C
                         clock pessimism              0.238    -0.540    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105    -0.435    block1_i/Blink_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 block1_i/Blink_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_block1_clk_wiz_0_0 rise@0.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.591    -0.544    block1_i/Blink_0/inst/clk
    SLICE_X0Y75          FDRE                                         r  block1_i/Blink_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  block1_i/Blink_0/inst/count_reg[6]/Q
                         net (fo=1, routed)           0.118    -0.286    block1_i/Blink_0/inst/count_reg_n_0_[6]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.175 r  block1_i/Blink_0/inst/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.175    block1_i/Blink_0/inst/count_reg[4]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  block1_i/Blink_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.861    -0.783    block1_i/Blink_0/inst/clk
    SLICE_X0Y75          FDRE                                         r  block1_i/Blink_0/inst/count_reg[6]/C
                         clock pessimism              0.239    -0.544    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105    -0.439    block1_i/Blink_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 block1_i/Blink_0/inst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_block1_clk_wiz_0_0 rise@0.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.594    -0.541    block1_i/Blink_0/inst/clk
    SLICE_X0Y77          FDRE                                         r  block1_i/Blink_0/inst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  block1_i/Blink_0/inst/count_reg[14]/Q
                         net (fo=1, routed)           0.118    -0.283    block1_i/Blink_0/inst/count_reg_n_0_[14]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.139 r  block1_i/Blink_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    block1_i/Blink_0/inst/count_reg[12]_i_1_n_4
    SLICE_X0Y77          FDRE                                         r  block1_i/Blink_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.864    -0.780    block1_i/Blink_0/inst/clk
    SLICE_X0Y77          FDRE                                         r  block1_i/Blink_0/inst/count_reg[15]/C
                         clock pessimism              0.239    -0.541    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105    -0.436    block1_i/Blink_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 block1_i/Blink_0/inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            block1_i/Blink_0/inst/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_block1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_block1_clk_wiz_0_0 rise@0.000ns - clk_20_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.592    -0.543    block1_i/Blink_0/inst/clk
    SLICE_X0Y76          FDRE                                         r  block1_i/Blink_0/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  block1_i/Blink_0/inst/count_reg[10]/Q
                         net (fo=1, routed)           0.118    -0.285    block1_i/Blink_0/inst/count_reg_n_0_[10]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.141 r  block1_i/Blink_0/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    block1_i/Blink_0/inst/count_reg[8]_i_1_n_4
    SLICE_X0Y76          FDRE                                         r  block1_i/Blink_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_20_block1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.862    -0.782    block1_i/Blink_0/inst/clk
    SLICE_X0Y76          FDRE                                         r  block1_i/Blink_0/inst/count_reg[11]/C
                         clock pessimism              0.239    -0.543    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105    -0.438    block1_i/Blink_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_20_block1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   block1_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         50.000      48.408     BUFHCE_X0Y36     block1_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X0Y74      block1_i/Blink_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X0Y76      block1_i/Blink_0/inst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X0Y76      block1_i/Blink_0/inst/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77      block1_i/Blink_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77      block1_i/Blink_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77      block1_i/Blink_0/inst/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X0Y78      block1_i/Blink_0/inst/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y3  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y150    block1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y150    block1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y150    block1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y150    block1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y150    block1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y150    block1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y150    block1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y150    block1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
Low Pulse Width   Slow    LDCE/G              n/a            0.500         25.000      24.500     SLICE_X88Y136    block1_i/ADC_0/inst/en_out_reg/G
Low Pulse Width   Fast    LDCE/G              n/a            0.500         25.000      24.500     SLICE_X88Y136    block1_i/ADC_0/inst/en_out_reg/G
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y79      block1_i/Blink_0/inst/count_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y79      block1_i/Blink_0/inst/count_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y79      block1_i/Blink_0/inst/count_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y79      block1_i/Blink_0/inst/count_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y80      block1_i/Blink_0/inst/count_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y74      block1_i/Blink_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y74      block1_i/Blink_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y76      block1_i/Blink_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y76      block1_i/Blink_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y76      block1_i/Blink_0/inst/count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5_block1_clk_wiz_0_0
  To Clock:  clk_5_block1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       96.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.930ns  (required time - arrival time)
  Source:                 block1_i/Counter_1/inst/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_1/inst/vote_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_5_block1_clk_wiz_0_0 fall@100.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.653ns (26.923%)  route 1.772ns (73.077%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 99.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.821ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.446    -0.493    block1_i/Counter_1/inst/clk
    SLICE_X88Y105        FDRE                                         r  block1_i/Counter_1/inst/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDRE (Prop_fdre_C_Q)         0.433    -0.060 r  block1_i/Counter_1/inst/count1_reg[1]/Q
                         net (fo=2, routed)           0.707     0.646    block1_i/Counter_1/inst/count1[1]
    SLICE_X88Y105        LUT6 (Prop_lut6_I5_O)        0.105     0.751 r  block1_i/Counter_1/inst/vote1_inferred__0/i_/O
                         net (fo=3, routed)           0.665     1.417    block1_i/Counter_1/inst/vote10_out
    SLICE_X87Y105        LUT4 (Prop_lut4_I1_O)        0.115     1.532 r  block1_i/Counter_1/inst/vote[1]_i_1/O
                         net (fo=1, routed)           0.400     1.932    block1_i/Counter_1/inst/vote[1]_i_1_n_0
    SLICE_X87Y106        FDRE                                         r  block1_i/Counter_1/inst/vote_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    C11                                               0.000   100.000 f  FPGA_CLK (IN)
                         net (fo=0)                   0.000   100.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374   101.374 f  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    96.013 f  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.633    97.646    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    97.723 f  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.336    99.059    block1_i/Counter_1/inst/clk
    SLICE_X87Y106        FDRE                                         r  block1_i/Counter_1/inst/vote_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.420    99.479    
                         clock uncertainty           -0.412    99.067    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)       -0.205    98.862    block1_i/Counter_1/inst/vote_reg[1]
  -------------------------------------------------------------------
                         required time                         98.862    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                 96.930    

Slack (MET) :             97.006ns  (required time - arrival time)
  Source:                 block1_i/Counter_0/inst/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_0/inst/vote_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_5_block1_clk_wiz_0_0 fall@100.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.643ns (25.269%)  route 1.902ns (74.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 99.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.821ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.435    -0.504    block1_i/Counter_0/inst/clk
    SLICE_X88Y118        FDRE                                         r  block1_i/Counter_0/inst/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.433    -0.071 r  block1_i/Counter_0/inst/count2_reg[2]/Q
                         net (fo=2, routed)           0.904     0.833    block1_i/Counter_0/inst/count3[2]
    SLICE_X88Y118        LUT6 (Prop_lut6_I2_O)        0.105     0.938 r  block1_i/Counter_0/inst/vote1_inferred__0/i_/O
                         net (fo=3, routed)           0.741     1.679    block1_i/Counter_0/inst/vote10_out
    SLICE_X88Y118        LUT4 (Prop_lut4_I1_O)        0.105     1.784 r  block1_i/Counter_0/inst/vote[1]_i_1/O
                         net (fo=1, routed)           0.256     2.040    block1_i/Counter_0/inst/vote[1]_i_1_n_0
    SLICE_X88Y119        FDRE                                         r  block1_i/Counter_0/inst/vote_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    C11                                               0.000   100.000 f  FPGA_CLK (IN)
                         net (fo=0)                   0.000   100.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374   101.374 f  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    96.013 f  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.633    97.646    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    97.723 f  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.327    99.050    block1_i/Counter_0/inst/clk
    SLICE_X88Y119        FDRE                                         r  block1_i/Counter_0/inst/vote_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.420    99.470    
                         clock uncertainty           -0.412    99.058    
    SLICE_X88Y119        FDRE (Setup_fdre_C_D)       -0.011    99.047    block1_i/Counter_0/inst/vote_reg[1]
  -------------------------------------------------------------------
                         required time                         99.047    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 97.006    

Slack (MET) :             97.231ns  (required time - arrival time)
  Source:                 block1_i/Counter_2/inst/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_2/inst/vote_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_5_block1_clk_wiz_0_0 fall@100.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.696ns (32.472%)  route 1.447ns (67.528%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.949ns = ( 99.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.821ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.434    -0.505    block1_i/Counter_2/inst/clk
    SLICE_X87Y130        FDRE                                         r  block1_i/Counter_2/inst/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y130        FDRE (Prop_fdre_C_Q)         0.348    -0.157 r  block1_i/Counter_2/inst/count2_reg[2]/Q
                         net (fo=2, routed)           0.568     0.410    block1_i/Counter_2/inst/count3[2]
    SLICE_X87Y130        LUT6 (Prop_lut6_I2_O)        0.240     0.650 r  block1_i/Counter_2/inst/vote1_inferred__0/i_/O
                         net (fo=3, routed)           0.479     1.130    block1_i/Counter_2/inst/vote10_out
    SLICE_X87Y130        LUT4 (Prop_lut4_I1_O)        0.108     1.238 r  block1_i/Counter_2/inst/vote[1]_i_1/O
                         net (fo=1, routed)           0.400     1.638    block1_i/Counter_2/inst/vote[1]_i_1_n_0
    SLICE_X87Y131        FDRE                                         r  block1_i/Counter_2/inst/vote_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    C11                                               0.000   100.000 f  FPGA_CLK (IN)
                         net (fo=0)                   0.000   100.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374   101.374 f  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    96.013 f  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.633    97.646    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    97.723 f  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.328    99.051    block1_i/Counter_2/inst/clk
    SLICE_X87Y131        FDRE                                         r  block1_i/Counter_2/inst/vote_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.420    99.471    
                         clock uncertainty           -0.412    99.059    
    SLICE_X87Y131        FDRE (Setup_fdre_C_D)       -0.190    98.869    block1_i/Counter_2/inst/vote_reg[1]
  -------------------------------------------------------------------
                         required time                         98.869    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                 97.231    

Slack (MET) :             97.243ns  (required time - arrival time)
  Source:                 block1_i/Counter_3/inst/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_3/inst/vote_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_5_block1_clk_wiz_0_0 fall@100.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.664ns (31.119%)  route 1.470ns (68.881%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 99.049 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.821ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.430    -0.509    block1_i/Counter_3/inst/clk
    SLICE_X88Y127        FDRE                                         r  block1_i/Counter_3/inst/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y127        FDRE (Prop_fdre_C_Q)         0.433    -0.076 r  block1_i/Counter_3/inst/count2_reg[0]/Q
                         net (fo=2, routed)           0.669     0.592    block1_i/Counter_3/inst/count3[0]
    SLICE_X88Y128        LUT6 (Prop_lut6_I1_O)        0.105     0.697 r  block1_i/Counter_3/inst/vote1_inferred__0/i_/O
                         net (fo=3, routed)           0.542     1.240    block1_i/Counter_3/inst/vote10_out
    SLICE_X88Y129        LUT4 (Prop_lut4_I1_O)        0.126     1.366 r  block1_i/Counter_3/inst/vote[1]_i_1/O
                         net (fo=1, routed)           0.259     1.624    block1_i/Counter_3/inst/vote[1]_i_1_n_0
    SLICE_X88Y129        FDRE                                         r  block1_i/Counter_3/inst/vote_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    C11                                               0.000   100.000 f  FPGA_CLK (IN)
                         net (fo=0)                   0.000   100.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374   101.374 f  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    96.013 f  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.633    97.646    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    97.723 f  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.326    99.049    block1_i/Counter_3/inst/clk
    SLICE_X88Y129        FDRE                                         r  block1_i/Counter_3/inst/vote_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.420    99.469    
                         clock uncertainty           -0.412    99.057    
    SLICE_X88Y129        FDRE (Setup_fdre_C_D)       -0.189    98.868    block1_i/Counter_3/inst/vote_reg[1]
  -------------------------------------------------------------------
                         required time                         98.868    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                 97.243    

Slack (MET) :             97.369ns  (required time - arrival time)
  Source:                 block1_i/Counter_3/inst/vote_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_3/inst/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_5_block1_clk_wiz_0_0 rise@200.000ns - clk_5_block1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        2.273ns  (logic 0.647ns (28.465%)  route 1.626ns (71.535%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 199.050 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 99.492 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.821ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    C11                                               0.000   100.000 f  FPGA_CLK (IN)
                         net (fo=0)                   0.000   100.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440   101.440 f  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    96.266 f  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.714    97.979    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    98.060 f  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.431    99.492    block1_i/Counter_3/inst/clk
    SLICE_X88Y128        FDRE                                         r  block1_i/Counter_3/inst/vote_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.437    99.929 r  block1_i/Counter_3/inst/vote_reg[2]/Q
                         net (fo=7, routed)           0.680   100.609    block1_i/Counter_3/inst/g2b/vote[1]
    SLICE_X88Y129        LUT2 (Prop_lut2_I1_O)        0.105   100.714 r  block1_i/Counter_3/inst/g2b/p_2_out/O
                         net (fo=1, routed)           0.946   101.660    block1_i/Counter_3/inst/bin[1]
    SLICE_X88Y130        LUT6 (Prop_lut6_I0_O)        0.105   101.765 r  block1_i/Counter_3/inst/data[1]_i_1/O
                         net (fo=1, routed)           0.000   101.765    block1_i/Counter_3/inst/data[1]_i_1_n_0
    SLICE_X88Y130        FDRE                                         r  block1_i/Counter_3/inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    C11                                               0.000   200.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000   200.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374   201.374 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365   196.013 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.633   197.646    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   197.723 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.327   199.050    block1_i/Counter_3/inst/clk
    SLICE_X88Y130        FDRE                                         r  block1_i/Counter_3/inst/data_reg[1]/C
                         clock pessimism              0.420   199.470    
                         clock uncertainty           -0.412   199.058    
    SLICE_X88Y130        FDRE (Setup_fdre_C_D)        0.076   199.134    block1_i/Counter_3/inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                        199.134    
                         arrival time                        -101.765    
  -------------------------------------------------------------------
                         slack                                 97.369    

Slack (MET) :             97.460ns  (required time - arrival time)
  Source:                 block1_i/Counter_3/inst/vote_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_3/inst/temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_5_block1_clk_wiz_0_0 rise@200.000ns - clk_5_block1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.900ns  (logic 0.552ns (29.046%)  route 1.348ns (70.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 199.050 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 99.492 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.821ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    C11                                               0.000   100.000 f  FPGA_CLK (IN)
                         net (fo=0)                   0.000   100.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440   101.440 f  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    96.266 f  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.714    97.979    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    98.060 f  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.431    99.492    block1_i/Counter_3/inst/clk
    SLICE_X88Y128        FDRE                                         r  block1_i/Counter_3/inst/vote_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.437    99.929 r  block1_i/Counter_3/inst/vote_reg[0]/Q
                         net (fo=4, routed)           0.952   100.880    block1_i/Counter_3/inst/vote[0]
    SLICE_X88Y129        LUT4 (Prop_lut4_I2_O)        0.115   100.995 r  block1_i/Counter_3/inst/temp[0]_i_1/O
                         net (fo=1, routed)           0.397   101.392    block1_i/Counter_3/inst/temp[0]_i_1_n_0
    SLICE_X89Y130        FDRE                                         r  block1_i/Counter_3/inst/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    C11                                               0.000   200.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000   200.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374   201.374 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365   196.013 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.633   197.646    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   197.723 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.327   199.050    block1_i/Counter_3/inst/clk
    SLICE_X89Y130        FDRE                                         r  block1_i/Counter_3/inst/temp_reg[0]/C
                         clock pessimism              0.420   199.470    
                         clock uncertainty           -0.412   199.058    
    SLICE_X89Y130        FDRE (Setup_fdre_C_D)       -0.206   198.852    block1_i/Counter_3/inst/temp_reg[0]
  -------------------------------------------------------------------
                         required time                        198.852    
                         arrival time                        -101.392    
  -------------------------------------------------------------------
                         slack                                 97.460    

Slack (MET) :             97.568ns  (required time - arrival time)
  Source:                 block1_i/Counter_0/inst/vote_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_0/inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_5_block1_clk_wiz_0_0 rise@200.000ns - clk_5_block1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        2.070ns  (logic 0.819ns (39.567%)  route 1.251ns (60.433%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 199.049 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.505ns = ( 99.495 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.821ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    C11                                               0.000   100.000 f  FPGA_CLK (IN)
                         net (fo=0)                   0.000   100.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440   101.440 f  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   102.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    96.266 f  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.714    97.979    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    98.060 f  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.434    99.495    block1_i/Counter_0/inst/clk
    SLICE_X88Y119        FDRE                                         r  block1_i/Counter_0/inst/vote_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.437    99.932 r  block1_i/Counter_0/inst/vote_reg[0]/Q
                         net (fo=4, routed)           0.724   100.656    block1_i/Counter_0/inst/vote[0]
    SLICE_X88Y119        LUT4 (Prop_lut4_I2_O)        0.118   100.774 r  block1_i/Counter_0/inst/data[2]_i_2/O
                         net (fo=1, routed)           0.526   101.301    block1_i/Counter_0/inst/data[2]_i_2_n_0
    SLICE_X88Y120        LUT6 (Prop_lut6_I4_O)        0.264   101.565 r  block1_i/Counter_0/inst/data[2]_i_1/O
                         net (fo=1, routed)           0.000   101.565    block1_i/Counter_0/inst/data[2]_i_1_n_0
    SLICE_X88Y120        FDRE                                         r  block1_i/Counter_0/inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    C11                                               0.000   200.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000   200.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374   201.374 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365   196.013 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.633   197.646    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   197.723 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.326   199.049    block1_i/Counter_0/inst/clk
    SLICE_X88Y120        FDRE                                         r  block1_i/Counter_0/inst/data_reg[2]/C
                         clock pessimism              0.420   199.469    
                         clock uncertainty           -0.412   199.057    
    SLICE_X88Y120        FDRE (Setup_fdre_C_D)        0.076   199.133    block1_i/Counter_0/inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                        199.133    
                         arrival time                        -101.565    
  -------------------------------------------------------------------
                         slack                                 97.568    

Slack (MET) :             97.581ns  (required time - arrival time)
  Source:                 block1_i/Counter_1/inst/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_1/inst/vote_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_5_block1_clk_wiz_0_0 fall@100.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.643ns (31.909%)  route 1.372ns (68.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 99.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.821ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.446    -0.493    block1_i/Counter_1/inst/clk
    SLICE_X88Y105        FDRE                                         r  block1_i/Counter_1/inst/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDRE (Prop_fdre_C_Q)         0.433    -0.060 r  block1_i/Counter_1/inst/count1_reg[1]/Q
                         net (fo=2, routed)           0.707     0.646    block1_i/Counter_1/inst/count1[1]
    SLICE_X88Y105        LUT6 (Prop_lut6_I5_O)        0.105     0.751 r  block1_i/Counter_1/inst/vote1_inferred__0/i_/O
                         net (fo=3, routed)           0.665     1.417    block1_i/Counter_1/inst/vote10_out
    SLICE_X87Y105        LUT4 (Prop_lut4_I1_O)        0.105     1.522 r  block1_i/Counter_1/inst/vote[0]_i_1/O
                         net (fo=1, routed)           0.000     1.522    block1_i/Counter_1/inst/vote[0]_i_1_n_0
    SLICE_X87Y105        FDRE                                         r  block1_i/Counter_1/inst/vote_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    C11                                               0.000   100.000 f  FPGA_CLK (IN)
                         net (fo=0)                   0.000   100.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374   101.374 f  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    96.013 f  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.633    97.646    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    97.723 f  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.336    99.059    block1_i/Counter_1/inst/clk
    SLICE_X87Y105        FDRE                                         r  block1_i/Counter_1/inst/vote_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.420    99.479    
                         clock uncertainty           -0.412    99.067    
    SLICE_X87Y105        FDRE (Setup_fdre_C_D)        0.036    99.103    block1_i/Counter_1/inst/vote_reg[0]
  -------------------------------------------------------------------
                         required time                         99.103    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                 97.581    

Slack (MET) :             97.618ns  (required time - arrival time)
  Source:                 block1_i/Counter_0/inst/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_0/inst/vote_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_5_block1_clk_wiz_0_0 fall@100.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.643ns (31.770%)  route 1.381ns (68.230%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 99.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.821ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.435    -0.504    block1_i/Counter_0/inst/clk
    SLICE_X88Y118        FDRE                                         r  block1_i/Counter_0/inst/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.433    -0.071 r  block1_i/Counter_0/inst/count2_reg[2]/Q
                         net (fo=2, routed)           0.904     0.833    block1_i/Counter_0/inst/count3[2]
    SLICE_X88Y118        LUT6 (Prop_lut6_I2_O)        0.105     0.938 r  block1_i/Counter_0/inst/vote1_inferred__0/i_/O
                         net (fo=3, routed)           0.477     1.415    block1_i/Counter_0/inst/vote10_out
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.105     1.520 r  block1_i/Counter_0/inst/vote[2]_i_1/O
                         net (fo=1, routed)           0.000     1.520    block1_i/Counter_0/inst/vote[2]_i_1_n_0
    SLICE_X88Y119        FDRE                                         r  block1_i/Counter_0/inst/vote_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    C11                                               0.000   100.000 f  FPGA_CLK (IN)
                         net (fo=0)                   0.000   100.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374   101.374 f  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    96.013 f  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.633    97.646    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    97.723 f  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.327    99.050    block1_i/Counter_0/inst/clk
    SLICE_X88Y119        FDRE                                         r  block1_i/Counter_0/inst/vote_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.420    99.470    
                         clock uncertainty           -0.412    99.058    
    SLICE_X88Y119        FDRE (Setup_fdre_C_D)        0.080    99.138    block1_i/Counter_0/inst/vote_reg[2]
  -------------------------------------------------------------------
                         required time                         99.138    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                 97.618    

Slack (MET) :             97.662ns  (required time - arrival time)
  Source:                 block1_i/Counter_2/inst/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_2/inst/vote_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_5_block1_clk_wiz_0_0 fall@100.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.693ns (35.790%)  route 1.243ns (64.210%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.949ns = ( 99.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.821ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.734 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.714    -2.021    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.940 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.434    -0.505    block1_i/Counter_2/inst/clk
    SLICE_X87Y130        FDRE                                         r  block1_i/Counter_2/inst/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y130        FDRE (Prop_fdre_C_Q)         0.348    -0.157 r  block1_i/Counter_2/inst/count2_reg[2]/Q
                         net (fo=2, routed)           0.568     0.410    block1_i/Counter_2/inst/count3[2]
    SLICE_X87Y130        LUT6 (Prop_lut6_I2_O)        0.240     0.650 r  block1_i/Counter_2/inst/vote1_inferred__0/i_/O
                         net (fo=3, routed)           0.676     1.326    block1_i/Counter_2/inst/vote10_out
    SLICE_X87Y131        LUT4 (Prop_lut4_I1_O)        0.105     1.431 r  block1_i/Counter_2/inst/vote[0]_i_1/O
                         net (fo=1, routed)           0.000     1.431    block1_i/Counter_2/inst/vote[0]_i_1_n_0
    SLICE_X87Y131        FDRE                                         r  block1_i/Counter_2/inst/vote_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    C11                                               0.000   100.000 f  FPGA_CLK (IN)
                         net (fo=0)                   0.000   100.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         1.374   101.374 f  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.378    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    96.013 f  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.633    97.646    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    97.723 f  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          1.328    99.051    block1_i/Counter_2/inst/clk
    SLICE_X87Y131        FDRE                                         r  block1_i/Counter_2/inst/vote_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.420    99.471    
                         clock uncertainty           -0.412    99.059    
    SLICE_X87Y131        FDRE (Setup_fdre_C_D)        0.034    99.093    block1_i/Counter_2/inst/vote_reg[0]
  -------------------------------------------------------------------
                         required time                         99.093    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                 97.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 block1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_block1_clk_wiz_0_0 rise@0.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.375    -1.449    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020    -1.429 r  block1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.274    -1.155    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0_en_clk
    SLICE_X51Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y150        FDRE (Prop_fdre_C_Q)         0.141    -1.014 r  block1_i/clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.958    block1_i/clk_wiz_0/inst/seq_reg2[0]
    SLICE_X51Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -1.972    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043    -1.929 r  block1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.500    -1.429    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0_en_clk
    SLICE_X51Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.274    -1.155    
    SLICE_X51Y150        FDRE (Hold_fdre_C_D)         0.075    -1.080    block1_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.080    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 block1_i/Counter_0/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_0/inst/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_block1_clk_wiz_0_0 rise@0.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.163%)  route 0.108ns (36.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.592    -0.543    block1_i/Counter_0/inst/clk
    SLICE_X89Y120        FDRE                                         r  block1_i/Counter_0/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  block1_i/Counter_0/inst/temp_reg[0]/Q
                         net (fo=3, routed)           0.108    -0.294    block1_i/Counter_0/inst/temp[0]
    SLICE_X88Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.249 r  block1_i/Counter_0/inst/data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    block1_i/Counter_0/inst/data[1]_i_1_n_0
    SLICE_X88Y120        FDRE                                         r  block1_i/Counter_0/inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.861    -0.782    block1_i/Counter_0/inst/clk
    SLICE_X88Y120        FDRE                                         r  block1_i/Counter_0/inst/data_reg[1]/C
                         clock pessimism              0.252    -0.530    
    SLICE_X88Y120        FDRE (Hold_fdre_C_D)         0.120    -0.410    block1_i/Counter_0/inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 block1_i/Counter_3/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_3/inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_block1_clk_wiz_0_0 rise@0.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.163%)  route 0.108ns (36.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.593    -0.542    block1_i/Counter_3/inst/clk
    SLICE_X89Y130        FDRE                                         r  block1_i/Counter_3/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  block1_i/Counter_3/inst/temp_reg[0]/Q
                         net (fo=3, routed)           0.108    -0.293    block1_i/Counter_3/inst/temp[0]
    SLICE_X88Y130        LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  block1_i/Counter_3/inst/data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    block1_i/Counter_3/inst/data[0]_i_1_n_0
    SLICE_X88Y130        FDRE                                         r  block1_i/Counter_3/inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.862    -0.781    block1_i/Counter_3/inst/clk
    SLICE_X88Y130        FDRE                                         r  block1_i/Counter_3/inst/data_reg[0]/C
                         clock pessimism              0.252    -0.529    
    SLICE_X88Y130        FDRE (Hold_fdre_C_D)         0.120    -0.409    block1_i/Counter_3/inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 block1_i/Counter_1/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_1/inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_block1_clk_wiz_0_0 rise@0.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.920%)  route 0.110ns (37.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.601    -0.534    block1_i/Counter_1/inst/clk
    SLICE_X89Y106        FDRE                                         r  block1_i/Counter_1/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  block1_i/Counter_1/inst/temp_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.284    block1_i/Counter_1/inst/temp[0]
    SLICE_X88Y106        LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  block1_i/Counter_1/inst/data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    block1_i/Counter_1/inst/data[0]_i_1_n_0
    SLICE_X88Y106        FDRE                                         r  block1_i/Counter_1/inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.872    -0.771    block1_i/Counter_1/inst/clk
    SLICE_X88Y106        FDRE                                         r  block1_i/Counter_1/inst/data_reg[0]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X88Y106        FDRE (Hold_fdre_C_D)         0.120    -0.401    block1_i/Counter_1/inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 block1_i/Counter_3/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_3/inst/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_block1_clk_wiz_0_0 rise@0.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.316%)  route 0.112ns (37.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.593    -0.542    block1_i/Counter_3/inst/clk
    SLICE_X89Y130        FDRE                                         r  block1_i/Counter_3/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  block1_i/Counter_3/inst/temp_reg[0]/Q
                         net (fo=3, routed)           0.112    -0.289    block1_i/Counter_3/inst/temp[0]
    SLICE_X88Y130        LUT6 (Prop_lut6_I3_O)        0.045    -0.244 r  block1_i/Counter_3/inst/data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    block1_i/Counter_3/inst/data[1]_i_1_n_0
    SLICE_X88Y130        FDRE                                         r  block1_i/Counter_3/inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.862    -0.781    block1_i/Counter_3/inst/clk
    SLICE_X88Y130        FDRE                                         r  block1_i/Counter_3/inst/data_reg[1]/C
                         clock pessimism              0.252    -0.529    
    SLICE_X88Y130        FDRE (Hold_fdre_C_D)         0.121    -0.408    block1_i/Counter_3/inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 block1_i/Counter_3/inst/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_3/inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_block1_clk_wiz_0_0 rise@0.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.246ns (81.648%)  route 0.055ns (18.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.593    -0.542    block1_i/Counter_3/inst/clk
    SLICE_X88Y130        FDRE                                         r  block1_i/Counter_3/inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  block1_i/Counter_3/inst/temp_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.339    block1_i/Counter_3/inst/temp[2]
    SLICE_X88Y130        LUT6 (Prop_lut6_I1_O)        0.098    -0.241 r  block1_i/Counter_3/inst/data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    block1_i/Counter_3/inst/data[2]_i_1_n_0
    SLICE_X88Y130        FDRE                                         r  block1_i/Counter_3/inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.862    -0.781    block1_i/Counter_3/inst/clk
    SLICE_X88Y130        FDRE                                         r  block1_i/Counter_3/inst/data_reg[2]/C
                         clock pessimism              0.239    -0.542    
    SLICE_X88Y130        FDRE (Hold_fdre_C_D)         0.121    -0.421    block1_i/Counter_3/inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 block1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_block1_clk_wiz_0_0 rise@0.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.653%)  route 0.053ns (29.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.375    -1.449    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020    -1.429 r  block1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.274    -1.155    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0_en_clk
    SLICE_X51Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y150        FDRE (Prop_fdre_C_Q)         0.128    -1.027 r  block1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.973    block1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X51Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.417    -1.972    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043    -1.929 r  block1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.500    -1.429    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0_en_clk
    SLICE_X51Y150        FDRE                                         r  block1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.274    -1.155    
    SLICE_X51Y150        FDRE (Hold_fdre_C_D)        -0.006    -1.161    block1_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.161    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 block1_i/Counter_2/inst/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_2/inst/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_block1_clk_wiz_0_0 rise@0.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.894%)  route 0.147ns (44.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.594    -0.541    block1_i/Counter_2/inst/clk
    SLICE_X86Y131        FDRE                                         r  block1_i/Counter_2/inst/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  block1_i/Counter_2/inst/temp_reg[1]/Q
                         net (fo=2, routed)           0.147    -0.254    block1_i/Counter_2/inst/temp[1]
    SLICE_X88Y131        LUT6 (Prop_lut6_I1_O)        0.045    -0.209 r  block1_i/Counter_2/inst/data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    block1_i/Counter_2/inst/data[1]_i_1_n_0
    SLICE_X88Y131        FDRE                                         r  block1_i/Counter_2/inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.863    -0.780    block1_i/Counter_2/inst/clk
    SLICE_X88Y131        FDRE                                         r  block1_i/Counter_2/inst/data_reg[1]/C
                         clock pessimism              0.253    -0.527    
    SLICE_X88Y131        FDRE (Hold_fdre_C_D)         0.121    -0.406    block1_i/Counter_2/inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 block1_i/Counter_2/inst/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/Counter_2/inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_block1_clk_wiz_0_0 rise@0.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.246ns (75.154%)  route 0.081ns (24.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.594    -0.541    block1_i/Counter_2/inst/clk
    SLICE_X88Y131        FDRE                                         r  block1_i/Counter_2/inst/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y131        FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  block1_i/Counter_2/inst/temp_reg[0]/Q
                         net (fo=3, routed)           0.081    -0.312    block1_i/Counter_2/inst/temp[0]
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.098    -0.214 r  block1_i/Counter_2/inst/data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    block1_i/Counter_2/inst/data[0]_i_1_n_0
    SLICE_X88Y131        FDRE                                         r  block1_i/Counter_2/inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.863    -0.780    block1_i/Counter_2/inst/clk
    SLICE_X88Y131        FDRE                                         r  block1_i/Counter_2/inst/data_reg[0]/C
                         clock pessimism              0.239    -0.541    
    SLICE_X88Y131        FDRE (Hold_fdre_C_D)         0.120    -0.421    block1_i/Counter_2/inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 block1_i/FrameCounter_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            block1_i/FrameCounter_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_block1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_block1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_block1_clk_wiz_0_0 rise@0.000ns - clk_5_block1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.824 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.662    -1.161    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.135 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.594    -0.541    block1_i/FrameCounter_0/inst/clkIn
    SLICE_X89Y74         FDRE                                         r  block1_i/FrameCounter_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  block1_i/FrameCounter_0/inst/counter_reg[11]/Q
                         net (fo=1, routed)           0.107    -0.294    block1_i/FrameCounter_0/inst/counter_reg_n_0_[11]
    SLICE_X89Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.186 r  block1_i/FrameCounter_0/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.186    block1_i/FrameCounter_0/inst/counter_reg[8]_i_1_n_4
    SLICE_X89Y74         FDRE                                         r  block1_i/FrameCounter_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_block1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  FPGA_CLK (IN)
                         net (fo=0)                   0.000     0.000    block1_i/clk_wiz_0/inst/clk_in1
    C11                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  block1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    block1_i/clk_wiz_0/inst/clk_in1_block1_clk_wiz_0_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.389 r  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.716    -1.673    block1_i/clk_wiz_0/inst/clk_5_block1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.644 r  block1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=99, routed)          0.863    -0.781    block1_i/FrameCounter_0/inst/clkIn
    SLICE_X89Y74         FDRE                                         r  block1_i/FrameCounter_0/inst/counter_reg[11]/C
                         clock pessimism              0.240    -0.541    
    SLICE_X89Y74         FDRE (Hold_fdre_C_D)         0.105    -0.436    block1_i/FrameCounter_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5_block1_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         200.000     198.408    BUFGCTRL_X0Y16   block1_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         200.000     198.408    BUFHCE_X0Y37     block1_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y3  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X89Y87     block1_i/ADC_0/inst/dataBuffer_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X89Y94     block1_i/ADC_0/inst/dataBuffer_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X89Y91     block1_i/ADC_0/inst/dataBuffer_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X89Y94     block1_i/ADC_0/inst/dataBuffer_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X89Y94     block1_i/ADC_0/inst/dataBuffer_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X89Y97     block1_i/ADC_0/inst/dataBuffer_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X89Y136    block1_i/ADC_0/inst/selBuffer_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y3  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y76     block1_i/FrameCounter_0/inst/counter_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X89Y73     block1_i/FrameCounter_0/inst/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y73     block1_i/FrameCounter_0/inst/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y73     block1_i/FrameCounter_0/inst/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y73     block1_i/FrameCounter_0/inst/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y91     block1_i/ADC_0/inst/dataBuffer_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y135    block1_i/ADC_0/inst/selBuffer_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y118    block1_i/Counter_0/inst/count1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y118    block1_i/Counter_0/inst/count1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y118    block1_i/Counter_0/inst/count1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y87     block1_i/ADC_0/inst/dataBuffer_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y94     block1_i/ADC_0/inst/dataBuffer_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y91     block1_i/ADC_0/inst/dataBuffer_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y94     block1_i/ADC_0/inst/dataBuffer_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y94     block1_i/ADC_0/inst/dataBuffer_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X88Y120    block1_i/Counter_0/inst/data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X88Y120    block1_i/Counter_0/inst/data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X88Y120    block1_i/Counter_0/inst/data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X89Y120    block1_i/Counter_0/inst/temp_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X88Y120    block1_i/Counter_0/inst/temp_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_block1_clk_wiz_0_0
  To Clock:  clkfbout_block1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_block1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y18   block1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y3  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y3  block1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



