--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Util\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml SB_B2NCONV.twx SB_B2NCONV.ncd -o SB_B2NCONV.twr
SB_B2NCONV.pcf

Design file:              SB_B2NCONV.ncd
Physical constraint file: SB_B2NCONV.pcf
Device,package,speed:     xc3s200,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
but_num<0>  |   11.304(R)|   -1.150(R)|clk_BUFGP         |   0.000|
but_num<1>  |   11.944(R)|   -1.662(R)|clk_BUFGP         |   0.000|
but_num<2>  |   11.794(R)|   -1.542(R)|clk_BUFGP         |   0.000|
but_num<3>  |   12.153(R)|   -1.829(R)|clk_BUFGP         |   0.000|
state<0>    |    9.622(R)|   -0.322(R)|clk_BUFGP         |   0.000|
state<1>    |    9.315(R)|   -0.010(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
complete    |    9.739(R)|clk_BUFGP         |   0.000|
result<0>   |   10.454(R)|clk_BUFGP         |   0.000|
result<1>   |    9.192(R)|clk_BUFGP         |   0.000|
result<2>   |    9.537(R)|clk_BUFGP         |   0.000|
result<3>   |    9.998(R)|clk_BUFGP         |   0.000|
result<4>   |    9.278(R)|clk_BUFGP         |   0.000|
result<5>   |   10.147(R)|clk_BUFGP         |   0.000|
result<6>   |    9.753(R)|clk_BUFGP         |   0.000|
result<7>   |   10.322(R)|clk_BUFGP         |   0.000|
result<8>   |   10.848(R)|clk_BUFGP         |   0.000|
result<9>   |   10.056(R)|clk_BUFGP         |   0.000|
result<10>  |   11.131(R)|clk_BUFGP         |   0.000|
result<11>  |   10.505(R)|clk_BUFGP         |   0.000|
result<12>  |    9.590(R)|clk_BUFGP         |   0.000|
result<13>  |   10.863(R)|clk_BUFGP         |   0.000|
result<14>  |    9.506(R)|clk_BUFGP         |   0.000|
result<15>  |    9.807(R)|clk_BUFGP         |   0.000|
result<16>  |    9.841(R)|clk_BUFGP         |   0.000|
result<17>  |   10.469(R)|clk_BUFGP         |   0.000|
result<18>  |   10.173(R)|clk_BUFGP         |   0.000|
result<19>  |   10.358(R)|clk_BUFGP         |   0.000|
result<20>  |   10.160(R)|clk_BUFGP         |   0.000|
result<21>  |    9.523(R)|clk_BUFGP         |   0.000|
result<22>  |   10.618(R)|clk_BUFGP         |   0.000|
result<23>  |   10.597(R)|clk_BUFGP         |   0.000|
result<24>  |    9.859(R)|clk_BUFGP         |   0.000|
result<25>  |   11.770(R)|clk_BUFGP         |   0.000|
result<26>  |    9.997(R)|clk_BUFGP         |   0.000|
result<27>  |   10.222(R)|clk_BUFGP         |   0.000|
result<28>  |   10.561(R)|clk_BUFGP         |   0.000|
result<29>  |   12.801(R)|clk_BUFGP         |   0.000|
result<30>  |   10.585(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.503|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 27 20:35:33 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 156 MB



