#Build: Fabric Compiler 2021.1-SP7, Build 86875, Dec 07 11:14 2021
#Install: D:\pango\PDS_2021.1-SP7-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-N5UE933
Generated by Fabric Compiler (version 2021.1-SP7 build 86875) at Tue Nov  8 16:22:26 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_0/gateop_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[2]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[3]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[2]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[4]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[4]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[4]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[7]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[9]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_0/gateop_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[2]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[11]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[2]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[4]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[4]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[15]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_0/gateop_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[19]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[18]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[4]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[4]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[20]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[22]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[0]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_0/gateop_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[3]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[2]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[5]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[6]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[7]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[6]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[0]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_0/gateop_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[11]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[10]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[13]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[12]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[15]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[0]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[17]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_0/gateop_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[21]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N33[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_0/gateop_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[2]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N33[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[3]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[2]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N33[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[4]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N33[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[5]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[4]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N33[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N33[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[7]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N33[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N30[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_0/gateop_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[2]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N30[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[11]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[2]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N30[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[10]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[4]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N30[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[4]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N30[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N30[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[15]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N30[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[14]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N27[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_0/gateop_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N27[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N27[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[18]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[4]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N27[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[4]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N27[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N27[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[23]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N27[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[22]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_0/gateop_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/LUT6_inst_perm/L6 --> CLKROUTE_363/M
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_0/gateop_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_0/gateop_perm/I3
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/I0
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[0]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[0]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[0]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[0]/LUT6D_inst_perm/I4
Check timing ...
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[3]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[3]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[7]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[7]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[11]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[11]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[12]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[12]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ws' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ws_B' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7 <build 86875>)
| Date         : Tue Nov  8 16:22:47 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared               207          14  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     97          38  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared              7255          58  {vin_clk}
 DebugCore_JCLK           50.000       {0 25}         Declared               155           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    200.000 MHz     323.311 MHz          5.000          3.093          1.907
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     317.965 MHz         20.000          3.145         16.855
 vin_clk_Inferred             1.000 MHz      68.927 MHz       1000.000         14.508        492.746
 DebugCore_JCLK              20.000 MHz     160.000 MHz         50.000          6.250         43.750
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.907       0.000              0           1039
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.855       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           492.746       0.000              0          46979
 DebugCore_JCLK         DebugCore_JCLK              24.006       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              22.285       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           47.000       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.158       0.000              0           1039
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.170       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.341       0.000              0          46979
 DebugCore_JCLK         DebugCore_JCLK               0.355       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              23.507       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.614       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                     -0.427      -6.412             34            183
 sys_clk                sys_clk                      3.492       0.000              0             24
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.747       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred           996.882       0.000              0            526
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      2.216       0.000              0            183
 sys_clk                sys_clk                      0.399       0.000              0             24
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.318       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred             0.382       0.000              0            526
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             2.300       0.000              0            207
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.040       0.000              0           7255
 DebugCore_JCLK                                     24.040       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      3.103       0.000              0           1039
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.069       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           495.541       0.000              0          46979
 DebugCore_JCLK         DebugCore_JCLK              24.411       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              23.472       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           47.962       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.117       0.000              0           1039
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.105       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.227       0.000              0          46979
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              24.093       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.603       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      1.492       0.000              0            183
 sys_clk                sys_clk                      4.059       0.000              0             24
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.506       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred           997.955       0.000              0            526
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      1.412       0.000              0            183
 sys_clk                sys_clk                      0.277       0.000              0             24
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.208       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred             0.263       0.000              0            526
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             2.300       0.000              0            207
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.430       0.000              0           7255
 DebugCore_JCLK                                     24.430       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.040
  Launch Clock Delay      :  3.549
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.445       3.549         _N3169           
 CLMA_249_522/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm/CLK

 CLMA_249_522/Q0                   tco                   0.203       3.752 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=101)      0.402       4.154         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/rd_addr [5]
 CLMA_249_528/Y1                   td                    0.224       4.378 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N114_5/gateop_perm/Y
                                   net (fanout=2)        0.387       4.765         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_243_522/COUT                 td                    0.281       5.046 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.046         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1106
 CLMA_243_528/COUT                 td                    0.085       5.131 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.131         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1110
 CLMA_243_534/Y1                   td                    0.135       5.266 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.545       5.811         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbnext [8]
 CLMA_249_529/Y0                   td                    0.179       5.990 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.281       6.271         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMS_243_523/COUT                 td                    0.141       6.412 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.412         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMS_243_529/CIN                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   6.412         Logic Levels: 6  
                                                                                   Logic: 1.248ns(43.591%), Route: 1.615ns(56.409%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.376       8.040         _N3169           
 CLMS_243_529/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.440       8.480                          
 clock uncertainty                                      -0.050       8.430                          

 Setup time                                             -0.111       8.319                          

 Data required time                                                  8.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.319                          
 Data arrival time                                                   6.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.039
  Launch Clock Delay      :  3.551
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.447       3.551         _N3170           
 CLMA_189_366/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_189_366/Q3                   tco                   0.203       3.754 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=97)       0.546       4.300         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/rd_addr [2]
 CLMS_189_385/Y1                   td                    0.229       4.529 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N119_2/gateop_perm/Y
                                   net (fanout=2)        0.402       4.931         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMS_189_367/COUT                 td                    0.281       5.212 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.212         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N592
 CLMS_189_373/Y2                   td                    0.149       5.361 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_6/gateop_perm/Y
                                   net (fanout=2)        0.389       5.750         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbnext [5]
 CLMA_195_372/Y0                   td                    0.108       5.858 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.270       6.128         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rgnext [5]
 CLMA_189_372/COUT                 td                    0.302       6.430 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.430         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_189_378/CIN                                                          f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   6.430         Logic Levels: 5  
                                                                                   Logic: 1.272ns(44.182%), Route: 1.607ns(55.818%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.375       8.039         _N3170           
 CLMA_189_378/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.481       8.520                          
 clock uncertainty                                      -0.050       8.470                          

 Setup time                                             -0.082       8.388                          

 Data required time                                                  8.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.388                          
 Data arrival time                                                   6.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.032
  Launch Clock Delay      :  3.541
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.437       3.541         _N3170           
 CLMA_183_426/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/CLK

 CLMA_183_426/Q0                   tco                   0.203       3.744 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.282       4.026         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rptr [7]
 CLMA_177_433/Y1                   td                    0.336       4.362 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N119_2/gateop_perm/Y
                                   net (fanout=2)        0.643       5.005         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMS_183_427/COUT                 td                    0.153       5.158 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.158         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2162
 CLMS_183_433/Y3                   td                    0.217       5.375 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/Y
                                   net (fanout=2)        0.124       5.499         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbnext [6]
 CLMA_183_432/Y1                   td                    0.224       5.723 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=1)        0.397       6.120         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rgnext [5]
 CLMS_183_415/COUT                 td                    0.302       6.422 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.422         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMS_183_421/CIN                                                          f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.422         Logic Levels: 5  
                                                                                   Logic: 1.435ns(49.809%), Route: 1.446ns(50.191%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.368       8.032         _N3170           
 CLMS_183_421/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.481       8.513                          
 clock uncertainty                                      -0.050       8.463                          

 Setup time                                             -0.082       8.381                          

 Data required time                                                  8.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.381                          
 Data arrival time                                                   6.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.959                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.543
  Launch Clock Delay      :  3.033
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.369       3.033         _N3170           
 CLMS_183_415/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK

 CLMS_183_415/Q1                   tco                   0.158       3.191 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.263         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [0]
 CLMA_183_414/M3                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/opit_0_inv/D

 Data arrival time                                                   3.263         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.439       3.543         _N3170           
 CLMA_183_414/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.481       3.062                          
 clock uncertainty                                       0.000       3.062                          

 Hold time                                               0.043       3.105                          

 Data required time                                                  3.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.105                          
 Data arrival time                                                   3.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[7]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.543
  Launch Clock Delay      :  3.033
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.369       3.033         _N3170           
 CLMA_183_414/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/CLK

 CLMA_183_414/Q0                   tco                   0.158       3.191 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.263         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [7]
 CLMS_183_415/M3                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[7]/opit_0_inv/D

 Data arrival time                                                   3.263         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.439       3.543         _N3170           
 CLMS_183_415/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[7]/opit_0_inv/CLK
 clock pessimism                                        -0.481       3.062                          
 clock uncertainty                                       0.000       3.062                          

 Hold time                                               0.043       3.105                          

 Data required time                                                  3.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.105                          
 Data arrival time                                                   3.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.549
  Launch Clock Delay      :  3.040
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.376       3.040         _N3170           
 CLMA_189_372/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK

 CLMA_189_372/Q0                   tco                   0.158       3.198 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.270         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [6]
 CLMS_189_373/M3                                                           f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/D

 Data arrival time                                                   3.270         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.445       3.549         _N3170           
 CLMS_189_373/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/CLK
 clock pessimism                                        -0.481       3.068                          
 clock uncertainty                                       0.000       3.068                          

 Hold time                                               0.043       3.111                          

 Data required time                                                  3.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.111                          
 Data arrival time                                                   3.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.159                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.494
  Launch Clock Delay      :  4.103
  Clock Pessimism Removal :  0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.485       4.103         _N3172           
 CLMA_21_900/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_21_900/Q0                    tco                   0.203       4.306 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.390       4.696         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
 CLMA_21_906/Y3                    td                    0.212       4.908 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.398       5.306         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52408
 CLMA_21_889/Y0                    td                    0.108       5.414 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=2)        0.405       5.819         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52410
 CLMA_21_906/Y2                    td                    0.108       5.927 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.537       6.464         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_882/CECO                  td                    0.136       6.600 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.600         _N2276           
 CLMA_21_888/CECO                  td                    0.136       6.736 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.736         _N2275           
 CLMA_21_894/CECO                  td                    0.136       6.872 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.872         _N2274           
 CLMA_21_900/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.872         Logic Levels: 6  
                                                                                   Logic: 1.039ns(37.523%), Route: 1.730ns(62.477%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.416      23.494         _N3172           
 CLMA_21_900/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.609      24.103                          
 clock uncertainty                                      -0.150      23.953                          

 Setup time                                             -0.226      23.727                          

 Data required time                                                 23.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.727                          
 Data arrival time                                                   6.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.855                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.493
  Launch Clock Delay      :  4.103
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.485       4.103         _N3172           
 CLMA_21_900/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_21_900/Q0                    tco                   0.203       4.306 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.390       4.696         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
 CLMA_21_906/Y3                    td                    0.212       4.908 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.398       5.306         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52408
 CLMA_21_889/Y0                    td                    0.108       5.414 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=2)        0.405       5.819         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52410
 CLMA_21_906/Y2                    td                    0.108       5.927 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.537       6.464         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_882/CECO                  td                    0.136       6.600 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.600         _N2276           
 CLMA_21_888/CECO                  td                    0.136       6.736 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.736         _N2275           
 CLMA_21_894/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.736         Logic Levels: 5  
                                                                                   Logic: 0.903ns(34.295%), Route: 1.730ns(65.705%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.415      23.493         _N3172           
 CLMA_21_894/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.581      24.074                          
 clock uncertainty                                      -0.150      23.924                          

 Setup time                                             -0.226      23.698                          

 Data required time                                                 23.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.698                          
 Data arrival time                                                   6.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.962                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
Endpoint    : i2c_config_m0/state_0/opit_0_inv/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.507
  Launch Clock Delay      :  4.104
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.486       4.104         _N3172           
 CLMA_27_912/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK

 CLMA_27_912/Q2                    tco                   0.203       4.307 r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=16)       1.014       5.321         i2c_config_m0/i2c_master_top_m0/state [0]
 CLMS_27_925/CR2                   td                    0.220       5.541 r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.281       5.822         i2c_config_m0/N67
 CLMA_33_930/Y0                    td                    0.179       6.001 r       i2c_config_m0/N72_4/gateop_perm/L6
                                   net (fanout=1)        0.426       6.427         i2c_config_m0/N72
 CLMS_27_919/CECO                  td                    0.136       6.563 r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CECO
                                   net (fanout=3)        0.000       6.563         _N2271           
 CLMS_27_925/CECI                                                          r       i2c_config_m0/state_0/opit_0_inv/CE

 Data arrival time                                                   6.563         Logic Levels: 3  
                                                                                   Logic: 0.738ns(30.012%), Route: 1.721ns(69.988%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530      22.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245      23.093 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.414      23.507         _N3171           
 CLMS_27_925/CLK                                                           r       i2c_config_m0/state_0/opit_0_inv/CLK
 clock pessimism                                         0.411      23.918                          
 clock uncertainty                                      -0.150      23.768                          

 Setup time                                             -0.226      23.542                          

 Data required time                                                 23.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.542                          
 Data arrival time                                                   6.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.979                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.103
  Launch Clock Delay      :  3.507
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245       3.093 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.414       3.507         _N3171           
 CLMA_33_918/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_918/Q3                    tco                   0.158       3.665 f       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.158       3.823         i2c_config_m0/i2c_master_top_m0/txr [4]
 CLMA_33_912/A3                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   3.823         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.000%), Route: 0.158ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.485       4.103         _N3172           
 CLMA_33_912/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.411       3.692                          
 clock uncertainty                                       0.000       3.692                          

 Hold time                                              -0.039       3.653                          

 Data required time                                                  3.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.653                          
 Data arrival time                                                   3.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.170                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.104
  Launch Clock Delay      :  3.507
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245       3.093 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.414       3.507         _N3171           
 CLMA_33_918/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_33_918/CR1                   tco                   0.174       3.681 f       i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=18)       0.171       3.852         i2c_config_m0/i2c_master_top_m0/state [3]
 CLMS_27_913/C5                                                            f       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.852         Logic Levels: 0  
                                                                                   Logic: 0.174ns(50.435%), Route: 0.171ns(49.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.486       4.104         _N3172           
 CLMS_27_913/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.693                          
 clock uncertainty                                       0.000       3.693                          

 Hold time                                              -0.020       3.673                          

 Data required time                                                  3.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.673                          
 Data arrival time                                                   3.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.179                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/stop/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.103
  Launch Clock Delay      :  3.507
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245       3.093 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.414       3.507         _N3171           
 CLMA_33_918/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_33_918/CR1                   tco                   0.174       3.681 f       i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=18)       0.161       3.842         i2c_config_m0/i2c_master_top_m0/state [3]
 CLMS_33_913/B3                                                            f       i2c_config_m0/i2c_master_top_m0/stop/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.842         Logic Levels: 0  
                                                                                   Logic: 0.174ns(51.940%), Route: 0.161ns(48.060%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.485       4.103         _N3172           
 CLMS_33_913/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.692                          
 clock uncertainty                                       0.000       3.692                          

 Hold time                                              -0.043       3.649                          

 Data required time                                                  3.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.649                          
 Data arrival time                                                   3.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.193                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_min[23][18]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.890
  Launch Clock Delay      :  3.502
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_857/CLKOUT
                                   net (fanout=2421)     0.482       3.502         _N3175           
 CLMA_21_630/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_630/Q3                    tco                   0.203       3.705 r       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=275)      1.758       5.463         nt_vout_vs       
 CLMA_195_708/CR0                  td                    0.212       5.675 r       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5029)     3.228       8.903         u_Top_Project/u_algorithm_down/N1834
 CLMA_231_265/Y3                   td                    0.074       8.977 r       u_Top_Project/u_algorithm_left/N1707/LUT6_inst_perm/L6
                                   net (fanout=24)       1.268      10.245         u_Top_Project/u_algorithm_left/N1707
 CLMA_201_318/CE                                                           r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[23][18]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  10.245         Logic Levels: 2  
                                                                                   Logic: 0.489ns(7.252%), Route: 6.254ns(92.748%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     502.269         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.376     502.890         _N3174           
 CLMA_201_318/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[23][18]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.267                          
 clock uncertainty                                      -0.050     503.217                          

 Setup time                                             -0.226     502.991                          

 Data required time                                                502.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.991                          
 Data arrival time                                                  10.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       492.746                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_min[23][19]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.890
  Launch Clock Delay      :  3.502
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_857/CLKOUT
                                   net (fanout=2421)     0.482       3.502         _N3175           
 CLMA_21_630/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_630/Q3                    tco                   0.203       3.705 r       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=275)      1.758       5.463         nt_vout_vs       
 CLMA_195_708/CR0                  td                    0.212       5.675 r       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5029)     3.228       8.903         u_Top_Project/u_algorithm_down/N1834
 CLMA_231_265/Y3                   td                    0.074       8.977 r       u_Top_Project/u_algorithm_left/N1707/LUT6_inst_perm/L6
                                   net (fanout=24)       1.268      10.245         u_Top_Project/u_algorithm_left/N1707
 CLMA_201_318/CE                                                           r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[23][19]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  10.245         Logic Levels: 2  
                                                                                   Logic: 0.489ns(7.252%), Route: 6.254ns(92.748%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     502.269         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.376     502.890         _N3174           
 CLMA_201_318/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[23][19]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.267                          
 clock uncertainty                                      -0.050     503.217                          

 Setup time                                             -0.226     502.991                          

 Data required time                                                502.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.991                          
 Data arrival time                                                  10.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       492.746                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_min[7][22]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.915
  Launch Clock Delay      :  3.502
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_857/CLKOUT
                                   net (fanout=2421)     0.482       3.502         _N3175           
 CLMA_21_630/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_630/Q3                    tco                   0.203       3.705 r       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=275)      1.758       5.463         nt_vout_vs       
 CLMA_195_708/CR0                  td                    0.212       5.675 r       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5029)     3.378       9.053         u_Top_Project/u_algorithm_down/N1834
 CLMA_99_258/Y1                    td                    0.108       9.161 r       u_Top_Project/u_algorithm_left/N1947/LUT6_inst_perm/L6
                                   net (fanout=24)       1.084      10.245         u_Top_Project/u_algorithm_left/N1947
 CLMA_165_295/CE                                                           r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[7][22]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  10.245         Logic Levels: 2  
                                                                                   Logic: 0.523ns(7.756%), Route: 6.220ns(92.244%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.530     502.284         ntclkbufg_4      
 HCKB_213_160/CLKOUT               td                    0.245     502.529 f       HCKBROUTE_861/CLKOUT
                                   net (fanout=613)      0.386     502.915         _N3178           
 CLMA_165_295/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[7][22]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.292                          
 clock uncertainty                                      -0.050     503.242                          

 Setup time                                             -0.226     503.016                          

 Data required time                                                503.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.016                          
 Data arrival time                                                  10.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       492.771                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.354
  Launch Clock Delay      :  2.877
  Clock Pessimism Removal :  -0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     502.269         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.363     502.877         _N3174           
 CLMS_183_487/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK

 CLMS_183_487/Q1                   tco                   0.159     503.036 f       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.140     503.176         u_Top_Project/u_algorithm_right/count_ver [1]
 CLMS_183_487/B3                                                           f       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 503.176         Logic Levels: 0  
                                                                                   Logic: 0.159ns(53.177%), Route: 0.140ns(46.823%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602     502.635         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.432     503.354         _N3174           
 CLMS_183_487/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.477     502.877                          
 clock uncertainty                                       0.000     502.877                          

 Hold time                                              -0.042     502.835                          

 Data required time                                                502.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.835                          
 Data arrival time                                                 503.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.459
  Launch Clock Delay      :  2.966
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       2.352         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_855/CLKOUT
                                   net (fanout=1400)     0.369       2.966         _N3173           
 CLMS_243_715/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_243_715/CR1                  tco                   0.174       3.140 f       u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.144       3.284         u_CORES/u_debug_core_0/data_pipe[0] [0]
 CLMS_243_715/C4                                                           f       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   3.284         Logic Levels: 0  
                                                                                   Logic: 0.174ns(54.717%), Route: 0.144ns(45.283%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_855/CLKOUT
                                   net (fanout=1400)     0.439       3.459         _N3173           
 CLMS_243_715/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.492       2.967                          
 clock uncertainty                                       0.000       2.967                          

 Hold time                                              -0.033       2.934                          

 Data required time                                                  2.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.934                          
 Data arrival time                                                   3.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.461
  Launch Clock Delay      :  2.969
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       2.352         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_855/CLKOUT
                                   net (fanout=1400)     0.372       2.969         _N3173           
 CLMA_231_690/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_690/CR1                  tco                   0.174       3.143 f       u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.144       3.287         u_CORES/u_debug_core_0/data_pipe[0] [20]
 CLMA_231_690/C4                                                           f       u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   3.287         Logic Levels: 0  
                                                                                   Logic: 0.174ns(54.717%), Route: 0.144ns(45.283%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_855/CLKOUT
                                   net (fanout=1400)     0.441       3.461         _N3173           
 CLMA_231_690/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.492       2.969                          
 clock uncertainty                                       0.000       2.969                          

 Hold time                                              -0.033       2.936                          

 Data required time                                                  2.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.936                          
 Data arrival time                                                   3.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  4.050
  Clock Pessimism Removal :  0.920

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.540       2.540         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.708 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.310         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.597 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.453       4.050         _N3168           
 CLMS_267_661/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_267_661/CR0                  tco                   0.249       4.299 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.376       4.675         u_CORES/u_jtag_hub/data_ctrl
 CLMA_267_672/B0                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   4.675         Logic Levels: 0  
                                                                                   Logic: 0.249ns(39.840%), Route: 0.376ns(60.160%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.817      26.817         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.960 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      27.475         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      27.720 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.374      28.094         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.920      29.014                          
 clock uncertainty                                      -0.050      28.964                          

 Setup time                                             -0.283      28.681                          

 Data required time                                                 28.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.681                          
 Data arrival time                                                   4.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  4.049
  Clock Pessimism Removal :  0.920

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.540       2.540         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.708 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.310         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.597 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.452       4.049         _N3168           
 CLMS_267_667/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK

 CLMS_267_667/Q0                   tco                   0.203       4.252 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.412       4.664         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_267_672/B1                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   4.664         Logic Levels: 0  
                                                                                   Logic: 0.203ns(33.008%), Route: 0.412ns(66.992%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.817      26.817         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.960 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      27.475         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      27.720 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.374      28.094         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.920      29.014                          
 clock uncertainty                                      -0.050      28.964                          

 Setup time                                             -0.279      28.685                          

 Data required time                                                 28.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.685                          
 Data arrival time                                                   4.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  4.047
  Clock Pessimism Removal :  0.920

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.540       2.540         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.708 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.310         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.597 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.450       4.047         _N3168           
 CLMA_261_673/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_261_673/CR1                  tco                   0.251       4.298 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.390       4.688         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_267_672/A2                                                           r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I2

 Data arrival time                                                   4.688         Logic Levels: 0  
                                                                                   Logic: 0.251ns(39.158%), Route: 0.390ns(60.842%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.817      26.817         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.960 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      27.475         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      27.720 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.374      28.094         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.920      29.014                          
 clock uncertainty                                      -0.050      28.964                          

 Setup time                                             -0.238      28.726                          

 Data required time                                                 28.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.726                          
 Data arrival time                                                   4.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.046
  Launch Clock Delay      :  3.217
  Clock Pessimism Removal :  -0.828

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.935       1.935         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.593         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245       2.838 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.379       3.217         _N3168           
 CLMA_261_678/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_678/CR0                  tco                   0.173       3.390 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=3)        0.140       3.530         u_CORES/u_debug_core_0/ram_radr [6]
 CLMA_261_678/B3                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.530         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.272%), Route: 0.140ns(44.728%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.540       2.540         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.708 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.310         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.597 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.449       4.046         _N3168           
 CLMA_261_678/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.828       3.218                          
 clock uncertainty                                       0.000       3.218                          

 Hold time                                              -0.043       3.175                          

 Data required time                                                  3.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.175                          
 Data arrival time                                                   3.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.038
  Launch Clock Delay      :  3.210
  Clock Pessimism Removal :  -0.828

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.935       1.935         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.593         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245       2.838 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.372       3.210         _N3168           
 CLMA_261_721/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_261_721/CR0                  tco                   0.173       3.383 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.144       3.527         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [43]
 CLMA_261_721/A3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   3.527         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.574%), Route: 0.144ns(45.426%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.540       2.540         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.708 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.310         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.597 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.441       4.038         _N3168           
 CLMA_261_721/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.828       3.210                          
 clock uncertainty                                       0.000       3.210                          

 Hold time                                              -0.039       3.171                          

 Data required time                                                  3.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.171                          
 Data arrival time                                                   3.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.039
  Launch Clock Delay      :  3.213
  Clock Pessimism Removal :  -0.800

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.935       1.935         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.593         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245       2.838 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.375       3.213         _N3168           
 CLMA_261_703/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_703/CR0                  tco                   0.173       3.386 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=3)        0.167       3.553         u_CORES/u_debug_core_0/conf_rden [0]
 CLMA_261_714/A3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.553         Logic Levels: 0  
                                                                                   Logic: 0.173ns(50.882%), Route: 0.167ns(49.118%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.540       2.540         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.708 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.310         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.597 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.442       4.039         _N3168           
 CLMA_261_714/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.800       3.239                          
 clock uncertainty                                       0.000       3.239                          

 Hold time                                              -0.047       3.192                          

 Data required time                                                  3.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.192                          
 Data arrival time                                                   3.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.820
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.313      26.313         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.481 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.083         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      27.370 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.450      27.820         _N3167           
 CLMA_267_678/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_267_678/Q3                   tco                   0.203      28.023 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.524      28.547         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_267_696/Y3                   td                    0.179      28.726 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.271      28.997         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_696/Y3                   td                    0.074      29.071 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269      29.340         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_261_691/Y1                   td                    0.096      29.436 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.580      30.016         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_708/Y0                   td                    0.108      30.124 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.613      30.737         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_249_703/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  30.737         Logic Levels: 4  
                                                                                   Logic: 0.660ns(22.626%), Route: 2.257ns(77.374%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.935      51.935         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.593         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      52.838 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.373      53.211         _N3168           
 CLMA_249_703/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.211                          
 clock uncertainty                                      -0.050      53.161                          

 Setup time                                             -0.139      53.022                          

 Data required time                                                 53.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.022                          
 Data arrival time                                                  30.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.820
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.313      26.313         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.481 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.083         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      27.370 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.450      27.820         _N3167           
 CLMA_267_678/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_267_678/Q3                   tco                   0.203      28.023 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.524      28.547         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_267_696/Y3                   td                    0.179      28.726 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.271      28.997         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_696/Y3                   td                    0.074      29.071 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269      29.340         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_261_691/Y1                   td                    0.096      29.436 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.580      30.016         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_708/Y0                   td                    0.108      30.124 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.582      30.706         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_249_703/B4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  30.706         Logic Levels: 4  
                                                                                   Logic: 0.660ns(22.869%), Route: 2.226ns(77.131%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.935      51.935         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.593         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      52.838 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.373      53.211         _N3168           
 CLMA_249_703/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.211                          
 clock uncertainty                                      -0.050      53.161                          

 Setup time                                             -0.134      53.027                          

 Data required time                                                 53.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.027                          
 Data arrival time                                                  30.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.820
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.313      26.313         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.481 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.083         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      27.370 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.450      27.820         _N3167           
 CLMA_267_678/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_267_678/Q3                   tco                   0.203      28.023 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.524      28.547         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_267_696/Y3                   td                    0.179      28.726 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.271      28.997         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_696/Y3                   td                    0.074      29.071 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269      29.340         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_261_691/Y1                   td                    0.096      29.436 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.580      30.016         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_708/Y0                   td                    0.108      30.124 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.476      30.600         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_249_703/C4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  30.600         Logic Levels: 4  
                                                                                   Logic: 0.660ns(23.741%), Route: 2.120ns(76.259%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.935      51.935         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.593         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      52.838 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.373      53.211         _N3168           
 CLMA_249_703/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.211                          
 clock uncertainty                                      -0.050      53.161                          

 Setup time                                             -0.140      53.021                          

 Data required time                                                 53.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.021                          
 Data arrival time                                                  30.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.421                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.042
  Launch Clock Delay      :  2.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.973      25.973         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.116 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.631         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      26.876 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.378      27.254         _N3167           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_267_690/Q0                   tco                   0.158      27.412 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.167      27.579         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_261_697/A5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.579         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.615%), Route: 0.167ns(51.385%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.540       2.540         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.708 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.310         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.597 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.445       4.042         _N3168           
 CLMA_261_697/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.042                          
 clock uncertainty                                       0.050       4.092                          

 Hold time                                              -0.020       4.072                          

 Data required time                                                  4.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.072                          
 Data arrival time                                                  27.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.042
  Launch Clock Delay      :  2.254
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.973      25.973         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.116 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.631         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      26.876 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.378      27.254         _N3167           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK

 CLMA_267_690/Q2                   tco                   0.158      27.412 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/Q
                                   net (fanout=4)        0.167      27.579         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3]
 CLMA_261_697/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  27.579         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.615%), Route: 0.167ns(51.385%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.540       2.540         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.708 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.310         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.597 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.445       4.042         _N3168           
 CLMA_261_697/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.042                          
 clock uncertainty                                       0.050       4.092                          

 Hold time                                              -0.036       4.056                          

 Data required time                                                  4.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.056                          
 Data arrival time                                                  27.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.789  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.042
  Launch Clock Delay      :  2.253
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.973      25.973         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.116 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.631         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      26.876 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.377      27.253         _N3167           
 CLMS_267_697/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_267_697/Q0                   tco                   0.158      27.411 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.158      27.569         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_261_697/B2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                  27.569         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.000%), Route: 0.158ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.540       2.540         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.708 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.310         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.597 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.445       4.042         _N3168           
 CLMA_261_697/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.042                          
 clock uncertainty                                       0.050       4.092                          

 Hold time                                              -0.089       4.003                          

 Data required time                                                  4.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.003                          
 Data arrival time                                                  27.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.566                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.789  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.253
  Launch Clock Delay      :  4.042
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.710 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      78.312         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287      78.599 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.443      79.042         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_267_672/Q1                   tco                   0.204      79.246 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.821      80.067         u_CORES/conf_sel [0]
 CLMS_267_697/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                  80.067         Logic Levels: 0  
                                                                                   Logic: 0.204ns(19.902%), Route: 0.821ns(80.098%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.973     125.973         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.116 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.631         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     126.876 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.377     127.253         _N3167           
 CLMS_267_697/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     127.253                          
 clock uncertainty                                      -0.050     127.203                          

 Setup time                                             -0.136     127.067                          

 Data required time                                                127.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.067                          
 Data arrival time                                                  80.067                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.254
  Launch Clock Delay      :  4.042
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.710 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      78.312         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287      78.599 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.443      79.042         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_267_672/Q0                   tco                   0.204      79.246 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.716      79.962         u_CORES/id_o [3] 
 CLMA_267_690/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  79.962         Logic Levels: 0  
                                                                                   Logic: 0.204ns(22.174%), Route: 0.716ns(77.826%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.973     125.973         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.116 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.631         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     126.876 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.378     127.254         _N3167           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.254                          
 clock uncertainty                                      -0.050     127.204                          

 Setup time                                             -0.136     127.068                          

 Data required time                                                127.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.068                          
 Data arrival time                                                  79.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.106                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.256
  Launch Clock Delay      :  4.042
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.710 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      78.312         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287      78.599 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.443      79.042         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_267_672/Q3                   tco                   0.204      79.246 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.657      79.903         u_CORES/id_o [1] 
 CLMA_267_678/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                  79.903         Logic Levels: 0  
                                                                                   Logic: 0.204ns(23.693%), Route: 0.657ns(76.307%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.973     125.973         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.116 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.631         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     126.876 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.380     127.256         _N3167           
 CLMA_267_678/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.256                          
 clock uncertainty                                      -0.050     127.206                          

 Setup time                                             -0.136     127.070                          

 Data required time                                                127.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.070                          
 Data arrival time                                                  79.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.820
  Launch Clock Delay      :  3.094
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.817     126.817         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.960 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     127.475         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245     127.720 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.374     128.094         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_267_672/CR0                  tco                   0.173     128.267 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.260     128.527         u_CORES/id_o [2] 
 CLMA_267_678/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 128.527         Logic Levels: 0  
                                                                                   Logic: 0.173ns(39.954%), Route: 0.260ns(60.046%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.313     126.313         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.481 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.083         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     127.370 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.450     127.820         _N3167           
 CLMA_267_678/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.820                          
 clock uncertainty                                       0.050     127.870                          

 Hold time                                               0.043     127.913                          

 Data required time                                                127.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.913                          
 Data arrival time                                                 128.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.614                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.821
  Launch Clock Delay      :  3.094
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.817     126.817         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.960 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     127.475         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245     127.720 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.374     128.094         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_267_672/Q1                   tco                   0.159     128.253 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.222     128.475         u_CORES/conf_sel [0]
 CLMA_273_679/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                 128.475         Logic Levels: 0  
                                                                                   Logic: 0.159ns(41.732%), Route: 0.222ns(58.268%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.313     126.313         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.481 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.083         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     127.370 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.451     127.821         _N3167           
 CLMA_273_679/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.821                          
 clock uncertainty                                       0.050     127.871                          

 Hold time                                              -0.064     127.807                          

 Data required time                                                127.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.807                          
 Data arrival time                                                 128.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.820
  Launch Clock Delay      :  3.094
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.817     126.817         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.960 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     127.475         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245     127.720 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.374     128.094         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_267_672/Q1                   tco                   0.159     128.253 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.231     128.484         u_CORES/conf_sel [0]
 CLMA_267_678/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                 128.484         Logic Levels: 0  
                                                                                   Logic: 0.159ns(40.769%), Route: 0.231ns(59.231%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.313     126.313         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.481 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.083         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     127.370 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.450     127.820         _N3167           
 CLMA_267_678/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.820                          
 clock uncertainty                                       0.050     127.870                          

 Hold time                                              -0.064     127.806                          

 Data required time                                                127.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.806                          
 Data arrival time                                                 128.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.678                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.915  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.032
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.287       3.636 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.485       4.121         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.185       4.306 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     3.957       8.263         sys_rst_n        
 CLMA_195_403/RSCO                 td                    0.094       8.357 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[22]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       8.357         _N138            
 CLMA_195_409/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   8.357         Logic Levels: 1  
                                                                                   Logic: 0.279ns(6.586%), Route: 3.957ns(93.414%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.368       8.032         _N3170           
 CLMA_195_409/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.174       8.206                          
 clock uncertainty                                      -0.050       8.156                          

 Recovery time                                          -0.226       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   8.357                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.427                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.914  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.033
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.287       3.636 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.485       4.121         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.185       4.306 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     3.638       7.944         sys_rst_n        
 CLMA_177_390/RSCO                 td                    0.094       8.038 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[18]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       8.038         _N78             
 CLMA_177_396/RSCO                 td                    0.075       8.113 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[3]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=4)        0.000       8.113         _N77             
 CLMA_177_402/RSCO                 td                    0.075       8.188 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       8.188         _N76             
 CLMA_177_408/RSCO                 td                    0.075       8.263 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[8]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       8.263         _N75             
 CLMA_177_414/RSCO                 td                    0.075       8.338 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       8.338         _N74             
 CLMA_177_420/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   8.338         Logic Levels: 5  
                                                                                   Logic: 0.579ns(13.730%), Route: 3.638ns(86.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.369       8.033         _N3170           
 CLMA_177_420/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.174       8.207                          
 clock uncertainty                                      -0.050       8.157                          

 Recovery time                                          -0.226       7.931                          

 Data required time                                                  7.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.931                          
 Data arrival time                                                   8.338                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.407                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[15]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.914  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.033
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.287       3.636 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.485       4.121         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.185       4.306 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     3.401       7.707         sys_rst_n        
 CLMA_189_360/RSCO                 td                    0.094       7.801 r       u_Top_Project/u_Left_Down_FIFO_control/rd_en_Left_FIFO/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       7.801         _N87             
 CLMA_189_366/RSCO                 td                    0.075       7.876 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       7.876         _N86             
 CLMA_189_372/RSCO                 td                    0.075       7.951 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[2]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       7.951         _N85             
 CLMA_189_378/RSCO                 td                    0.075       8.026 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[9]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=4)        0.000       8.026         _N84             
 CLMA_189_384/RSCO                 td                    0.075       8.101 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       8.101         _N83             
 CLMA_189_390/RSCO                 td                    0.075       8.176 r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[2]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       8.176         _N82             
 CLMA_189_396/RSCO                 td                    0.075       8.251 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[11]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       8.251         _N81             
 CLMA_189_402/RSCO                 td                    0.075       8.326 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[5]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       8.326         _N80             
 CLMA_189_408/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[15]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   8.326         Logic Levels: 8  
                                                                                   Logic: 0.804ns(19.120%), Route: 3.401ns(80.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.369       8.033         _N3170           
 CLMA_189_408/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[15]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.174       8.207                          
 clock uncertainty                                      -0.050       8.157                          

 Recovery time                                          -0.226       7.931                          

 Data required time                                                  7.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.931                          
 Data arrival time                                                   8.326                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.395                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[6]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  3.509
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245       3.093 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.416       3.509         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.158       3.667 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     1.909       5.576         sys_rst_n        
 CLMA_219_546/RS                                                           f       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[6]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   5.576         Logic Levels: 0  
                                                                                   Logic: 0.158ns(7.644%), Route: 1.909ns(92.356%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.444       3.548         _N3169           
 CLMA_219_546/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[6]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.174       3.374                          
 clock uncertainty                                       0.050       3.424                          

 Removal time                                           -0.064       3.360                          

 Data required time                                                  3.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.360                          
 Data arrival time                                                   5.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.216                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[1]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.549
  Launch Clock Delay      :  3.509
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245       3.093 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.416       3.509         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.158       3.667 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     1.915       5.582         sys_rst_n        
 CLMA_225_546/RS                                                           f       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[1]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   5.582         Logic Levels: 0  
                                                                                   Logic: 0.158ns(7.622%), Route: 1.915ns(92.378%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.445       3.549         _N3169           
 CLMA_225_546/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[1]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.174       3.375                          
 clock uncertainty                                       0.050       3.425                          

 Removal time                                           -0.064       3.361                          

 Data required time                                                  3.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.361                          
 Data arrival time                                                   5.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.221                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.558
  Launch Clock Delay      :  3.509
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245       3.093 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.416       3.509         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.158       3.667 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     1.928       5.595         sys_rst_n        
 CLMS_243_577/RS                                                           f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   5.595         Logic Levels: 0  
                                                                                   Logic: 0.158ns(7.574%), Route: 1.928ns(92.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.454       3.558         _N3169           
 CLMS_243_577/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.174       3.384                          
 clock uncertainty                                       0.050       3.434                          

 Removal time                                           -0.064       3.370                          

 Data required time                                                  3.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.370                          
 Data arrival time                                                   5.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.041
  Launch Clock Delay      :  3.547
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.443       3.547         _N3170           
 CLMA_189_384/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/CLK

 CLMA_189_384/CR0                  tco                   0.249       3.796 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/L5Q
                                   net (fanout=14)       0.861       4.657         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_177_366/RSCO                 td                    0.089       4.746 f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.746         _N2261           
 CLMA_177_372/RSCO                 td                    0.068       4.814 f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.814         _N2260           
 CLMA_177_378/RSCI                                                         f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.814         Logic Levels: 2  
                                                                                   Logic: 0.406ns(32.044%), Route: 0.861ns(67.956%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.377       8.041         _N3170           
 CLMA_177_378/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.440       8.481                          
 clock uncertainty                                      -0.050       8.431                          

 Recovery time                                          -0.125       8.306                          

 Data required time                                                  8.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.306                          
 Data arrival time                                                   4.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.034
  Launch Clock Delay      :  3.549
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.445       3.549         _N3169           
 CLMS_243_529/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMS_243_529/CR3                  tco                   0.248       3.797 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=16)       0.858       4.655         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_219_523/RS                                                           r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.655         Logic Levels: 0  
                                                                                   Logic: 0.248ns(22.423%), Route: 0.858ns(77.577%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.370       8.034         _N3169           
 CLMA_219_523/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.440       8.474                          
 clock uncertainty                                      -0.050       8.424                          

 Recovery time                                          -0.226       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                   4.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[7]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.034
  Launch Clock Delay      :  3.549
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.445       3.549         _N3169           
 CLMS_243_529/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMS_243_529/CR3                  tco                   0.248       3.797 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=16)       0.858       4.655         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_219_523/RS                                                           r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[7]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.655         Logic Levels: 0  
                                                                                   Logic: 0.248ns(22.423%), Route: 0.858ns(77.577%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.370       8.034         _N3169           
 CLMA_219_523/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.440       8.474                          
 clock uncertainty                                      -0.050       8.424                          

 Recovery time                                          -0.226       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                   4.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  3.038
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.374       3.038         _N3170           
 CLMA_189_384/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/CLK

 CLMA_189_384/CR0                  tco                   0.173       3.211 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/L5Q
                                   net (fanout=14)       0.232       3.443         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_183_384/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.443         Logic Levels: 0  
                                                                                   Logic: 0.173ns(42.716%), Route: 0.232ns(57.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.444       3.548         _N3170           
 CLMA_183_384/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.440       3.108                          
 clock uncertainty                                       0.000       3.108                          

 Removal time                                           -0.064       3.044                          

 Data required time                                                  3.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.044                          
 Data arrival time                                                   3.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.552
  Launch Clock Delay      :  3.040
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.376       3.040         _N3169           
 CLMS_243_529/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMS_243_529/CR3                  tco                   0.172       3.212 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=16)       0.276       3.488         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_231_552/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   3.488         Logic Levels: 0  
                                                                                   Logic: 0.172ns(38.393%), Route: 0.276ns(61.607%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.448       3.552         _N3169           
 CLMA_231_552/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.440       3.112                          
 clock uncertainty                                       0.000       3.112                          

 Removal time                                           -0.064       3.048                          

 Data required time                                                  3.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.048                          
 Data arrival time                                                   3.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.551
  Launch Clock Delay      :  3.038
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.374       3.038         _N3170           
 CLMA_189_384/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/CLK

 CLMA_189_384/CR0                  tco                   0.173       3.211 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/L5Q
                                   net (fanout=14)       0.340       3.551         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_177_379/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   3.551         Logic Levels: 0  
                                                                                   Logic: 0.173ns(33.723%), Route: 0.340ns(66.277%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.447       3.551         _N3170           
 CLMA_177_379/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.440       3.111                          
 clock uncertainty                                       0.000       3.111                          

 Removal time                                           -0.064       3.047                          

 Data required time                                                  3.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.047                          
 Data arrival time                                                   3.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.504                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.287       3.636 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.485       4.121         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.185       4.306 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     1.077       5.383         sys_rst_n        
 CLMS_45_871/RSCO                  td                    0.094       5.477 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[5][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.477         _N48             
 CLMS_45_877/RSCO                  td                    0.075       5.552 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[9][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.552         _N47             
 CLMS_45_883/RSCO                  td                    0.075       5.627 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[9][6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.627         _N46             
 CLMS_45_889/RSCO                  td                    0.075       5.702 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[7][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.702         _N45             
 CLMS_45_895/RSCO                  td                    0.075       5.777 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[2][6]/opit_0_inv_L6Q/RSCO
                                   net (fanout=4)        0.000       5.777         _N44             
 CLMS_45_901/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   5.777         Logic Levels: 5  
                                                                                   Logic: 0.579ns(34.964%), Route: 1.077ns(65.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.411      23.489         _N3172           
 CLMS_45_901/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.411      23.900                          
 clock uncertainty                                      -0.150      23.750                          

 Recovery time                                          -0.226      23.524                          

 Data required time                                                 23.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.524                          
 Data arrival time                                                   5.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.747                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.287       3.636 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.485       4.121         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.185       4.306 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     1.077       5.383         sys_rst_n        
 CLMS_45_871/RSCO                  td                    0.094       5.477 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[5][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.477         _N48             
 CLMS_45_877/RSCO                  td                    0.075       5.552 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[9][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.552         _N47             
 CLMS_45_883/RSCO                  td                    0.075       5.627 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[9][6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.627         _N46             
 CLMS_45_889/RSCO                  td                    0.075       5.702 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[7][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.702         _N45             
 CLMS_45_895/RSCO                  td                    0.075       5.777 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[2][6]/opit_0_inv_L6Q/RSCO
                                   net (fanout=4)        0.000       5.777         _N44             
 CLMS_45_901/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   5.777         Logic Levels: 5  
                                                                                   Logic: 0.579ns(34.964%), Route: 1.077ns(65.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.411      23.489         _N3172           
 CLMS_45_901/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.411      23.900                          
 clock uncertainty                                      -0.150      23.750                          

 Recovery time                                          -0.226      23.524                          

 Data required time                                                 23.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.524                          
 Data arrival time                                                   5.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.747                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.287       3.636 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.485       4.121         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.185       4.306 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     1.077       5.383         sys_rst_n        
 CLMS_45_871/RSCO                  td                    0.094       5.477 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[5][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.477         _N48             
 CLMS_45_877/RSCO                  td                    0.075       5.552 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[9][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.552         _N47             
 CLMS_45_883/RSCO                  td                    0.075       5.627 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[9][6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.627         _N46             
 CLMS_45_889/RSCO                  td                    0.075       5.702 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[7][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.702         _N45             
 CLMS_45_895/RSCO                  td                    0.075       5.777 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[2][6]/opit_0_inv_L6Q/RSCO
                                   net (fanout=4)        0.000       5.777         _N44             
 CLMS_45_901/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   5.777         Logic Levels: 5  
                                                                                   Logic: 0.579ns(34.964%), Route: 1.077ns(65.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.411      23.489         _N3172           
 CLMS_45_901/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.411      23.900                          
 clock uncertainty                                      -0.150      23.750                          

 Recovery time                                          -0.226      23.524                          

 Data required time                                                 23.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.524                          
 Data arrival time                                                   5.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.747                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.103
  Launch Clock Delay      :  3.509
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245       3.093 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.416       3.509         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.158       3.667 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     0.279       3.946         sys_rst_n        
 CLMA_33_912/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.946         Logic Levels: 0  
                                                                                   Logic: 0.158ns(36.156%), Route: 0.279ns(63.844%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.485       4.103         _N3172           
 CLMA_33_912/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.411       3.692                          
 clock uncertainty                                       0.000       3.692                          

 Removal time                                           -0.064       3.628                          

 Data required time                                                  3.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.628                          
 Data arrival time                                                   3.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[3]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.103
  Launch Clock Delay      :  3.509
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245       3.093 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.416       3.509         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.158       3.667 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     0.279       3.946         sys_rst_n        
 CLMA_33_912/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[3]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.946         Logic Levels: 0  
                                                                                   Logic: 0.158ns(36.156%), Route: 0.279ns(63.844%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.485       4.103         _N3172           
 CLMA_33_912/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[3]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.411       3.692                          
 clock uncertainty                                       0.000       3.692                          

 Removal time                                           -0.064       3.628                          

 Data required time                                                  3.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.628                          
 Data arrival time                                                   3.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.103
  Launch Clock Delay      :  3.509
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245       3.093 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.416       3.509         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.158       3.667 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     0.279       3.946         sys_rst_n        
 CLMA_33_912/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.946         Logic Levels: 0  
                                                                                   Logic: 0.158ns(36.156%), Route: 0.279ns(63.844%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.485       4.103         _N3172           
 CLMA_33_912/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.411       3.692                          
 clock uncertainty                                       0.000       3.692                          

 Removal time                                           -0.064       3.628                          

 Data required time                                                  3.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.628                          
 Data arrival time                                                   3.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.959
  Launch Clock Delay      :  3.482
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.462       3.482         _N3174           
 CLMA_165_601/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_165_601/Q3                   tco                   0.185       3.667 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      1.509       5.176         u_CORES/u_debug_core_0/resetn
 CLMS_243_685/RSCO                 td                    0.094       5.270 r       u_CORES/u_debug_core_0/data_pipe[4][40]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.270         _N2181           
 CLMS_243_691/RSCO                 td                    0.075       5.345 r       u_CORES/u_debug_core_0/data_start/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.345         _N2180           
 CLMS_243_697/RSCO                 td                    0.075       5.420 r       u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.420         _N2179           
 CLMS_243_703/RSCO                 td                    0.075       5.495 r       u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.495         _N2178           
 CLMS_243_709/RSCO                 td                    0.075       5.570 r       u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.570         _N2177           
 CLMS_243_715/RSCO                 td                    0.075       5.645 r       u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.645         _N2176           
 CLMS_243_721/RSCO                 td                    0.075       5.720 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.720         _N2175           
 CLMS_243_727/RSCO                 td                    0.075       5.795 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[159]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=1)        0.000       5.795         _N2174           
 CLMS_243_733/RSCO                 td                    0.075       5.870 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[27]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.870         _N2173           
 CLMS_243_739/RSCO                 td                    0.075       5.945 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       5.945         _N2172           
 CLMS_243_745/RSCO                 td                    0.075       6.020 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       6.020         _N2171           
 CLMS_243_751/RSCO                 td                    0.075       6.095 r       u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       6.095         _N2170           
 CLMS_243_757/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/RS

 Data arrival time                                                   6.095         Logic Levels: 12 
                                                                                   Logic: 1.104ns(42.250%), Route: 1.509ns(57.750%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515    1002.352         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_855/CLKOUT
                                   net (fanout=1400)     0.362    1002.959         _N3173           
 CLMS_243_757/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.253                          
 clock uncertainty                                      -0.050    1003.203                          

 Recovery time                                          -0.226    1002.977                          

 Data required time                                               1002.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.977                          
 Data arrival time                                                   6.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.959
  Launch Clock Delay      :  3.482
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.462       3.482         _N3174           
 CLMA_165_601/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_165_601/Q3                   tco                   0.185       3.667 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      1.509       5.176         u_CORES/u_debug_core_0/resetn
 CLMS_243_685/RSCO                 td                    0.094       5.270 r       u_CORES/u_debug_core_0/data_pipe[4][40]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.270         _N2181           
 CLMS_243_691/RSCO                 td                    0.075       5.345 r       u_CORES/u_debug_core_0/data_start/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.345         _N2180           
 CLMS_243_697/RSCO                 td                    0.075       5.420 r       u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.420         _N2179           
 CLMS_243_703/RSCO                 td                    0.075       5.495 r       u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.495         _N2178           
 CLMS_243_709/RSCO                 td                    0.075       5.570 r       u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.570         _N2177           
 CLMS_243_715/RSCO                 td                    0.075       5.645 r       u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.645         _N2176           
 CLMS_243_721/RSCO                 td                    0.075       5.720 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.720         _N2175           
 CLMS_243_727/RSCO                 td                    0.075       5.795 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[159]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=1)        0.000       5.795         _N2174           
 CLMS_243_733/RSCO                 td                    0.075       5.870 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[27]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.870         _N2173           
 CLMS_243_739/RSCO                 td                    0.075       5.945 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       5.945         _N2172           
 CLMS_243_745/RSCO                 td                    0.075       6.020 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       6.020         _N2171           
 CLMS_243_751/RSCO                 td                    0.075       6.095 r       u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       6.095         _N2170           
 CLMS_243_757/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/RS

 Data arrival time                                                   6.095         Logic Levels: 12 
                                                                                   Logic: 1.104ns(42.250%), Route: 1.509ns(57.750%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515    1002.352         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_855/CLKOUT
                                   net (fanout=1400)     0.362    1002.959         _N3173           
 CLMS_243_757/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.253                          
 clock uncertainty                                      -0.050    1003.203                          

 Recovery time                                          -0.226    1002.977                          

 Data required time                                               1002.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.977                          
 Data arrival time                                                   6.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.959
  Launch Clock Delay      :  3.482
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.462       3.482         _N3174           
 CLMA_165_601/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_165_601/Q3                   tco                   0.185       3.667 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      1.509       5.176         u_CORES/u_debug_core_0/resetn
 CLMS_243_685/RSCO                 td                    0.094       5.270 r       u_CORES/u_debug_core_0/data_pipe[4][40]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.270         _N2181           
 CLMS_243_691/RSCO                 td                    0.075       5.345 r       u_CORES/u_debug_core_0/data_start/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.345         _N2180           
 CLMS_243_697/RSCO                 td                    0.075       5.420 r       u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.420         _N2179           
 CLMS_243_703/RSCO                 td                    0.075       5.495 r       u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.495         _N2178           
 CLMS_243_709/RSCO                 td                    0.075       5.570 r       u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.570         _N2177           
 CLMS_243_715/RSCO                 td                    0.075       5.645 r       u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.645         _N2176           
 CLMS_243_721/RSCO                 td                    0.075       5.720 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.720         _N2175           
 CLMS_243_727/RSCO                 td                    0.075       5.795 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[159]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=1)        0.000       5.795         _N2174           
 CLMS_243_733/RSCO                 td                    0.075       5.870 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[27]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.870         _N2173           
 CLMS_243_739/RSCO                 td                    0.075       5.945 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       5.945         _N2172           
 CLMS_243_745/RSCO                 td                    0.075       6.020 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       6.020         _N2171           
 CLMS_243_751/RSCO                 td                    0.075       6.095 r       u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       6.095         _N2170           
 CLMS_243_757/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/RS

 Data arrival time                                                   6.095         Logic Levels: 12 
                                                                                   Logic: 1.104ns(42.250%), Route: 1.509ns(57.750%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515    1002.352         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_855/CLKOUT
                                   net (fanout=1400)     0.362    1002.959         _N3173           
 CLMS_243_757/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.253                          
 clock uncertainty                                      -0.050    1003.203                          

 Recovery time                                          -0.226    1002.977                          

 Data required time                                               1002.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.977                          
 Data arrival time                                                   6.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[3]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.351
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     502.269         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.362     502.876         _N3174           
 CLMS_183_481/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_183_481/Q0                   tco                   0.159     503.035 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=85)       0.227     503.262         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMS_189_475/RS                                                           f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.262         Logic Levels: 0  
                                                                                   Logic: 0.159ns(41.192%), Route: 0.227ns(58.808%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602     502.635         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.429     503.351         _N3174           
 CLMS_189_475/CLK                                                          f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.408     502.943                          
 clock uncertainty                                       0.000     502.943                          

 Removal time                                           -0.063     502.880                          

 Data required time                                                502.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.880                          
 Data arrival time                                                 503.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.351
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     502.269         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.362     502.876         _N3174           
 CLMS_183_481/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_183_481/Q0                   tco                   0.159     503.035 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=85)       0.227     503.262         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMS_189_475/RS                                                           f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.262         Logic Levels: 0  
                                                                                   Logic: 0.159ns(41.192%), Route: 0.227ns(58.808%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602     502.635         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.429     503.351         _N3174           
 CLMS_189_475/CLK                                                          f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.408     502.943                          
 clock uncertainty                                       0.000     502.943                          

 Removal time                                           -0.063     502.880                          

 Data required time                                                502.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.880                          
 Data arrival time                                                 503.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[5]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.351
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     502.269         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.362     502.876         _N3174           
 CLMS_183_481/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_183_481/Q0                   tco                   0.159     503.035 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=85)       0.227     503.262         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMS_189_475/RS                                                           f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[5]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.262         Logic Levels: 0  
                                                                                   Logic: 0.159ns(41.192%), Route: 0.227ns(58.808%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602     502.635         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.429     503.351         _N3174           
 CLMS_189_475/CLK                                                          f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.408     502.943                          
 clock uncertainty                                       0.000     502.943                          

 Removal time                                           -0.063     502.880                          

 Data required time                                                502.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.880                          
 Data arrival time                                                 503.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws_B (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.448       3.552         _N3169           
 CLMA_231_552/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_231_552/Q0                   tco                   0.203       3.755 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.757       4.512         u_Top_Project/u_RGB_control_Top_B/ws_Send_24Bit
 CLMA_231_492/Y0                   td                    0.229       4.741 r       u_Top_Project/u_RGB_control_Top_B/current_state_2/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        2.341       7.082         nt_ws_B          
 IOLHR_16_258/DO_P                 td                    1.172       8.254 r       ws_B_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       8.254         ws_B_obuf/ntO    
 IOBD_0_258/PAD                    td                    2.410      10.664 r       ws_B_obuf/opit_0/O
                                   net (fanout=1)        0.116      10.780         ws_B             
 W25                                                                       r       ws_B (port)      

 Data arrival time                                                  10.780         Logic Levels: 3  
                                                                                   Logic: 4.014ns(55.534%), Route: 3.214ns(44.466%)
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.447       3.551         _N3170           
 CLMA_177_379/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_177_379/Q0                   tco                   0.203       3.754 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.730       4.484         u_Top_Project/u_RGB_control_Top_A/ws_Send_24Bit
 CLMA_207_408/Y2                   td                    0.224       4.708 r       u_Top_Project/u_RGB_control_Top_A/current_state_2/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        2.164       6.872         nt_ws            
 IOLHR_16_282/DO_P                 td                    1.172       8.044 r       ws_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       8.044         ws_obuf/ntO      
 IOBD_0_282/PAD                    td                    2.410      10.454 r       ws_obuf/opit_0/O 
                                   net (fanout=1)        0.119      10.573         ws               
 V26                                                                       r       ws (port)        

 Data arrival time                                                  10.573         Logic Levels: 3  
                                                                                   Logic: 4.009ns(57.092%), Route: 3.013ns(42.908%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[18]/opit_0_inv/CLK
Endpoint    : vout_data[18] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       2.733         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_857/CLKOUT
                                   net (fanout=2421)     0.435       3.455         _N3175           
 CLMA_183_768/CLK                                                          r       vin_data_d2[18]/opit_0_inv/CLK

 CLMA_183_768/Q3                   tco                   0.185       3.640 f       vin_data_d2[18]/opit_0_inv/Q
                                   net (fanout=18)       3.137       6.777         nt_vout_data[18] 
 IOLHR_16_342/DO_P                 td                    1.172       7.949 f       vout_data_obuf[18]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.949         vout_data_obuf[18]/ntO
 IOBD_0_342/PAD                    td                    2.100      10.049 f       vout_data_obuf[18]/opit_0/O
                                   net (fanout=1)        0.123      10.172         vout_data[18]    
 R26                                                                       f       vout_data[18] (port)

 Data arrival time                                                  10.172         Logic Levels: 2  
                                                                                   Logic: 3.457ns(51.466%), Route: 3.260ns(48.534%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.646       0.772 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.772         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.091       0.863 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.289       1.152         nt_rst_n         
 CLMA_21_919/RS                                                            f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.152         Logic Levels: 2  
                                                                                   Logic: 0.737ns(63.976%), Route: 0.415ns(36.024%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.646       0.772 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.772         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.091       0.863 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.289       1.152         nt_rst_n         
 CLMA_21_918/RS                                                            f       sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.152         Logic Levels: 2  
                                                                                   Logic: 0.737ns(63.976%), Route: 0.415ns(36.024%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : sys_reset_n_u0/syn_rst_n_d0/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.646       0.772 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.772         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.091       0.863 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.289       1.152         nt_rst_n         
 CLMA_21_919/RSCO                  td                    0.080       1.232 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       1.232         _N18             
 CLMA_21_925/RSCI                                                          r       sys_reset_n_u0/syn_rst_n_d0/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.232         Logic Levels: 3  
                                                                                   Logic: 0.817ns(66.315%), Route: 0.415ns(33.685%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.027
  Launch Clock Delay      :  2.378
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.313       2.378         _N3169           
 CLMA_243_588/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ/CLK

 CLMA_243_588/Q1                   tco                   0.125       2.503 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ/Q
                                   net (fanout=7)        0.252       2.755         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rptr [8]
 CLMA_231_589/Y1                   td                    0.147       2.902 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N114_6/gateop_perm/Y
                                   net (fanout=2)        0.272       3.174         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_243_576/COUT                 td                    0.193       3.367 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.367         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/_N1082
 CLMA_243_582/Y3                   td                    0.140       3.507 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/Y
                                   net (fanout=2)        0.230       3.737         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rbnext [6]
 CLMS_243_595/Y1                   td                    0.066       3.803 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=1)        0.160       3.963         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rgnext [5]
 CLMS_243_589/COUT                 td                    0.201       4.164 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.164         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMS_243_595/CIN                                                          f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   4.164         Logic Levels: 5  
                                                                                   Logic: 0.872ns(48.824%), Route: 0.914ns(51.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.266       7.027         _N3169           
 CLMS_243_595/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.337       7.364                          
 clock uncertainty                                      -0.050       7.314                          

 Setup time                                             -0.047       7.267                          

 Data required time                                                  7.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.267                          
 Data arrival time                                                   4.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.014
  Launch Clock Delay      :  2.369
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.304       2.369         _N3170           
 CLMA_189_366/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_189_366/Q3                   tco                   0.125       2.494 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=97)       0.317       2.811         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/rd_addr [2]
 CLMS_189_385/Y1                   td                    0.125       2.936 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N119_2/gateop_perm/Y
                                   net (fanout=2)        0.242       3.178         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMS_189_367/COUT                 td                    0.193       3.371 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.371         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N592
 CLMS_189_373/Y1                   td                    0.087       3.458 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_5/gateop_perm/Y
                                   net (fanout=2)        0.240       3.698         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbnext [4]
 CLMA_189_384/Y0                   td                    0.070       3.768 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/L6
                                   net (fanout=1)        0.162       3.930         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rgnext [4]
 CLMA_189_372/COUT                 td                    0.197       4.127 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.127         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_189_378/CIN                                                          f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   4.127         Logic Levels: 5  
                                                                                   Logic: 0.797ns(45.336%), Route: 0.961ns(54.664%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.253       7.014         _N3170           
 CLMA_189_378/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.337       7.351                          
 clock uncertainty                                      -0.050       7.301                          

 Setup time                                             -0.047       7.254                          

 Data required time                                                  7.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.254                          
 Data arrival time                                                   4.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.008
  Launch Clock Delay      :  2.359
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.294       2.359         _N3170           
 CLMA_183_426/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/CLK

 CLMA_183_426/Q0                   tco                   0.125       2.484 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.164       2.648         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rptr [7]
 CLMA_177_433/Y1                   td                    0.201       2.849 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N119_2/gateop_perm/Y
                                   net (fanout=2)        0.385       3.234         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMS_183_427/COUT                 td                    0.102       3.336 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.336         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2162
 CLMS_183_433/Y3                   td                    0.140       3.476 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/Y
                                   net (fanout=2)        0.076       3.552         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbnext [6]
 CLMA_183_432/Y1                   td                    0.122       3.674 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=1)        0.242       3.916         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rgnext [5]
 CLMS_183_415/COUT                 td                    0.201       4.117 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.117         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMS_183_421/CIN                                                          f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.117         Logic Levels: 5  
                                                                                   Logic: 0.891ns(50.683%), Route: 0.867ns(49.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.247       7.008         _N3170           
 CLMS_183_421/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337       7.345                          
 clock uncertainty                                      -0.050       7.295                          

 Setup time                                             -0.047       7.248                          

 Data required time                                                  7.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.248                          
 Data arrival time                                                   4.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.361
  Launch Clock Delay      :  2.009
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.248       2.009         _N3170           
 CLMS_183_415/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK

 CLMS_183_415/Q1                   tco                   0.103       2.112 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.055       2.167         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [0]
 CLMA_183_414/M3                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/opit_0_inv/D

 Data arrival time                                                   2.167         Logic Levels: 0  
                                                                                   Logic: 0.103ns(65.190%), Route: 0.055ns(34.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.296       2.361         _N3170           
 CLMA_183_414/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.337       2.024                          
 clock uncertainty                                       0.000       2.024                          

 Hold time                                               0.026       2.050                          

 Data required time                                                  2.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.050                          
 Data arrival time                                                   2.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[7]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.361
  Launch Clock Delay      :  2.009
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.248       2.009         _N3170           
 CLMA_183_414/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/CLK

 CLMA_183_414/Q0                   tco                   0.103       2.112 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/Q
                                   net (fanout=1)        0.055       2.167         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [7]
 CLMS_183_415/M3                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[7]/opit_0_inv/D

 Data arrival time                                                   2.167         Logic Levels: 0  
                                                                                   Logic: 0.103ns(65.190%), Route: 0.055ns(34.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.296       2.361         _N3170           
 CLMS_183_415/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[7]/opit_0_inv/CLK
 clock pessimism                                        -0.337       2.024                          
 clock uncertainty                                       0.000       2.024                          

 Hold time                                               0.026       2.050                          

 Data required time                                                  2.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.050                          
 Data arrival time                                                   2.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.368
  Launch Clock Delay      :  2.015
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.254       2.015         _N3170           
 CLMA_189_372/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK

 CLMA_189_372/Q0                   tco                   0.103       2.118 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/Q
                                   net (fanout=1)        0.056       2.174         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [6]
 CLMS_189_373/M3                                                           r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/D

 Data arrival time                                                   2.174         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.303       2.368         _N3170           
 CLMS_189_373/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/CLK
 clock pessimism                                        -0.337       2.031                          
 clock uncertainty                                       0.000       2.031                          

 Hold time                                               0.026       2.057                          

 Data required time                                                  2.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.057                          
 Data arrival time                                                   2.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.333
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.344       2.773         _N3172           
 CLMA_21_900/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_21_900/Q0                    tco                   0.125       2.898 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.227       3.125         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
 CLMA_21_906/Y3                    td                    0.125       3.250 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.242       3.492         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52408
 CLMA_21_889/Y0                    td                    0.070       3.562 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=2)        0.243       3.805         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52410
 CLMA_21_906/Y2                    td                    0.062       3.867 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.307       4.174         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_882/CECO                  td                    0.088       4.262 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.262         _N2276           
 CLMA_21_888/CECO                  td                    0.088       4.350 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.350         _N2275           
 CLMA_21_894/CECO                  td                    0.088       4.438 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.438         _N2274           
 CLMA_21_900/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.438         Logic Levels: 6  
                                                                                   Logic: 0.646ns(38.799%), Route: 1.019ns(61.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.296      22.333         _N3172           
 CLMA_21_900/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440      22.773                          
 clock uncertainty                                      -0.150      22.623                          

 Setup time                                             -0.116      22.507                          

 Data required time                                                 22.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.507                          
 Data arrival time                                                   4.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.069                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
Endpoint    : i2c_config_m0/state_0/opit_0_inv/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.339
  Launch Clock Delay      :  2.775
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.346       2.775         _N3172           
 CLMA_27_912/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK

 CLMA_27_912/Q2                    tco                   0.125       2.900 f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=16)       0.656       3.556         i2c_config_m0/i2c_master_top_m0/state [0]
 CLMS_27_925/CR2                   td                    0.133       3.689 f       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.164       3.853         i2c_config_m0/N67
 CLMA_33_930/Y0                    td                    0.104       3.957 r       i2c_config_m0/N72_4/gateop_perm/L6
                                   net (fanout=1)        0.234       4.191         i2c_config_m0/N72
 CLMS_27_919/CECO                  td                    0.088       4.279 r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CECO
                                   net (fanout=3)        0.000       4.279         _N2271           
 CLMS_27_925/CECI                                                          r       i2c_config_m0/state_0/opit_0_inv/CE

 Data arrival time                                                   4.279         Logic Levels: 3  
                                                                                   Logic: 0.450ns(29.920%), Route: 1.054ns(70.080%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336      21.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195      22.045 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.294      22.339         _N3171           
 CLMS_27_925/CLK                                                           r       i2c_config_m0/state_0/opit_0_inv/CLK
 clock pessimism                                         0.297      22.636                          
 clock uncertainty                                      -0.150      22.486                          

 Setup time                                             -0.116      22.370                          

 Data required time                                                 22.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.370                          
 Data arrival time                                                   4.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.091                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
Endpoint    : i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.339
  Launch Clock Delay      :  2.775
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.346       2.775         _N3172           
 CLMA_27_912/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK

 CLMA_27_912/Q2                    tco                   0.125       2.900 f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=16)       0.656       3.556         i2c_config_m0/i2c_master_top_m0/state [0]
 CLMS_27_925/CR2                   td                    0.133       3.689 f       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.164       3.853         i2c_config_m0/N67
 CLMA_33_930/Y0                    td                    0.104       3.957 r       i2c_config_m0/N72_4/gateop_perm/L6
                                   net (fanout=1)        0.234       4.191         i2c_config_m0/N72
 CLMS_27_919/CECO                  td                    0.088       4.279 r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CECO
                                   net (fanout=3)        0.000       4.279         _N2271           
 CLMS_27_925/CECI                                                          r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/CE

 Data arrival time                                                   4.279         Logic Levels: 3  
                                                                                   Logic: 0.450ns(29.920%), Route: 1.054ns(70.080%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336      21.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195      22.045 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.294      22.339         _N3171           
 CLMS_27_925/CLK                                                           r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.297      22.636                          
 clock uncertainty                                      -0.150      22.486                          

 Setup time                                             -0.116      22.370                          

 Data required time                                                 22.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.370                          
 Data arrival time                                                   4.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.091                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.773
  Launch Clock Delay      :  2.339
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336       1.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195       2.045 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.294       2.339         _N3171           
 CLMA_33_918/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_918/Q3                    tco                   0.103       2.442 r       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.118       2.560         i2c_config_m0/i2c_master_top_m0/txr [4]
 CLMA_33_912/A3                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   2.560         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.606%), Route: 0.118ns(53.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.344       2.773         _N3172           
 CLMA_33_912/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.297       2.476                          
 clock uncertainty                                       0.000       2.476                          

 Hold time                                              -0.021       2.455                          

 Data required time                                                  2.455                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.455                          
 Data arrival time                                                   2.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.105                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.775
  Launch Clock Delay      :  2.339
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336       1.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195       2.045 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.294       2.339         _N3171           
 CLMA_33_918/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_33_918/CR1                   tco                   0.124       2.463 f       i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=18)       0.118       2.581         i2c_config_m0/i2c_master_top_m0/state [3]
 CLMS_27_913/C5                                                            f       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.581         Logic Levels: 0  
                                                                                   Logic: 0.124ns(51.240%), Route: 0.118ns(48.760%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.346       2.775         _N3172           
 CLMS_27_913/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.478                          
 clock uncertainty                                       0.000       2.478                          

 Hold time                                              -0.010       2.468                          

 Data required time                                                  2.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.468                          
 Data arrival time                                                   2.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/stop/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.773
  Launch Clock Delay      :  2.339
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336       1.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195       2.045 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.294       2.339         _N3171           
 CLMA_33_918/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_33_918/CR1                   tco                   0.124       2.463 f       i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=18)       0.112       2.575         i2c_config_m0/i2c_master_top_m0/state [3]
 CLMS_33_913/B3                                                            f       i2c_config_m0/i2c_master_top_m0/stop/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   2.575         Logic Levels: 0  
                                                                                   Logic: 0.124ns(52.542%), Route: 0.112ns(47.458%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.344       2.773         _N3172           
 CLMS_33_913/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.476                          
 clock uncertainty                                       0.000       2.476                          

 Hold time                                              -0.031       2.445                          

 Data required time                                                  2.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.445                          
 Data arrival time                                                   2.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.130                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_min[1][20]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.037
  Launch Clock Delay      :  2.398
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_857/CLKOUT
                                   net (fanout=2421)     0.341       2.398         _N3175           
 CLMA_21_630/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_630/Q3                    tco                   0.125       2.523 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=275)      1.123       3.646         nt_vout_vs       
 CLMA_195_708/CR0                  td                    0.131       3.777 f       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5029)     2.140       5.917         u_Top_Project/u_algorithm_down/N1834
 CLMS_99_259/Y2                    td                    0.066       5.983 f       u_Top_Project/u_algorithm_left/N2037/LUT6_inst_perm/L6
                                   net (fanout=24)       0.599       6.582         u_Top_Project/u_algorithm_left/N2037
 CLMA_159_294/CE                                                           f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[1][20]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.582         Logic Levels: 2  
                                                                                   Logic: 0.322ns(7.696%), Route: 3.862ns(92.304%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.336     501.567         ntclkbufg_4      
 HCKB_213_160/CLKOUT               td                    0.195     501.762 f       HCKBROUTE_861/CLKOUT
                                   net (fanout=613)      0.275     502.037         _N3178           
 CLMA_159_294/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[1][20]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.245                          
 clock uncertainty                                      -0.050     502.195                          

 Setup time                                             -0.072     502.123                          

 Data required time                                                502.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.123                          
 Data arrival time                                                   6.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.541                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_min[1][22]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.037
  Launch Clock Delay      :  2.398
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_857/CLKOUT
                                   net (fanout=2421)     0.341       2.398         _N3175           
 CLMA_21_630/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_630/Q3                    tco                   0.125       2.523 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=275)      1.123       3.646         nt_vout_vs       
 CLMA_195_708/CR0                  td                    0.131       3.777 f       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5029)     2.140       5.917         u_Top_Project/u_algorithm_down/N1834
 CLMS_99_259/Y2                    td                    0.066       5.983 f       u_Top_Project/u_algorithm_left/N2037/LUT6_inst_perm/L6
                                   net (fanout=24)       0.599       6.582         u_Top_Project/u_algorithm_left/N2037
 CLMA_159_294/CE                                                           f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[1][22]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.582         Logic Levels: 2  
                                                                                   Logic: 0.322ns(7.696%), Route: 3.862ns(92.304%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.336     501.567         ntclkbufg_4      
 HCKB_213_160/CLKOUT               td                    0.195     501.762 f       HCKBROUTE_861/CLKOUT
                                   net (fanout=613)      0.275     502.037         _N3178           
 CLMA_159_294/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[1][22]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.245                          
 clock uncertainty                                      -0.050     502.195                          

 Setup time                                             -0.072     502.123                          

 Data required time                                                502.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.123                          
 Data arrival time                                                   6.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.541                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_min[1][23]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.037
  Launch Clock Delay      :  2.398
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_857/CLKOUT
                                   net (fanout=2421)     0.341       2.398         _N3175           
 CLMA_21_630/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_630/Q3                    tco                   0.125       2.523 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=275)      1.123       3.646         nt_vout_vs       
 CLMA_195_708/CR0                  td                    0.131       3.777 f       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5029)     2.140       5.917         u_Top_Project/u_algorithm_down/N1834
 CLMS_99_259/Y2                    td                    0.066       5.983 f       u_Top_Project/u_algorithm_left/N2037/LUT6_inst_perm/L6
                                   net (fanout=24)       0.599       6.582         u_Top_Project/u_algorithm_left/N2037
 CLMA_159_294/CE                                                           f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[1][23]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.582         Logic Levels: 2  
                                                                                   Logic: 0.322ns(7.696%), Route: 3.862ns(92.304%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.336     501.567         ntclkbufg_4      
 HCKB_213_160/CLKOUT               td                    0.195     501.762 f       HCKBROUTE_861/CLKOUT
                                   net (fanout=613)      0.275     502.037         _N3178           
 CLMA_159_294/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[1][23]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.245                          
 clock uncertainty                                      -0.050     502.195                          

 Setup time                                             -0.072     502.123                          

 Data required time                                                502.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.123                          
 Data arrival time                                                   6.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.541                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.348
  Launch Clock Delay      :  2.004
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     501.559         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.250     502.004         _N3174           
 CLMS_183_487/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK

 CLMS_183_487/Q1                   tco                   0.104     502.108 r       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.109     502.217         u_Top_Project/u_algorithm_right/count_ver [1]
 CLMS_183_487/B3                                                           r       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 502.217         Logic Levels: 0  
                                                                                   Logic: 0.104ns(48.826%), Route: 0.109ns(51.174%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385     501.818         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.297     502.348         _N3174           
 CLMS_183_487/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.344     502.004                          
 clock uncertainty                                       0.000     502.004                          

 Hold time                                              -0.014     501.990                          

 Data required time                                                501.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.990                          
 Data arrival time                                                 502.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L6Q_perm/I0
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.346
  Launch Clock Delay      :  1.999
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.564         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_855/CLKOUT
                                   net (fanout=1400)     0.240       1.999         _N3173           
 CLMA_231_745/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/CLK

 CLMA_231_745/CR3                  tco                   0.120       2.119 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/Q
                                   net (fanout=1)        0.056       2.175         u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [20]
 CLMA_231_745/C0                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   2.175         Logic Levels: 0  
                                                                                   Logic: 0.120ns(68.182%), Route: 0.056ns(31.818%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_855/CLKOUT
                                   net (fanout=1400)     0.289       2.346         _N3173           
 CLMA_231_745/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.346       2.000                          
 clock uncertainty                                       0.000       2.000                          

 Hold time                                              -0.074       1.926                          

 Data required time                                                  1.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.926                          
 Data arrival time                                                   2.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.353
  Launch Clock Delay      :  2.007
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.564         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_855/CLKOUT
                                   net (fanout=1400)     0.248       2.007         _N3173           
 CLMS_243_715/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_243_715/CR1                  tco                   0.123       2.130 r       u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.109       2.239         u_CORES/u_debug_core_0/data_pipe[0] [0]
 CLMS_243_715/C4                                                           r       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.239         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_855/CLKOUT
                                   net (fanout=1400)     0.296       2.353         _N3173           
 CLMS_243_715/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.007                          
 clock uncertainty                                       0.000       2.007                          

 Hold time                                              -0.018       1.989                          

 Data required time                                                  1.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.989                          
 Data arrival time                                                   2.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.173
  Launch Clock Delay      :  2.569
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.641 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.026         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.259 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.310       2.569         _N3168           
 CLMS_267_661/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_267_661/CR0                  tco                   0.141       2.710 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.234       2.944         u_CORES/u_jtag_hub/data_ctrl
 CLMA_267_672/B0                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   2.944         Logic Levels: 0  
                                                                                   Logic: 0.141ns(37.600%), Route: 0.234ns(62.400%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.291      26.291         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.388 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.716         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      26.911 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.262      27.173         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.381      27.554                          
 clock uncertainty                                      -0.050      27.504                          

 Setup time                                             -0.149      27.355                          

 Data required time                                                 27.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.355                          
 Data arrival time                                                   2.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.173
  Launch Clock Delay      :  2.568
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.641 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.026         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.259 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.309       2.568         _N3168           
 CLMS_267_667/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK

 CLMS_267_667/Q0                   tco                   0.125       2.693 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.239       2.932         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_267_672/B1                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   2.932         Logic Levels: 0  
                                                                                   Logic: 0.125ns(34.341%), Route: 0.239ns(65.659%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.291      26.291         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.388 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.716         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      26.911 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.262      27.173         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.381      27.554                          
 clock uncertainty                                      -0.050      27.504                          

 Setup time                                             -0.146      27.358                          

 Data required time                                                 27.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.358                          
 Data arrival time                                                   2.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.426                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.173
  Launch Clock Delay      :  2.566
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.641 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.026         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.259 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.307       2.566         _N3168           
 CLMA_261_673/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_261_673/CR1                  tco                   0.141       2.707 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.220       2.927         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_267_672/A2                                                           r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I2

 Data arrival time                                                   2.927         Logic Levels: 0  
                                                                                   Logic: 0.141ns(39.058%), Route: 0.220ns(60.942%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.291      26.291         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.388 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.716         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      26.911 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.262      27.173         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.381      27.554                          
 clock uncertainty                                      -0.050      27.504                          

 Setup time                                             -0.135      27.369                          

 Data required time                                                 27.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.369                          
 Data arrival time                                                   2.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.557
  Launch Clock Delay      :  2.091
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.221       1.221         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.318 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.646         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195       1.841 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.250       2.091         _N3168           
 CLMA_261_721/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_261_721/CR0                  tco                   0.123       2.214 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.103       2.317         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [43]
 CLMA_261_721/A3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.317         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.641 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.026         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.259 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.298       2.557         _N3168           
 CLMA_261_721/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.466       2.091                          
 clock uncertainty                                       0.000       2.091                          

 Hold time                                              -0.026       2.065                          

 Data required time                                                  2.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.065                          
 Data arrival time                                                   2.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.564
  Launch Clock Delay      :  2.097
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.221       1.221         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.318 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.646         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195       1.841 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.256       2.097         _N3168           
 CLMA_261_685/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK

 CLMA_261_685/Q1                   tco                   0.103       2.200 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/Q
                                   net (fanout=1)        0.176       2.376         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2
 CLMA_261_685/M3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/D

 Data arrival time                                                   2.376         Logic Levels: 0  
                                                                                   Logic: 0.103ns(36.918%), Route: 0.176ns(63.082%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.641 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.026         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.259 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.305       2.564         _N3168           
 CLMA_261_685/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/CLK
 clock pessimism                                        -0.466       2.098                          
 clock uncertainty                                       0.000       2.098                          

 Hold time                                               0.026       2.124                          

 Data required time                                                  2.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.124                          
 Data arrival time                                                   2.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.564
  Launch Clock Delay      :  2.096
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.221       1.221         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.318 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.646         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195       1.841 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.255       2.096         _N3168           
 CLMA_261_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_261_691/Q3                   tco                   0.109       2.205 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=5)        0.112       2.317         u_CORES/u_debug_core_0/conf_reg_rbo [1]
 CLMS_267_691/A2                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/I2

 Data arrival time                                                   2.317         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.641 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.026         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.259 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.305       2.564         _N3168           
 CLMS_267_691/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/CLK
 clock pessimism                                        -0.451       2.113                          
 clock uncertainty                                       0.000       2.113                          

 Hold time                                              -0.049       2.064                          

 Data required time                                                  2.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.064                          
 Data arrival time                                                   2.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.092
  Launch Clock Delay      :  1.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.762      25.762         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.877 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.262         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.495 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.307      26.802         _N3167           
 CLMA_267_678/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_267_678/Q3                   tco                   0.125      26.927 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.309      27.236         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_267_696/Y3                   td                    0.100      27.336 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.160      27.496         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_696/Y3                   td                    0.039      27.535 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160      27.695         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_261_691/Y1                   td                    0.066      27.761 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.319      28.080         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_708/Y0                   td                    0.070      28.150 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.342      28.492         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_249_703/A4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  28.492         Logic Levels: 4  
                                                                                   Logic: 0.400ns(23.669%), Route: 1.290ns(76.331%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.221      51.221         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.318 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.646         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      51.841 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.251      52.092         _N3168           
 CLMA_249_703/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.092                          
 clock uncertainty                                      -0.050      52.042                          

 Setup time                                             -0.078      51.964                          

 Data required time                                                 51.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.964                          
 Data arrival time                                                  28.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.472                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.092
  Launch Clock Delay      :  1.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.762      25.762         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.877 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.262         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.495 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.307      26.802         _N3167           
 CLMA_267_678/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_267_678/Q3                   tco                   0.125      26.927 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.309      27.236         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_267_696/Y3                   td                    0.100      27.336 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.160      27.496         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_696/Y3                   td                    0.039      27.535 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160      27.695         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_261_691/Y1                   td                    0.066      27.761 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.319      28.080         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_708/Y0                   td                    0.070      28.150 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.340      28.490         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_249_703/B4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  28.490         Logic Levels: 4  
                                                                                   Logic: 0.400ns(23.697%), Route: 1.288ns(76.303%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.221      51.221         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.318 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.646         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      51.841 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.251      52.092         _N3168           
 CLMA_249_703/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.092                          
 clock uncertainty                                      -0.050      52.042                          

 Setup time                                             -0.076      51.966                          

 Data required time                                                 51.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.966                          
 Data arrival time                                                  28.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.476                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.092
  Launch Clock Delay      :  1.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.762      25.762         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.877 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.262         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.495 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.307      26.802         _N3167           
 CLMA_267_678/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_267_678/Q3                   tco                   0.125      26.927 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.309      27.236         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_267_696/Y3                   td                    0.100      27.336 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.160      27.496         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_696/Y3                   td                    0.039      27.535 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160      27.695         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_261_691/Y1                   td                    0.066      27.761 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.319      28.080         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_708/Y0                   td                    0.070      28.150 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.272      28.422         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_249_703/C4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  28.422         Logic Levels: 4  
                                                                                   Logic: 0.400ns(24.691%), Route: 1.220ns(75.309%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.221      51.221         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.318 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.646         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      51.841 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.251      52.092         _N3168           
 CLMA_249_703/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.092                          
 clock uncertainty                                      -0.050      52.042                          

 Setup time                                             -0.079      51.963                          

 Data required time                                                 51.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.963                          
 Data arrival time                                                  28.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.541                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.562
  Launch Clock Delay      :  1.469
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.593      25.593         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.690 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.018         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.213 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.256      26.469         _N3167           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_267_690/Q0                   tco                   0.109      26.578 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.117      26.695         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_261_697/A5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.695         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.230%), Route: 0.117ns(51.770%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.641 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.026         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.259 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.303       2.562         _N3168           
 CLMA_261_697/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.562                          
 clock uncertainty                                       0.050       2.612                          

 Hold time                                              -0.010       2.602                          

 Data required time                                                  2.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.602                          
 Data arrival time                                                  26.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.562
  Launch Clock Delay      :  1.469
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.593      25.593         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.690 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.018         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.213 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.256      26.469         _N3167           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK

 CLMA_267_690/Q2                   tco                   0.103      26.572 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/Q
                                   net (fanout=4)        0.123      26.695         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3]
 CLMA_261_697/B4                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  26.695         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.575%), Route: 0.123ns(54.425%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.641 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.026         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.259 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.303       2.562         _N3168           
 CLMA_261_697/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.562                          
 clock uncertainty                                       0.050       2.612                          

 Hold time                                              -0.022       2.590                          

 Data required time                                                  2.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.590                          
 Data arrival time                                                  26.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.105                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.562
  Launch Clock Delay      :  1.468
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.593      25.593         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.690 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.018         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.213 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.255      26.468         _N3167           
 CLMS_267_697/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_267_697/Q0                   tco                   0.109      26.577 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.112      26.689         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_261_697/B2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                  26.689         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.641 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.026         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.259 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.303       2.562         _N3168           
 CLMA_261_697/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.562                          
 clock uncertainty                                       0.050       2.612                          

 Hold time                                              -0.054       2.558                          

 Data required time                                                  2.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.558                          
 Data arrival time                                                  26.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.468
  Launch Clock Delay      :  2.744
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.702      76.702         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.817 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      77.202         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233      77.435 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.309      77.744         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_267_672/Q1                   tco                   0.126      77.870 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.512      78.382         u_CORES/conf_sel [0]
 CLMS_267_697/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                  78.382         Logic Levels: 0  
                                                                                   Logic: 0.126ns(19.749%), Route: 0.512ns(80.251%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.593     125.593         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.690 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.018         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.213 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.255     126.468         _N3167           
 CLMS_267_697/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     126.468                          
 clock uncertainty                                      -0.050     126.418                          

 Setup time                                             -0.074     126.344                          

 Data required time                                                126.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.344                          
 Data arrival time                                                  78.382                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.962                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.469
  Launch Clock Delay      :  2.744
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.702      76.702         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.817 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      77.202         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233      77.435 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.309      77.744         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_267_672/Q0                   tco                   0.125      77.869 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.391      78.260         u_CORES/id_o [3] 
 CLMA_267_690/M2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  78.260         Logic Levels: 0  
                                                                                   Logic: 0.125ns(24.225%), Route: 0.391ns(75.775%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.593     125.593         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.690 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.018         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.213 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.256     126.469         _N3167           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.469                          
 clock uncertainty                                      -0.050     126.419                          

 Setup time                                             -0.074     126.345                          

 Data required time                                                126.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.345                          
 Data arrival time                                                  78.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.472
  Launch Clock Delay      :  2.744
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.702      76.702         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.817 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      77.202         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233      77.435 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.309      77.744         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_267_672/Q3                   tco                   0.126      77.870 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.380      78.250         u_CORES/id_o [1] 
 CLMA_267_678/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                  78.250         Logic Levels: 0  
                                                                                   Logic: 0.126ns(24.901%), Route: 0.380ns(75.099%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.593     125.593         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.690 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.018         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.213 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.259     126.472         _N3167           
 CLMA_267_678/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.472                          
 clock uncertainty                                      -0.050     126.422                          

 Setup time                                             -0.074     126.348                          

 Data required time                                                126.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.348                          
 Data arrival time                                                  78.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.098                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.802
  Launch Clock Delay      :  2.173
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.291     126.291         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.388 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.716         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195     126.911 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.262     127.173         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_267_672/CR0                  tco                   0.122     127.295 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.187     127.482         u_CORES/id_o [2] 
 CLMA_267_678/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 127.482         Logic Levels: 0  
                                                                                   Logic: 0.122ns(39.482%), Route: 0.187ns(60.518%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.762     125.762         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.877 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.262         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.495 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.307     126.802         _N3167           
 CLMA_267_678/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.802                          
 clock uncertainty                                       0.050     126.852                          

 Hold time                                               0.027     126.879                          

 Data required time                                                126.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.879                          
 Data arrival time                                                 127.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.370  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.803
  Launch Clock Delay      :  2.173
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.291     126.291         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.388 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.716         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195     126.911 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.262     127.173         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_267_672/Q1                   tco                   0.110     127.283 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.160     127.443         u_CORES/conf_sel [0]
 CLMA_273_679/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                 127.443         Logic Levels: 0  
                                                                                   Logic: 0.110ns(40.741%), Route: 0.160ns(59.259%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.762     125.762         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.877 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.262         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.495 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.308     126.803         _N3167           
 CLMA_273_679/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.803                          
 clock uncertainty                                       0.050     126.853                          

 Hold time                                              -0.038     126.815                          

 Data required time                                                126.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.815                          
 Data arrival time                                                 127.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.628                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.802
  Launch Clock Delay      :  2.173
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.291     126.291         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.388 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.716         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195     126.911 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=155)      0.262     127.173         _N3168           
 CLMA_267_672/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_267_672/Q0                   tco                   0.104     127.277 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.183     127.460         u_CORES/id_o [3] 
 CLMA_267_678/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 127.460         Logic Levels: 0  
                                                                                   Logic: 0.104ns(36.237%), Route: 0.183ns(63.763%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.762     125.762         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.877 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.262         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.495 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=11)       0.307     126.802         _N3167           
 CLMA_267_678/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.802                          
 clock uncertainty                                       0.050     126.852                          

 Hold time                                              -0.025     126.827                          

 Data required time                                                126.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.827                          
 Data arrival time                                                 127.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.633                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.665  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.008
  Launch Clock Delay      :  2.783
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.206         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.233       2.439 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.344       2.783         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.125       2.908 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     2.500       5.408         sys_rst_n        
 CLMA_195_403/RSCO                 td                    0.052       5.460 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[22]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       5.460         _N138            
 CLMA_195_409/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   5.460         Logic Levels: 1  
                                                                                   Logic: 0.177ns(6.612%), Route: 2.500ns(93.388%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.247       7.008         _N3170           
 CLMA_195_409/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.110       7.118                          
 clock uncertainty                                      -0.050       7.068                          

 Recovery time                                          -0.116       6.952                          

 Data required time                                                  6.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.952                          
 Data arrival time                                                   5.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.492                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[15]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.009
  Launch Clock Delay      :  2.783
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.206         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.233       2.439 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.344       2.783         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.125       2.908 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     2.156       5.064         sys_rst_n        
 CLMA_189_360/RSCO                 td                    0.052       5.116 r       u_Top_Project/u_Left_Down_FIFO_control/rd_en_Left_FIFO/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.116         _N87             
 CLMA_189_366/RSCO                 td                    0.049       5.165 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.165         _N86             
 CLMA_189_372/RSCO                 td                    0.049       5.214 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[2]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.214         _N85             
 CLMA_189_378/RSCO                 td                    0.049       5.263 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[9]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=4)        0.000       5.263         _N84             
 CLMA_189_384/RSCO                 td                    0.049       5.312 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       5.312         _N83             
 CLMA_189_390/RSCO                 td                    0.049       5.361 r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[2]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.361         _N82             
 CLMA_189_396/RSCO                 td                    0.049       5.410 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[11]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       5.410         _N81             
 CLMA_189_402/RSCO                 td                    0.049       5.459 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[5]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       5.459         _N80             
 CLMA_189_408/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[15]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   5.459         Logic Levels: 8  
                                                                                   Logic: 0.520ns(19.432%), Route: 2.156ns(80.568%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.248       7.009         _N3170           
 CLMA_189_408/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[15]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.110       7.119                          
 clock uncertainty                                      -0.050       7.069                          

 Recovery time                                          -0.116       6.953                          

 Data required time                                                  6.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.953                          
 Data arrival time                                                   5.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.494                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.009
  Launch Clock Delay      :  2.783
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.206         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.233       2.439 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.344       2.783         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.125       2.908 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     2.297       5.205         sys_rst_n        
 CLMA_177_390/RSCO                 td                    0.052       5.257 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[18]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       5.257         _N78             
 CLMA_177_396/RSCO                 td                    0.049       5.306 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[3]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=4)        0.000       5.306         _N77             
 CLMA_177_402/RSCO                 td                    0.049       5.355 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.355         _N76             
 CLMA_177_408/RSCO                 td                    0.049       5.404 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[8]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       5.404         _N75             
 CLMA_177_414/RSCO                 td                    0.049       5.453 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       5.453         _N74             
 CLMA_177_420/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.453         Logic Levels: 5  
                                                                                   Logic: 0.373ns(13.970%), Route: 2.297ns(86.030%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.248       7.009         _N3170           
 CLMA_177_420/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.110       7.119                          
 clock uncertainty                                      -0.050       7.069                          

 Recovery time                                          -0.116       6.953                          

 Data required time                                                  6.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.953                          
 Data arrival time                                                   5.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.500                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.376
  Launch Clock Delay      :  2.341
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336       1.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195       2.045 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.296       2.341         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.103       2.444 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     1.208       3.652         sys_rst_n        
 CLMS_243_577/RS                                                           r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   3.652         Logic Levels: 0  
                                                                                   Logic: 0.103ns(7.857%), Route: 1.208ns(92.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.311       2.376         _N3169           
 CLMS_243_577/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.110       2.266                          
 clock uncertainty                                       0.050       2.316                          

 Removal time                                           -0.076       2.240                          

 Data required time                                                  2.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.240                          
 Data arrival time                                                   3.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.412                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.376
  Launch Clock Delay      :  2.341
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336       1.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195       2.045 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.296       2.341         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.103       2.444 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     1.208       3.652         sys_rst_n        
 CLMS_243_577/RS                                                           r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   3.652         Logic Levels: 0  
                                                                                   Logic: 0.103ns(7.857%), Route: 1.208ns(92.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.311       2.376         _N3169           
 CLMS_243_577/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.110       2.266                          
 clock uncertainty                                       0.050       2.316                          

 Removal time                                           -0.076       2.240                          

 Data required time                                                  2.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.240                          
 Data arrival time                                                   3.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.412                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.376
  Launch Clock Delay      :  2.341
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336       1.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195       2.045 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.296       2.341         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.103       2.444 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     1.208       3.652         sys_rst_n        
 CLMS_243_577/RS                                                           r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/RS

 Data arrival time                                                   3.652         Logic Levels: 0  
                                                                                   Logic: 0.103ns(7.857%), Route: 1.208ns(92.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.311       2.376         _N3169           
 CLMS_243_577/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[7]/opit_0_inv/CLK
 clock pessimism                                        -0.110       2.266                          
 clock uncertainty                                       0.050       2.316                          

 Removal time                                           -0.076       2.240                          

 Data required time                                                  2.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.240                          
 Data arrival time                                                   3.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.016
  Launch Clock Delay      :  2.366
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.301       2.366         _N3170           
 CLMA_189_384/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/CLK

 CLMA_189_384/CR0                  tco                   0.141       2.507 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/L5Q
                                   net (fanout=14)       0.487       2.994         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_177_366/RSCO                 td                    0.052       3.046 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.046         _N2261           
 CLMA_177_372/RSCO                 td                    0.049       3.095 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.095         _N2260           
 CLMA_177_378/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.095         Logic Levels: 2  
                                                                                   Logic: 0.242ns(33.196%), Route: 0.487ns(66.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.255       7.016         _N3170           
 CLMA_177_378/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.304       7.320                          
 clock uncertainty                                      -0.050       7.270                          

 Recovery time                                          -0.116       7.154                          

 Data required time                                                  7.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.154                          
 Data arrival time                                                   3.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.010
  Launch Clock Delay      :  2.368
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.303       2.368         _N3169           
 CLMS_243_529/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMS_243_529/CR3                  tco                   0.140       2.508 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=16)       0.444       2.952         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_219_510/RSCO                 td                    0.052       3.004 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.004         _N2265           
 CLMA_219_516/RSCO                 td                    0.049       3.053 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       3.053         _N2264           
 CLMA_219_522/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.053         Logic Levels: 2  
                                                                                   Logic: 0.241ns(35.182%), Route: 0.444ns(64.818%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.249       7.010         _N3169           
 CLMA_219_522/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.304       7.314                          
 clock uncertainty                                      -0.050       7.264                          

 Recovery time                                          -0.116       7.148                          

 Data required time                                                  7.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.148                          
 Data arrival time                                                   3.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.095                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[6]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.017
  Launch Clock Delay      :  2.366
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.301       2.366         _N3170           
 CLMA_189_384/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/CLK

 CLMA_189_384/CR0                  tco                   0.141       2.507 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/L5Q
                                   net (fanout=14)       0.487       2.994         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_177_366/RSCO                 td                    0.052       3.046 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.046         _N2261           
 CLMA_177_372/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[6]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.046         Logic Levels: 1  
                                                                                   Logic: 0.193ns(28.382%), Route: 0.487ns(71.618%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.256       7.017         _N3170           
 CLMA_177_372/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.304       7.321                          
 clock uncertainty                                      -0.050       7.271                          

 Recovery time                                          -0.116       7.155                          

 Data required time                                                  7.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.155                          
 Data arrival time                                                   3.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.367
  Launch Clock Delay      :  2.013
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.252       2.013         _N3170           
 CLMA_189_384/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/CLK

 CLMA_189_384/CR0                  tco                   0.123       2.136 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/L5Q
                                   net (fanout=14)       0.166       2.302         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_183_384/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.302         Logic Levels: 0  
                                                                                   Logic: 0.123ns(42.561%), Route: 0.166ns(57.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.302       2.367         _N3170           
 CLMA_183_384/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.304       2.063                          
 clock uncertainty                                       0.000       2.063                          

 Removal time                                           -0.038       2.025                          

 Data required time                                                  2.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.025                          
 Data arrival time                                                   2.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.370
  Launch Clock Delay      :  2.015
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.254       2.015         _N3169           
 CLMS_243_529/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMS_243_529/CR3                  tco                   0.122       2.137 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=16)       0.197       2.334         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_231_552/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   2.334         Logic Levels: 0  
                                                                                   Logic: 0.122ns(38.245%), Route: 0.197ns(61.755%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.305       2.370         _N3169           
 CLMA_231_552/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.304       2.066                          
 clock uncertainty                                       0.000       2.066                          

 Removal time                                           -0.038       2.028                          

 Data required time                                                  2.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.028                          
 Data arrival time                                                   2.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.369
  Launch Clock Delay      :  2.013
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.252       2.013         _N3170           
 CLMA_189_384/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/CLK

 CLMA_189_384/CR0                  tco                   0.123       2.136 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5Q/L5Q
                                   net (fanout=14)       0.243       2.379         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_177_379/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   2.379         Logic Levels: 0  
                                                                                   Logic: 0.123ns(33.607%), Route: 0.243ns(66.393%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.304       2.369         _N3170           
 CLMA_177_379/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.304       2.065                          
 clock uncertainty                                       0.000       2.065                          

 Removal time                                           -0.038       2.027                          

 Data required time                                                  2.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.027                          
 Data arrival time                                                   2.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.329
  Launch Clock Delay      :  2.783
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.206         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.233       2.439 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.344       2.783         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.125       2.908 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     0.698       3.606         sys_rst_n        
 CLMS_45_871/RSCO                  td                    0.052       3.658 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[5][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.658         _N48             
 CLMS_45_877/RSCO                  td                    0.049       3.707 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[9][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.707         _N47             
 CLMS_45_883/RSCO                  td                    0.049       3.756 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[9][6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.756         _N46             
 CLMS_45_889/RSCO                  td                    0.049       3.805 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[7][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.805         _N45             
 CLMS_45_895/RSCO                  td                    0.049       3.854 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[2][6]/opit_0_inv_L6Q/RSCO
                                   net (fanout=4)        0.000       3.854         _N44             
 CLMS_45_901/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.854         Logic Levels: 5  
                                                                                   Logic: 0.373ns(34.827%), Route: 0.698ns(65.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.292      22.329         _N3172           
 CLMS_45_901/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.297      22.626                          
 clock uncertainty                                      -0.150      22.476                          

 Recovery time                                          -0.116      22.360                          

 Data required time                                                 22.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.360                          
 Data arrival time                                                   3.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.506                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.329
  Launch Clock Delay      :  2.783
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.206         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.233       2.439 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.344       2.783         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.125       2.908 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     0.698       3.606         sys_rst_n        
 CLMS_45_871/RSCO                  td                    0.052       3.658 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[5][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.658         _N48             
 CLMS_45_877/RSCO                  td                    0.049       3.707 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[9][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.707         _N47             
 CLMS_45_883/RSCO                  td                    0.049       3.756 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[9][6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.756         _N46             
 CLMS_45_889/RSCO                  td                    0.049       3.805 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[7][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.805         _N45             
 CLMS_45_895/RSCO                  td                    0.049       3.854 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[2][6]/opit_0_inv_L6Q/RSCO
                                   net (fanout=4)        0.000       3.854         _N44             
 CLMS_45_901/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.854         Logic Levels: 5  
                                                                                   Logic: 0.373ns(34.827%), Route: 0.698ns(65.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.292      22.329         _N3172           
 CLMS_45_901/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.297      22.626                          
 clock uncertainty                                      -0.150      22.476                          

 Recovery time                                          -0.116      22.360                          

 Data required time                                                 22.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.360                          
 Data arrival time                                                   3.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.506                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.329
  Launch Clock Delay      :  2.783
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.206         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.233       2.439 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.344       2.783         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.125       2.908 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     0.698       3.606         sys_rst_n        
 CLMS_45_871/RSCO                  td                    0.052       3.658 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[5][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.658         _N48             
 CLMS_45_877/RSCO                  td                    0.049       3.707 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[9][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.707         _N47             
 CLMS_45_883/RSCO                  td                    0.049       3.756 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[9][6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.756         _N46             
 CLMS_45_889/RSCO                  td                    0.049       3.805 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[7][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.805         _N45             
 CLMS_45_895/RSCO                  td                    0.049       3.854 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[2][6]/opit_0_inv_L6Q/RSCO
                                   net (fanout=4)        0.000       3.854         _N44             
 CLMS_45_901/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.854         Logic Levels: 5  
                                                                                   Logic: 0.373ns(34.827%), Route: 0.698ns(65.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.292      22.329         _N3172           
 CLMS_45_901/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.297      22.626                          
 clock uncertainty                                      -0.150      22.476                          

 Recovery time                                          -0.116      22.360                          

 Data required time                                                 22.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.360                          
 Data arrival time                                                   3.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.506                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.773
  Launch Clock Delay      :  2.341
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336       1.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195       2.045 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.296       2.341         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.109       2.450 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     0.196       2.646         sys_rst_n        
 CLMA_33_912/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.646         Logic Levels: 0  
                                                                                   Logic: 0.109ns(35.738%), Route: 0.196ns(64.262%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.344       2.773         _N3172           
 CLMA_33_912/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.297       2.476                          
 clock uncertainty                                       0.000       2.476                          

 Removal time                                           -0.038       2.438                          

 Data required time                                                  2.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.438                          
 Data arrival time                                                   2.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.208                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[3]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.773
  Launch Clock Delay      :  2.341
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336       1.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195       2.045 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.296       2.341         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.109       2.450 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     0.196       2.646         sys_rst_n        
 CLMA_33_912/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[3]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.646         Logic Levels: 0  
                                                                                   Logic: 0.109ns(35.738%), Route: 0.196ns(64.262%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.344       2.773         _N3172           
 CLMA_33_912/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[3]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.297       2.476                          
 clock uncertainty                                       0.000       2.476                          

 Removal time                                           -0.038       2.438                          

 Data required time                                                  2.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.438                          
 Data arrival time                                                   2.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.208                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.773
  Launch Clock Delay      :  2.341
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336       1.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195       2.045 r       HCKBROUTE_853/CLKOUT
                                   net (fanout=50)       0.296       2.341         _N3171           
 CLMA_21_919/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_919/Q2                    tco                   0.109       2.450 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1770)     0.196       2.646         sys_rst_n        
 CLMA_33_912/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.646         Logic Levels: 0  
                                                                                   Logic: 0.109ns(35.738%), Route: 0.196ns(64.262%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_854/CLKOUT
                                   net (fanout=85)       0.344       2.773         _N3172           
 CLMA_33_912/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.297       2.476                          
 clock uncertainty                                       0.000       2.476                          

 Removal time                                           -0.038       2.438                          

 Data required time                                                  2.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.438                          
 Data arrival time                                                   2.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.999
  Launch Clock Delay      :  2.377
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.320       2.377         _N3174           
 CLMA_165_601/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_165_601/Q3                   tco                   0.125       2.502 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      0.988       3.490         u_CORES/u_debug_core_0/resetn
 CLMS_243_685/RSCO                 td                    0.052       3.542 r       u_CORES/u_debug_core_0/data_pipe[4][40]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.542         _N2181           
 CLMS_243_691/RSCO                 td                    0.049       3.591 r       u_CORES/u_debug_core_0/data_start/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.591         _N2180           
 CLMS_243_697/RSCO                 td                    0.049       3.640 r       u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.640         _N2179           
 CLMS_243_703/RSCO                 td                    0.049       3.689 r       u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.689         _N2178           
 CLMS_243_709/RSCO                 td                    0.049       3.738 r       u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.738         _N2177           
 CLMS_243_715/RSCO                 td                    0.049       3.787 r       u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.787         _N2176           
 CLMS_243_721/RSCO                 td                    0.049       3.836 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.836         _N2175           
 CLMS_243_727/RSCO                 td                    0.049       3.885 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[159]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=1)        0.000       3.885         _N2174           
 CLMS_243_733/RSCO                 td                    0.049       3.934 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[27]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.934         _N2173           
 CLMS_243_739/RSCO                 td                    0.049       3.983 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       3.983         _N2172           
 CLMS_243_745/RSCO                 td                    0.049       4.032 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.032         _N2171           
 CLMS_243_751/RSCO                 td                    0.049       4.081 r       u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.081         _N2170           
 CLMS_243_757/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/RS

 Data arrival time                                                   4.081         Logic Levels: 12 
                                                                                   Logic: 0.716ns(42.019%), Route: 0.988ns(57.981%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328    1001.564         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_855/CLKOUT
                                   net (fanout=1400)     0.240    1001.999         _N3173           
 CLMS_243_757/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.202                          
 clock uncertainty                                      -0.050    1002.152                          

 Recovery time                                          -0.116    1002.036                          

 Data required time                                               1002.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.036                          
 Data arrival time                                                   4.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.999
  Launch Clock Delay      :  2.377
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.320       2.377         _N3174           
 CLMA_165_601/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_165_601/Q3                   tco                   0.125       2.502 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      0.988       3.490         u_CORES/u_debug_core_0/resetn
 CLMS_243_685/RSCO                 td                    0.052       3.542 r       u_CORES/u_debug_core_0/data_pipe[4][40]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.542         _N2181           
 CLMS_243_691/RSCO                 td                    0.049       3.591 r       u_CORES/u_debug_core_0/data_start/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.591         _N2180           
 CLMS_243_697/RSCO                 td                    0.049       3.640 r       u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.640         _N2179           
 CLMS_243_703/RSCO                 td                    0.049       3.689 r       u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.689         _N2178           
 CLMS_243_709/RSCO                 td                    0.049       3.738 r       u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.738         _N2177           
 CLMS_243_715/RSCO                 td                    0.049       3.787 r       u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.787         _N2176           
 CLMS_243_721/RSCO                 td                    0.049       3.836 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.836         _N2175           
 CLMS_243_727/RSCO                 td                    0.049       3.885 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[159]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=1)        0.000       3.885         _N2174           
 CLMS_243_733/RSCO                 td                    0.049       3.934 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[27]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.934         _N2173           
 CLMS_243_739/RSCO                 td                    0.049       3.983 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       3.983         _N2172           
 CLMS_243_745/RSCO                 td                    0.049       4.032 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.032         _N2171           
 CLMS_243_751/RSCO                 td                    0.049       4.081 r       u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.081         _N2170           
 CLMS_243_757/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/RS

 Data arrival time                                                   4.081         Logic Levels: 12 
                                                                                   Logic: 0.716ns(42.019%), Route: 0.988ns(57.981%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328    1001.564         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_855/CLKOUT
                                   net (fanout=1400)     0.240    1001.999         _N3173           
 CLMS_243_757/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.202                          
 clock uncertainty                                      -0.050    1002.152                          

 Recovery time                                          -0.116    1002.036                          

 Data required time                                               1002.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.036                          
 Data arrival time                                                   4.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.999
  Launch Clock Delay      :  2.377
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.320       2.377         _N3174           
 CLMA_165_601/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_165_601/Q3                   tco                   0.125       2.502 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      0.988       3.490         u_CORES/u_debug_core_0/resetn
 CLMS_243_685/RSCO                 td                    0.052       3.542 r       u_CORES/u_debug_core_0/data_pipe[4][40]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.542         _N2181           
 CLMS_243_691/RSCO                 td                    0.049       3.591 r       u_CORES/u_debug_core_0/data_start/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.591         _N2180           
 CLMS_243_697/RSCO                 td                    0.049       3.640 r       u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.640         _N2179           
 CLMS_243_703/RSCO                 td                    0.049       3.689 r       u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.689         _N2178           
 CLMS_243_709/RSCO                 td                    0.049       3.738 r       u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.738         _N2177           
 CLMS_243_715/RSCO                 td                    0.049       3.787 r       u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.787         _N2176           
 CLMS_243_721/RSCO                 td                    0.049       3.836 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.836         _N2175           
 CLMS_243_727/RSCO                 td                    0.049       3.885 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[159]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=1)        0.000       3.885         _N2174           
 CLMS_243_733/RSCO                 td                    0.049       3.934 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[27]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.934         _N2173           
 CLMS_243_739/RSCO                 td                    0.049       3.983 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       3.983         _N2172           
 CLMS_243_745/RSCO                 td                    0.049       4.032 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.032         _N2171           
 CLMS_243_751/RSCO                 td                    0.049       4.081 r       u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.081         _N2170           
 CLMS_243_757/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/RS

 Data arrival time                                                   4.081         Logic Levels: 12 
                                                                                   Logic: 0.716ns(42.019%), Route: 0.988ns(57.981%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328    1001.564         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_855/CLKOUT
                                   net (fanout=1400)     0.240    1001.999         _N3173           
 CLMS_243_757/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.202                          
 clock uncertainty                                      -0.050    1002.152                          

 Recovery time                                          -0.116    1002.036                          

 Data required time                                               1002.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.036                          
 Data arrival time                                                   4.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[3]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.345
  Launch Clock Delay      :  2.003
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     501.559         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.249     502.003         _N3174           
 CLMS_183_481/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_183_481/Q0                   tco                   0.109     502.112 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=85)       0.161     502.273         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMS_189_475/RS                                                           f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 502.273         Logic Levels: 0  
                                                                                   Logic: 0.109ns(40.370%), Route: 0.161ns(59.630%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385     501.818         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.294     502.345         _N3174           
 CLMS_189_475/CLK                                                          f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297     502.048                          
 clock uncertainty                                       0.000     502.048                          

 Removal time                                           -0.038     502.010                          

 Data required time                                                502.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.010                          
 Data arrival time                                                 502.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.345
  Launch Clock Delay      :  2.003
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     501.559         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.249     502.003         _N3174           
 CLMS_183_481/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_183_481/Q0                   tco                   0.109     502.112 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=85)       0.161     502.273         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMS_189_475/RS                                                           f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 502.273         Logic Levels: 0  
                                                                                   Logic: 0.109ns(40.370%), Route: 0.161ns(59.630%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385     501.818         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.294     502.345         _N3174           
 CLMS_189_475/CLK                                                          f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297     502.048                          
 clock uncertainty                                       0.000     502.048                          

 Removal time                                           -0.038     502.010                          

 Data required time                                                502.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.010                          
 Data arrival time                                                 502.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[5]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.345
  Launch Clock Delay      :  2.003
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     501.559         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.249     502.003         _N3174           
 CLMS_183_481/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_183_481/Q0                   tco                   0.109     502.112 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=85)       0.161     502.273         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMS_189_475/RS                                                           f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[5]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 502.273         Logic Levels: 0  
                                                                                   Logic: 0.109ns(40.370%), Route: 0.161ns(59.630%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385     501.818         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_856/CLKOUT
                                   net (fanout=1163)     0.294     502.345         _N3174           
 CLMS_189_475/CLK                                                          f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297     502.048                          
 clock uncertainty                                       0.000     502.048                          

 Removal time                                           -0.038     502.010                          

 Data required time                                                502.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.010                          
 Data arrival time                                                 502.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws_B (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_852/CLKOUT
                                   net (fanout=100)      0.305       2.370         _N3169           
 CLMA_231_552/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_231_552/Q0                   tco                   0.125       2.495 f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.453       2.948         u_Top_Project/u_RGB_control_Top_B/ws_Send_24Bit
 CLMA_231_492/Y0                   td                    0.125       3.073 r       u_Top_Project/u_RGB_control_Top_B/current_state_2/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        1.368       4.441         nt_ws_B          
 IOLHR_16_258/DO_P                 td                    0.488       4.929 r       ws_B_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.929         ws_B_obuf/ntO    
 IOBD_0_258/PAD                    td                    1.954       6.883 r       ws_B_obuf/opit_0/O
                                   net (fanout=1)        0.116       6.999         ws_B             
 W25                                                                       r       ws_B (port)      

 Data arrival time                                                   6.999         Logic Levels: 3  
                                                                                   Logic: 2.692ns(58.155%), Route: 1.937ns(41.845%)
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_475/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_851/CLKOUT
                                   net (fanout=120)      0.304       2.369         _N3170           
 CLMA_177_379/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_177_379/Q0                   tco                   0.125       2.494 f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.446       2.940         u_Top_Project/u_RGB_control_Top_A/ws_Send_24Bit
 CLMA_207_408/Y2                   td                    0.123       3.063 r       u_Top_Project/u_RGB_control_Top_A/current_state_2/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        1.269       4.332         nt_ws            
 IOLHR_16_282/DO_P                 td                    0.488       4.820 r       ws_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.820         ws_obuf/ntO      
 IOBD_0_282/PAD                    td                    1.954       6.774 r       ws_obuf/opit_0/O 
                                   net (fanout=1)        0.119       6.893         ws               
 V26                                                                       r       ws (port)        

 Data arrival time                                                   6.893         Logic Levels: 3  
                                                                                   Logic: 2.690ns(59.461%), Route: 1.834ns(40.539%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.824         ntclkbufg_4      
 HCKB_213_514/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_857/CLKOUT
                                   net (fanout=2421)     0.341       2.398         _N3175           
 CLMA_21_630/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_630/Q3                    tco                   0.125       2.523 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=275)      1.989       4.512         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    0.488       5.000 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       5.000         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    1.546       6.546 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       6.667         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   6.667         Logic Levels: 2  
                                                                                   Logic: 2.159ns(50.574%), Route: 2.110ns(49.426%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.440       0.566 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.566         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.073       0.639 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.208       0.847         nt_rst_n         
 CLMA_21_919/RS                                                            f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   0.847         Logic Levels: 2  
                                                                                   Logic: 0.513ns(60.567%), Route: 0.334ns(39.433%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.440       0.566 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.566         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.073       0.639 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.208       0.847         nt_rst_n         
 CLMA_21_918/RS                                                            f       sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   0.847         Logic Levels: 2  
                                                                                   Logic: 0.513ns(60.567%), Route: 0.334ns(39.433%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : sys_reset_n_u0/syn_rst_n_d0/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.440       0.566 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.566         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.073       0.639 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.208       0.847         nt_rst_n         
 CLMA_21_919/RSCO                  td                    0.046       0.893 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       0.893         _N18             
 CLMA_21_925/RSCI                                                          r       sys_reset_n_u0/syn_rst_n_d0/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   0.893         Logic Levels: 3  
                                                                                   Logic: 0.559ns(62.598%), Route: 0.334ns(37.402%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 24.000 sec
Action report_timing: CPU time elapsed is 23.094 sec
Current time: Tue Nov  8 16:22:49 2022
Action report_timing: Peak memory pool usage is 1,135,812,608 bytes
Report timing is finished successfully.
