--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml unit.twx unit.ncd -o unit.twr unit.pcf -ucf
unit.ucf

Design file:              unit.ncd
Physical constraint file: unit.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
instructions<0> |    6.851(R)|   -1.678(R)|clk_BUFGP         |   0.000|
instructions<1> |    7.066(R)|   -1.218(R)|clk_BUFGP         |   0.000|
instructions<2> |    7.303(R)|   -2.368(R)|clk_BUFGP         |   0.000|
instructions<3> |    7.561(R)|   -2.575(R)|clk_BUFGP         |   0.000|
instructions<4> |    7.540(R)|   -0.447(R)|clk_BUFGP         |   0.000|
instructions<5> |    6.850(R)|   -1.575(R)|clk_BUFGP         |   0.000|
instructions<6> |    7.085(R)|   -1.763(R)|clk_BUFGP         |   0.000|
instructions<7> |    7.262(R)|   -1.905(R)|clk_BUFGP         |   0.000|
instructions<11>|    7.671(R)|   -0.877(R)|clk_BUFGP         |   0.000|
instructions<12>|    8.604(R)|   -2.025(R)|clk_BUFGP         |   0.000|
instructions<13>|    8.609(R)|   -1.327(R)|clk_BUFGP         |   0.000|
instructions<14>|    8.325(R)|   -0.062(R)|clk_BUFGP         |   0.000|
instructions<15>|    7.986(R)|   -0.679(R)|clk_BUFGP         |   0.000|
----------------+------------+------------+------------------+--------+

Clock clk0 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
light<2>    |    6.253(R)|clk0_BUFGP        |   0.000|
light<6>    |    6.245(R)|clk0_BUFGP        |   0.000|
light<7>    |    6.245(R)|clk0_BUFGP        |   0.000|
light<10>   |    6.236(R)|clk0_BUFGP        |   0.000|
light<11>   |    6.256(R)|clk0_BUFGP        |   0.000|
light<13>   |    6.246(R)|clk0_BUFGP        |   0.000|
light<14>   |    6.323(R)|clk0_BUFGP        |   0.000|
light<15>   |    6.278(R)|clk0_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock bZero_ctrl
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bZero_ctrl     |    1.474|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bZero_ctrl     |   13.751|         |         |         |
clk            |    8.339|         |         |         |
showCtrl       |    8.709|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock showCtrl
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
showCtrl       |    1.721|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jul 08 10:25:00 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4530 MB



