$date
    Thu Feb 11 20:30:03 2021
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module test_decoder $end
$var reg 16 ! out $end
$var reg 1 " en $end
$var reg 4 # inp $end
$scope module decoder_4bit0 $end
$var reg 1 " enable $end
$var reg 4 # inpu $end
$var reg 16 ! out $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
b0000000000000000 !
1"
b0000 #
$end
0"
#5
1"
#10
0"
b0001 #
#15
1"
b0000000000000010 !
#20
0"
b0010 #
b0000000000000000 !
#25
1"
b0000000000000100 !
#30
0"
b0011 #
b0000000000000000 !
#35
1"
b0000000000001000 !
#40
0"
b0100 #
b0000000000000000 !
#45
1"
b0000000000010000 !
#50
0"
b0101 #
b0000000000000000 !
#55
1"
b0000000000100000 !
#60
0"
b0110 #
b0000000000000000 !
#65
1"
b0000000001000000 !
#70
0"
b0111 #
b0000000000000000 !
#75
1"
b0000000010000000 !
#80
0"
b1000 #
b0000000000000000 !
#85
1"
b0000000100000000 !
#90
0"
b1001 #
b0000000000000000 !
#95
1"
b0000001000000000 !
#100
0"
b1010 #
b0000000000000000 !
#105
1"
b0000010000000000 !
#110
0"
b1011 #
b0000000000000000 !
#115
1"
b0000100000000000 !
#120
0"
b1100 #
b0000000000000000 !
#125
1"
b0001000000000000 !
#130
0"
b1101 #
b0000000000000000 !
#135
1"
b0010000000000000 !
#140
0"
b1110 #
b0000000000000000 !
#145
1"
b0100000000000000 !
#150
0"
b1111 #
b0000000000000000 !
#155
1"
b1000000000000000 !
#160
0"
b0000000000000000 !
#165
1"
b1000000000000000 !
#170
0"
b0000000000000000 !
#175
1"
b1000000000000000 !
#180
0"
b0000000000000000 !
#185
1"
b1000000000000000 !
#190
0"
b0000000000000000 !
#195
1"
b1000000000000000 !
#200
0"
b0000000000000000 !
