$date
	Tue Dec 04 22:35:30 2018
$end
$version
	ModelSim Version 10.1c
$end
$timescale
	1us
$end
$scope module counter_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var wire 1 # out [3] $end
$var wire 1 $ out [2] $end
$var wire 1 % out [1] $end
$var wire 1 & out [0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0&
0%
0$
0#
$end
#1
1!
#2
1"
0!
#3
1!
1&
#4
0!
#5
1!
0&
1%
#6
0!
#7
1!
1&
#8
0!
#9
1!
0&
0%
1$
#10
0!
#11
1!
1&
#12
0!
#13
1!
0&
1%
#14
0!
#15
1!
1&
#16
0!
#17
1!
0&
0%
0$
1#
#18
0!
#19
1!
1&
#20
$dumpoff
x!
x"
x&
x%
x$
x#
$end
