Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 10 17:20:19 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.346        0.000                      0                  126        0.155        0.000                      0                  126        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.346        0.000                      0                  126        0.155        0.000                      0                  126        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 U_BTN_Debounce_RUN_STOP/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Debounce_RUN_STOP/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.994ns (27.167%)  route 2.665ns (72.833%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.567     5.088    U_BTN_Debounce_RUN_STOP/CLK
    SLICE_X56Y12         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  U_BTN_Debounce_RUN_STOP/counter_reg[0]/Q
                         net (fo=3, routed)           1.275     6.882    U_BTN_Debounce_RUN_STOP/counter[0]
    SLICE_X56Y12         LUT5 (Prop_lut5_I0_O)        0.148     7.030 r  U_BTN_Debounce_RUN_STOP/counter[16]_i_3/O
                         net (fo=17, routed)          1.389     8.419    U_BTN_Debounce_RUN_STOP/counter[16]_i_3_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I1_O)        0.328     8.747 r  U_BTN_Debounce_RUN_STOP/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.747    U_BTN_Debounce_RUN_STOP/counter_0[4]
    SLICE_X54Y10         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.450    14.791    U_BTN_Debounce_RUN_STOP/CLK
    SLICE_X54Y10         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[4]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y10         FDCE (Setup_fdce_C_D)        0.077    15.093    U_BTN_Debounce_RUN_STOP/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 U_BTN_Debounce_RUN_STOP/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Debounce_RUN_STOP/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 0.994ns (27.189%)  route 2.662ns (72.811%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.567     5.088    U_BTN_Debounce_RUN_STOP/CLK
    SLICE_X56Y12         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  U_BTN_Debounce_RUN_STOP/counter_reg[0]/Q
                         net (fo=3, routed)           1.275     6.882    U_BTN_Debounce_RUN_STOP/counter[0]
    SLICE_X56Y12         LUT5 (Prop_lut5_I0_O)        0.148     7.030 r  U_BTN_Debounce_RUN_STOP/counter[16]_i_3/O
                         net (fo=17, routed)          1.386     8.416    U_BTN_Debounce_RUN_STOP/counter[16]_i_3_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I1_O)        0.328     8.744 r  U_BTN_Debounce_RUN_STOP/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.744    U_BTN_Debounce_RUN_STOP/counter_0[5]
    SLICE_X54Y10         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.450    14.791    U_BTN_Debounce_RUN_STOP/CLK
    SLICE_X54Y10         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[5]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y10         FDCE (Setup_fdce_C_D)        0.081    15.097    U_BTN_Debounce_RUN_STOP/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.580ns (17.883%)  route 2.663ns (82.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.563     5.084    U_Control_unit/CLK
    SLICE_X55Y16         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_Control_unit/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          1.534     7.074    U_Control_unit/state[0]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.198 r  U_Control_unit/r_counter[19]_i_1/O
                         net (fo=21, routed)          1.130     8.328    U_DP/U_Tick_100hz/E[0]
    SLICE_X57Y19         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.783    U_DP/U_Tick_100hz/CLK
    SLICE_X57Y19         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[17]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.803    U_DP/U_Tick_100hz/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.580ns (17.883%)  route 2.663ns (82.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.563     5.084    U_Control_unit/CLK
    SLICE_X55Y16         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_Control_unit/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          1.534     7.074    U_Control_unit/state[0]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.198 r  U_Control_unit/r_counter[19]_i_1/O
                         net (fo=21, routed)          1.130     8.328    U_DP/U_Tick_100hz/E[0]
    SLICE_X57Y19         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.783    U_DP/U_Tick_100hz/CLK
    SLICE_X57Y19         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[18]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.803    U_DP/U_Tick_100hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.580ns (17.883%)  route 2.663ns (82.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.563     5.084    U_Control_unit/CLK
    SLICE_X55Y16         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_Control_unit/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          1.534     7.074    U_Control_unit/state[0]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.198 r  U_Control_unit/r_counter[19]_i_1/O
                         net (fo=21, routed)          1.130     8.328    U_DP/U_Tick_100hz/E[0]
    SLICE_X57Y19         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.783    U_DP/U_Tick_100hz/CLK
    SLICE_X57Y19         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[19]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.803    U_DP/U_Tick_100hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.580ns (17.888%)  route 2.662ns (82.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.563     5.084    U_Control_unit/CLK
    SLICE_X55Y16         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_Control_unit/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          1.534     7.074    U_Control_unit/state[0]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.198 r  U_Control_unit/r_counter[19]_i_1/O
                         net (fo=21, routed)          1.129     8.327    U_DP/U_Tick_100hz/E[0]
    SLICE_X57Y17         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.445    14.786    U_DP/U_Tick_100hz/CLK
    SLICE_X57Y17         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[12]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.806    U_DP/U_Tick_100hz/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.580ns (17.888%)  route 2.662ns (82.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.563     5.084    U_Control_unit/CLK
    SLICE_X55Y16         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_Control_unit/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          1.534     7.074    U_Control_unit/state[0]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.198 r  U_Control_unit/r_counter[19]_i_1/O
                         net (fo=21, routed)          1.129     8.327    U_DP/U_Tick_100hz/E[0]
    SLICE_X57Y17         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.445    14.786    U_DP/U_Tick_100hz/CLK
    SLICE_X57Y17         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[7]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.806    U_DP/U_Tick_100hz/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.580ns (17.888%)  route 2.662ns (82.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.563     5.084    U_Control_unit/CLK
    SLICE_X55Y16         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_Control_unit/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          1.534     7.074    U_Control_unit/state[0]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.198 r  U_Control_unit/r_counter[19]_i_1/O
                         net (fo=21, routed)          1.129     8.327    U_DP/U_Tick_100hz/E[0]
    SLICE_X57Y17         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.445    14.786    U_DP/U_Tick_100hz/CLK
    SLICE_X57Y17         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[8]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.806    U_DP/U_Tick_100hz/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_tick_100hz_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.580ns (17.888%)  route 2.662ns (82.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.563     5.084    U_Control_unit/CLK
    SLICE_X55Y16         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_Control_unit/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          1.534     7.074    U_Control_unit/state[0]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.198 r  U_Control_unit/r_counter[19]_i_1/O
                         net (fo=21, routed)          1.129     8.327    U_DP/U_Tick_100hz/E[0]
    SLICE_X57Y17         FDCE                                         r  U_DP/U_Tick_100hz/r_tick_100hz_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.445    14.786    U_DP/U_Tick_100hz/CLK
    SLICE_X57Y17         FDCE                                         r  U_DP/U_Tick_100hz/r_tick_100hz_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.806    U_DP/U_Tick_100hz/r_tick_100hz_reg
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 2.109ns (60.465%)  route 1.379ns (39.535%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.630     5.151    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X62Y16         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.339    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[2]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    U_fnd_cntl/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.689 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__3/O[1]
                         net (fo=1, routed)           0.647     8.336    U_fnd_cntl/U_Clk_Divider/data0[18]
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.303     8.639 r  U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.639    U_fnd_cntl/U_Clk_Divider/r_counter[18]
    SLICE_X62Y19         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X62Y19         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDCE (Setup_fdce_C_D)        0.031    15.119    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  6.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.561     1.444    U_Control_unit/CLK
    SLICE_X55Y16         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_Control_unit/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.103     1.688    U_BTN_Debounce_RUN_STOP/state[0]
    SLICE_X54Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.733 r  U_BTN_Debounce_RUN_STOP/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.733    U_Control_unit/FSM_sequential_state_reg[1]_1
    SLICE_X54Y16         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.830     1.957    U_Control_unit/CLK
    SLICE_X54Y16         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X54Y16         FDCE (Hold_fdce_C_D)         0.121     1.578    U_Control_unit/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_DP/U_Count_sec/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_sec/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_DP/U_Count_sec/CLK
    SLICE_X61Y14         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_DP/U_Count_sec/counter_reg_reg[2]/Q
                         net (fo=10, routed)          0.112     1.726    U_DP/U_Count_sec/w_sec[2]
    SLICE_X60Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  U_DP/U_Count_sec/counter_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.771    U_DP/U_Count_sec/counter_reg[5]_i_2_n_0
    SLICE_X60Y14         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.986    U_DP/U_Count_sec/CLK
    SLICE_X60Y14         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X60Y14         FDCE (Hold_fdce_C_D)         0.121     1.607    U_DP/U_Count_sec/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_DP/U_Count_sec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_sec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.781%)  route 0.147ns (44.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_DP/U_Count_sec/CLK
    SLICE_X61Y14         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_DP/U_Count_sec/counter_reg_reg[3]/Q
                         net (fo=11, routed)          0.147     1.762    U_DP/U_Count_sec/w_sec[3]
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  U_DP/U_Count_sec/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.807    U_DP/U_Count_sec/counter_reg[4]_i_1_n_0
    SLICE_X60Y14         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.986    U_DP/U_Count_sec/CLK
    SLICE_X60Y14         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[4]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X60Y14         FDCE (Hold_fdce_C_D)         0.121     1.607    U_DP/U_Count_sec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Msec/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.255%)  route 0.133ns (41.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_DP/U_Count_Msec/CLK
    SLICE_X58Y15         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.133     1.747    U_DP/U_Count_Msec/Q[0]
    SLICE_X59Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.792 r  U_DP/U_Count_Msec/counter_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.792    U_DP/U_Count_Msec/counter_reg[3]_i_1__0_n_0
    SLICE_X59Y15         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.985    U_DP/U_Count_Msec/CLK
    SLICE_X59Y15         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[3]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X59Y15         FDCE (Hold_fdce_C_D)         0.092     1.578    U_DP/U_Count_Msec/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_DP/U_Count_sec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_sec/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.801%)  route 0.119ns (36.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_DP/U_Count_sec/CLK
    SLICE_X60Y14         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.164     1.637 f  U_DP/U_Count_sec/counter_reg_reg[5]/Q
                         net (fo=11, routed)          0.119     1.756    U_DP/U_Count_sec/w_sec[5]
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  U_DP/U_Count_sec/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    U_DP/U_Count_sec/counter_reg[2]_i_1_n_0
    SLICE_X61Y14         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.986    U_DP/U_Count_sec/CLK
    SLICE_X61Y14         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X61Y14         FDCE (Hold_fdce_C_D)         0.092     1.578    U_DP/U_Count_sec/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_DP/U_Count_sec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_sec/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.606%)  route 0.120ns (36.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_DP/U_Count_sec/CLK
    SLICE_X60Y14         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.164     1.637 f  U_DP/U_Count_sec/counter_reg_reg[5]/Q
                         net (fo=11, routed)          0.120     1.757    U_DP/U_Count_sec/w_sec[5]
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  U_DP/U_Count_sec/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_DP/U_Count_sec/counter_reg[3]_i_1_n_0
    SLICE_X61Y14         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.986    U_DP/U_Count_sec/CLK
    SLICE_X61Y14         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[3]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X61Y14         FDCE (Hold_fdce_C_D)         0.091     1.577    U_DP/U_Count_sec/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Msec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.133%)  route 0.151ns (44.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_DP/U_Count_Msec/CLK
    SLICE_X59Y15         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=14, routed)          0.151     1.765    U_DP/U_Count_Msec/w_msec[3]
    SLICE_X61Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  U_DP/U_Count_Msec/counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    U_DP/U_Count_Msec/counter_reg[4]_i_1__0_n_0
    SLICE_X61Y15         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.985    U_DP/U_Count_Msec/CLK
    SLICE_X61Y15         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[4]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X61Y15         FDCE (Hold_fdce_C_D)         0.091     1.578    U_DP/U_Count_Msec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Msec/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.070%)  route 0.185ns (49.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_DP/U_Count_Msec/CLK
    SLICE_X59Y15         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=14, routed)          0.185     1.800    U_DP/U_Count_Msec/w_msec[3]
    SLICE_X60Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  U_DP/U_Count_Msec/counter_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.845    U_DP/U_Count_Msec/counter_reg[6]_i_2_n_0
    SLICE_X60Y15         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.985    U_DP/U_Count_Msec/CLK
    SLICE_X60Y15         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[6]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X60Y15         FDCE (Hold_fdce_C_D)         0.120     1.607    U_DP/U_Count_Msec/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_DP/U_Tick_100hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.564     1.447    U_DP/U_Tick_100hz/CLK
    SLICE_X57Y15         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U_DP/U_Tick_100hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.755    U_DP/U_Tick_100hz/r_counter[0]
    SLICE_X57Y15         LUT1 (Prop_lut1_I0_O)        0.042     1.797 r  U_DP/U_Tick_100hz/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.797    U_DP/U_Tick_100hz/r_counter_0[0]
    SLICE_X57Y15         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.831     1.958    U_DP/U_Tick_100hz/CLK
    SLICE_X57Y15         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X57Y15         FDCE (Hold_fdce_C_D)         0.105     1.552    U_DP/U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_BTN_Debounce_CLEAR/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Debounce_CLEAR/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.445    U_BTN_Debounce_CLEAR/CLK
    SLICE_X50Y13         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_BTN_Debounce_CLEAR/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.784    U_BTN_Debounce_CLEAR/counter_reg_n_0_[0]
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.043     1.827 r  U_BTN_Debounce_CLEAR/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    U_BTN_Debounce_CLEAR/counter[0]
    SLICE_X50Y13         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.832     1.959    U_BTN_Debounce_CLEAR/CLK
    SLICE_X50Y13         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y13         FDCE (Hold_fdce_C_D)         0.133     1.578    U_BTN_Debounce_CLEAR/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y13   U_BTN_Debounce_CLEAR/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   U_BTN_Debounce_CLEAR/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y13   U_BTN_Debounce_CLEAR/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   U_BTN_Debounce_CLEAR/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   U_BTN_Debounce_CLEAR/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y14   U_BTN_Debounce_CLEAR/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y15   U_BTN_Debounce_CLEAR/counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y15   U_BTN_Debounce_CLEAR/counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y16   U_BTN_Debounce_CLEAR/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   U_BTN_Debounce_CLEAR/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U_BTN_Debounce_CLEAR/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   U_BTN_Debounce_CLEAR/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U_BTN_Debounce_CLEAR/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U_BTN_Debounce_CLEAR/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   U_BTN_Debounce_CLEAR/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   U_BTN_Debounce_CLEAR/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_DP/U_Tick_100hz/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_DP/U_Tick_100hz/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_DP/U_Tick_100hz/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y10   U_BTN_Debounce_RUN_STOP/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y10   U_BTN_Debounce_RUN_STOP/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_BTN_Debounce_RUN_STOP/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_BTN_Debounce_RUN_STOP/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_BTN_Debounce_RUN_STOP/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U_BTN_Debounce_RUN_STOP/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U_BTN_Debounce_RUN_STOP/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U_BTN_Debounce_RUN_STOP/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   U_DP/U_Count_Msec/counter_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   U_DP/U_Count_Msec/counter_reg_reg[0]/C



