@misc{https://doi.org/10.48550/arxiv.2204.10378,
  doi = {10.48550/ARXIV.2204.10378},
  
  url = {https://arxiv.org/abs/2204.10378},
  
  author = {Patel, Minesh and Shahroodi, Taha and Manglik, Aditya and Yaglikci, A. Giray and Olgun, Ataberk and Luo, Haocong and Mutlu, Onur},
  
  keywords = {Hardware Architecture (cs.AR), FOS: Computer and information sciences, FOS: Computer and information sciences},
  
  title = {A Case for Transparent Reliability in DRAM Systems},
  
  publisher = {arXiv},
  
  year = {2022},
  
  copyright = {Creative Commons Attribution 4.0 International}
}
