// Seed: 3460643499
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  assign module_1.id_9 = 0;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output logic id_2,
    output logic id_3,
    input tri1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    input supply0 id_8
    , id_12,
    output logic id_9,
    output wor id_10
);
  always @(-1) begin : LABEL_0
    if (1) id_2 <= id_4 - id_4;
    id_2 <= ~id_12;
    id_9 <= id_4;
    id_3 = id_12;
  end
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
