{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690138227041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690138227046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 23 15:50:26 2023 " "Processing started: Sun Jul 23 15:50:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690138227046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138227046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PIPELINE -c PIPELINE " "Command: quartus_map --read_settings_files=on --write_settings_files=off PIPELINE -c PIPELINE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138227046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690138227375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690138227375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE-behavioral " "Found design unit 1: PIPELINE-behavioral" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235362 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE " "Found entity 1: PIPELINE" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file x_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X_REG-main " "Found design unit 1: X_REG-main" {  } { { "X_REG.vhd" "" { Text "D:/projects/Pipeline_RISCV/X_REG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235364 ""} { "Info" "ISGN_ENTITY_NAME" "1 X_REG " "Found entity 1: X_REG" {  } { { "X_REG.vhd" "" { Text "D:/projects/Pipeline_RISCV/X_REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-a " "Found design unit 1: genImm32-a" {  } { { "genImm32.vhd" "" { Text "D:/projects/Pipeline_RISCV/genImm32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235366 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "genImm32.vhd" "" { Text "D:/projects/Pipeline_RISCV/genImm32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline_RISCV/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235367 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline_RISCV/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MD-Behavioral " "Found design unit 1: MD-Behavioral" {  } { { "MD.vhd" "" { Text "D:/projects/Pipeline_RISCV/MD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235369 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD " "Found entity 1: MD" {  } { { "MD.vhd" "" { Text "D:/projects/Pipeline_RISCV/MD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MI-Behavioral " "Found design unit 1: MI-Behavioral" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline_RISCV/MI.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235371 ""} { "Info" "ISGN_ENTITY_NAME" "1 MI " "Found entity 1: MI" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline_RISCV/MI.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21-Behavioral " "Found design unit 1: Mux21-Behavioral" {  } { { "Mux21.vhd" "" { Text "D:/projects/Pipeline_RISCV/Mux21.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235372 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "Mux21.vhd" "" { Text "D:/projects/Pipeline_RISCV/Mux21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-behavioral " "Found design unit 1: Controle-behavioral" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235374 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "ULA.vhd" "" { Text "D:/projects/Pipeline_RISCV/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235376 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/projects/Pipeline_RISCV/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE_TB-behavior " "Found design unit 1: PIPELINE_TB-behavior" {  } { { "PIPELINE_TB.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235377 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE_TB " "Found entity 1: PIPELINE_TB" {  } { { "PIPELINE_TB.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador8bits-Behavioral " "Found design unit 1: Somador8bits-Behavioral" {  } { { "Somador8bits.vhd" "" { Text "D:/projects/Pipeline_RISCV/Somador8bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235379 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador8bits " "Found entity 1: Somador8bits" {  } { { "Somador8bits.vhd" "" { Text "D:/projects/Pipeline_RISCV/Somador8bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21PC-Behavioral " "Found design unit 1: Mux21PC-Behavioral" {  } { { "Mux21PC.vhd" "" { Text "D:/projects/Pipeline_RISCV/Mux21PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235381 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21PC " "Found entity 1: Mux21PC" {  } { { "Mux21PC.vhd" "" { Text "D:/projects/Pipeline_RISCV/Mux21PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235381 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PIPELINE " "Elaborating entity \"PIPELINE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690138235421 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead_md PIPELINE.vhd(118) " "Verilog HDL or VHDL warning at PIPELINE.vhd(118): object \"MemRead_md\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWrite_md PIPELINE.vhd(118) " "Verilog HDL or VHDL warning at PIPELINE.vhd(118): object \"MemWrite_md\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUSrc_WB PIPELINE.vhd(122) " "Verilog HDL or VHDL warning at PIPELINE.vhd(122): object \"ALUSrc_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Branch_WB PIPELINE.vhd(122) " "Verilog HDL or VHDL warning at PIPELINE.vhd(122): object \"Branch_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead_WB PIPELINE.vhd(122) " "Verilog HDL or VHDL warning at PIPELINE.vhd(122): object \"MemRead_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWrite_WB PIPELINE.vhd(122) " "Verilog HDL or VHDL warning at PIPELINE.vhd(122): object \"MemWrite_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIM PIPELINE.vhd(123) " "Verilog HDL or VHDL warning at PIPELINE.vhd(123): object \"FIM\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FETCH PIPELINE.vhd(118) " "VHDL Signal Declaration warning at PIPELINE.vhd(118): used implicit default value for signal \"FETCH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WB PIPELINE.vhd(118) " "VHDL Signal Declaration warning at PIPELINE.vhd(118): used implicit default value for signal \"WB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_ula_WB PIPELINE.vhd(126) " "Verilog HDL or VHDL warning at PIPELINE.vhd(126): object \"opcode_ula_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data PIPELINE.vhd(127) " "VHDL Signal Declaration warning at PIPELINE.vhd(127): used implicit default value for signal \"data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output3 PIPELINE.vhd(127) " "Verilog HDL or VHDL warning at PIPELINE.vhd(127): object \"output3\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_initial PIPELINE.vhd(128) " "Verilog HDL or VHDL warning at PIPELINE.vhd(128): object \"pc_initial\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data03 PIPELINE.vhd(127) " "Using initial value X (don't care) for net \"data03\" at PIPELINE.vhd(127)" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 127 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data13 PIPELINE.vhd(127) " "Using initial value X (don't care) for net \"data13\" at PIPELINE.vhd(127)" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 127 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data0 PIPELINE.vhd(128) " "Using initial value X (don't care) for net \"data0\" at PIPELINE.vhd(128)" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 128 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "pc_mem_in PIPELINE.vhd(128) " "Using initial value X (don't care) for net \"pc_mem_in\" at PIPELINE.vhd(128)" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 128 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "pc_out_D PIPELINE.vhd(128) " "Using initial value X (don't care) for net \"pc_out_D\" at PIPELINE.vhd(128)" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 128 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sel3 PIPELINE.vhd(123) " "Using initial value X (don't care) for net \"sel3\" at PIPELINE.vhd(123)" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 123 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DECODE PIPELINE.vhd(124) " "Using initial value X (don't care) for net \"DECODE\" at PIPELINE.vhd(124)" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 124 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235424 "|PIPELINE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:Controle_inst " "Elaborating entity \"Controle\" for hierarchy \"Controle:Controle_inst\"" {  } { { "PIPELINE.vhd" "Controle_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690138235425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp Controle.vhd(15) " "Verilog HDL or VHDL warning at Controle.vhd(15): object \"ALUOp\" assigned a value but never read" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690138235426 "|PIPELINE|Controle:Controle_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem2Reg Controle.vhd(20) " "VHDL Process Statement warning at Controle.vhd(20): inferring latch(es) for signal or variable \"Mem2Reg\", which holds its previous value in one or more paths through the process" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1690138235426 "|PIPELINE|Controle:Controle_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem2Reg Controle.vhd(20) " "Inferred latch for \"Mem2Reg\" at Controle.vhd(20)" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235426 "|PIPELINE|Controle:Controle_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"PC:PC_inst\"" {  } { { "PIPELINE.vhd" "PC_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690138235426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MI MI:MI_inst " "Elaborating entity \"MI\" for hierarchy \"MI:MI_inst\"" {  } { { "PIPELINE.vhd" "MI_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690138235427 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_initial MI.vhd(13) " "VHDL Signal Declaration warning at MI.vhd(13): used implicit default value for signal \"pc_initial\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline_RISCV/MI.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690138235428 "|PIPELINE|MI:MI_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "end_of_file MI.vhd(25) " "VHDL Process Statement warning at MI.vhd(25): inferring latch(es) for signal or variable \"end_of_file\", which holds its previous value in one or more paths through the process" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline_RISCV/MI.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1690138235428 "|PIPELINE|MI:MI_inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "instruction_mem MI.vhd(21) " "Using initial value X (don't care) for net \"instruction_mem\" at MI.vhd(21)" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline_RISCV/MI.vhd" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235428 "|PIPELINE|MI:MI_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "end_of_file MI.vhd(44) " "Inferred latch for \"end_of_file\" at MI.vhd(44)" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline_RISCV/MI.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235428 "|PIPELINE|MI:MI_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador8bits Somador8bits:SUM1_inst " "Elaborating entity \"Somador8bits\" for hierarchy \"Somador8bits:SUM1_inst\"" {  } { { "PIPELINE.vhd" "SUM1_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690138235429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21PC Mux21PC:MUX1_inst " "Elaborating entity \"Mux21PC\" for hierarchy \"Mux21PC:MUX1_inst\"" {  } { { "PIPELINE.vhd" "MUX1_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690138235430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 Mux21:MUX2_inst " "Elaborating entity \"Mux21\" for hierarchy \"Mux21:MUX2_inst\"" {  } { { "PIPELINE.vhd" "MUX2_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690138235431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA_inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA_inst\"" {  } { { "PIPELINE.vhd" "ULA_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690138235432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genImm32 genImm32:IMM_inst " "Elaborating entity \"genImm32\" for hierarchy \"genImm32:IMM_inst\"" {  } { { "PIPELINE.vhd" "IMM_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690138235434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_REG X_REG:X_REG_inst " "Elaborating entity \"X_REG\" for hierarchy \"X_REG:X_REG_inst\"" {  } { { "PIPELINE.vhd" "X_REG_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690138235436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690138235474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690138235475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1 " "Instantiated megafunction \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690138235475 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690138235475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690138235521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138235521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u2n1 X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated " "Elaborating entity \"altsyncram_u2n1\" for hierarchy \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690138235521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD MD:MD_inst " "Elaborating entity \"MD\" for hierarchy \"MD:MD_inst\"" {  } { { "PIPELINE.vhd" "MD_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690138235535 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "end_of_file MD.vhd(39) " "VHDL Process Statement warning at MD.vhd(39): inferring latch(es) for signal or variable \"end_of_file\", which holds its previous value in one or more paths through the process" {  } { { "MD.vhd" "" { Text "D:/projects/Pipeline_RISCV/MD.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1690138235562 "|PIPELINE|MD:MD_inst"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[0\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[1\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[2\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[3\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[4\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[5\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[6\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[7\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[8\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[9\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[10\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[11\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[12\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[13\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[14\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[15\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[16\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[17\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[18\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[19\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[20\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[21\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[22\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[23\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[24\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[25\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[26\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[27\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 793 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[28\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[29\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[30\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[31\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[0\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[1\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[2\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[3\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[4\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[5\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[6\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[7\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[8\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[9\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[10\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[11\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[12\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[13\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[14\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[15\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[16\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[17\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[18\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[19\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[20\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[21\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[22\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[23\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[24\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[25\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[26\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[27\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 793 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[28\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[29\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[30\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[31\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138235951 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1690138235951 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1690138235951 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690138236297 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690138236405 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690138236405 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138236507 "|PIPELINE|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690138236507 "|PIPELINE|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1690138236507 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690138236507 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690138236507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690138236507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690138236536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 23 15:50:36 2023 " "Processing ended: Sun Jul 23 15:50:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690138236536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690138236536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690138236536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690138236536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1690138261340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690138261345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 23 15:50:59 2023 " "Processing started: Sun Jul 23 15:50:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690138261345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1690138261345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PIPELINE -c PIPELINE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PIPELINE -c PIPELINE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1690138261345 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1690138262708 ""}
{ "Info" "0" "" "Project  = PIPELINE" {  } {  } 0 0 "Project  = PIPELINE" 0 0 "Fitter" 0 0 1690138262738 ""}
{ "Info" "0" "" "Revision = PIPELINE" {  } {  } 0 0 "Revision = PIPELINE" 0 0 "Fitter" 0 0 1690138262745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1690138262909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1690138262909 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PIPELINE 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"PIPELINE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1690138263014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690138263092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690138263092 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1690138264012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1690138264546 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1690138265936 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1690138266296 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1690138274376 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690138274430 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1690138274689 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690138274698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690138274698 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1690138274698 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1690138274699 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1690138274700 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1690138274700 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1690138274700 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1690138274700 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690138274775 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PIPELINE.sdc " "Synopsys Design Constraints File file not found: 'PIPELINE.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1690138281932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1690138281956 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1690138281956 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1690138281965 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1690138281966 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1690138281966 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1690138282012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1690138282152 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1690138282592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690138285584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1690138287410 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1690138287874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690138287874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1690138289092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "D:/projects/Pipeline_RISCV/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1690138293536 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1690138293535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1690138293755 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1690138293755 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1690138293755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690138293759 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1690138296677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690138296768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690138297353 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690138297353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690138297997 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690138299474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/projects/Pipeline_RISCV/output_files/PIPELINE.fit.smsg " "Generated suppressed messages file D:/projects/Pipeline_RISCV/output_files/PIPELINE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1690138300168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7416 " "Peak virtual memory: 7416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690138300870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 23 15:51:40 2023 " "Processing ended: Sun Jul 23 15:51:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690138300870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690138300870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690138300870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1690138300870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1690138303796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690138303801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 23 15:51:43 2023 " "Processing started: Sun Jul 23 15:51:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690138303801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1690138303801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PIPELINE -c PIPELINE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PIPELINE -c PIPELINE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1690138303801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1690138304416 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1690138314017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690138314803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 23 15:51:54 2023 " "Processing ended: Sun Jul 23 15:51:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690138314803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690138314803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690138314803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1690138314803 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1690138315592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1690138316440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690138316445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 23 15:51:55 2023 " "Processing started: Sun Jul 23 15:51:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690138316445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1690138316445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PIPELINE -c PIPELINE " "Command: quartus_sta PIPELINE -c PIPELINE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1690138316445 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1690138316532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1690138317099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1690138317099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690138317143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690138317143 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PIPELINE.sdc " "Synopsys Design Constraints File file not found: 'PIPELINE.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1690138317990 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690138317990 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1690138317990 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1690138317990 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1690138317990 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1690138317990 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1690138318003 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1690138318071 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1690138318073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138318074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138318096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138318098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138318130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138318132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138318142 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1690138318146 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1690138318195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1690138319448 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690138319506 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1690138319506 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1690138319506 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1690138319507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138319507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138319527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138319530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138319537 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138319538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138319545 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1690138319547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1690138319870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1690138320457 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690138320483 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1690138320483 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1690138320483 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1690138320483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138320485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138320491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138320493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138320499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138320502 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1690138320508 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690138320657 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1690138320658 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1690138320658 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1690138320658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138320660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138320668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138320670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138320678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690138320679 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690138321245 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690138321245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5221 " "Peak virtual memory: 5221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690138321283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 23 15:52:01 2023 " "Processing ended: Sun Jul 23 15:52:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690138321283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690138321283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690138321283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1690138321283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1690138322650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690138322655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 23 15:52:02 2023 " "Processing started: Sun Jul 23 15:52:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690138322655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1690138322655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PIPELINE -c PIPELINE " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PIPELINE -c PIPELINE" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1690138322655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1690138323417 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1690138323482 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PIPELINE.vho D:/projects/Pipeline_RISCV/simulation/modelsim/ simulation " "Generated file PIPELINE.vho in folder \"D:/projects/Pipeline_RISCV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1690138323754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690138323795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 23 15:52:03 2023 " "Processing ended: Sun Jul 23 15:52:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690138323795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690138323795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690138323795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1690138323795 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 111 s " "Quartus Prime Full Compilation was successful. 0 errors, 111 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1690138324446 ""}
