<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pcie.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_5c9827f39abcc28a92e5a02429a0e390.html">ip</a></li><li class="navelem"><a class="el" href="dir_ed09a6ad34d9edd18003e05c63c8918c.html">pcie</a></li><li class="navelem"><a class="el" href="dir_28ce53ea4ef9185f667d34271df32a75.html">V1</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">pcie.h File Reference<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___p_c_i_e.html">PCIe</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the prototypes of the APIs present in the device abstraction layer file of PCIe. This also contains some related macros.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;ti/csl/cslr_pcie.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_location_params.html">pcieLocationParams</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Structure defines the PCIe configuration parameters.  <a href="structpcie_location_params.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_atu_region_params.html">pcieAtuRegionParams</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Structure defines the ATU region parameters.  <a href="structpcie_atu_region_params.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_bar_params.html">pcieBarParams</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This structure defines BAR parameters.  <a href="structpcie_bar_params.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_msi_mailbox_params.html">pcieMsiMailboxParams</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This structure defines MSI(Message signaled interrupt) parameters.  <a href="structpcie_msi_mailbox_params.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_msi_ctrl_params.html">pcieMsiCtrlParams</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This structure defines MSI(Message signaled interrupt) Ctrl params.  <a href="structpcie_msi_ctrl_params.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcie_traffic_ctrl_params.html">pcieTrafficCtrlParams</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe traffic control parameter structure.  <a href="structpcie_traffic_ctrl_params.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7071000043094fa7bf470e7965fbb54d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7071000043094fa7bf470e7965fbb54d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga7071000043094fa7bf470e7965fbb54d">PCIECTRL_TI_CONF_IRQSTATUS_RAW_MAIN_ALL</a></td></tr>
<tr class="memdesc:ga7071000043094fa7bf470e7965fbb54d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro containing mask of all the main interrupts. This macro can be passed to interrupt control API's to enable or disable all the main interrupts at a time. <br /></td></tr>
<tr class="separator:ga7071000043094fa7bf470e7965fbb54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2773ec48855bc725b71a8db24f093f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa2773ec48855bc725b71a8db24f093f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gafa2773ec48855bc725b71a8db24f093f">PCIECTRL_TI_CONF_IRQSTATUS_RAW_MSI_ALL</a></td></tr>
<tr class="memdesc:gafa2773ec48855bc725b71a8db24f093f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro containing mask of all the MSI interrupts. This macro can be passed to MSI interrupt control API's to enable or disable all the MSI interrupts at a time. <br /></td></tr>
<tr class="separator:gafa2773ec48855bc725b71a8db24f093f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5c11b9b54f4e2e88eb9c8130aac864d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c11b9b54f4e2e88eb9c8130aac864d9"></a>
typedef enum <a class="el" href="group___c_s_l___p_c_i_e.html#gac597f28b80c0df052c73a21de81f5ff9">pcieDeviceType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga5c11b9b54f4e2e88eb9c8130aac864d9">pcieDeviceType_t</a></td></tr>
<tr class="memdesc:ga5c11b9b54f4e2e88eb9c8130aac864d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to select the PCIe Device type. <br /></td></tr>
<tr class="separator:ga5c11b9b54f4e2e88eb9c8130aac864d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9965f0ba063598c0be5db4bd2826f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe9965f0ba063598c0be5db4bd2826f4"></a>
typedef enum <a class="el" href="group___c_s_l___p_c_i_e.html#gaf9940dc4a16f60c98232638b15e6584a">pcieLocation</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gabe9965f0ba063598c0be5db4bd2826f4">pcieLocation_t</a></td></tr>
<tr class="memdesc:gabe9965f0ba063598c0be5db4bd2826f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum is used to select local or remote PCIe configuration. <br /></td></tr>
<tr class="separator:gabe9965f0ba063598c0be5db4bd2826f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95c1162f3c067c4a99fccf2d70deeb0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab95c1162f3c067c4a99fccf2d70deeb0"></a>
typedef enum <a class="el" href="group___c_s_l___p_c_i_e.html#ga1f97dd510243df6958f403471cc0f3b5">pcieLinkSpeed</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gab95c1162f3c067c4a99fccf2d70deeb0">pcieLinkSpeed_t</a></td></tr>
<tr class="memdesc:gab95c1162f3c067c4a99fccf2d70deeb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to set maximum PCIe Link speed(2.5Gbps or 5Gbps). <br /></td></tr>
<tr class="separator:gab95c1162f3c067c4a99fccf2d70deeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ce57b2a5dc3df5f81733c45778d8150"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ce57b2a5dc3df5f81733c45778d8150"></a>
typedef enum <a class="el" href="group___c_s_l___p_c_i_e.html#gac1768675d4b7445d970c5754a18c7bc1">pcieMainIntrFlag</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga5ce57b2a5dc3df5f81733c45778d8150">pcieMainIntrFlag_t</a></td></tr>
<tr class="memdesc:ga5ce57b2a5dc3df5f81733c45778d8150"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe Main interrupt flags. <br /></td></tr>
<tr class="separator:ga5ce57b2a5dc3df5f81733c45778d8150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21645b4de7dad19ac47e0bec7d27dc06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21645b4de7dad19ac47e0bec7d27dc06"></a>
typedef enum <a class="el" href="group___c_s_l___p_c_i_e.html#ga9da3c67e3772e16a186a65493bf23d4c">pcieMsiIntrFlag</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga21645b4de7dad19ac47e0bec7d27dc06">pcieMsiIntrFlag_t</a></td></tr>
<tr class="memdesc:ga21645b4de7dad19ac47e0bec7d27dc06"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe MSI(Message signaled interrupt) interrupt flags. <br /></td></tr>
<tr class="separator:ga21645b4de7dad19ac47e0bec7d27dc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b010d8475b090fa7ad64130722cda3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3b010d8475b090fa7ad64130722cda3"></a>
typedef enum <a class="el" href="group___c_s_l___p_c_i_e.html#ga91547087fc32103d922d6d390de94078">pcieLtssmState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gac3b010d8475b090fa7ad64130722cda3">pcieLtssmState_t</a></td></tr>
<tr class="memdesc:gac3b010d8475b090fa7ad64130722cda3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe LTSSM(link training and status state machine) states. <br /></td></tr>
<tr class="separator:gac3b010d8475b090fa7ad64130722cda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7caa76e8b3bc60b34c4fd3c899f69195"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7caa76e8b3bc60b34c4fd3c899f69195"></a>
typedef enum <a class="el" href="group___c_s_l___p_c_i_e.html#ga8caff9c011b1c8c1def7370b5b1d5702">pcieMsiIntrType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga7caa76e8b3bc60b34c4fd3c899f69195">pcieMsiIntrType_t</a></td></tr>
<tr class="memdesc:ga7caa76e8b3bc60b34c4fd3c899f69195"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to select whether to generate MSI(Message Signaled interrupt) by hardware or software method. <br /></td></tr>
<tr class="separator:ga7caa76e8b3bc60b34c4fd3c899f69195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0bd1bfc81c86b91a3a5e482808290b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0bd1bfc81c86b91a3a5e482808290b5"></a>
typedef enum <a class="el" href="group___c_s_l___p_c_i_e.html#ga40e55dca828b92f07f8f0e935b1ee38e">pcieLegacyIntr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gad0bd1bfc81c86b91a3a5e482808290b5">pcieLegacyIntr_t</a></td></tr>
<tr class="memdesc:gad0bd1bfc81c86b91a3a5e482808290b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to select assertion or de-assertion of Legacy interrupt. <br /></td></tr>
<tr class="separator:gad0bd1bfc81c86b91a3a5e482808290b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44266e0dea01ab2b55c6305ab954ab2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf44266e0dea01ab2b55c6305ab954ab2"></a>
typedef enum <a class="el" href="group___c_s_l___p_c_i_e.html#gace7fc5f6335e3410f9cd2a462438844a">pcieAtuRegionDir</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gaf44266e0dea01ab2b55c6305ab954ab2">pcieAtuRegionDir_t</a></td></tr>
<tr class="memdesc:gaf44266e0dea01ab2b55c6305ab954ab2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to select PCIe ATU(Address translation unit) region direction(Inbound or Outbound). This enum is used while configuring inbound or outbound region. <br /></td></tr>
<tr class="separator:gaf44266e0dea01ab2b55c6305ab954ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga956c71825b7ab517220fa9bc885b290b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga956c71825b7ab517220fa9bc885b290b"></a>
typedef enum <a class="el" href="group___c_s_l___p_c_i_e.html#gaac5ae09ac1b7545840281ebeaccca841">pcieTlpType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga956c71825b7ab517220fa9bc885b290b">pcieTlpType_t</a></td></tr>
<tr class="memdesc:ga956c71825b7ab517220fa9bc885b290b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum is used to select PCIe TLP(Transaction layer packet) type while configuring inbound or outbound region. <br /></td></tr>
<tr class="separator:ga956c71825b7ab517220fa9bc885b290b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ee8aba0f33384b4f358cf1ef2a1c0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39ee8aba0f33384b4f358cf1ef2a1c0e"></a>
typedef enum <a class="el" href="group___c_s_l___p_c_i_e.html#ga3a14896872ec4a1a31e11ba568937edc">pcieAtuRegionMatchMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga39ee8aba0f33384b4f358cf1ef2a1c0e">pcieAtuRegionMatchMode_t</a></td></tr>
<tr class="memdesc:ga39ee8aba0f33384b4f358cf1ef2a1c0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to select address or BAR match mode. <br /></td></tr>
<tr class="separator:ga39ee8aba0f33384b4f358cf1ef2a1c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3876b1aa83cdb33bbd76377dbd7a3d51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3876b1aa83cdb33bbd76377dbd7a3d51"></a>
typedef enum <a class="el" href="group___c_s_l___p_c_i_e.html#ga4856aa2a77f69f50e1d1c1e854bf3a8c">pcieBarAddrSize</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga3876b1aa83cdb33bbd76377dbd7a3d51">pcieBarAddrSize_t</a></td></tr>
<tr class="memdesc:ga3876b1aa83cdb33bbd76377dbd7a3d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum defines the BAR address size. This parameter is used to set BAR to operate in either 32 or 64bit. <br /></td></tr>
<tr class="separator:ga3876b1aa83cdb33bbd76377dbd7a3d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b54b52f702e52f1318ac5b4d4358539"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b54b52f702e52f1318ac5b4d4358539"></a>
typedef enum <a class="el" href="group___c_s_l___p_c_i_e.html#ga8ebcdd06edda57b57a6e9394b8f36d5e">pcieBarType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga3b54b52f702e52f1318ac5b4d4358539">pcieBarType_t</a></td></tr>
<tr class="memdesc:ga3b54b52f702e52f1318ac5b4d4358539"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum defines the BAR type. This parameter is used to set BAR type to either MEM or I/O type. <br /></td></tr>
<tr class="separator:ga3b54b52f702e52f1318ac5b4d4358539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8fe7767413b587b95d420f0470ee742"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8fe7767413b587b95d420f0470ee742"></a>
typedef struct <a class="el" href="structpcie_location_params.html">pcieLocationParams</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a></td></tr>
<tr class="memdesc:gaf8fe7767413b587b95d420f0470ee742"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Structure defines the PCIe configuration parameters. <br /></td></tr>
<tr class="separator:gaf8fe7767413b587b95d420f0470ee742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b16d5ea596914264fd5262f8c9171de"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structpcie_atu_region_params.html">pcieAtuRegionParams</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga0b16d5ea596914264fd5262f8c9171de">pcieAtuRegionParams_t</a></td></tr>
<tr class="memdesc:ga0b16d5ea596914264fd5262f8c9171de"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Structure defines the ATU region parameters.  <a href="group___c_s_l___p_c_i_e.html#ga0b16d5ea596914264fd5262f8c9171de">More...</a><br /></td></tr>
<tr class="separator:ga0b16d5ea596914264fd5262f8c9171de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae348aa1ad63fcf4d03e34b9a370e2054"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structpcie_bar_params.html">pcieBarParams</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gae348aa1ad63fcf4d03e34b9a370e2054">pcieBarParams_t</a></td></tr>
<tr class="memdesc:gae348aa1ad63fcf4d03e34b9a370e2054"><td class="mdescLeft">&#160;</td><td class="mdescRight">This structure defines BAR parameters.  <a href="group___c_s_l___p_c_i_e.html#gae348aa1ad63fcf4d03e34b9a370e2054">More...</a><br /></td></tr>
<tr class="separator:gae348aa1ad63fcf4d03e34b9a370e2054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124965296aa8449ec301674882bfdc10"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structpcie_msi_mailbox_params.html">pcieMsiMailboxParams</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga124965296aa8449ec301674882bfdc10">pcieMsiMailboxParams_t</a></td></tr>
<tr class="memdesc:ga124965296aa8449ec301674882bfdc10"><td class="mdescLeft">&#160;</td><td class="mdescRight">This structure defines MSI(Message signaled interrupt) parameters.  <a href="group___c_s_l___p_c_i_e.html#ga124965296aa8449ec301674882bfdc10">More...</a><br /></td></tr>
<tr class="separator:ga124965296aa8449ec301674882bfdc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad253b6334ae86122133ef2d9d037c9f7"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structpcie_msi_ctrl_params.html">pcieMsiCtrlParams</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gad253b6334ae86122133ef2d9d037c9f7">pcieMsiCtrlParams_t</a></td></tr>
<tr class="memdesc:gad253b6334ae86122133ef2d9d037c9f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This structure defines MSI(Message signaled interrupt) Ctrl params.  <a href="group___c_s_l___p_c_i_e.html#gad253b6334ae86122133ef2d9d037c9f7">More...</a><br /></td></tr>
<tr class="separator:gad253b6334ae86122133ef2d9d037c9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39be24d4e34754b0b1a322b82c208c5c"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structpcie_traffic_ctrl_params.html">pcieTrafficCtrlParams</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga39be24d4e34754b0b1a322b82c208c5c">pcieTrafficCtrlParams_t</a></td></tr>
<tr class="memdesc:ga39be24d4e34754b0b1a322b82c208c5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe traffic control parameter structure.  <a href="group___c_s_l___p_c_i_e.html#ga39be24d4e34754b0b1a322b82c208c5c">More...</a><br /></td></tr>
<tr class="separator:ga39be24d4e34754b0b1a322b82c208c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gac597f28b80c0df052c73a21de81f5ff9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gac597f28b80c0df052c73a21de81f5ff9">pcieDeviceType</a> { <a class="el" href="group___c_s_l___p_c_i_e.html#ggac597f28b80c0df052c73a21de81f5ff9a93bcdc084eb9c2b9bf101a4655c3cbb9">PCIE_DEVICE_TYPE_EP</a> = PCIECTRL_TI_CONF_DEVICE_TYPE_EP, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggac597f28b80c0df052c73a21de81f5ff9a0e5a4ccadc18fbd80910c148baaa3240">PCIE_DEVICE_TYPE_LEGACY_EP</a> = PCIECTRL_TI_CONF_DEVICE_TYPE_LEG_EP, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggac597f28b80c0df052c73a21de81f5ff9abe4cdf135c2467f7084bbf8e18ebe7d1">PCIE_DEVICE_TYPE_RC</a> = PCIECTRL_TI_CONF_DEVICE_TYPE_RC
 }</td></tr>
<tr class="memdesc:gac597f28b80c0df052c73a21de81f5ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to select the PCIe Device type.  <a href="group___c_s_l___p_c_i_e.html#gac597f28b80c0df052c73a21de81f5ff9">More...</a><br /></td></tr>
<tr class="separator:gac597f28b80c0df052c73a21de81f5ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9940dc4a16f60c98232638b15e6584a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gaf9940dc4a16f60c98232638b15e6584a">pcieLocation</a> { <a class="el" href="group___c_s_l___p_c_i_e.html#ggaf9940dc4a16f60c98232638b15e6584aaf2d06e26f5c9b7025a906b7ca64a3154">PCIE_LOCATION_LOCAL</a> = 0U, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggaf9940dc4a16f60c98232638b15e6584aa8cbbc5b8b0050389cfc376c91e78311e">PCIE_LOCATION_REMOTE</a>
 }</td></tr>
<tr class="memdesc:gaf9940dc4a16f60c98232638b15e6584a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum is used to select local or remote PCIe configuration.  <a href="group___c_s_l___p_c_i_e.html#gaf9940dc4a16f60c98232638b15e6584a">More...</a><br /></td></tr>
<tr class="separator:gaf9940dc4a16f60c98232638b15e6584a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f97dd510243df6958f403471cc0f3b5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga1f97dd510243df6958f403471cc0f3b5">pcieLinkSpeed</a> { <a class="el" href="group___c_s_l___p_c_i_e.html#gga1f97dd510243df6958f403471cc0f3b5a9a557d9b0c667bfc2f60419d450c3c88">PCIE_LINK_SPEED_GEN1</a> = PCIECTRL_RC_DBICS_LNK_CAP_MAX_LINK_SPEEDS_GEN1, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga1f97dd510243df6958f403471cc0f3b5ae1e014fe3017a97f7ed2247aadc8d61e">PCIE_LINK_SPEED_GEN2</a> = PCIECTRL_RC_DBICS_LNK_CAP_MAX_LINK_SPEEDS_GEN2
 }</td></tr>
<tr class="memdesc:ga1f97dd510243df6958f403471cc0f3b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to set maximum PCIe Link speed(2.5Gbps or 5Gbps).  <a href="group___c_s_l___p_c_i_e.html#ga1f97dd510243df6958f403471cc0f3b5">More...</a><br /></td></tr>
<tr class="separator:ga1f97dd510243df6958f403471cc0f3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1768675d4b7445d970c5754a18c7bc1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gac1768675d4b7445d970c5754a18c7bc1">pcieMainIntrFlag</a> { <br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#ggac1768675d4b7445d970c5754a18c7bc1af45b73ec5bdf71fb6055d3db5550a04e">PCIE_MAIN_INTR_FLAG_SYSTEM_ERROR</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggac1768675d4b7445d970c5754a18c7bc1ab99a20e63e6e652cf11d4cf230e7f17d">PCIE_MAIN_INTR_FLAG_FATAL_ERROR</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggac1768675d4b7445d970c5754a18c7bc1ae227d2a4cb25ec064f5b1feae7c37aea">PCIE_MAIN_INTR_FLAG_NONFATAL_ERROR</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggac1768675d4b7445d970c5754a18c7bc1ab61d77acac4e59f73984d717ea977f36">PCIE_MAIN_INTR_FLAG_CORRECTABLE_ERROR</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#ggac1768675d4b7445d970c5754a18c7bc1a8f35725bfebb50986117157e30ee4461">PCIE_MAIN_INTR_FLAG_AXI_ERROR</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggac1768675d4b7445d970c5754a18c7bc1a368dd6650c32c0efe5fa12554eebfc27">PCIE_MAIN_INTR_FLAG_ECRC_ERROR</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggac1768675d4b7445d970c5754a18c7bc1acb0a31dd6fde1ad0e148b3a7feeae277">PCIE_MAIN_INTR_FLAG_PME_TURN_OFF</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggac1768675d4b7445d970c5754a18c7bc1a045f7e9a41d330e28f31f7ffdcab7ae6">PCIE_MAIN_INTR_FLAG_PME_TO_ACK</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#ggac1768675d4b7445d970c5754a18c7bc1adcd232e4f8e8c633be4cac27d7c82631">PCIE_MAIN_INTR_FLAG_PM_PME</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggac1768675d4b7445d970c5754a18c7bc1a7d1b575072ea06d1b9342428c00fc617">PCIE_MAIN_INTR_FLAG_LINK_REQUEST_RST</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggac1768675d4b7445d970c5754a18c7bc1a9481b4432f0e6ce5c9021d026688771d">PCIE_MAIN_INTR_FLAG_LINK_UP_EVT</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggac1768675d4b7445d970c5754a18c7bc1a2a2d6a34b28bdd6a842aafe11c555e78">PCIE_MAIN_INTR_FLAG_CFG_BUS_MASTER_EN_EVT</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#ggac1768675d4b7445d970c5754a18c7bc1aff6c89790467c695d483407c06b2480b">PCIE_MAIN_INTR_FLAG_CFG_MSG_SPACE_EN_EVT</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggac1768675d4b7445d970c5754a18c7bc1a786e5bee44a3c237eece061d229c70b7">PCIE_MAIN_INTR_FLAG_ALL</a> = PCIECTRL_TI_CONF_IRQSTATUS_RAW_MAIN_ALL
<br />
 }</td></tr>
<tr class="memdesc:gac1768675d4b7445d970c5754a18c7bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe Main interrupt flags.  <a href="group___c_s_l___p_c_i_e.html#gac1768675d4b7445d970c5754a18c7bc1">More...</a><br /></td></tr>
<tr class="separator:gac1768675d4b7445d970c5754a18c7bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da3c67e3772e16a186a65493bf23d4c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga9da3c67e3772e16a186a65493bf23d4c">pcieMsiIntrFlag</a> { <br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#gga9da3c67e3772e16a186a65493bf23d4ca396e323c2c0525250d97c0578bb8aad3">PCIE_MSI_INTR_FLAG_INTA</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga9da3c67e3772e16a186a65493bf23d4cafccc2219508389bbfffd312b2123712e">PCIE_MSI_INTR_FLAG_INTB</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga9da3c67e3772e16a186a65493bf23d4ca15bcb774d751ed3428075887068f7cc9">PCIE_MSI_INTR_FLAG_INTC</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga9da3c67e3772e16a186a65493bf23d4cae94c92c6f21e17ba33cfe0a6d4cc5c43">PCIE_MSI_INTR_FLAG_INTD</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#gga9da3c67e3772e16a186a65493bf23d4cad3b1ec9ed7a2fb29683dc62e6346e5c5">PCIE_MSI_INTR_FLAG_MSI</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga9da3c67e3772e16a186a65493bf23d4cadb14bee64ee228f0546c1800cf9eb14a">PCIE_MSI_INTR_FLAG_ALL</a> = PCIECTRL_TI_CONF_IRQSTATUS_RAW_MSI_ALL
<br />
 }</td></tr>
<tr class="memdesc:ga9da3c67e3772e16a186a65493bf23d4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe MSI(Message signaled interrupt) interrupt flags.  <a href="group___c_s_l___p_c_i_e.html#ga9da3c67e3772e16a186a65493bf23d4c">More...</a><br /></td></tr>
<tr class="separator:ga9da3c67e3772e16a186a65493bf23d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91547087fc32103d922d6d390de94078"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga91547087fc32103d922d6d390de94078">pcieLtssmState</a> { <br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a1acc566e7c380e8b7afc6d2de8e2c0e3">PCIE_LTSSM_STATE_DETECT_QUIET</a> = 0U, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a0275daabf4590494ed19fb7b74cd5c76">PCIE_LTSSM_STATE_DETECT_ACT</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078af942e945011520363ff7b0fbc03ee8ce">PCIE_LTSSM_STATE_POLL_ACTIVE</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a21c7096e13fe10446fb96b3bd0907648">PCIE_LTSSM_STATE_POLL_COMPLIANCE</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078af213fa2b91ae3160f11d009bfc598c2b">PCIE_LTSSM_STATE_POLL_CONFIG</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a99adb6f4545e611c1078dbba98b27f9e">PCIE_LTSSM_STATE_PRE_DETECT_QUIET</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a81d961370996ef23632c1e7d1be72620">PCIE_LTSSM_STATE_DETECT_WAIT</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a8295ceed4a0204fda1c43aa8a25f35e6">PCIE_LTSSM_STATE_CFG_LINKWD_START</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a4f099ccc1e6aa72e9f15982b90f649e3">PCIE_LTSSM_STATE_CFG_LINKWD_ACEPT</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a08040f79c7e954fa9314ccbb929de146">PCIE_LTSSM_STATE_CFG_LANENUM_WAIT</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a7590bb53546e5dc73b58ea50254f523c">PCIE_LTSSM_STATE_CFG_LANENUM_ACEPT</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a45c35b1776103b395cef942ea5f88b0f">PCIE_LTSSM_STATE_CFG_COMPLETE</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a43b82b6f112ca390ea5ea5b46757f629">PCIE_LTSSM_STATE_CFG_IDLE</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078aaed4975b46440cd5fb4ca70ac6b7c03b">PCIE_LTSSM_STATE_RCVRY_LOCK</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078af7f503ba908cf5efd2862786d2173e8d">PCIE_LTSSM_STATE_RCVRY_SPEED</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078aee6380010d6ce6c9ddc34b4c0f7acb6e">PCIE_LTSSM_STATE_RCVRY_RCVRCFG</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a4c8356c9974659ac4dcbd2bcf0718edc">PCIE_LTSSM_STATE_RCVRY_IDLE</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a43593e423adb01db6cfbef3f606640e5">PCIE_LTSSM_STATE_L0</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a68a6cb12af449a2b68fe9773caf04ed4">PCIE_LTSSM_STATE_L0S</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a6f031127b106af8054a866d8c395fe10">PCIE_LTSSM_STATE_L123_SEND_EIDLE</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078ab714fce27435e56b50c1181d21a61c49">PCIE_LTSSM_STATE_L1_IDLE</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a7f058c443c13e57e28617274c3134cf0">PCIE_LTSSM_STATE_L2_IDLE</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a44e86dccf23a13fb08034cb793fd0efb">PCIE_LTSSM_STATE_L2_WAKE</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a072283170c456dc5123a7a52db58d969">PCIE_LTSSM_STATE_DISABLED_ENTRY</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a4021d896e8235235a2295d54aeba32dd">PCIE_LTSSM_STATE_DISABLED_IDLE</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078ac10b00b63d00083a500a6223cea95b8d">PCIE_LTSSM_STATE_DISABLED</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a054854a1252a4533e2bd71b8a395e61a">PCIE_LTSSM_STATE_LPBK_ENTRY</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a36e2b55d5e637304226cf9ca5dec027d">PCIE_LTSSM_STATE_LPBK_ACTIVE</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078aad7332ffdfd29d6a2152591591613235">PCIE_LTSSM_STATE_LPBK_EXIT</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a306028ebe7e5df93b446f3ce7d2b65e6">PCIE_LTSSM_STATE_LPBK_EXIT_TIMEOUT</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078ab325910549f89c6109adef44a0feb43e">PCIE_LTSSM_STATE_HOT_RESET_ENTRY</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a90621fe6b03b3dc1bbc8aadfe1dc9a08">PCIE_LTSSM_STATE_HOTRESET</a>, 
<br />
&#160;&#160;<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a34bc25111cd977317688a2707c979a82">PCIE_LTSSM_STATE_RCVRY_EQ0</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078ad2bc715fb2f3dc38ff21cf32b5833af5">PCIE_LTSSM_STATE_RCVRY_EQ1</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a4c1ef1bf54220f260d997aa9d147c74f">PCIE_LTSSM_STATE_RCVRY_EQ2</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga91547087fc32103d922d6d390de94078a1c48533950d222fa49b011510ce2784a">PCIE_LTSSM_STATE_RCVRY_EQ3</a>
<br />
 }</td></tr>
<tr class="memdesc:ga91547087fc32103d922d6d390de94078"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe LTSSM(link training and status state machine) states.  <a href="group___c_s_l___p_c_i_e.html#ga91547087fc32103d922d6d390de94078">More...</a><br /></td></tr>
<tr class="separator:ga91547087fc32103d922d6d390de94078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8caff9c011b1c8c1def7370b5b1d5702"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga8caff9c011b1c8c1def7370b5b1d5702">pcieMsiIntrType</a> { <a class="el" href="group___c_s_l___p_c_i_e.html#gga8caff9c011b1c8c1def7370b5b1d5702a0b5b1f9b8881c38a14f7a6f0a3dcf360">PCIE_MSI_INTR_TYPE_HW</a> = 0U, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga8caff9c011b1c8c1def7370b5b1d5702a0ff073b2f71874b5228eeb45b8774cb2">PCIE_MSI_INTR_TYPE_SW</a>
 }</td></tr>
<tr class="memdesc:ga8caff9c011b1c8c1def7370b5b1d5702"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to select whether to generate MSI(Message Signaled interrupt) by hardware or software method.  <a href="group___c_s_l___p_c_i_e.html#ga8caff9c011b1c8c1def7370b5b1d5702">More...</a><br /></td></tr>
<tr class="separator:ga8caff9c011b1c8c1def7370b5b1d5702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e55dca828b92f07f8f0e935b1ee38e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga40e55dca828b92f07f8f0e935b1ee38e">pcieLegacyIntr</a> { <a class="el" href="group___c_s_l___p_c_i_e.html#gga40e55dca828b92f07f8f0e935b1ee38eadfc0c3d8da8d8942a8f28ec81b6f15d4">PCIE_LEGACY_INTR_ASSERT</a> = 0U, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga40e55dca828b92f07f8f0e935b1ee38ead218bbbee3eed1d105b3a5cc395eaf4a">PCIE_LEGACY_INTR_DEASSERT</a>
 }</td></tr>
<tr class="memdesc:ga40e55dca828b92f07f8f0e935b1ee38e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to select assertion or de-assertion of Legacy interrupt.  <a href="group___c_s_l___p_c_i_e.html#ga40e55dca828b92f07f8f0e935b1ee38e">More...</a><br /></td></tr>
<tr class="separator:ga40e55dca828b92f07f8f0e935b1ee38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7fc5f6335e3410f9cd2a462438844a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gace7fc5f6335e3410f9cd2a462438844a">pcieAtuRegionDir</a> { <a class="el" href="group___c_s_l___p_c_i_e.html#ggace7fc5f6335e3410f9cd2a462438844aa25ff011d6c8d0b510616bc8a22178e2b">PCIE_ATU_REGION_DIR_OUTBOUND</a>, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggace7fc5f6335e3410f9cd2a462438844aad5e2a2a37ef8573d716abf5ed153ea1f">PCIE_ATU_REGION_DIR_INBOUND</a>
 }</td></tr>
<tr class="memdesc:gace7fc5f6335e3410f9cd2a462438844a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to select PCIe ATU(Address translation unit) region direction(Inbound or Outbound). This enum is used while configuring inbound or outbound region.  <a href="group___c_s_l___p_c_i_e.html#gace7fc5f6335e3410f9cd2a462438844a">More...</a><br /></td></tr>
<tr class="separator:gace7fc5f6335e3410f9cd2a462438844a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5ae09ac1b7545840281ebeaccca841"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gaac5ae09ac1b7545840281ebeaccca841">pcieTlpType</a> { <a class="el" href="group___c_s_l___p_c_i_e.html#ggaac5ae09ac1b7545840281ebeaccca841ac64aa90dbbbd9bcedec07382e126de3e">PCIE_TLP_TYPE_MEM</a> = PCIECTRL_PL_IATU_REG_CTRL_2_MESSAGECODE_MEM, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggaac5ae09ac1b7545840281ebeaccca841aae8e47362704cc5147ebd76146a24475">PCIE_TLP_TYPE_IO</a> = PCIECTRL_PL_IATU_REG_CTRL_2_MESSAGECODE_IO, 
<a class="el" href="group___c_s_l___p_c_i_e.html#ggaac5ae09ac1b7545840281ebeaccca841ad22aa65e4490b931b9e12734c92eba8e">PCIE_TLP_TYPE_CFG</a> = PCIECTRL_PL_IATU_REG_CTRL_2_MESSAGECODE_CFG
 }</td></tr>
<tr class="memdesc:gaac5ae09ac1b7545840281ebeaccca841"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum is used to select PCIe TLP(Transaction layer packet) type while configuring inbound or outbound region.  <a href="group___c_s_l___p_c_i_e.html#gaac5ae09ac1b7545840281ebeaccca841">More...</a><br /></td></tr>
<tr class="separator:gaac5ae09ac1b7545840281ebeaccca841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a14896872ec4a1a31e11ba568937edc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga3a14896872ec4a1a31e11ba568937edc">pcieAtuRegionMatchMode</a> { <a class="el" href="group___c_s_l___p_c_i_e.html#gga3a14896872ec4a1a31e11ba568937edcafa2bcd1f50462d8fc8130bafb71644f8">PCIE_ATU_REGION_MATCH_MODE_ADDR</a> = PCIECTRL_PL_IATU_REG_CTRL_2_MATCH_MODE_0, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga3a14896872ec4a1a31e11ba568937edca4de79bae798284c172a923a843484fa8">PCIE_ATU_REGION_MATCH_MODE_BAR</a> = PCIECTRL_PL_IATU_REG_CTRL_2_MATCH_MODE_1
 }</td></tr>
<tr class="memdesc:ga3a14896872ec4a1a31e11ba568937edc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to select address or BAR match mode.  <a href="group___c_s_l___p_c_i_e.html#ga3a14896872ec4a1a31e11ba568937edc">More...</a><br /></td></tr>
<tr class="separator:ga3a14896872ec4a1a31e11ba568937edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4856aa2a77f69f50e1d1c1e854bf3a8c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga4856aa2a77f69f50e1d1c1e854bf3a8c">pcieBarAddrSize</a> { <a class="el" href="group___c_s_l___p_c_i_e.html#gga4856aa2a77f69f50e1d1c1e854bf3a8ca6d4c480d0db3fbc74cefb204760ba0c1">PCIE_BAR_ADDR_SIZE_32BIT</a> = PCIECTRL_RC_DBICS_BAR0_AS_32BIT, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga4856aa2a77f69f50e1d1c1e854bf3a8ca48c239968c663df973b2db681f794033">PCIE_BAR_ADDR_SIZE_64BIT</a> = PCIECTRL_RC_DBICS_BAR0_AS_64BIT
 }</td></tr>
<tr class="memdesc:ga4856aa2a77f69f50e1d1c1e854bf3a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum defines the BAR address size. This parameter is used to set BAR to operate in either 32 or 64bit.  <a href="group___c_s_l___p_c_i_e.html#ga4856aa2a77f69f50e1d1c1e854bf3a8c">More...</a><br /></td></tr>
<tr class="separator:ga4856aa2a77f69f50e1d1c1e854bf3a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ebcdd06edda57b57a6e9394b8f36d5e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga8ebcdd06edda57b57a6e9394b8f36d5e">pcieBarType</a> { <a class="el" href="group___c_s_l___p_c_i_e.html#gga8ebcdd06edda57b57a6e9394b8f36d5ea1c6befa595ef3fbae27e260c2121456c">PCIE_BAR_TYPE_MEMORY</a> = PCIECTRL_RC_DBICS_BAR0_SPACE_INDICATOR_MEM, 
<a class="el" href="group___c_s_l___p_c_i_e.html#gga8ebcdd06edda57b57a6e9394b8f36d5ea2261d761b9f794f1f8640c04f0247e23">PCIE_BAR_TYPE_IO</a> = PCIECTRL_RC_DBICS_BAR0_SPACE_INDICATOR_IO
 }</td></tr>
<tr class="memdesc:ga8ebcdd06edda57b57a6e9394b8f36d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum defines the BAR type. This parameter is used to set BAR type to either MEM or I/O type.  <a href="group___c_s_l___p_c_i_e.html#ga8ebcdd06edda57b57a6e9394b8f36d5e">More...</a><br /></td></tr>
<tr class="separator:ga8ebcdd06edda57b57a6e9394b8f36d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3a6bdc6d2d6347bc454967b59b818e74"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga3a6bdc6d2d6347bc454967b59b818e74">PCIEAtuRegionConfig</a> (uint32_t baseAddr, const <a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, uint32_t atuRegionIndex, const <a class="el" href="group___c_s_l___p_c_i_e.html#ga0b16d5ea596914264fd5262f8c9171de">pcieAtuRegionParams_t</a> *atuRegionParams)</td></tr>
<tr class="memdesc:ga3a6bdc6d2d6347bc454967b59b818e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures PCIe outbound or inbound region.  <a href="group___c_s_l___p_c_i_e.html#ga3a6bdc6d2d6347bc454967b59b818e74">More...</a><br /></td></tr>
<tr class="separator:ga3a6bdc6d2d6347bc454967b59b818e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb300a0b1e3daf84edad2cb2958f188"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga2fb300a0b1e3daf84edad2cb2958f188">PCIESetDeviceType</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___p_c_i_e.html#ga5c11b9b54f4e2e88eb9c8130aac864d9">pcieDeviceType_t</a> deviceType)</td></tr>
<tr class="memdesc:ga2fb300a0b1e3daf84edad2cb2958f188"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures PCIe device type.  <a href="group___c_s_l___p_c_i_e.html#ga2fb300a0b1e3daf84edad2cb2958f188">More...</a><br /></td></tr>
<tr class="separator:ga2fb300a0b1e3daf84edad2cb2958f188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27c855396bee5e3e47dcc93f1cb1031b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___p_c_i_e.html#ga5c11b9b54f4e2e88eb9c8130aac864d9">pcieDeviceType_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga27c855396bee5e3e47dcc93f1cb1031b">PCIEGetDeviceType</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga27c855396bee5e3e47dcc93f1cb1031b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns the PCIe device type.  <a href="group___c_s_l___p_c_i_e.html#ga27c855396bee5e3e47dcc93f1cb1031b">More...</a><br /></td></tr>
<tr class="separator:ga27c855396bee5e3e47dcc93f1cb1031b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6363f927560dc55e299767566a773e6a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga6363f927560dc55e299767566a773e6a">PCIEConfigLink</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___p_c_i_e.html#gab95c1162f3c067c4a99fccf2d70deeb0">pcieLinkSpeed_t</a> maxLinkSpeed, uint32_t maxLinkWidth)</td></tr>
<tr class="memdesc:ga6363f927560dc55e299767566a773e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures maximum PCIe link speed and link width.  <a href="group___c_s_l___p_c_i_e.html#ga6363f927560dc55e299767566a773e6a">More...</a><br /></td></tr>
<tr class="separator:ga6363f927560dc55e299767566a773e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ae3e11db1550342d6fbf220ce12873"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___p_c_i_e.html#gab95c1162f3c067c4a99fccf2d70deeb0">pcieLinkSpeed_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gac8ae3e11db1550342d6fbf220ce12873">PCIEGetLinkSpeed</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gac8ae3e11db1550342d6fbf220ce12873"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the present PCIe link speed at which the PCIe is working. This API should be used after link is up.  <a href="group___c_s_l___p_c_i_e.html#gac8ae3e11db1550342d6fbf220ce12873">More...</a><br /></td></tr>
<tr class="separator:gac8ae3e11db1550342d6fbf220ce12873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c7f6e85bda6c9edb130cfdad60dfe0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gae6c7f6e85bda6c9edb130cfdad60dfe0">PCIEMainIntrEnable</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:gae6c7f6e85bda6c9edb130cfdad60dfe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables only specified PCIe interrupts.  <a href="group___c_s_l___p_c_i_e.html#gae6c7f6e85bda6c9edb130cfdad60dfe0">More...</a><br /></td></tr>
<tr class="separator:gae6c7f6e85bda6c9edb130cfdad60dfe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1648cc9d7740b4c4eea4106f777a67ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga1648cc9d7740b4c4eea4106f777a67ea">PCIEMainIntrDisable</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:ga1648cc9d7740b4c4eea4106f777a67ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables only specified PCIe interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga1648cc9d7740b4c4eea4106f777a67ea">More...</a><br /></td></tr>
<tr class="separator:ga1648cc9d7740b4c4eea4106f777a67ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0152e92723e48c0d4ca1adc182d3e851"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga0152e92723e48c0d4ca1adc182d3e851">PCIEGetMainIntrEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga0152e92723e48c0d4ca1adc182d3e851"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the status of enabled interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga0152e92723e48c0d4ca1adc182d3e851">More...</a><br /></td></tr>
<tr class="separator:ga0152e92723e48c0d4ca1adc182d3e851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037367b6329f4cf074a3ed101d772292"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga037367b6329f4cf074a3ed101d772292">PCIEMainIntrStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga037367b6329f4cf074a3ed101d772292"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the status of interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga037367b6329f4cf074a3ed101d772292">More...</a><br /></td></tr>
<tr class="separator:ga037367b6329f4cf074a3ed101d772292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde7bd4f8e137c6fb2436d8e503218e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gacde7bd4f8e137c6fb2436d8e503218e9">PCIEMainIntrClear</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:gacde7bd4f8e137c6fb2436d8e503218e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Function clears the status of specified interrupts.  <a href="group___c_s_l___p_c_i_e.html#gacde7bd4f8e137c6fb2436d8e503218e9">More...</a><br /></td></tr>
<tr class="separator:gacde7bd4f8e137c6fb2436d8e503218e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab32c736ed68e72e6f38113384d5ba7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gacab32c736ed68e72e6f38113384d5ba7">PCIEMainIntrRawStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gacab32c736ed68e72e6f38113384d5ba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the raw status of interrupts.  <a href="group___c_s_l___p_c_i_e.html#gacab32c736ed68e72e6f38113384d5ba7">More...</a><br /></td></tr>
<tr class="separator:gacab32c736ed68e72e6f38113384d5ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83842dcdcfb477a8c3de9e40d03f3236"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga83842dcdcfb477a8c3de9e40d03f3236">PCIEMsiIntrEnable</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:ga83842dcdcfb477a8c3de9e40d03f3236"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables only specified PCIe MSI or Legacy interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga83842dcdcfb477a8c3de9e40d03f3236">More...</a><br /></td></tr>
<tr class="separator:ga83842dcdcfb477a8c3de9e40d03f3236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df07c64bf8bb9c92921667a2a2b2936"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga1df07c64bf8bb9c92921667a2a2b2936">PCIEMsiIntrDisable</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:ga1df07c64bf8bb9c92921667a2a2b2936"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables only specified PCIe MSI or Legacy interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga1df07c64bf8bb9c92921667a2a2b2936">More...</a><br /></td></tr>
<tr class="separator:ga1df07c64bf8bb9c92921667a2a2b2936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd6678de9fa12f74005022587c3f0ee"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga8fd6678de9fa12f74005022587c3f0ee">PCIEGetMsiIntrEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga8fd6678de9fa12f74005022587c3f0ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the status of enabled PCIe MSI or Legacy interrupts interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga8fd6678de9fa12f74005022587c3f0ee">More...</a><br /></td></tr>
<tr class="separator:ga8fd6678de9fa12f74005022587c3f0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84926f8eb0d21dc8d93c5fb4dc44950e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga84926f8eb0d21dc8d93c5fb4dc44950e">PCIEMsiIntrStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga84926f8eb0d21dc8d93c5fb4dc44950e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the status of PCIe MSI or Legacy interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga84926f8eb0d21dc8d93c5fb4dc44950e">More...</a><br /></td></tr>
<tr class="separator:ga84926f8eb0d21dc8d93c5fb4dc44950e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94f0bed756f341055471f434f3547ac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gaa94f0bed756f341055471f434f3547ac">PCIEMsiIntrClear</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:gaa94f0bed756f341055471f434f3547ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Function clears the status of specified PCIe MSI or Legacy interrupts.  <a href="group___c_s_l___p_c_i_e.html#gaa94f0bed756f341055471f434f3547ac">More...</a><br /></td></tr>
<tr class="separator:gaa94f0bed756f341055471f434f3547ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692fc5f58df6e8fa665b27ac06fb0400"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga692fc5f58df6e8fa665b27ac06fb0400">PCIEMsiIntrRawStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga692fc5f58df6e8fa665b27ac06fb0400"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the raw status of PCIe MSI or Legacy interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga692fc5f58df6e8fa665b27ac06fb0400">More...</a><br /></td></tr>
<tr class="separator:ga692fc5f58df6e8fa665b27ac06fb0400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661637d96d4cb3f6ad638505e3c18a7a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga661637d96d4cb3f6ad638505e3c18a7a">PCIETrafficCtrl</a> (uint32_t baseAddr, const <a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, const <a class="el" href="group___c_s_l___p_c_i_e.html#ga39be24d4e34754b0b1a322b82c208c5c">pcieTrafficCtrlParams_t</a> *trafficCtrlParams)</td></tr>
<tr class="memdesc:ga661637d96d4cb3f6ad638505e3c18a7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables or disables the following local or remote traffic controls, MEM space, IO space, BUS master, SERR(System error reporting), INTX assert disable.  <a href="group___c_s_l___p_c_i_e.html#ga661637d96d4cb3f6ad638505e3c18a7a">More...</a><br /></td></tr>
<tr class="separator:ga661637d96d4cb3f6ad638505e3c18a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044af04eb5978fbce79c9e788e1ddfe1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga044af04eb5978fbce79c9e788e1ddfe1">PCIETrafficStatus</a> (uint32_t baseAddr, const <a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, <a class="el" href="group___c_s_l___p_c_i_e.html#ga39be24d4e34754b0b1a322b82c208c5c">pcieTrafficCtrlParams_t</a> *trafficCtrlParams)</td></tr>
<tr class="memdesc:ga044af04eb5978fbce79c9e788e1ddfe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns status of local or remote traffic control, MEM space, IO space, BUS master, SERR(System error reporting) and INTX assert disable.  <a href="group___c_s_l___p_c_i_e.html#ga044af04eb5978fbce79c9e788e1ddfe1">More...</a><br /></td></tr>
<tr class="separator:ga044af04eb5978fbce79c9e788e1ddfe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a47f43bf4087f93c623d9be4fdc5fb1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga8a47f43bf4087f93c623d9be4fdc5fb1">PCIELtssmEnable</a> (uint32_t baseAddr, uint32_t ltssmEnable)</td></tr>
<tr class="memdesc:ga8a47f43bf4087f93c623d9be4fdc5fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables link training or disables link.  <a href="group___c_s_l___p_c_i_e.html#ga8a47f43bf4087f93c623d9be4fdc5fb1">More...</a><br /></td></tr>
<tr class="separator:ga8a47f43bf4087f93c623d9be4fdc5fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea7c905b6f2eec81236cdc8d4462aeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___p_c_i_e.html#gac3b010d8475b090fa7ad64130722cda3">pcieLtssmState_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga0ea7c905b6f2eec81236cdc8d4462aeb">PCIELtssmStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga0ea7c905b6f2eec81236cdc8d4462aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the LTSSM status.  <a href="group___c_s_l___p_c_i_e.html#ga0ea7c905b6f2eec81236cdc8d4462aeb">More...</a><br /></td></tr>
<tr class="separator:ga0ea7c905b6f2eec81236cdc8d4462aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef4269f9a365c03ea7a8849b4863ecd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gacef4269f9a365c03ea7a8849b4863ecd">PCIEBarConfig</a> (uint32_t baseAddr, const <a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, uint32_t barNumber, const <a class="el" href="group___c_s_l___p_c_i_e.html#gae348aa1ad63fcf4d03e34b9a370e2054">pcieBarParams_t</a> *barParams)</td></tr>
<tr class="memdesc:gacef4269f9a365c03ea7a8849b4863ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures the BAR.  <a href="group___c_s_l___p_c_i_e.html#gacef4269f9a365c03ea7a8849b4863ecd">More...</a><br /></td></tr>
<tr class="separator:gacef4269f9a365c03ea7a8849b4863ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c941347ecd224f12218032a6ab6bd74"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga5c941347ecd224f12218032a6ab6bd74">PCIEMsiMailboxConfig</a> (uint32_t baseAddr, const <a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, const <a class="el" href="group___c_s_l___p_c_i_e.html#ga124965296aa8449ec301674882bfdc10">pcieMsiMailboxParams_t</a> *msiMailboxParams)</td></tr>
<tr class="memdesc:ga5c941347ecd224f12218032a6ab6bd74"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures RC's MSI mailbox or EP's MSI descriptor.  <a href="group___c_s_l___p_c_i_e.html#ga5c941347ecd224f12218032a6ab6bd74">More...</a><br /></td></tr>
<tr class="separator:ga5c941347ecd224f12218032a6ab6bd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf121fc93ac575608f716dc3bc638de45"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gaf121fc93ac575608f716dc3bc638de45">PCIEMsiCtrl</a> (uint32_t baseAddr, const <a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, const <a class="el" href="group___c_s_l___p_c_i_e.html#gad253b6334ae86122133ef2d9d037c9f7">pcieMsiCtrlParams_t</a> *msiCtrlParams)</td></tr>
<tr class="memdesc:gaf121fc93ac575608f716dc3bc638de45"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures MSI capabilities remote or locally.  <a href="group___c_s_l___p_c_i_e.html#gaf121fc93ac575608f716dc3bc638de45">More...</a><br /></td></tr>
<tr class="separator:gaf121fc93ac575608f716dc3bc638de45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae633fb4afa1d1c2e7af5dd7c20ea35c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gae633fb4afa1d1c2e7af5dd7c20ea35c7">PCIEMsiIntrCtrl</a> (uint32_t baseAddr, uint32_t msiIntrNum, uint32_t msiIntrGroup, uint32_t enableMsiIntr)</td></tr>
<tr class="memdesc:gae633fb4afa1d1c2e7af5dd7c20ea35c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables or disables specified MSI(Message signaled interrupt).  <a href="group___c_s_l___p_c_i_e.html#gae633fb4afa1d1c2e7af5dd7c20ea35c7">More...</a><br /></td></tr>
<tr class="separator:gae633fb4afa1d1c2e7af5dd7c20ea35c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd882ce3baef03fb8d5ea09d65cd3be"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga0fd882ce3baef03fb8d5ea09d65cd3be">PCIEMsiActiveIntrStatus</a> (uint32_t baseAddr, uint32_t msiIntrGroup)</td></tr>
<tr class="memdesc:ga0fd882ce3baef03fb8d5ea09d65cd3be"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the active MSI (Message signaled interrupt )interrupt status.  <a href="group___c_s_l___p_c_i_e.html#ga0fd882ce3baef03fb8d5ea09d65cd3be">More...</a><br /></td></tr>
<tr class="separator:ga0fd882ce3baef03fb8d5ea09d65cd3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3716c27d8b98d837093c6c95d08a6d09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga3716c27d8b98d837093c6c95d08a6d09">PCIEMsiActiveIntrClear</a> (uint32_t baseAddr, uint32_t msiIntrGroup, uint32_t intrMask)</td></tr>
<tr class="memdesc:ga3716c27d8b98d837093c6c95d08a6d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function clears the active MSI.  <a href="group___c_s_l___p_c_i_e.html#ga3716c27d8b98d837093c6c95d08a6d09">More...</a><br /></td></tr>
<tr class="separator:ga3716c27d8b98d837093c6c95d08a6d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99a3d5a416cc3d88593536798374ba1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gae99a3d5a416cc3d88593536798374ba1">PCIEMsiTransmit</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___p_c_i_e.html#ga7caa76e8b3bc60b34c4fd3c899f69195">pcieMsiIntrType_t</a> msiType, uint32_t msiOutboundCfgSpace)</td></tr>
<tr class="memdesc:gae99a3d5a416cc3d88593536798374ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function Generate MSI using HW or SW method.  <a href="group___c_s_l___p_c_i_e.html#gae99a3d5a416cc3d88593536798374ba1">More...</a><br /></td></tr>
<tr class="separator:gae99a3d5a416cc3d88593536798374ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9d0f154c2ae1503e46a126c249f107"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga2d9d0f154c2ae1503e46a126c249f107">PCIEGetOutboundAddr</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga2d9d0f154c2ae1503e46a126c249f107"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the PCIe outbound base address for the PCIe base address passed.  <a href="group___c_s_l___p_c_i_e.html#ga2d9d0f154c2ae1503e46a126c249f107">More...</a><br /></td></tr>
<tr class="separator:ga2d9d0f154c2ae1503e46a126c249f107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42254c52284b4d7347aac61b72c7b28f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga42254c52284b4d7347aac61b72c7b28f">PCIELegacyIntrTransmit</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___p_c_i_e.html#gad0bd1bfc81c86b91a3a5e482808290b5">pcieLegacyIntr_t</a> intrAssert)</td></tr>
<tr class="memdesc:ga42254c52284b4d7347aac61b72c7b28f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function asserts or de-asserts legacy interrupt.  <a href="group___c_s_l___p_c_i_e.html#ga42254c52284b4d7347aac61b72c7b28f">More...</a><br /></td></tr>
<tr class="separator:ga42254c52284b4d7347aac61b72c7b28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ed663dae62cee1b7d7f953cefce47f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gab8ed663dae62cee1b7d7f953cefce47f">PCIEGetLegacyIntrStatus</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___p_c_i_e.html#gad0bd1bfc81c86b91a3a5e482808290b5">pcieLegacyIntr_t</a> intrAssert)</td></tr>
<tr class="memdesc:gab8ed663dae62cee1b7d7f953cefce47f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns asserts or de-asserts legacy interrupt status.  <a href="group___c_s_l___p_c_i_e.html#gab8ed663dae62cee1b7d7f953cefce47f">More...</a><br /></td></tr>
<tr class="separator:gab8ed663dae62cee1b7d7f953cefce47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa86dbc3c40dcb5cbb2ddd87131f153a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gafa86dbc3c40dcb5cbb2ddd87131f153a">PCIEChangeLinkSpeed</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___p_c_i_e.html#gab95c1162f3c067c4a99fccf2d70deeb0">pcieLinkSpeed_t</a> newSpeed)</td></tr>
<tr class="memdesc:gafa86dbc3c40dcb5cbb2ddd87131f153a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function requests the PCIe core to switch to new link speed.  <a href="group___c_s_l___p_c_i_e.html#gafa86dbc3c40dcb5cbb2ddd87131f153a">More...</a><br /></td></tr>
<tr class="separator:gafa86dbc3c40dcb5cbb2ddd87131f153a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefda7555b3ff8ae790f80fd506f698e2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gaefda7555b3ff8ae790f80fd506f698e2">PCIEGetDeviceVendorId</a> (uint32_t baseAddr, const <a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams)</td></tr>
<tr class="memdesc:gaefda7555b3ff8ae790f80fd506f698e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the remote or local device and vendor ID.  <a href="group___c_s_l___p_c_i_e.html#gaefda7555b3ff8ae790f80fd506f698e2">More...</a><br /></td></tr>
<tr class="separator:gaefda7555b3ff8ae790f80fd506f698e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the prototypes of the APIs present in the device abstraction layer file of PCIe. This also contains some related macros. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
