$date
	Sat May 10 16:28:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module eje4_tb $end
$var reg 1 ! A $end
$upscope $end
$scope module eje4_tb $end
$var reg 1 " B $end
$upscope $end
$scope module eje4_tb $end
$var reg 1 # C $end
$upscope $end
$scope module eje4_tb $end
$var wire 1 $ f_1 $end
$upscope $end
$scope module eje4_tb $end
$var wire 1 % g_1 $end
$upscope $end
$scope module eje4_tb $end
$var wire 1 & h_1 $end
$upscope $end
$scope module eje4_tb $end
$var wire 1 ' l_1 $end
$upscope $end
$scope module eje4_tb $end
$var wire 1 ( f_2 $end
$upscope $end
$scope module eje4_tb $end
$var wire 1 ) g_2 $end
$upscope $end
$scope module eje4_tb $end
$var wire 1 * h_2 $end
$upscope $end
$scope module eje4_tb $end
$var wire 1 + l_2 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#100000
0&
0'
0%
0$
0(
0*
0+
0!
0"
0)
0#
#200000
1%
1)
1#
#300000
1&
0%
1*
1"
0)
0#
#400000
1%
1)
1#
#500000
0&
0%
0$
0*
1!
0"
0)
0#
#600000
1&
1%
1*
1)
1#
#700000
1$
1'
0%
1(
1+
1"
0)
0#
#800000
1%
1)
1#
#10900000
