{
  "Top": "MPSQ",
  "RtlTop": "MPSQ",
  "RtlPrefix": "",
  "RtlSubPrefix": "MPSQ_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu19p",
    "Package": "-fsvb3824",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ppl": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "ppl",
          "name": "ppl",
          "usage": "data",
          "direction": "in"
        }]
    },
    "n_patches": {
      "index": "1",
      "direction": "unused",
      "srcType": "int",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "n_patches",
          "name": "n_patches",
          "usage": "data",
          "direction": "in"
        }]
    },
    "GDarray": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "GDarray_address0",
          "name": "GDarray_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "GDarray_ce0",
          "name": "GDarray_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "GDarray_q0",
          "name": "GDarray_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "GDn_points_0": {
      "index": "3",
      "direction": "unused",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "GDn_points_0",
          "name": "GDn_points_0",
          "usage": "data",
          "direction": "in"
        }]
    },
    "GDn_points_1": {
      "index": "4",
      "direction": "unused",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "GDn_points_1",
          "name": "GDn_points_1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "GDn_points_2": {
      "index": "5",
      "direction": "unused",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "GDn_points_2",
          "name": "GDn_points_2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "GDn_points_3": {
      "index": "6",
      "direction": "unused",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "GDn_points_3",
          "name": "GDn_points_3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "GDn_points_4": {
      "index": "7",
      "direction": "unused",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "GDn_points_4",
          "name": "GDn_points_4",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_patch_stream": {
      "index": "8",
      "direction": "out",
      "srcType": "int",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_patch_stream_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top MPSQ -name MPSQ"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "MPSQ"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3",
    "Uncertainty": "0.81",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "2835"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "MPSQ",
    "Version": "1.0",
    "DisplayName": "Mpsq",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_MPSQ_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/patchMaker.cpp"],
    "Vhdl": [
      "impl\/vhdl\/MPSQ_get_index_from_z.vhd",
      "impl\/vhdl\/MPSQ_mSP_findBounds.vhd",
      "impl\/vhdl\/MPSQ_mux_2568_32_1_1.vhd",
      "impl\/vhdl\/MPSQ_row_list.vhd",
      "impl\/vhdl\/MPSQ.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/MPSQ_get_index_from_z.v",
      "impl\/verilog\/MPSQ_mSP_findBounds.v",
      "impl\/verilog\/MPSQ_mux_2568_32_1_1.v",
      "impl\/verilog\/MPSQ_row_list.v",
      "impl\/verilog\/MPSQ.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/MPSQ.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Users\/rapiduser\/Desktop\/tanishGitHub\/tanishPatchMakerHLS\/PatchMaker_tanishGit\/solutionLC\/.debug\/MPSQ.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "GDarray_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"GDarray_address0": "DATA"},
      "ports": ["GDarray_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "GDarray"
        }]
    },
    "GDarray_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"GDarray_q0": "DATA"},
      "ports": ["GDarray_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "GDarray"
        }]
    },
    "GDn_points_0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"GDn_points_0": "DATA"},
      "ports": ["GDn_points_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "GDn_points_0"
        }]
    },
    "GDn_points_1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"GDn_points_1": "DATA"},
      "ports": ["GDn_points_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "GDn_points_1"
        }]
    },
    "GDn_points_2": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"GDn_points_2": "DATA"},
      "ports": ["GDn_points_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "GDn_points_2"
        }]
    },
    "GDn_points_3": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"GDn_points_3": "DATA"},
      "ports": ["GDn_points_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "GDn_points_3"
        }]
    },
    "GDn_points_4": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"GDn_points_4": "DATA"},
      "ports": ["GDn_points_4"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "GDn_points_4"
        }]
    },
    "n_patches": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"n_patches": "DATA"},
      "ports": ["n_patches"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "n_patches"
        }]
    },
    "output_patch_stream_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "output_patch_stream_V_",
      "portMap": {
        "output_patch_stream_V_din": "WR_DATA",
        "output_patch_stream_V_full_n": "FULL_N",
        "output_patch_stream_V_write": "WR_EN"
      },
      "ports": [
        "output_patch_stream_V_din",
        "output_patch_stream_V_full_n",
        "output_patch_stream_V_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "output_patch_stream"
        }]
    },
    "ppl": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"ppl": "DATA"},
      "ports": ["ppl"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ppl"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ppl": {
      "dir": "in",
      "width": "32"
    },
    "n_patches": {
      "dir": "in",
      "width": "8"
    },
    "GDarray_address0": {
      "dir": "out",
      "width": "11"
    },
    "GDarray_ce0": {
      "dir": "out",
      "width": "1"
    },
    "GDarray_q0": {
      "dir": "in",
      "width": "64"
    },
    "GDn_points_0": {
      "dir": "in",
      "width": "32"
    },
    "GDn_points_1": {
      "dir": "in",
      "width": "32"
    },
    "GDn_points_2": {
      "dir": "in",
      "width": "32"
    },
    "GDn_points_3": {
      "dir": "in",
      "width": "32"
    },
    "GDn_points_4": {
      "dir": "in",
      "width": "32"
    },
    "output_patch_stream_V_din": {
      "dir": "out",
      "width": "64"
    },
    "output_patch_stream_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_patch_stream_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "MPSQ",
      "Instances": [
        {
          "ModuleName": "mSP_findBounds",
          "InstanceName": "grp_mSP_findBounds_fu_2830"
        },
        {
          "ModuleName": "get_index_from_z",
          "InstanceName": "grp_get_index_from_z_fu_2835"
        }
      ]
    },
    "Info": {
      "get_index_from_z": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mSP_findBounds": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MPSQ": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "get_index_from_z": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "7",
          "PipelineIIMin": "6",
          "PipelineIIMax": "7",
          "PipelineII": "6 ~ 7",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.172"
        },
        "Area": {
          "FF": "10937",
          "AVAIL_FF": "8171520",
          "UTIL_FF": "~0",
          "LUT": "53082",
          "AVAIL_LUT": "4085760",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      },
      "mSP_findBounds": {
        "Latency": {
          "LatencyBest": "794",
          "LatencyAvg": "794",
          "LatencyWorst": "797",
          "PipelineIIMin": "794",
          "PipelineIIMax": "797",
          "PipelineII": "794 ~ 797",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.172"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_1982_1",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_1990_2",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_1998_3",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "FF": "32923",
          "AVAIL_FF": "8171520",
          "UTIL_FF": "~0",
          "LUT": "60071",
          "AVAIL_LUT": "4085760",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      },
      "MPSQ": {
        "Latency": {
          "LatencyBest": "2835",
          "LatencyAvg": "2835",
          "LatencyWorst": "2839",
          "PipelineIIMin": "2836",
          "PipelineIIMax": "2840",
          "PipelineII": "2836 ~ 2840",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.172"
        },
        "Loops": [
          {
            "Name": "initGDarrayDecoded_perLayer_initGDarrayDecoded_perPoint",
            "TripCount": "1280",
            "Latency": "1281",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "finalSPOutput_writeDummy_perSuperpoint1234_finalSPOutput_writeDummy_perPoint1234",
            "TripCount": "80",
            "Latency": "80",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "makeSuperPoint_alignedToLine_rowListSet_loop",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_926_1_VITIS_LOOP_928_2",
            "TripCount": "80",
            "Latency": "80",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_934_3_VITIS_LOOP_936_4",
            "TripCount": "80",
            "Latency": "80",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_942_5_VITIS_LOOP_944_6",
            "TripCount": "80",
            "Latency": "80",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_950_7_VITIS_LOOP_952_8",
            "TripCount": "80",
            "Latency": "80",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "finalSPOutput_writeDummy_perSuperpoint_finalSPOutput_writeDummy_perPoint",
            "TripCount": "80",
            "Latency": "80",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "60798",
          "AVAIL_FF": "8171520",
          "UTIL_FF": "~0",
          "LUT": "115233",
          "AVAIL_LUT": "4085760",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "3840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-08-08 00:42:23 -0400",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
