.model test_0813_figure3_analog
.inputs dummy1 net2_1 net1_1
.outputs dummy2 net3_1 net4_1
.clocks
  
.names dummy1 dummy2
0 1
  
# lpf
.subckt lpf in[0]=net4_1 out[0]=net3_1 #ota_biasfb[0] =0.000000000500 &lpf_fg[0] =0&lpf_cap_3x[0] =0&lpf_cap_2x[0] =0&lpf_cap_1x[0] =0&lpf_cap_3x[2] =0&lpf_cap_2x[2] =0&lpf_cap_1x[2] =0&lpf_cap_3x[3] =0&lpf_cap_2x[3] =0&lpf_cap_1x[3] =0
  
# C4
.subckt c4_blk in[0]=net1_1 in[1]=net2_1 out[0]=net4_1 #c4_ota_bias[1] =0.000001000000&c4_ota_bias[0] =0.000000200000&c4_fg[0] =0&c4_cap_3x[0] =0&c4_cap_2x[0] =0&c4_cap_1x[0] =0&c4_cap_3x[2] =0&c4_cap_2x[2] =0&c4_cap_1x[2] =0&c4_cap_3x[3] =0&c4_cap_2x[3] =0&c4_cap_1x[3] =0&c4_cap_3x[1] =0&c4_cap_2x[1] =0&c4_cap_1x[1] =0
  
.end
