// Seed: 1505125896
module module_0 (
    input logic id_0
    , id_18,
    input id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    output id_5,
    output logic id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    output id_10,
    output logic id_11
    , id_19,
    input logic id_12,
    output id_13,
    input logic id_14,
    input id_15,
    input id_16,
    output id_17
);
  logic id_20;
endmodule
module module_1 (
    input id_0,
    input id_1
    , id_18,
    output logic id_2,
    output id_3,
    output id_4,
    output logic id_5,
    output id_6,
    output logic id_7,
    output logic id_8,
    inout logic id_9,
    input id_10,
    input logic id_11,
    output logic id_12
    , id_19,
    output id_13,
    input id_14,
    output id_15,
    input id_16
);
  type_30(
      1'b0, id_9
  ); defparam id_20.id_21 = id_20;
  logic id_22;
endmodule
