[{
		"PC":	0,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
		"ActiveList":	[],
		"IntegerQueue":	[]
	}, {
		"PC":	4,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[0, 1, 2, 3],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
		"ActiveList":	[],
		"IntegerQueue":	[]
	}, {
		"PC":	8,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[4, 5, 6, 7],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[0, 32, 33, 34, 35, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	1,
				"PC":	0
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	2,
				"PC":	1
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	3,
				"PC":	2
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	4,
				"PC":	3
			}],
		"IntegerQueue":	[{
				"DestRegister":	32,
				"OpAIsReady":	true,
				"OpARegTag":	0,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	0
			}, {
				"DestRegister":	33,
				"OpAIsReady":	true,
				"OpARegTag":	0,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	2,
				"OpCode":	"addi",
				"PC":	1
			}, {
				"DestRegister":	34,
				"OpAIsReady":	true,
				"OpARegTag":	0,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	3,
				"OpCode":	"addi",
				"PC":	2
			}, {
				"DestRegister":	35,
				"OpAIsReady":	true,
				"OpARegTag":	0,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	4,
				"OpCode":	"addi",
				"PC":	3
			}]
	}, {
		"PC":	12,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[8, 9, 10, 11],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[39, 32, 33, 34, 35, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	1,
				"PC":	0
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	2,
				"PC":	1
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	3,
				"PC":	2
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	4,
				"PC":	3
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	0,
				"PC":	4
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	36,
				"PC":	5
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	37,
				"PC":	6
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	38,
				"PC":	7
			}],
		"IntegerQueue":	[{
				"DestRegister":	36,
				"OpAIsReady":	true,
				"OpARegTag":	0,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	4
			}, {
				"DestRegister":	37,
				"OpAIsReady":	false,
				"OpARegTag":	36,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	5
			}, {
				"DestRegister":	38,
				"OpAIsReady":	false,
				"OpARegTag":	37,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	100,
				"OpCode":	"addi",
				"PC":	6
			}, {
				"DestRegister":	39,
				"OpAIsReady":	false,
				"OpARegTag":	38,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1000,
				"OpCode":	"addi",
				"PC":	7
			}]
	}, {
		"PC":	16,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[12, 13, 14, 15],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[43, 32, 40, 41, 35, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	1,
				"PC":	0
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	2,
				"PC":	1
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	3,
				"PC":	2
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	4,
				"PC":	3
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	0,
				"PC":	4
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	36,
				"PC":	5
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	37,
				"PC":	6
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	38,
				"PC":	7
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	33,
				"PC":	8
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	34,
				"PC":	9
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}],
		"IntegerQueue":	[{
				"DestRegister":	37,
				"OpAIsReady":	false,
				"OpARegTag":	36,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	5
			}, {
				"DestRegister":	38,
				"OpAIsReady":	false,
				"OpARegTag":	37,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	100,
				"OpCode":	"addi",
				"PC":	6
			}, {
				"DestRegister":	39,
				"OpAIsReady":	false,
				"OpARegTag":	38,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1000,
				"OpCode":	"addi",
				"PC":	7
			}, {
				"DestRegister":	40,
				"OpAIsReady":	false,
				"OpARegTag":	39,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	8
			}, {
				"DestRegister":	41,
				"OpAIsReady":	false,
				"OpARegTag":	40,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	32,
				"OpBValue":	0,
				"OpCode":	"add",
				"PC":	9
			}, {
				"DestRegister":	42,
				"OpAIsReady":	false,
				"OpARegTag":	41,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"add",
				"PC":	10
			}, {
				"DestRegister":	43,
				"OpAIsReady":	false,
				"OpARegTag":	42,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	42,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	11
			}]
	}, {
		"PC":	20,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[16, 17, 18, 19],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[45, 32, 47, 41, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	1,
				"PC":	0
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	2,
				"PC":	1
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	3,
				"PC":	2
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	4,
				"PC":	3
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	0,
				"PC":	4
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	36,
				"PC":	5
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	37,
				"PC":	6
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	38,
				"PC":	7
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	33,
				"PC":	8
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	34,
				"PC":	9
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}],
		"IntegerQueue":	[{
				"DestRegister":	37,
				"OpAIsReady":	false,
				"OpARegTag":	36,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	5
			}, {
				"DestRegister":	38,
				"OpAIsReady":	false,
				"OpARegTag":	37,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	100,
				"OpCode":	"addi",
				"PC":	6
			}, {
				"DestRegister":	39,
				"OpAIsReady":	false,
				"OpARegTag":	38,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1000,
				"OpCode":	"addi",
				"PC":	7
			}, {
				"DestRegister":	40,
				"OpAIsReady":	false,
				"OpARegTag":	39,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	8
			}, {
				"DestRegister":	41,
				"OpAIsReady":	false,
				"OpARegTag":	40,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	32,
				"OpBValue":	1,
				"OpCode":	"add",
				"PC":	9
			}, {
				"DestRegister":	42,
				"OpAIsReady":	false,
				"OpARegTag":	41,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"add",
				"PC":	10
			}, {
				"DestRegister":	43,
				"OpAIsReady":	false,
				"OpARegTag":	42,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	42,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	11
			}, {
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[20, 21, 22, 23],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[45, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	0,
				"PC":	4
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	36,
				"PC":	5
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	37,
				"PC":	6
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	38,
				"PC":	7
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	33,
				"PC":	8
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	34,
				"PC":	9
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}],
		"IntegerQueue":	[{
				"DestRegister":	38,
				"OpAIsReady":	false,
				"OpARegTag":	37,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	100,
				"OpCode":	"addi",
				"PC":	6
			}, {
				"DestRegister":	39,
				"OpAIsReady":	false,
				"OpARegTag":	38,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1000,
				"OpCode":	"addi",
				"PC":	7
			}, {
				"DestRegister":	40,
				"OpAIsReady":	false,
				"OpARegTag":	39,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	8
			}, {
				"DestRegister":	41,
				"OpAIsReady":	false,
				"OpARegTag":	40,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	32,
				"OpBValue":	1,
				"OpCode":	"add",
				"PC":	9
			}, {
				"DestRegister":	42,
				"OpAIsReady":	false,
				"OpARegTag":	41,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"add",
				"PC":	10
			}, {
				"DestRegister":	43,
				"OpAIsReady":	false,
				"OpARegTag":	42,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	42,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	11
			}, {
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	36,
				"PC":	5
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	37,
				"PC":	6
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	38,
				"PC":	7
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	33,
				"PC":	8
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	34,
				"PC":	9
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	38,
				"OpAIsReady":	false,
				"OpARegTag":	37,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	100,
				"OpCode":	"addi",
				"PC":	6
			}, {
				"DestRegister":	39,
				"OpAIsReady":	false,
				"OpARegTag":	38,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1000,
				"OpCode":	"addi",
				"PC":	7
			}, {
				"DestRegister":	40,
				"OpAIsReady":	false,
				"OpARegTag":	39,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	8
			}, {
				"DestRegister":	41,
				"OpAIsReady":	false,
				"OpARegTag":	40,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	32,
				"OpBValue":	1,
				"OpCode":	"add",
				"PC":	9
			}, {
				"DestRegister":	42,
				"OpAIsReady":	false,
				"OpARegTag":	41,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"add",
				"PC":	10
			}, {
				"DestRegister":	43,
				"OpAIsReady":	false,
				"OpARegTag":	42,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	42,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	11
			}, {
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	36,
				"PC":	5
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	37,
				"PC":	6
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	38,
				"PC":	7
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	33,
				"PC":	8
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	34,
				"PC":	9
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	39,
				"OpAIsReady":	false,
				"OpARegTag":	38,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1000,
				"OpCode":	"addi",
				"PC":	7
			}, {
				"DestRegister":	40,
				"OpAIsReady":	false,
				"OpARegTag":	39,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	8
			}, {
				"DestRegister":	41,
				"OpAIsReady":	false,
				"OpARegTag":	40,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	32,
				"OpBValue":	1,
				"OpCode":	"add",
				"PC":	9
			}, {
				"DestRegister":	42,
				"OpAIsReady":	false,
				"OpARegTag":	41,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"add",
				"PC":	10
			}, {
				"DestRegister":	43,
				"OpAIsReady":	false,
				"OpARegTag":	42,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	42,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	11
			}, {
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	37,
				"PC":	6
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	38,
				"PC":	7
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	33,
				"PC":	8
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	34,
				"PC":	9
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	39,
				"OpAIsReady":	false,
				"OpARegTag":	38,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1000,
				"OpCode":	"addi",
				"PC":	7
			}, {
				"DestRegister":	40,
				"OpAIsReady":	false,
				"OpARegTag":	39,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	8
			}, {
				"DestRegister":	41,
				"OpAIsReady":	false,
				"OpARegTag":	40,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	32,
				"OpBValue":	1,
				"OpCode":	"add",
				"PC":	9
			}, {
				"DestRegister":	42,
				"OpAIsReady":	false,
				"OpARegTag":	41,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"add",
				"PC":	10
			}, {
				"DestRegister":	43,
				"OpAIsReady":	false,
				"OpARegTag":	42,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	42,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	11
			}, {
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	37,
				"PC":	6
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	38,
				"PC":	7
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	33,
				"PC":	8
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	34,
				"PC":	9
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	40,
				"OpAIsReady":	false,
				"OpARegTag":	39,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	8
			}, {
				"DestRegister":	41,
				"OpAIsReady":	false,
				"OpARegTag":	40,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	32,
				"OpBValue":	1,
				"OpCode":	"add",
				"PC":	9
			}, {
				"DestRegister":	42,
				"OpAIsReady":	false,
				"OpARegTag":	41,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"add",
				"PC":	10
			}, {
				"DestRegister":	43,
				"OpAIsReady":	false,
				"OpARegTag":	42,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	42,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	11
			}, {
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	38,
				"PC":	7
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	33,
				"PC":	8
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	34,
				"PC":	9
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	40,
				"OpAIsReady":	false,
				"OpARegTag":	39,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	8
			}, {
				"DestRegister":	41,
				"OpAIsReady":	false,
				"OpARegTag":	40,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	32,
				"OpBValue":	1,
				"OpCode":	"add",
				"PC":	9
			}, {
				"DestRegister":	42,
				"OpAIsReady":	false,
				"OpARegTag":	41,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"add",
				"PC":	10
			}, {
				"DestRegister":	43,
				"OpAIsReady":	false,
				"OpARegTag":	42,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	42,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	11
			}, {
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	38,
				"PC":	7
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	33,
				"PC":	8
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	34,
				"PC":	9
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	41,
				"OpAIsReady":	false,
				"OpARegTag":	40,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	32,
				"OpBValue":	1,
				"OpCode":	"add",
				"PC":	9
			}, {
				"DestRegister":	42,
				"OpAIsReady":	false,
				"OpARegTag":	41,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"add",
				"PC":	10
			}, {
				"DestRegister":	43,
				"OpAIsReady":	false,
				"OpARegTag":	42,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	42,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	11
			}, {
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	33,
				"PC":	8
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	34,
				"PC":	9
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	41,
				"OpAIsReady":	false,
				"OpARegTag":	40,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	32,
				"OpBValue":	1,
				"OpCode":	"add",
				"PC":	9
			}, {
				"DestRegister":	42,
				"OpAIsReady":	false,
				"OpARegTag":	41,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"add",
				"PC":	10
			}, {
				"DestRegister":	43,
				"OpAIsReady":	false,
				"OpARegTag":	42,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	42,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	11
			}, {
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	33,
				"PC":	8
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	34,
				"PC":	9
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	42,
				"OpAIsReady":	false,
				"OpARegTag":	41,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"add",
				"PC":	10
			}, {
				"DestRegister":	43,
				"OpAIsReady":	false,
				"OpARegTag":	42,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	42,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	11
			}, {
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	34,
				"PC":	9
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	42,
				"OpAIsReady":	false,
				"OpARegTag":	41,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"add",
				"PC":	10
			}, {
				"DestRegister":	43,
				"OpAIsReady":	false,
				"OpARegTag":	42,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	42,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	11
			}, {
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	41,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	34,
				"PC":	9
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	43,
				"OpAIsReady":	false,
				"OpARegTag":	42,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	42,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	11
			}, {
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	41,
				"OpBValue":	1113,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	43,
				"OpAIsReady":	false,
				"OpARegTag":	42,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	42,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	11
			}, {
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	41,
				"OpBValue":	1113,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	39,
				"PC":	10
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	41,
				"OpBValue":	1113,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	44,
				"OpAIsReady":	false,
				"OpARegTag":	43,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	43,
				"OpBValue":	0,
				"OpCode":	"divu",
				"PC":	12
			}, {
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	41,
				"OpBValue":	1113,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	42,
				"PC":	11
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	41,
				"OpBValue":	1113,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39, 42],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	45,
				"OpAIsReady":	false,
				"OpARegTag":	44,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	10,
				"OpCode":	"addi",
				"PC":	13
			}, {
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	41,
				"OpBValue":	1113,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39, 42],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	true,
				"LogicalDestination":	0,
				"OldDestination":	43,
				"PC":	12
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	41,
				"OpBValue":	1113,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39, 42, 43],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	46,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	20,
				"OpCode":	"addi",
				"PC":	14
			}, {
				"DestRegister":	47,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	30,
				"OpCode":	"addi",
				"PC":	15
			}, {
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	41,
				"OpBValue":	1113,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	45,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	52,
				"OpAIsReady":	false,
				"OpARegTag":	45,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	20
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39, 42, 43],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	44,
				"PC":	13
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	41,
				"OpBValue":	1113,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	true,
				"OpARegTag":	45,
				"OpAValue":	10,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	45,
				"OpBValue":	10,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39, 42, 43, 44],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	48,
				"OpAIsReady":	false,
				"OpARegTag":	47,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	41,
				"OpBValue":	1113,
				"OpCode":	"sub",
				"PC":	16
			}, {
				"DestRegister":	49,
				"OpAIsReady":	true,
				"OpARegTag":	45,
				"OpAValue":	10,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	45,
				"OpBValue":	10,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	53,
				"OpAIsReady":	false,
				"OpARegTag":	52,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	21
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 10, 30, 40, 0, 0, 0, 0, 11, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39, 42, 43, 44],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, false, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	4,
				"OldDestination":	35,
				"PC":	14
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	40,
				"PC":	15
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	49,
				"OpAIsReady":	true,
				"OpARegTag":	45,
				"OpAValue":	10,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	45,
				"OpBValue":	10,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 10, 30, 40, 0, 0, 0, 0, 11, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39, 42, 43, 44, 35, 40],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, false, true, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	49,
				"OpAIsReady":	true,
				"OpARegTag":	45,
				"OpAValue":	10,
				"OpBIsReady":	false,
				"OpBRegTag":	48,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	17
			}, {
				"DestRegister":	50,
				"OpAIsReady":	false,
				"OpARegTag":	48,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	45,
				"OpBValue":	10,
				"OpCode":	"sub",
				"PC":	18
			}, {
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	54,
				"OpAIsReady":	false,
				"OpARegTag":	53,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	22
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 10, 30, 40, -1073, 0, 0, 0, 11, 12, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39, 42, 43, 44, 35, 40],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, false, false, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	2,
				"OldDestination":	47,
				"PC":	16
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 10, 30, 40, -1073, 0, 0, 0, 11, 12, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39, 42, 43, 44, 35, 40, 47],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, false, false, true, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[{
				"DestRegister":	51,
				"OpAIsReady":	false,
				"OpARegTag":	49,
				"OpAValue":	0,
				"OpBIsReady":	false,
				"OpBRegTag":	50,
				"OpBValue":	0,
				"OpCode":	"sub",
				"PC":	19
			}, {
				"DestRegister":	55,
				"OpAIsReady":	false,
				"OpARegTag":	54,
				"OpAValue":	0,
				"OpBIsReady":	true,
				"OpBRegTag":	0,
				"OpBValue":	1,
				"OpCode":	"addi",
				"PC":	23
			}]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 10, 30, 40, -1073, 1083, -1083, 0, 11, 12, 13, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39, 42, 43, 44, 35, 40, 47],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, false, false, false, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	41,
				"PC":	17
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	1,
				"OldDestination":	32,
				"PC":	18
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 10, 30, 40, -1073, 1083, -1083, 0, 11, 12, 13, 0, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39, 42, 43, 44, 35, 40, 47, 41, 32],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, false, false, false, true, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	false,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 10, 30, 40, -1073, 1083, -1083, 2166, 11, 12, 13, 14, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39, 42, 43, 44, 35, 40, 47, 41, 32],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	3,
				"OldDestination":	49,
				"PC":	19
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	45,
				"PC":	20
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	52,
				"PC":	21
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	53,
				"PC":	22
			}, {
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 10, 30, 40, -1073, 1083, -1083, 2166, 11, 12, 13, 14, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39, 42, 43, 44, 35, 40, 47, 41, 32, 49, 45, 52, 53],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
		"ActiveList":	[{
				"Done":	true,
				"Exception":	false,
				"LogicalDestination":	0,
				"OldDestination":	54,
				"PC":	23
			}],
		"IntegerQueue":	[]
	}, {
		"PC":	24,
		"PhysicalRegisterFile":	[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 1, 11, 111, 1111, 1112, 1113, 2226, 0, 0, 10, 30, 40, -1073, 1083, -1083, 2166, 11, 12, 13, 14, 0, 0, 0, 0, 0, 0, 0, 0],
		"DecodedPCs":	[],
		"ExceptionPC":	0,
		"Exception":	false,
		"RegisterMapTable":	[55, 50, 48, 51, 46, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31],
		"FreeList":	[56, 57, 58, 59, 60, 61, 62, 63, 1, 2, 3, 4, 0, 36, 37, 38, 33, 34, 39, 42, 43, 44, 35, 40, 47, 41, 32, 49, 45, 52, 53, 54],
		"BusyBitTable":	[false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
		"ActiveList":	[],
		"IntegerQueue":	[]
	}]