{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# GHDL module tests\n",
    "\n",
    "These tests focus on the GHDL module correctly inferring VHDL code to a hardware model. They also might integrate external Verilog code. The yosys synthesis changes the hardware description model into a net list of inferred silicon elements and writes out Verilog code, which can be verified in its functionality against an expected output according to a stimulus.\n",
    "\n",
    "The following code generates a schematic elaborating on the the data flow and involvement of the installed tools:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/svg+xml": [
       "<?xml version=\"1.0\" encoding=\"UTF-8\" standalone=\"no\"?>\n",
       "<!DOCTYPE svg PUBLIC \"-//W3C//DTD SVG 1.1//EN\"\n",
       " \"http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd\">\n",
       "<!-- Generated by graphviz version 2.40.1 (20161225.0304)\n",
       " -->\n",
       "<!-- Title: Schematic Pages: 1 -->\n",
       "<svg width=\"689pt\" height=\"556pt\"\n",
       " viewBox=\"0.00 0.00 689.25 556.00\" xmlns=\"http://www.w3.org/2000/svg\" xmlns:xlink=\"http://www.w3.org/1999/xlink\">\n",
       "<g id=\"graph0\" class=\"graph\" transform=\"scale(1 1) rotate(0) translate(4 552)\">\n",
       "<title>Schematic</title>\n",
       "<polygon fill=\"#ffffff\" stroke=\"transparent\" points=\"-4,4 -4,-552 685.2526,-552 685.2526,4 -4,4\"/>\n",
       "<!-- A -->\n",
       "<g id=\"node1\" class=\"node\">\n",
       "<title>A</title>\n",
       "<polygon fill=\"none\" stroke=\"#000000\" points=\"366.1292,-548 255.3647,-548 226.8708,-512 337.6353,-512 366.1292,-548\"/>\n",
       "<text text-anchor=\"middle\" x=\"296.5\" y=\"-526.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">MyHDL</text>\n",
       "</g>\n",
       "<!-- B -->\n",
       "<g id=\"node5\" class=\"node\">\n",
       "<title>B</title>\n",
       "<polygon fill=\"#d3d3d3\" stroke=\"#d3d3d3\" points=\"298,-476 237,-476 237,-440 298,-440 298,-476\"/>\n",
       "<text text-anchor=\"middle\" x=\"267.5\" y=\"-454.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">VHDL</text>\n",
       "</g>\n",
       "<!-- A&#45;&gt;B -->\n",
       "<g id=\"edge1\" class=\"edge\">\n",
       "<title>A&#45;&gt;B</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M289.1821,-511.8314C286.0124,-503.9617 282.23,-494.5712 278.7187,-485.8533\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" points=\"281.8992,-484.3815 274.9165,-476.4133 275.4061,-486.9968 281.8992,-484.3815\"/>\n",
       "</g>\n",
       "<!-- C -->\n",
       "<g id=\"node6\" class=\"node\">\n",
       "<title>C</title>\n",
       "<polygon fill=\"#d3d3d3\" stroke=\"#d3d3d3\" points=\"393,-404 326,-404 326,-368 393,-368 393,-404\"/>\n",
       "<text text-anchor=\"middle\" x=\"359.5\" y=\"-382.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">Verilog</text>\n",
       "</g>\n",
       "<!-- A&#45;&gt;C -->\n",
       "<g id=\"edge2\" class=\"edge\">\n",
       "<title>A&#45;&gt;C</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M304.479,-511.7623C315.3192,-486.9846 334.7938,-442.4714 347.4277,-413.5939\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" points=\"350.7841,-414.6541 351.5858,-404.0896 344.371,-411.8483 350.7841,-414.6541\"/>\n",
       "</g>\n",
       "<!-- V -->\n",
       "<g id=\"node2\" class=\"node\">\n",
       "<title>V</title>\n",
       "<polygon fill=\"none\" stroke=\"#000000\" points=\"681.0057,-260 447.9479,-260 387.9943,-224 621.0521,-224 681.0057,-260\"/>\n",
       "<text text-anchor=\"middle\" x=\"534.5\" y=\"-238.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">Vendor Sim Verilog</text>\n",
       "</g>\n",
       "<!-- I -->\n",
       "<g id=\"node10\" class=\"node\">\n",
       "<title>I</title>\n",
       "<ellipse fill=\"#add8e6\" stroke=\"#add8e6\" cx=\"313.5\" cy=\"-170\" rx=\"94.7833\" ry=\"18\"/>\n",
       "<text text-anchor=\"middle\" x=\"313.5\" y=\"-166.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">iverilog Simulator</text>\n",
       "</g>\n",
       "<!-- V&#45;&gt;I -->\n",
       "<g id=\"edge8\" class=\"edge\">\n",
       "<title>V&#45;&gt;I</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M479.0176,-223.9243C446.0841,-213.1948 404.3968,-199.6134 371.0982,-188.765\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" points=\"372.0913,-185.4076 361.4989,-185.6377 369.9228,-192.0632 372.0913,-185.4076\"/>\n",
       "</g>\n",
       "<!-- M -->\n",
       "<g id=\"node3\" class=\"node\">\n",
       "<title>M</title>\n",
       "<polygon fill=\"#d3d3d3\" stroke=\"#d3d3d3\" points=\"185,-260 0,-260 0,-224 185,-224 185,-260\"/>\n",
       "<text text-anchor=\"middle\" x=\"92.5\" y=\"-238.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">custom mapped Verilog</text>\n",
       "</g>\n",
       "<!-- M&#45;&gt;I -->\n",
       "<g id=\"edge10\" class=\"edge\">\n",
       "<title>M&#45;&gt;I</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M147.9824,-223.9243C180.9159,-213.1948 222.6032,-199.6134 255.9018,-188.765\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" points=\"257.0772,-192.0632 265.5011,-185.6377 254.9087,-185.4076 257.0772,-192.0632\"/>\n",
       "</g>\n",
       "<!-- t -->\n",
       "<g id=\"node4\" class=\"node\">\n",
       "<title>t</title>\n",
       "<polygon fill=\"#d3d3d3\" stroke=\"#d3d3d3\" points=\"289.5,-36 197.5,-36 197.5,0 289.5,0 289.5,-36\"/>\n",
       "<text text-anchor=\"middle\" x=\"243.5\" y=\"-14.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">VCD trace</text>\n",
       "</g>\n",
       "<!-- G -->\n",
       "<g id=\"node8\" class=\"node\">\n",
       "<title>G</title>\n",
       "<ellipse fill=\"#add8e6\" stroke=\"#add8e6\" cx=\"235.5\" cy=\"-386\" rx=\"72.2875\" ry=\"18\"/>\n",
       "<text text-anchor=\"middle\" x=\"235.5\" y=\"-382.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">GHDL plugin</text>\n",
       "</g>\n",
       "<!-- B&#45;&gt;G -->\n",
       "<g id=\"edge3\" class=\"edge\">\n",
       "<title>B&#45;&gt;G</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M259.425,-439.8314C255.8354,-431.7547 251.5338,-422.0761 247.5741,-413.1668\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" points=\"250.7213,-411.63 243.4615,-403.9134 244.3246,-414.473 250.7213,-411.63\"/>\n",
       "</g>\n",
       "<!-- C&#45;&gt;I -->\n",
       "<g id=\"edge7\" class=\"edge\">\n",
       "<title>C&#45;&gt;I</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M359.3957,-367.6071C358.7722,-337.1188 355.5715,-274.4687 340.5,-224 337.7979,-214.9516 333.6536,-205.5839 329.4169,-197.2423\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" points=\"332.4595,-195.5095 324.6663,-188.3321 326.2826,-198.8029 332.4595,-195.5095\"/>\n",
       "</g>\n",
       "<!-- m -->\n",
       "<g id=\"node7\" class=\"node\">\n",
       "<title>m</title>\n",
       "<polygon fill=\"#d3d3d3\" stroke=\"#d3d3d3\" points=\"331.5,-260 203.5,-260 203.5,-224 331.5,-224 331.5,-260\"/>\n",
       "<text text-anchor=\"middle\" x=\"267.5\" y=\"-238.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">mapped Verilog</text>\n",
       "</g>\n",
       "<!-- m&#45;&gt;I -->\n",
       "<g id=\"edge9\" class=\"edge\">\n",
       "<title>m&#45;&gt;I</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M279.1077,-223.8314C284.3776,-215.5829 290.715,-205.6635 296.5061,-196.5992\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" points=\"299.6208,-198.2248 302.0553,-187.9134 293.7219,-194.456 299.6208,-198.2248\"/>\n",
       "</g>\n",
       "<!-- Y -->\n",
       "<g id=\"node9\" class=\"node\">\n",
       "<title>Y</title>\n",
       "<ellipse fill=\"#add8e6\" stroke=\"#add8e6\" cx=\"235.5\" cy=\"-314\" rx=\"36.2938\" ry=\"18\"/>\n",
       "<text text-anchor=\"middle\" x=\"235.5\" y=\"-310.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">Yosys</text>\n",
       "</g>\n",
       "<!-- G&#45;&gt;Y -->\n",
       "<g id=\"edge4\" class=\"edge\">\n",
       "<title>G&#45;&gt;Y</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M235.5,-367.8314C235.5,-360.131 235.5,-350.9743 235.5,-342.4166\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" points=\"239.0001,-342.4132 235.5,-332.4133 232.0001,-342.4133 239.0001,-342.4132\"/>\n",
       "</g>\n",
       "<!-- Y&#45;&gt;M -->\n",
       "<g id=\"edge6\" class=\"edge\">\n",
       "<title>Y&#45;&gt;M</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M209.9345,-301.1278C189.8637,-291.0223 161.4186,-276.7003 137.5509,-264.6829\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" points=\"138.824,-261.4054 128.3183,-260.0344 135.676,-267.6576 138.824,-261.4054\"/>\n",
       "</g>\n",
       "<!-- Y&#45;&gt;m -->\n",
       "<g id=\"edge5\" class=\"edge\">\n",
       "<title>Y&#45;&gt;m</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M243.4101,-296.2022C246.9984,-288.1287 251.3233,-278.3976 255.3124,-269.422\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" points=\"258.5955,-270.6527 259.4586,-260.0931 252.1988,-267.8097 258.5955,-270.6527\"/>\n",
       "</g>\n",
       "<!-- I&#45;&gt;t -->\n",
       "<g id=\"edge11\" class=\"edge\">\n",
       "<title>I&#45;&gt;t</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M249.6376,-156.6064C227.7171,-148.6234 205.4586,-135.9737 192.5,-116 181.8565,-99.5947 185.2752,-90.172 192.5,-72 196.7676,-61.2659 204.2931,-51.4321 212.2739,-43.1828\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" points=\"214.8801,-45.5319 219.6509,-36.072 210.0221,-40.4921 214.8801,-45.5319\"/>\n",
       "</g>\n",
       "<!-- T -->\n",
       "<g id=\"node11\" class=\"node\">\n",
       "<title>T</title>\n",
       "<polygon fill=\"#add8e6\" stroke=\"#add8e6\" points=\"421.264,-86.5442 421.264,-101.4558 358.1373,-112 268.8627,-112 205.736,-101.4558 205.736,-86.5442 268.8627,-76 358.1373,-76 421.264,-86.5442\"/>\n",
       "<polygon fill=\"none\" stroke=\"#add8e6\" points=\"425.2689,-83.1575 425.2689,-104.8425 358.4699,-116 268.5301,-116 201.7311,-104.8425 201.7311,-83.1575 268.5301,-72 358.4699,-72 425.2689,-83.1575\"/>\n",
       "<text text-anchor=\"middle\" x=\"313.5\" y=\"-90.3\" font-family=\"Times,serif\" font-size=\"14.00\" fill=\"#000000\">MyHDL test bench</text>\n",
       "</g>\n",
       "<!-- I&#45;&gt;T -->\n",
       "<g id=\"edge13\" class=\"edge\">\n",
       "<title>I&#45;&gt;T</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M307.6601,-151.9891C306.8863,-144.291 306.6059,-135.0629 306.819,-126.2561\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" points=\"310.3168,-126.3832 307.2958,-116.2282 303.3247,-126.0507 310.3168,-126.3832\"/>\n",
       "</g>\n",
       "<!-- T&#45;&gt;t -->\n",
       "<g id=\"edge14\" class=\"edge\">\n",
       "<title>T&#45;&gt;t</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M292.8763,-71.6086C284.8912,-62.939 275.6978,-52.9576 267.4248,-43.9755\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" points=\"269.7943,-41.3818 260.445,-36.3975 264.6454,-46.1241 269.7943,-41.3818\"/>\n",
       "</g>\n",
       "<!-- T&#45;&gt;I -->\n",
       "<g id=\"edge12\" class=\"edge\">\n",
       "<title>T&#45;&gt;I</title>\n",
       "<path fill=\"none\" stroke=\"#000000\" d=\"M319.7042,-116.2282C320.2904,-124.2287 320.4044,-133.3631 320.0462,-141.8046\"/>\n",
       "<polygon fill=\"#000000\" stroke=\"#000000\" points=\"316.5402,-141.7708 319.3399,-151.9891 323.5235,-142.2552 316.5402,-141.7708\"/>\n",
       "</g>\n",
       "</g>\n",
       "</svg>\n"
      ],
      "text/plain": [
       "<graphviz.dot.Digraph at 0x7f9be466a668>"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from graphviz import Digraph\n",
    "dot = Digraph(\"Schematic\")\n",
    "dot.attr('node', shape='parallelogram')\n",
    "dot.node('A', 'MyHDL' ); dot.node('V', 'Vendor Sim Verilog'); \n",
    "dot.attr('node', shape='box', style='filled', color='lightgrey')\n",
    "dot.node('M', 'custom mapped Verilog'); dot.node('t', 'VCD trace'); \n",
    "\n",
    "dot.node('B', 'VHDL'); dot.node('C', 'Verilog'); dot.node('m', 'mapped Verilog')\n",
    "\n",
    "dot.attr('node', shape='ellipse', color='lightblue')\n",
    "dot.node(\"G\", \"GHDL plugin\")\n",
    "dot.node('Y', 'Yosys' );  dot.node('I', 'iverilog Simulator')\n",
    "dot.attr('node', shape='doubleoctagon')\n",
    "\n",
    "dot.node('T', 'MyHDL test bench');\n",
    "dot.edges(['AB', 'AC', 'BG', 'GY', 'Ym', 'YM', 'CI', 'VI', 'mI', 'MI', 'It', 'TI', 'IT', 'Tt'])\n",
    "dot"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "All boxed items above represent readable source code or data, when filled gray, they are generated. The Co-Simulation framework allows us to implement different work flows 'embedded' in a Python hardware object which takes care of generation and wrapping of the simulation, driving and verifying the model. The *MyHDL test bench* is the central element stimulating the hardware model. Both the testbench and the iverilog Simulator can write out a `.vcd` trace which can be verified with the GTKwave waveform viewer."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Post-Synthesis Cosimulation test of FIFO buffer implementation\n",
    "\n",
    "This test verifies if the VHDL synthesis step produces the correct results for a FIFO buffer implementation which consists of:\n",
    "\n",
    "* The fifo buffer state machine in VHDL [fifobuf.vhdl](/edit/work/examples/vhdl/fifobuf.vhdl)\n",
    "* A Block RAM implementation in Verilog [bram.v](/edit/work/examples/verilog/bram.v)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "sys.path.append(\"../examples\")\n",
    "\n",
    "ECP5_LIB = \"lib/techlibs/ecp5\"\n",
    "LIBFILES = [ ECP5_LIB + \"/cells_sim.v\", \"-I\", ECP5_LIB]\n",
    "LIBFILES += [ ECP5_LIB + \"/gsr_pur_assign.v\" ]\n",
    "EXAMPLES_PREFIX = \"../examples\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Cosimulation test bench\n",
    "\n",
    "Normally, the Cosimulation TB would be generated when inferring a MyHDL module. Here we have added it manually\n",
    "for the VHDL only module:\n",
    "\n",
    "[tb_fifobuffer.v](/edit/work/tests/verilog/tb_fifobuffer.v)\n",
    "\n",
    "This file actually generates a `fifobuf.vcd` trace during cosimulation.\n",
    "\n",
    "\n",
    "**Note**: This test is currently expected to fail with a `Data mismatch` error when `ADDR_W > 7` (this leads to inference of a `DP16KD` primitive on ECP5).\n",
    "This is due to model discrepancies between the current yosys internal library mapping and the 'next generation' TDP memory concept and might be resolved later on."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['iverilog', '-s', 'tb_fifobuffer', '-D', 'mixed_hdl', '-o', 'fifobuffer_mapped.o', 'fifobuffer_mapped.v', 'verilog/tb_fifobuffer.v', 'lib/techlibs/ecp5/cells_sim.v', '-I', 'lib/techlibs/ecp5', 'lib/techlibs/ecp5/gsr_pur_assign.v']\n",
      "Data de\n",
      "Data ad\n",
      "Data be\n",
      "Data ef\n",
      "Data ff\n",
      "Data 20\n",
      "PASSED\n"
     ]
    }
   ],
   "source": [
    "from ivl_cosim import *\n",
    "from myhdl import *\n",
    "\n",
    "SYNTH_CMD = \"synth_ecp5 -top FifoBuffer; show -format ps -prefix fifobuf *\"\n",
    "DEBUG = False\n",
    "\n",
    "@block\n",
    "def fifobuf_mapped(wren, idata, iready, odata, oready, rden, err, reset, clk):\n",
    "    \"\"\"When inferring this entity, a cosimulation object is generated which\n",
    "    includes necessary modules\"\"\"\n",
    "    \n",
    "    sigs = locals()\n",
    "    name = \"fifobuffer\"\n",
    "    pathname = EXAMPLES_PREFIX + \"/vhdl/fifobuf.vhdl\"\n",
    "    mapped = name + \"_mapped\"\n",
    "\n",
    "    map_cmd = ['yosys', '-Q', '-m', 'ghdl', '-p', \\\n",
    "        \"\"\"ghdl -gADDR_W=7 -gDATA_W=8 %s -e %s;\n",
    "            read_verilog %s/verilog/bram.v;\n",
    "            %s ;\n",
    "            write_verilog %s.v\n",
    "        \"\"\" % (pathname, name, EXAMPLES_PREFIX, SYNTH_CMD, mapped)]\n",
    "    \n",
    "    if DEBUG:\n",
    "        child = subprocess.Popen(map_cmd, stdout = subprocess.PIPE, stderr = subprocess.PIPE)\n",
    "\n",
    "        c = child.communicate()\n",
    "        print(\"==== YOSYS stdout ====\")\n",
    "        print(c[0].decode('utf8'))\n",
    "        try:\n",
    "            msg = c[1].decode('utf8')\n",
    "            print(\"==== YOSYS stderr ====\")\n",
    "            print(msg)\n",
    "        except:\n",
    "            print(\"==== stderr failed ====\")\n",
    "    else:\n",
    "        child = subprocess.call(map_cmd)\n",
    "\n",
    "\n",
    "    params = { }\n",
    "\n",
    "    options = { 'name' : mapped, 'tbname' : name, 'libfiles' : LIBFILES} \n",
    "    return setupCosimulationIcarus(options, params, sigs, \"\", \"verilog/\")\n",
    "\n",
    "@block\n",
    "def clkgen(clk, DELAY):\n",
    "    @always(delay(DELAY))\n",
    "    def clkgen():\n",
    "        clk.next = not clk\n",
    "\n",
    "    return instances()\n",
    "\n",
    "@block\n",
    "def fifobuf_tb():\n",
    "    err = Signal(bool(0))\n",
    "    clk = Signal(0)\n",
    "    reset = Signal(bool(0))\n",
    "    idata, odata = [ Signal(intbv()[8:]) for i in range(2) ]\n",
    "    iready, oready = [ Signal(bool()) for i in range(2) ]\n",
    "    rden, wren = [ Signal(bool()) for i in range(2) ]\n",
    "\n",
    "    # inst_fifobuf = fifobuffer(wren, idata, iready, odata, oready, rden, err, reset, clk)\n",
    "    inst_fifobuf = fifobuf_mapped(wren, idata, iready, odata, oready, rden, err, reset, clk)\n",
    "\n",
    "    inst_clkgen = clkgen(clk, 20)\n",
    "\n",
    "    count = Signal(intbv()[8:])\n",
    "\n",
    "    @instance\n",
    "    def testbench_fill():\n",
    "        rden.next = 0\n",
    "        wren.next = 0\n",
    "        reset.next = 1\n",
    "        yield delay(20)\n",
    "        reset.next = 0\n",
    "\n",
    "        yield delay(20)\n",
    "\n",
    "        for d in [ 0xde, 0xad, 0xbe, 0xef, 0xff, 0x20 ]:\n",
    "            idata.next = d\n",
    "            yield clk.negedge\n",
    "            wren.next = 1\n",
    "            yield clk.negedge\n",
    "            wren.next = 0\n",
    "            yield clk.posedge\n",
    "            if iready == 0:\n",
    "                raise ValueError(\"not ready\")\n",
    "\n",
    "        yield delay(100)\n",
    "        if count != 6:\n",
    "            raise ValueError(\"Didn't get data\")\n",
    "\n",
    "    @instance\n",
    "    def testbench_drain():\n",
    "        yield oready.posedge\n",
    "\n",
    "        for d in [ 0xde, 0xad, 0xbe, 0xef, 0xff, 0x20 ]:\n",
    "            while oready == 1:\n",
    "                yield clk.negedge\n",
    "                rden.next = 1\n",
    "                yield clk.negedge\n",
    "                rden.next = 0\n",
    "                yield clk.posedge\n",
    "                print(\"Data\", odata)\n",
    "                if odata != d:\n",
    "                    for _ in range(5):\n",
    "                        yield clk.posedge\n",
    "                    raise ValueError(\"Data mismatch\")\n",
    "                count.next = count + 1\n",
    "            yield delay(10)\n",
    "\n",
    "        print(\"PASSED\")\n",
    "        raise StopSimulation\n",
    "\n",
    "    return instances()\n",
    "\n",
    "def test_fifobuf():\n",
    "    tb = fifobuf_tb()\n",
    "    tb.config_sim(backend = 'myhdl')\n",
    "    tb.run_sim()\n",
    "    tb.quit_sim()\n",
    "\n",
    "\n",
    "test_fifobuf()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Download [fifobuf.vcd](fifobuf.vcd) to analyze the trace."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
