Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jun  5 10:41:37 2024
| Host         : DESKTOP-8K477JS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mouse_led_timing_summary_routed.rpt -rpx mouse_led_timing_summary_routed.rpx
| Design       : mouse_led
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.636        0.000                      0                  142        0.175        0.000                      0                  142        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.636        0.000                      0                  142        0.175        0.000                      0                  142        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.194ns (29.233%)  route 2.890ns (70.767%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.708     5.310    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X4Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.419     5.729 f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.703     6.432    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg[1]
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.297     6.729 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/FSM_onehot_state_reg[4]_i_7/O
                         net (fo=4, routed)           0.855     7.584    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/state_reg_reg[1]_1
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.152     7.736 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3/O
                         net (fo=3, routed)           0.610     8.346    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.672 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.723     9.395    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1_n_0
    SLICE_X3Y102         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.590    15.012    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X3Y102         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y102         FDCE (Setup_fdce_C_CE)      -0.205    15.031    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.194ns (29.363%)  route 2.872ns (70.637%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.708     5.310    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X4Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.419     5.729 f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.703     6.432    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg[1]
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.297     6.729 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/FSM_onehot_state_reg[4]_i_7/O
                         net (fo=4, routed)           0.855     7.584    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/state_reg_reg[1]_1
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.152     7.736 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3/O
                         net (fo=3, routed)           0.610     8.346    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.672 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.705     9.377    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.590    15.012    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X2Y102         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[3]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y102         FDCE (Setup_fdce_C_CE)      -0.169    15.067    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.194ns (29.363%)  route 2.872ns (70.637%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.708     5.310    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X4Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.419     5.729 f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.703     6.432    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg[1]
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.297     6.729 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/FSM_onehot_state_reg[4]_i_7/O
                         net (fo=4, routed)           0.855     7.584    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/state_reg_reg[1]_1
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.152     7.736 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3/O
                         net (fo=3, routed)           0.610     8.346    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.672 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.705     9.377    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.590    15.012    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X2Y102         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[4]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y102         FDCE (Setup_fdce_C_CE)      -0.169    15.067    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.194ns (29.363%)  route 2.872ns (70.637%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.708     5.310    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X4Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.419     5.729 f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.703     6.432    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg[1]
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.297     6.729 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/FSM_onehot_state_reg[4]_i_7/O
                         net (fo=4, routed)           0.855     7.584    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/state_reg_reg[1]_1
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.152     7.736 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3/O
                         net (fo=3, routed)           0.610     8.346    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.672 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.705     9.377    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.590    15.012    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X2Y102         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[5]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y102         FDCE (Setup_fdce_C_CE)      -0.169    15.067    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.194ns (29.363%)  route 2.872ns (70.637%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.708     5.310    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X4Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.419     5.729 f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.703     6.432    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg[1]
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.297     6.729 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/FSM_onehot_state_reg[4]_i_7/O
                         net (fo=4, routed)           0.855     7.584    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/state_reg_reg[1]_1
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.152     7.736 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3/O
                         net (fo=3, routed)           0.610     8.346    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.672 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.705     9.377    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1_n_0
    SLICE_X2Y102         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.590    15.012    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X2Y102         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y102         FDCE (Setup_fdce_C_CE)      -0.169    15.067    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.194ns (30.269%)  route 2.751ns (69.731%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.708     5.310    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X4Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.419     5.729 f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.703     6.432    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg[1]
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.297     6.729 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/FSM_onehot_state_reg[4]_i_7/O
                         net (fo=4, routed)           0.855     7.584    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/state_reg_reg[1]_1
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.152     7.736 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3/O
                         net (fo=3, routed)           0.610     8.346    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.672 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.583     9.255    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1_n_0
    SLICE_X3Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.589    15.011    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X3Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[10]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y103         FDCE (Setup_fdce_C_CE)      -0.205    15.030    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.194ns (30.269%)  route 2.751ns (69.731%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.708     5.310    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X4Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.419     5.729 f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.703     6.432    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg[1]
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.297     6.729 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/FSM_onehot_state_reg[4]_i_7/O
                         net (fo=4, routed)           0.855     7.584    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/state_reg_reg[1]_1
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.152     7.736 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3/O
                         net (fo=3, routed)           0.610     8.346    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.672 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.583     9.255    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1_n_0
    SLICE_X2Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.589    15.011    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X2Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y103         FDCE (Setup_fdce_C_CE)      -0.169    15.066    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.194ns (30.269%)  route 2.751ns (69.731%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.708     5.310    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X4Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.419     5.729 f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.703     6.432    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg[1]
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.297     6.729 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/FSM_onehot_state_reg[4]_i_7/O
                         net (fo=4, routed)           0.855     7.584    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/state_reg_reg[1]_1
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.152     7.736 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3/O
                         net (fo=3, routed)           0.610     8.346    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.672 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.583     9.255    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1_n_0
    SLICE_X2Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.589    15.011    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X2Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y103         FDCE (Setup_fdce_C_CE)      -0.169    15.066    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.194ns (30.269%)  route 2.751ns (69.731%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.708     5.310    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X4Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.419     5.729 f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.703     6.432    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg[1]
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.297     6.729 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/FSM_onehot_state_reg[4]_i_7/O
                         net (fo=4, routed)           0.855     7.584    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/state_reg_reg[1]_1
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.152     7.736 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3/O
                         net (fo=3, routed)           0.610     8.346    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.672 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.583     9.255    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1_n_0
    SLICE_X2Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.589    15.011    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X2Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[8]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y103         FDCE (Setup_fdce_C_CE)      -0.169    15.066    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.194ns (30.269%)  route 2.751ns (69.731%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.708     5.310    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X4Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.419     5.729 f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.703     6.432    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg[1]
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.297     6.729 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/FSM_onehot_state_reg[4]_i_7/O
                         net (fo=4, routed)           0.855     7.584    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/state_reg_reg[1]_1
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.152     7.736 f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3/O
                         net (fo=3, routed)           0.610     8.346    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I2_O)        0.326     8.672 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.583     9.255    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg[10]_i_1_n_0
    SLICE_X2Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.589    15.011    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X2Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y103         FDCE (Setup_fdce_C_CE)      -0.169    15.066    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.598     1.517    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X3Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[10]/Q
                         net (fo=1, routed)           0.110     1.768    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/p_1_in[9]
    SLICE_X2Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.871     2.036    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X2Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y103         FDCE (Hold_fdce_C_D)         0.063     1.593    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.597     1.516    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X5Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[6]/Q
                         net (fo=1, routed)           0.105     1.763    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/p_0_in[5]
    SLICE_X5Y107         LUT5 (Prop_lut5_I1_O)        0.045     1.808 r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.808    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg[5]_i_1_n_0
    SLICE_X5Y107         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.866     2.032    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X5Y107         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[5]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y107         FDCE (Hold_fdce_C_D)         0.092     1.623    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.122%)  route 0.145ns (43.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.597     1.516    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X5Y105         FDPE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.141     1.657 r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=27, routed)          0.145     1.803    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/out12
    SLICE_X6Y105         LUT6 (Prop_lut6_I2_O)        0.045     1.848 r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg[0]_i_1_n_0
    SLICE_X6Y105         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.867     2.033    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X6Y105         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[0]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y105         FDCE (Hold_fdce_C_D)         0.121     1.653    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.048%)  route 0.146ns (50.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.598     1.517    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X3Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[2]/Q
                         net (fo=6, routed)           0.146     1.805    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg_n_0_[2]
    SLICE_X3Y105         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.871     2.036    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X3Y105         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.075     1.608    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.599     1.518    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X3Y102         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/Q
                         net (fo=3, routed)           0.136     1.796    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/Q[1]
    SLICE_X2Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.871     2.036    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X2Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y103         FDCE (Hold_fdce_C_D)         0.059     1.592    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.757%)  route 0.110ns (37.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.597     1.516    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X5Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[7]/Q
                         net (fo=1, routed)           0.110     1.768    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/p_0_in[6]
    SLICE_X5Y106         LUT5 (Prop_lut5_I1_O)        0.045     1.813 r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.813    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg[6]_i_1_n_0
    SLICE_X5Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.867     2.033    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X5Y106         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[6]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.092     1.608    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.720%)  route 0.125ns (43.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.598     1.517    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X2Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/Q
                         net (fo=2, routed)           0.125     1.807    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/rx_data[6]
    SLICE_X2Y102         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.872     2.037    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X2Y102         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y102         FDCE (Hold_fdce_C_D)         0.063     1.597    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.597     1.516    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X5Y105         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=5, routed)           0.139     1.797    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X5Y105         FDPE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.867     2.033    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/CLK
    SLICE_X5Y105         FDPE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y105         FDPE (Hold_fdpe_C_D)         0.070     1.586    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/btn_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.001%)  route 0.172ns (47.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.599     1.518    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X3Y102         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/Q
                         net (fo=3, routed)           0.172     1.831    mouse_unit/rx_data[1]
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  mouse_unit/btn_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    mouse_unit/btn_reg[1]_i_1_n_0
    SLICE_X2Y104         FDCE                                         r  mouse_unit/btn_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.871     2.036    mouse_unit/CLK
    SLICE_X2Y104         FDCE                                         r  mouse_unit/btn_reg_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y104         FDCE (Hold_fdce_C_D)         0.120     1.653    mouse_unit/btn_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_unit/btn_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.746%)  route 0.159ns (43.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.598     1.517    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/CLK
    SLICE_X2Y103         FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/Q
                         net (fo=2, routed)           0.159     1.841    mouse_unit/rx_data[0]
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.045     1.886 r  mouse_unit/btn_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    mouse_unit/btn_reg[0]_i_1_n_0
    SLICE_X2Y104         FDCE                                         r  mouse_unit/btn_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.871     2.036    mouse_unit/CLK
    SLICE_X2Y104         FDCE                                         r  mouse_unit/btn_reg_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y104         FDCE (Hold_fdce_C_D)         0.121     1.654    mouse_unit/btn_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    mouse_unit/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y105    mouse_unit/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    mouse_unit/btn_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    mouse_unit/btn_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y103    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y103    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y102    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/n_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/n_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/n_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/n_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y107    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y107    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y107    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y107    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    mouse_unit/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    mouse_unit/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    mouse_unit/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    mouse_unit/btn_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    mouse_unit/btn_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y103    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[4]/C



