Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 82363ec5d82045c691d9f205cd670447 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tester_debouncer_behav xil_defaultlib.tester_debouncer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Vivado/Projects/lab6/lab6.srcs/sources_1/new/debouncer.sv:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(N=4)
Compiling module xil_defaultlib.tester_debouncer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tester_debouncer_behav
