# Detailed description of RATE_CTRL register and its bit fields

**Source**: Page 47, Chunk 178  
**Category**: Detailed description of RATE_CTRL register and its bit fields  
**Chunk Index**: 178

---

DEC4 '011' 8 F_PRIM/16 1.475 1494
DEC5 '100' 16 F_PRIM/32 0.7375 747
Table 63 RATE_CTRL Register bit description
Bit Name Bit Description Bits Reset Value
DYN_RATE_XYZ1 Dynamic Range for RATE_X1/Y1/Z1 outputs. [14:12] 3b001
DYN_RATE_XYZ2 Dynamic Range for RATE_X2/Y2/Z2 outputs. [11:9] 3b001
DEC_RATE_Z2 Decimation ratio for RATE_Z2 output [8:6] 3b000
DEC_RATE_Y2 Decimation ratio for RATE_Y2 output [5:3] 3b000
DEC_RATE_X2 Decimation ratio for RATE_X2 output [2:0] 3b000
Bit Name Bit Description Bits Reset Value
DYN_ACC_XYZ1 Dynamic Range for ACC_X1/Y1/Z1 outputs. [14:12] 3b001

---

**AI Reasoning**: The content provides a detailed description of the RATE_CTRL register, including bit names, descriptions, and reset values. This fits well under 'specifications' as it specifies the functionality and configuration of the register. The filename reflects the focus on the RATE_CTRL register, making it easily discoverable.
