This is the content of all fo the basic logic gates in verilog 
