
22. Printing statistics.

=== clock_gating ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2_X1                         1
     DLL_X1                          1
     OR2_X2                          1

   Chip area for module '\clock_gating': 5.054000
     of which used for sequential elements: 0.000000 (0.00%)

