// Seed: 2572816012
module module_0 (
    output tri1 id_0,
    input  tri0 id_1,
    input  tri  id_2
    , id_4
);
  logic id_5;
  logic id_6;
  ;
  assign id_6 = id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd99
) (
    input wire id_0,
    input wor id_1,
    output tri0 id_2,
    input wand _id_3,
    input wor id_4,
    input tri0 id_5,
    output tri0 id_6,
    output wor id_7,
    output supply0 id_8,
    output wor id_9,
    output wor id_10[-1  -  1  &  id_3  |  1 'b0 *  -1 : -1],
    output supply0 id_11,
    output tri1 id_12,
    input supply1 id_13,
    input tri0 id_14,
    output supply0 id_15,
    output tri id_16,
    input tri0 id_17,
    output wand id_18,
    input uwire id_19,
    output wire id_20,
    input tri id_21,
    input wor id_22,
    output tri1 id_23,
    input supply0 id_24
);
  assign id_12 = id_3;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_13
  );
  assign modCall_1.id_0 = 0;
endmodule
