library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity DisplayDemo is
	port(binInput  : in std_logic_vector(3 downto 0);
		  enable    : in std_logic;
		  decOut_n  : out std_logic_vector(6 downto 0));
	
end DisplayDemo;