/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [27:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [32:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire [9:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_38z;
  reg [5:0] celloutsig_0_3z;
  reg [8:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire [14:0] celloutsig_0_57z;
  wire [2:0] celloutsig_0_5z;
  reg [3:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [16:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_6z[2] ? in_data[140] : celloutsig_1_2z[2];
  assign celloutsig_1_3z = ~(celloutsig_1_0z & in_data[111]);
  assign celloutsig_0_8z = ~(in_data[48] & celloutsig_0_4z);
  assign celloutsig_0_45z = ~(celloutsig_0_22z | celloutsig_0_33z[6]);
  assign celloutsig_1_7z = ~(celloutsig_1_6z[3] | celloutsig_1_2z[2]);
  assign celloutsig_0_22z = ~(celloutsig_0_21z | celloutsig_0_14z[4]);
  assign celloutsig_1_10z = ~celloutsig_1_2z[0];
  assign celloutsig_0_13z = ~((celloutsig_0_3z[0] | celloutsig_0_1z) & (celloutsig_0_2z | celloutsig_0_10z));
  assign celloutsig_0_56z = celloutsig_0_20z[7] ^ celloutsig_0_11z[2];
  assign celloutsig_0_57z = { celloutsig_0_14z[5:1], celloutsig_0_4z, celloutsig_0_43z } & { celloutsig_0_11z[1:0], celloutsig_0_45z, celloutsig_0_32z, celloutsig_0_56z, celloutsig_0_6z };
  assign celloutsig_0_38z = celloutsig_0_33z[5:0] / { 1'h1, celloutsig_0_30z[12:8] };
  assign celloutsig_0_5z = celloutsig_0_3z[5:3] / { 1'h1, celloutsig_0_3z[3], celloutsig_0_0z };
  assign celloutsig_0_20z = in_data[89:62] / { 1'h1, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_1_17z = ! { in_data[142:135], celloutsig_1_16z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } || { in_data[126:125], celloutsig_1_0z };
  assign celloutsig_0_21z = celloutsig_0_3z[5] & ~(in_data[85]);
  assign celloutsig_0_24z = celloutsig_0_0z & ~(celloutsig_0_20z[18]);
  assign celloutsig_0_31z = { celloutsig_0_18z[7:6], celloutsig_0_2z } % { 1'h1, celloutsig_0_16z[5:4] };
  assign celloutsig_0_33z = { celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_14z } % { 1'h1, celloutsig_0_3z, celloutsig_0_31z };
  assign celloutsig_1_2z = celloutsig_1_0z ? { 1'h1, celloutsig_1_1z, 1'h1 } : { 2'h0, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_4z[16:2], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_3z } != { celloutsig_1_4z[15:12], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_9z } != { celloutsig_1_12z[4:2], celloutsig_1_17z, celloutsig_1_11z };
  assign celloutsig_0_15z = { celloutsig_0_3z[3:0], celloutsig_0_7z } != { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_11z = - celloutsig_0_7z[3:1];
  assign celloutsig_0_14z = - { celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_37z = ~ celloutsig_0_12z;
  assign celloutsig_0_12z = ~ { celloutsig_0_3z[4:0], celloutsig_0_4z };
  assign celloutsig_0_16z = ~ in_data[12:5];
  assign celloutsig_0_18z = ~ { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_1_9z = & { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_1z = & { in_data[85:82], celloutsig_0_0z };
  assign celloutsig_0_10z = & in_data[38:30];
  assign celloutsig_0_26z = | { celloutsig_0_16z[3:1], celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_25z };
  assign celloutsig_0_0z = | in_data[58:49];
  assign celloutsig_1_16z = | { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_18z = | { celloutsig_1_12z[2:0], celloutsig_1_7z };
  assign celloutsig_0_17z = | in_data[87:56];
  assign celloutsig_0_2z = | { celloutsig_0_1z, in_data[90:77] };
  assign celloutsig_0_23z = | { celloutsig_0_20z[7:6], celloutsig_0_10z };
  assign celloutsig_1_0z = ~^ in_data[108:105];
  assign celloutsig_0_28z = ~^ { celloutsig_0_20z[16:3], celloutsig_0_23z, celloutsig_0_22z };
  assign celloutsig_1_6z = { celloutsig_1_4z[7:5], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z } >> { in_data[122:119], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_25z = { celloutsig_0_5z[2:1], celloutsig_0_4z } >> celloutsig_0_6z[2:0];
  assign celloutsig_1_12z = celloutsig_1_6z[4:0] <<< { celloutsig_1_6z[7:4], celloutsig_1_1z };
  assign celloutsig_0_27z = { celloutsig_0_25z[2], celloutsig_0_3z } <<< { celloutsig_0_16z[3], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_24z };
  assign celloutsig_0_30z = { in_data[42:31], celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_1z } <<< { celloutsig_0_27z[5:3], celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_14z };
  assign celloutsig_1_5z = { celloutsig_1_2z[2:1], celloutsig_1_1z } - celloutsig_1_4z[11:9];
  assign celloutsig_0_7z = celloutsig_0_3z[4:1] - { celloutsig_0_3z[4:2], celloutsig_0_4z };
  assign celloutsig_0_32z = { celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_24z } - { celloutsig_0_3z[2:0], celloutsig_0_6z };
  assign celloutsig_0_4z = ~((in_data[80] & celloutsig_0_2z) | celloutsig_0_3z[3]);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_43z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_43z = { celloutsig_0_37z[5:4], celloutsig_0_38z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_6z = celloutsig_0_3z[3:0];
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 17'h00000;
    else if (clkin_data[64]) celloutsig_1_4z = { in_data[112:105], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_3z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_3z = { in_data[24:20], celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
