\hypertarget{struct_core_debug___mem_map}{}\section{Core\+Debug\+\_\+\+Mem\+Map Struct Reference}
\label{struct_core_debug___mem_map}\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_core_debug___mem_map_ae2b57dc00e87a1473f14f606c381045b}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>uint32\_t \hyperlink{struct_core_debug___mem_map_af7ac245a8dc5badd325e2a79d5e926b5}{base\_DHCSR\_Read}\\
\>uint32\_t \hyperlink{struct_core_debug___mem_map_a033962700f14389a6ecb3282097e4308}{base\_DHCSR\_Write}\\
\}; \label{struct_core_debug___mem_map_ae2b57dc00e87a1473f14f606c381045b}
\\

\end{tabbing}\item 
uint32\+\_\+t \hyperlink{struct_core_debug___mem_map_a982469115dfee452a1011a5ca1258911}{base\+\_\+\+D\+C\+R\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_core_debug___mem_map_a24117c992f237c14f50718450adf91be}{base\+\_\+\+D\+C\+R\+D\+R}
\item 
uint32\+\_\+t \hyperlink{struct_core_debug___mem_map_a61a7cec8c03ae8b9fd1c90193ebe1f9f}{base\+\_\+\+D\+E\+M\+C\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Core\+Debug -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_core_debug___mem_map_a24117c992f237c14f50718450adf91be}{}\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+C\+R\+D\+R@{base\+\_\+\+D\+C\+R\+D\+R}}
\index{base\+\_\+\+D\+C\+R\+D\+R@{base\+\_\+\+D\+C\+R\+D\+R}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{base\+\_\+\+D\+C\+R\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t base\+\_\+\+D\+C\+R\+D\+R}\label{struct_core_debug___mem_map_a24117c992f237c14f50718450adf91be}
Debug Core Register Data Register, offset\+: 0x8 \hypertarget{struct_core_debug___mem_map_a982469115dfee452a1011a5ca1258911}{}\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+C\+R\+S\+R@{base\+\_\+\+D\+C\+R\+S\+R}}
\index{base\+\_\+\+D\+C\+R\+S\+R@{base\+\_\+\+D\+C\+R\+S\+R}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{base\+\_\+\+D\+C\+R\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t base\+\_\+\+D\+C\+R\+S\+R}\label{struct_core_debug___mem_map_a982469115dfee452a1011a5ca1258911}
Debug Core Register Selector Register, offset\+: 0x4 \hypertarget{struct_core_debug___mem_map_a61a7cec8c03ae8b9fd1c90193ebe1f9f}{}\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+E\+M\+C\+R@{base\+\_\+\+D\+E\+M\+C\+R}}
\index{base\+\_\+\+D\+E\+M\+C\+R@{base\+\_\+\+D\+E\+M\+C\+R}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{base\+\_\+\+D\+E\+M\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t base\+\_\+\+D\+E\+M\+C\+R}\label{struct_core_debug___mem_map_a61a7cec8c03ae8b9fd1c90193ebe1f9f}
Debug Exception and Monitor Control Register, offset\+: 0x\+C \hypertarget{struct_core_debug___mem_map_af7ac245a8dc5badd325e2a79d5e926b5}{}\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}}
\index{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}\label{struct_core_debug___mem_map_af7ac245a8dc5badd325e2a79d5e926b5}
Debug Halting Control and Status Register, offset\+: 0x0 \hypertarget{struct_core_debug___mem_map_a033962700f14389a6ecb3282097e4308}{}\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}}
\index{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}\label{struct_core_debug___mem_map_a033962700f14389a6ecb3282097e4308}
Debug Halting Control and Status Register, offset\+: 0x0 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
