Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/AUT/Term4/CA/Lab/ca-lab/CA_4/uut_carry_lookahead_adder_isim_beh.exe -prj D:/AUT/Term4/CA/Lab/ca-lab/CA_4/uut_carry_lookahead_adder_beh.prj work.uut_carry_lookahead_adder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/xor_3input.vhd" into library work
Parsing VHDL file "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/or_3input.vhd" into library work
Parsing VHDL file "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/and_4input.vhd" into library work
Parsing VHDL file "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" into library work
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 61: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 62: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 63: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 64: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 66: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 67: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 68: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 69: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 72: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 73: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 76: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 77: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 78: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 81: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 82: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 83: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 84: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 87: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 88: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 89: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 90: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 91: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 95: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 96: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 97: Actual for formal port i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/carry_lookahead_adder.vhd" Line 98: Actual for formal port i is neither a static name nor a globally static expression
Parsing VHDL file "D:/AUT/Term4/CA/Lab/ca-lab/CA_4/uut_carry_lookahead_adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture gatelevel of entity and_5input [and_5input_default]
Compiling architecture gatelevel of entity or_5input [or_5input_default]
Compiling architecture gatelevel of entity xor_3input [xor_3input_default]
Compiling architecture behavioral of entity carry_lookahead_adder [carry_lookahead_adder_default]
Compiling architecture behavior of entity uut_carry_lookahead_adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable D:/AUT/Term4/CA/Lab/ca-lab/CA_4/uut_carry_lookahead_adder_isim_beh.exe
Fuse Memory Usage: 35840 KB
Fuse CPU Usage: 468 ms
