<?xml version="1.0"?>
<sdl version="2.0"/>
<timebase>1ns</timebase>
<config>
 stopAtCycle=150us
 partitioner=self
</config>


<variables>
	<lat> 1ns </lat>
	<buslat> 50 ps </buslat>
</variables>


<sst>
  <component name="cpu" type="memHierarchy.trivialCPU">
    <params>
      <workPerCycle> 1000 </workPerCycle>
      <commFreq> 100 </commFreq>
      <memSize> 0x1000 </memSize>
      <do_write> 1 </do_write>
      <num_loadstore> 1000 </num_loadstore>
    </params>
    <link name=cpu_cache_link port=mem_link latency=$lat />
  </component>
  
  <component name="l1cache" type="memHierarchy.Cache">
    <params>
      <num_ways> 4 </num_ways>
      <num_rows> 16 </num_rows>
      <blocksize> 32 </blocksize>
      <access_time> 2 ns</access_time>
      <num_upstream> 1 </num_upstream>
      <debug> ${MEM_DEBUG} </debug>
      <printStats> 1 </printStats>
    </params>
    <link name=cpu_cache_link port=upstream0 latency=$lat />
    <link name=cache_bus_link port=snoop_link latency=$buslat />
  </component>
  
  <component name="membus" type="memHierarchy.Bus">
    <params>
      <numPorts> 2 </numPorts>
      <busDelay> 20 ns </busDelay>
      <atomicDelivery> 1 </atomicDelivery>
      <debug> ${MEM_DEBUG} </debug>
    </params>
    <link name=cache_bus_link port=port0 latency=$buslat />
    <link name=mem_bus_link port=port1 latency=$buslat />
  </component>
  
  
  <component name="memory" type="memHierarchy.MemController">
    <params>
      <access_time> 10 ns </access_time>
      <mem_size> 512 </mem_size>
      <clock> 1GHz </clock>
      <debug> ${MEM_DEBUG} </debug>
      <backend> memHierarchy.vaultsim </backend>
    </params>
    <link name=mem_bus_link port=snoop_link latency=$buslat />
    <link name=chain_c_0 port=cube_link latency=$buslat />
  </component>
  
 
  <component name="ll0" type=VaultSimC.logicLayer rank=0>
    <params>
      <clock>500Mhz</clock>
      <vaults>8</vaults>
      <llID>0</llID>
      <bwlimit>16</bwlimit>
      <LL_MASK>1</LL_MASK>
      <terminal>0</terminal>
    </params>
    <link name="ll2V_0_0" port="bus_0" latency="1 ns" />
    <link name="ll2V_0_1" port="bus_1" latency="1 ns" />
    <link name="ll2V_0_2" port="bus_2" latency="1 ns" />
    <link name="ll2V_0_3" port="bus_3" latency="1 ns" />
    <link name="ll2V_0_4" port="bus_4" latency="1 ns" />
    <link name="ll2V_0_5" port="bus_5" latency="1 ns" />
    <link name="ll2V_0_6" port="bus_6" latency="1 ns" />
    <link name="ll2V_0_7" port="bus_7" latency="1 ns" />
    <link name="chain_c_0" port="toCPU" latency="5 ns" />
    <link name="chain_0_1" port="toMem" latency="5 ns" />
  </component>
  
  <component name="c0.0" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>0</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_0_0" port="bus" latency="1 ns" />
  </component>
  
  <component name="c0.1" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>1</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_0_1" port="bus" latency="1 ns" />
  </component>
  
  <component name="c0.2" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>2</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_0_2" port="bus" latency="1 ns" />
  </component>

  <component name="c0.3" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>3</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_0_3" port="bus" latency="1 ns" />
  </component>

  <component name="c0.4" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>4</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_0_4" port="bus" latency="1 ns" />
  </component>

  <component name="c0.5" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>5</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_0_5" port="bus" latency="1 ns" />
  </component>

  <component name="c0.6" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>6</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_0_6" port="bus" latency="1 ns" />
  </component>

  <component name="c0.7" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>7</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_0_7" port="bus" latency="1 ns" />
  </component>

  <component name="ll1" type=VaultSimC.logicLayer rank=0>
    <params>
      <clock>500Mhz</clock>
      <vaults>8</vaults>
      <llID>1</llID>
      <bwlimit>16</bwlimit>
      <LL_MASK>1</LL_MASK>
      <terminal>1</terminal>
    </params>
    <link name="ll2V_1_0" port="bus_0" latency="1 ns" />
    <link name="ll2V_1_1" port="bus_1" latency="1 ns" />
    <link name="ll2V_1_2" port="bus_2" latency="1 ns" />
    <link name="ll2V_1_3" port="bus_3" latency="1 ns" />
    <link name="ll2V_1_4" port="bus_4" latency="1 ns" />
    <link name="ll2V_1_5" port="bus_5" latency="1 ns" />
    <link name="ll2V_1_6" port="bus_6" latency="1 ns" />
    <link name="ll2V_1_7" port="bus_7" latency="1 ns" />
    <link name="chain_0_1" port="toCPU" latency="5 ns" />
  </component>
  
  <component name="c1.0" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>0</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_1_0" port="bus" latency="1 ns" />
  </component>
  
  <component name="c1.1" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>1</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_1_1" port="bus" latency="1 ns" />
  </component>

  <component name="c1.2" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>2</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_1_2" port="bus" latency="1 ns" />
  </component>

  <component name="c1.3" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>3</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_1_3" port="bus" latency="1 ns" />
  </component>

  <component name="c1.4" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>4</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_1_4" port="bus" latency="1 ns" />
  </component>

  <component name="c1.5" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>5</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_1_5" port="bus" latency="1 ns" />
  </component>

  <component name="c1.6" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>6</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_1_6" port="bus" latency="1 ns" />
  </component>

  <component name="c1.7" type=VaultSimC.VaultSimC rank=0>
    <params>
      <clock>750Mhz</clock>
      <VaultID>7</VaultID>
      <numVaults2>3</numVaults2>
    </params>
    <link name="ll2V_1_7" port="bus" latency="1 ns" />
  </component>

</sst>

