

================================================================
== Vitis HLS Report for 'udivrem_by2_1'
================================================================
* Date:           Mon Aug 23 09:44:19 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       28|  0.200 us|  0.280 us|   20|   28|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1            |        2|        2|         1|          -|          -|      2|        no|
        |- VITIS_LOOP_571_1  |        3|       11|         4|          4|          1|  1 ~ 3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|     3994|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    62|        0|      455|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      214|    -|
|Register             |        -|     -|     2178|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|    63|     2178|     4663|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     2|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_41ns_22ns_62_1_1_U309   |mul_41ns_22ns_62_1_1   |        0|   1|  0|  25|    0|
    |mul_41ns_32ns_64_1_1_U310   |mul_41ns_32ns_64_1_1   |        0|   1|  0|  25|    0|
    |mul_46ns_64s_64_1_1_U312    |mul_46ns_64s_64_1_1    |        0|   5|  0|  45|    0|
    |mul_64ns_46ns_110_1_1_U313  |mul_64ns_46ns_110_1_1  |        0|   5|  0|  45|    0|
    |mul_64ns_64ns_128_1_1_U314  |mul_64ns_64ns_128_1_1  |        0|   8|  0|  45|    0|
    |mul_64ns_64ns_128_1_1_U316  |mul_64ns_64ns_128_1_1  |        0|   8|  0|  45|    0|
    |mul_64ns_64ns_128_1_1_U317  |mul_64ns_64ns_128_1_1  |        0|   8|  0|  45|    0|
    |mul_64ns_64ns_128_1_1_U319  |mul_64ns_64ns_128_1_1  |        0|   8|  0|  45|    0|
    |mul_64s_32ns_64_1_1_U311    |mul_64s_32ns_64_1_1    |        0|   2|  0|  45|    0|
    |mul_64s_64s_64_1_1_U315     |mul_64s_64s_64_1_1     |        0|   8|  0|  45|    0|
    |mul_64s_64s_64_1_1_U318     |mul_64s_64s_64_1_1     |        0|   8|  0|  45|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|  62|  0| 455|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_11ns_11ns_22_4_1_U320  |mul_mul_11ns_11ns_22_4_1  |    i0 * i0|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    +----------------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |              Memory              |                   Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |intx_internal_reciprocal_table_U  |udivrem_by2_intx_internal_reciprocal_table  |        1|  0|   0|    0|   256|   11|     1|         2816|
    +----------------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                             |                                            |        1|  0|   0|    0|   256|   11|     1|         2816|
    +----------------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln175_fu_573_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln177_11_fu_1028_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln177_9_fu_914_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln177_fu_589_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln567_fu_748_p2       |         +|   0|  0|   9|           2|           2|
    |add_ln570_1_fu_837_p2     |         +|   0|  0|  10|           3|           3|
    |add_ln570_fu_820_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln574_fu_967_p2       |         +|   0|  0|   9|           2|           2|
    |add_ln612_fu_345_p2       |         +|   0|  0|  29|          22|           2|
    |add_ln650_fu_786_p2       |         +|   0|  0|  71|          64|           3|
    |add_ln703_fu_1108_p2      |         +|   0|  0|  71|          64|           1|
    |d40_fu_305_p2             |         +|   0|  0|  48|          41|           1|
    |i_5_fu_530_p2             |         +|   0|  0|   9|           2|           1|
    |mul_ln618_fu_437_p1       |         +|   0|  0|  71|          64|          64|
    |p_13_fu_640_p2            |         +|   0|  0|  71|          64|          64|
    |p_18_fu_727_p2            |         +|   0|  0|  71|          64|          64|
    |q_13_fu_900_p2            |         +|   0|  0|  71|          64|          64|
    |q_14_fu_920_p2            |         +|   0|  0|  64|          64|          64|
    |q_15_fu_1009_p2           |         +|   0|  0|  71|          64|           1|
    |r_27_fu_1033_p2           |         +|   0|  0|  64|          64|          64|
    |v2_fu_415_p2              |         +|   0|  0|  53|          46|          46|
    |v3_fu_511_p2              |         +|   0|  0|  71|          64|          64|
    |v_14_fu_668_p2            |         +|   0|  0|  71|          64|          64|
    |v_fu_762_p2               |         +|   0|  0|  71|          64|           2|
    |e_fu_473_p2               |         -|   0|  0|  71|          64|          64|
    |mul_ln614_3_fu_382_p0     |         -|   0|  0|  71|          61|          64|
    |p_14_fu_680_p2            |         -|   0|  0|  71|          64|          64|
    |p_16_fu_690_p2            |         -|   0|  0|  71|          64|          64|
    |p_fu_625_p0               |         -|   0|  0|  64|          64|          64|
    |r1_fu_929_p2              |         -|   0|  0|  71|          64|          64|
    |r_26_fu_957_p2            |         -|   0|  0|  71|          64|          64|
    |r_30_fu_1088_p2           |         -|   0|  0|  71|          64|          64|
    |r_31_fu_1102_p2           |         -|   0|  0|  64|          64|          64|
    |r_34_fu_1003_p2           |         -|   0|  0|  64|          64|          64|
    |r_fu_986_p2               |         -|   0|  0|  71|          64|          64|
    |sub_ln213_11_fu_994_p2    |         -|   0|  0|  64|          64|          64|
    |sub_ln213_12_fu_1093_p2   |         -|   0|  0|  64|          64|          64|
    |sub_ln213_9_fu_973_p2     |         -|   0|  0|  64|          64|          64|
    |sub_ln216_fu_980_p2       |         -|   0|  0|  64|          64|          64|
    |sub_ln621_fu_615_p2       |         -|   0|  0|  64|          64|          64|
    |v1_fu_355_p2              |         -|   0|  0|  30|          23|          23|
    |and_ln302_fu_1076_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln618_fu_463_p2       |       and|   0|  0|  45|          45|          45|
    |and_ln647_fu_806_p2       |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_850_p2        |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln173_fu_536_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln176_6_fu_1019_p2   |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln176_fu_905_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln178_fu_603_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln214_3_fu_990_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln214_fu_962_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln302_5_fu_1066_p2   |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln302_6_fu_1071_p2   |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln302_fu_1061_p2     |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln574_fu_884_p2      |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln630_fu_644_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln633_fu_649_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln644_fu_758_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln647_fu_767_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln649_3_fu_733_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln649_fu_771_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln695_fu_1014_p2     |      icmp|   0|  0|  29|          64|          64|
    |k1_fu_579_p2              |      icmp|   0|  0|  29|          64|          64|
    |k_3_fu_609_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln302_fu_1082_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln649_fu_780_p2        |        or|   0|  0|   2|           1|           1|
    |p_15_fu_684_p3            |    select|   0|  0|  64|           1|          64|
    |p_17_fu_695_p3            |    select|   0|  0|  64|           1|          64|
    |q_16_fu_1054_p3           |    select|   0|  0|  64|           1|          64|
    |r_28_fu_1039_p3           |    select|   0|  0|  64|           1|          64|
    |r_29_fu_1046_p3           |    select|   0|  0|  64|           1|          64|
    |r_32_fu_1114_p3           |    select|   0|  0|  64|           1|          64|
    |r_33_fu_1122_p3           |    select|   0|  0|  64|           1|          64|
    |select_ln175_3_fu_566_p3  |    select|   0|  0|  64|           1|           1|
    |select_ln175_fu_558_p3    |    select|   0|  0|  64|           1|          64|
    |select_ln177_fu_595_p3    |    select|   0|  0|  64|           1|          64|
    |select_ln302_fu_1130_p3   |    select|   0|  0|  64|           1|          64|
    |select_ln618_fu_456_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln633_3_fu_660_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln644_fu_799_p3    |    select|   0|  0|  64|           1|          64|
    |select_ln649_fu_791_p3    |    select|   0|  0|  64|           1|          64|
    |u0_fu_893_p3              |    select|   0|  0|  64|           1|          64|
    |v_17_fu_812_p3            |    select|   0|  0|  64|           1|          64|
    |v_18_fu_673_p3            |    select|   0|  0|  64|           1|          64|
    |xor_ln567_fu_738_p2       |       xor|   0|  0|   3|           2|           3|
    |xor_ln633_fu_654_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln649_fu_775_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|3994|        3353|        3995|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  100|         20|    1|         20|
    |i_reg_205                      |    9|          2|    2|          4|
    |idx_reg_237                    |    9|          2|    2|          4|
    |k_reg_216                      |    9|          2|    1|          2|
    |reuse_addr_reg_fu_120          |    9|          2|   64|        128|
    |reuse_reg_fu_124               |    9|          2|   64|        128|
    |s_word_num_bits_1_2_i_reg_194  |    9|          2|   64|        128|
    |u1_reg_249                     |    9|          2|   64|        128|
    |u2_reg_227                     |    9|          2|   64|        128|
    |u_address0                     |   14|          3|    2|          6|
    |u_address1                     |   14|          3|    2|          6|
    |u_d1                           |   14|          3|   64|        192|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  214|         45|  394|        874|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+-----+----+-----+-----------+
    |              Name             |  FF | LUT| Bits| Const Bits|
    +-------------------------------+-----+----+-----+-----------+
    |addr_cmp_reg_1415              |    1|   0|    1|          0|
    |ap_CS_fsm                      |   19|   0|   19|          0|
    |d0_reg_1194                    |    1|   0|    1|          0|
    |d40_reg_1226                   |   41|   0|   41|          0|
    |i_reg_205                      |    2|   0|    2|          0|
    |icmp_ln214_reg_1472            |    1|   0|    1|          0|
    |icmp_ln574_reg_1431            |    1|   0|    1|          0|
    |icmp_ln630_reg_1339            |    1|   0|    1|          0|
    |icmp_ln649_3_reg_1374          |    1|   0|    1|          0|
    |idx_reg_237                    |    2|   0|    2|          0|
    |it_reg_1409                    |    2|   0|    2|          0|
    |k_reg_216                      |    1|   0|    1|          0|
    |lshr_ln_reg_1210               |   63|   0|   63|          0|
    |mul_ln614_reg_1242             |   64|   0|   64|          0|
    |mul_ln618_reg_1258             |   64|   0|   64|          0|
    |p_13_reg_1332                  |   64|   0|   64|          0|
    |p_18_reg_1367                  |   64|   0|   64|          0|
    |p_reg_1327                     |   64|   0|   64|          0|
    |q_12_reg_1426                  |   64|   0|   64|          0|
    |q_13_reg_1441                  |   64|   0|   64|          0|
    |q_14_reg_1446                  |   64|   0|   64|          0|
    |q_reg_1420                     |   64|   0|   64|          0|
    |r1_reg_1454                    |   64|   0|   64|          0|
    |r_26_reg_1464                  |   64|   0|   64|          0|
    |r_32_reg_1482                  |   64|   0|   64|          0|
    |r_33_reg_1488                  |   64|   0|   64|          0|
    |reuse_addr_reg_fu_120          |   64|   0|   64|          0|
    |reuse_reg_fu_124               |   64|   0|   64|          0|
    |s_word_num_bits_1_2_i_reg_194  |   64|   0|   64|          0|
    |t_5_reg_1459                   |   64|   0|   64|          0|
    |trunc_ln3_reg_1205             |   40|   0|   40|          0|
    |trunc_ln4_reg_1247             |   17|   0|   17|          0|
    |trunc_ln619_reg_1263           |   33|   0|   33|          0|
    |trunc_ln6_reg_1268             |   45|   0|   45|          0|
    |trunc_ln7_reg_1362             |   64|   0|   64|          0|
    |u0_reg_1435                    |   64|   0|   64|          0|
    |u1_reg_249                     |   64|   0|   64|          0|
    |u2_reg_227                     |   64|   0|   64|          0|
    |v0_reg_1215                    |   11|   0|   11|          0|
    |v1_reg_1231                    |   23|   0|   23|          0|
    |v2_reg_1252                    |   46|   0|   46|          0|
    |v3_reg_1292                    |   64|   0|   64|          0|
    |v4_reg_1321                    |   64|   0|   64|          0|
    |v_18_reg_1349                  |   64|   0|   64|          0|
    |x_19_reg_1297                  |  128|   0|  128|          0|
    |xor_ln633_reg_1344             |    1|   0|    1|          0|
    |zext_ln397_11_reg_1357         |   64|   0|  128|         64|
    |zext_ln397_21_reg_1399         |    2|   0|    3|          1|
    |zext_ln397_22_reg_1404         |   64|   0|  128|         64|
    |zext_ln612_9_reg_1237          |   32|   0|   64|         32|
    +-------------------------------+-----+----+-----+-----------+
    |Total                          | 2178|   0| 2339|        161|
    +-------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  udivrem_by2.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  udivrem_by2.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  udivrem_by2.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  udivrem_by2.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  udivrem_by2.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  udivrem_by2.1|  return value|
|ap_return_0  |  out|   64|  ap_ctrl_hs|  udivrem_by2.1|  return value|
|ap_return_1  |  out|   64|  ap_ctrl_hs|  udivrem_by2.1|  return value|
|u_address0   |  out|    2|   ap_memory|              u|         array|
|u_ce0        |  out|    1|   ap_memory|              u|         array|
|u_we0        |  out|    1|   ap_memory|              u|         array|
|u_d0         |  out|   64|   ap_memory|              u|         array|
|u_q0         |   in|   64|   ap_memory|              u|         array|
|u_address1   |  out|    2|   ap_memory|              u|         array|
|u_ce1        |  out|    1|   ap_memory|              u|         array|
|u_we1        |  out|    1|   ap_memory|              u|         array|
|u_d1         |  out|   64|   ap_memory|              u|         array|
|u_q1         |   in|   64|   ap_memory|              u|         array|
|len          |   in|    2|     ap_none|            len|        scalar|
|p_read2      |   in|   64|     ap_none|        p_read2|        scalar|
|p_read5      |   in|   64|     ap_none|        p_read5|        scalar|
+-------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 11 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 15 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 20 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 21 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read5"   --->   Operation 22 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%d0 = trunc i64 %p_read"   --->   Operation 23 'trunc' 'd0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_read, i32 55, i32 62" [./intx/int128.hpp:608->./intx/int128.hpp:627]   --->   Operation 24 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln609 = zext i8 %trunc_ln" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 25 'zext' 'zext_ln609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%intx_internal_reciprocal_table_addr = getelementptr i11 %intx_internal_reciprocal_table, i64 0, i64 %zext_ln609" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 26 'getelementptr' 'intx_internal_reciprocal_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%v0 = load i8 %intx_internal_reciprocal_table_addr" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 27 'load' 'v0' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 256> <ROM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %p_read, i32 24, i32 63" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 28 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %p_read, i32 1, i32 63" [./intx/int128.hpp:617->./intx/int128.hpp:627]   --->   Operation 29 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 30 [1/2] (1.29ns)   --->   "%v0 = load i8 %intx_internal_reciprocal_table_addr" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 30 'load' 'v0' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 256> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln609_3 = zext i11 %v0" [./intx/int128.hpp:609->./intx/int128.hpp:627]   --->   Operation 31 'zext' 'zext_ln609_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 32 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 33 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 33 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 34 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 34 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.31>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i40 %trunc_ln3" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 35 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.18ns)   --->   "%d40 = add i41 %zext_ln611, i41 1" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 36 'add' 'd40' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln611_6 = zext i41 %d40" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 37 'zext' 'zext_ln611_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %v0, i11 0" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 39 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln612 = zext i22 %mul_ln612" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 40 'zext' 'zext_ln612' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (4.00ns)   --->   "%mul_ln612_3 = mul i62 %zext_ln611_6, i62 %zext_ln612" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 41 'mul' 'mul_ln612_3' <Predicate = true> <Delay = 4.00> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i22 @_ssdm_op_PartSelect.i22.i62.i32.i32, i62 %mul_ln612_3, i32 40, i32 61" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln612_7 = zext i22 %tmp" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 43 'zext' 'zext_ln612_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.12ns)   --->   "%add_ln612 = add i22 %shl_ln, i22 4194303" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 44 'add' 'add_ln612' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln612_8 = zext i22 %add_ln612" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 45 'zext' 'zext_ln612_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.12ns)   --->   "%v1 = sub i23 %zext_ln612_8, i23 %zext_ln612_7" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 46 'sub' 'v1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln611_5 = zext i41 %d40" [./intx/int128.hpp:611->./intx/int128.hpp:627]   --->   Operation 47 'zext' 'zext_ln611_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln612 = sext i23 %v1" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 48 'sext' 'sext_ln612' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln612_9 = zext i32 %sext_ln612" [./intx/int128.hpp:612->./intx/int128.hpp:627]   --->   Operation 49 'zext' 'zext_ln612_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (4.00ns)   --->   "%mul_ln614 = mul i64 %zext_ln611_5, i64 %zext_ln612_9" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 50 'mul' 'mul_ln614' <Predicate = true> <Delay = 4.00> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.83>
ST_7 : Operation 51 [1/1] (1.36ns)   --->   "%sub_ln614 = sub i64 1152921504606846976, i64 %mul_ln614" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 51 'sub' 'sub_ln614' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (5.47ns)   --->   "%mul_ln614_3 = mul i64 %sub_ln614, i64 %zext_ln612_9" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 52 'mul' 'mul_ln614_3' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i17 @_ssdm_op_PartSelect.i17.i64.i32.i32, i64 %mul_ln614_3, i32 47, i32 63" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 53 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.82>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i23.i13, i23 %v1, i13 0" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln614 = sext i36 %tmp_s" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 55 'sext' 'sext_ln614' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln614 = zext i45 %sext_ln614" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 56 'zext' 'zext_ln614' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln614_5 = zext i17 %trunc_ln4" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 57 'zext' 'zext_ln614_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.24ns)   --->   "%v2 = add i46 %zext_ln614_5, i46 %zext_ln614" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 58 'add' 'v2' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln614_6 = zext i46 %v2" [./intx/int128.hpp:614->./intx/int128.hpp:627]   --->   Operation 59 'zext' 'zext_ln614_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i1 %d0" [./intx/int128.hpp:616->./intx/int128.hpp:627]   --->   Operation 60 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln617 = zext i63 %lshr_ln" [./intx/int128.hpp:617->./intx/int128.hpp:627]   --->   Operation 61 'zext' 'zext_ln617' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (1.35ns)   --->   "%d63 = add i64 %zext_ln617, i64 %zext_ln616" [./intx/int128.hpp:617->./intx/int128.hpp:627]   --->   Operation 62 'add' 'd63' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (5.47ns)   --->   "%mul_ln618 = mul i64 %zext_ln614_6, i64 %d63" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 63 'mul' 'mul_ln618' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln619 = trunc i46 %v2" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 64 'trunc' 'trunc_ln619' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.83>
ST_9 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%trunc_ln5 = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %v2, i32 1, i32 45" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 65 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%select_ln618 = select i1 %d0, i45 35184372088831, i45 0" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 66 'select' 'select_ln618' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%and_ln618 = and i45 %trunc_ln5, i45 %select_ln618" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 67 'and' 'and_ln618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%zext_ln618 = zext i45 %and_ln618" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 68 'zext' 'zext_ln618' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (1.36ns) (out node of the LUT)   --->   "%e = sub i64 %zext_ln618, i64 %mul_ln618" [./intx/int128.hpp:618->./intx/int128.hpp:627]   --->   Operation 69 'sub' 'e' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln397_17 = zext i46 %v2" [./intx/int128.hpp:397]   --->   Operation 70 'zext' 'zext_ln397_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln397_18 = zext i64 %e" [./intx/int128.hpp:397]   --->   Operation 71 'zext' 'zext_ln397_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (5.47ns)   --->   "%x_17 = mul i110 %zext_ln397_18, i110 %zext_ln397_17" [./intx/int128.hpp:397]   --->   Operation 72 'mul' 'x_17' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i45 @_ssdm_op_PartSelect.i45.i110.i32.i32, i110 %x_17, i32 65, i32 109" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 73 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.83>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2"   --->   Operation 74 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%len_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %len"   --->   Operation 75 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln619 = zext i45 %trunc_ln6" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 76 'zext' 'zext_ln619' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i33.i31, i33 %trunc_ln619, i31 0" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 77 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (1.36ns)   --->   "%v3 = add i64 %shl_ln3, i64 %zext_ln619" [./intx/int128.hpp:619->./intx/int128.hpp:627]   --->   Operation 78 'add' 'v3' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln397_19 = zext i64 %v3" [./intx/int128.hpp:397]   --->   Operation 79 'zext' 'zext_ln397_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln397_20 = zext i64 %p_read" [./intx/int128.hpp:397]   --->   Operation 80 'zext' 'zext_ln397_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (5.47ns)   --->   "%x_19 = mul i128 %zext_ln397_19, i128 %zext_ln397_20" [./intx/int128.hpp:397]   --->   Operation 81 'mul' 'x_19' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.46ns)   --->   "%br_ln173 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i" [./intx/int128.hpp:173]   --->   Operation 82 'br' 'br_ln173' <Predicate = true> <Delay = 0.46>

State 11 <SV = 10> <Delay = 6.52>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_2_i = phi i64 %select_ln177, void %.split.i, i64 0, void %._crit_edge" [./intx/int128.hpp:177]   --->   Operation 83 'phi' 's_word_num_bits_1_2_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%i = phi i2 %i_5, void %.split.i, i2 0, void %._crit_edge"   --->   Operation 84 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%k = phi i1 %k_3, void %.split.i, i1 0, void %._crit_edge"   --->   Operation 85 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.62ns)   --->   "%i_5 = add i2 %i, i2 1" [./intx/int128.hpp:173]   --->   Operation 86 'add' 'i_5' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.39ns)   --->   "%icmp_ln173 = icmp_eq  i2 %i, i2 2" [./intx/int128.hpp:173]   --->   Operation 87 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 88 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %.split.i, void %reciprocal_2by1.exit_ifconv" [./intx/int128.hpp:173]   --->   Operation 89 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i2 %i" [./intx/int128.hpp:117]   --->   Operation 90 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_19, i32 64, i32 127" [./intx/int128.hpp:175]   --->   Operation 91 'partselect' 'tmp_1' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i128 %x_19" [./intx/int128.hpp:175]   --->   Operation 92 'trunc' 'trunc_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.43ns)   --->   "%select_ln175 = select i1 %trunc_ln117, i64 %tmp_1, i64 %trunc_ln175" [./intx/int128.hpp:175]   --->   Operation 93 'select' 'select_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln175)   --->   "%select_ln175_3 = select i1 %trunc_ln117, i64 0, i64 %p_read" [./intx/int128.hpp:175]   --->   Operation 94 'select' 'select_ln175_3' <Predicate = (!icmp_ln173)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln175 = add i64 %select_ln175_3, i64 %select_ln175" [./intx/int128.hpp:175]   --->   Operation 95 'add' 'add_ln175' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %add_ln175, i64 %select_ln175" [./intx/int128.hpp:176]   --->   Operation 96 'icmp' 'k1' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i1 %k" [./intx/int128.hpp:177]   --->   Operation 97 'zext' 'zext_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (1.36ns)   --->   "%add_ln177 = add i64 %add_ln175, i64 %zext_ln177" [./intx/int128.hpp:177]   --->   Operation 98 'add' 'add_ln177' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.43ns)   --->   "%select_ln177 = select i1 %trunc_ln117, i64 %add_ln177, i64 %s_word_num_bits_1_2_i" [./intx/int128.hpp:177]   --->   Operation 99 'select' 'select_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (1.14ns)   --->   "%icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177" [./intx/int128.hpp:178]   --->   Operation 100 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.14ns)   --->   "%k_3 = or i1 %icmp_ln178, i1 %k1" [./intx/int128.hpp:178]   --->   Operation 101 'or' 'k_3' <Predicate = (!icmp_ln173)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln621 = sub i64 %v3, i64 %p_read" [./intx/int128.hpp:621->./intx/int128.hpp:627]   --->   Operation 103 'sub' 'sub_ln621' <Predicate = (icmp_ln173)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 104 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%v4 = sub i64 %sub_ln621, i64 %s_word_num_bits_1_2_i" [./intx/int128.hpp:621->./intx/int128.hpp:627]   --->   Operation 104 'sub' 'v4' <Predicate = (icmp_ln173)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 105 [1/1] (5.47ns)   --->   "%p = mul i64 %v4, i64 %p_read" [./intx/int128.hpp:628]   --->   Operation 105 'mul' 'p' <Predicate = (icmp_ln173)> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 106 'store' 'store_ln0' <Predicate = (icmp_ln173)> <Delay = 0.46>
ST_11 : Operation 107 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 107 'store' 'store_ln0' <Predicate = (icmp_ln173)> <Delay = 0.46>

State 12 <SV = 11> <Delay = 4.45>
ST_12 : Operation 108 [1/1] (1.36ns)   --->   "%p_13 = add i64 %p, i64 %p_read_1" [./intx/int128.hpp:629]   --->   Operation 108 'add' 'p_13' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (1.14ns)   --->   "%icmp_ln630 = icmp_ult  i64 %p_13, i64 %p_read_1" [./intx/int128.hpp:630]   --->   Operation 109 'icmp' 'icmp_ln630' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (1.14ns)   --->   "%icmp_ln633 = icmp_ult  i64 %p_13, i64 %p_read" [./intx/int128.hpp:633]   --->   Operation 110 'icmp' 'icmp_ln633' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.14ns)   --->   "%xor_ln633 = xor i1 %icmp_ln633, i1 1" [./intx/int128.hpp:633]   --->   Operation 111 'xor' 'xor_ln633' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node v_14)   --->   "%select_ln633_3 = select i1 %xor_ln633, i64 18446744073709551614, i64 18446744073709551615" [./intx/int128.hpp:633]   --->   Operation 112 'select' 'select_ln633_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (1.36ns) (out node of the LUT)   --->   "%v_14 = add i64 %select_ln633_3, i64 %v4" [./intx/int128.hpp:633]   --->   Operation 113 'add' 'v_14' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.43ns)   --->   "%v_18 = select i1 %icmp_ln630, i64 %v_14, i64 %v4" [./intx/int128.hpp:630]   --->   Operation 114 'select' 'v_18' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.83>
ST_13 : Operation 115 [1/1] (1.36ns)   --->   "%p_14 = sub i64 %p_13, i64 %p_read" [./intx/int128.hpp:636]   --->   Operation 115 'sub' 'p_14' <Predicate = (xor_ln633 & icmp_ln630)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_16)   --->   "%p_15 = select i1 %xor_ln633, i64 %p_14, i64 %p_13" [./intx/int128.hpp:633]   --->   Operation 116 'select' 'p_15' <Predicate = (icmp_ln630)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (1.36ns) (out node of the LUT)   --->   "%p_16 = sub i64 %p_15, i64 %p_read" [./intx/int128.hpp:638]   --->   Operation 117 'sub' 'p_16' <Predicate = (icmp_ln630)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_18)   --->   "%p_17 = select i1 %icmp_ln630, i64 %p_16, i64 %p_13" [./intx/int128.hpp:630]   --->   Operation 118 'select' 'p_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i64 %v_18" [./intx/int128.hpp:397]   --->   Operation 119 'zext' 'zext_ln397' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln397_11 = zext i64 %p_read_1" [./intx/int128.hpp:397]   --->   Operation 120 'zext' 'zext_ln397_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (5.47ns)   --->   "%x_21 = mul i128 %zext_ln397, i128 %zext_ln397_11" [./intx/int128.hpp:397]   --->   Operation 121 'mul' 'x_21' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%t_words_s = trunc i128 %x_21" [./intx/int128.hpp:107]   --->   Operation 122 'trunc' 't_words_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_21, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 123 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.36ns) (out node of the LUT)   --->   "%p_18 = add i64 %trunc_ln7, i64 %p_17" [./intx/int128.hpp:643]   --->   Operation 124 'add' 'p_18' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (1.14ns)   --->   "%icmp_ln649_3 = icmp_ult  i64 %t_words_s, i64 %p_read_1" [./intx/int128.hpp:649]   --->   Operation 125 'icmp' 'icmp_ln649_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.14ns)   --->   "%xor_ln567 = xor i2 %len_read, i2 2" [./intx/intx.hpp:567]   --->   Operation 126 'xor' 'xor_ln567' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln567 = zext i2 %xor_ln567" [./intx/intx.hpp:567]   --->   Operation 127 'zext' 'zext_ln567' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i64 %u, i64 0, i64 %zext_ln567" [./intx/intx.hpp:567]   --->   Operation 128 'getelementptr' 'u_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [2/2] (0.73ns)   --->   "%u_load = load i2 %u_addr" [./intx/intx.hpp:567]   --->   Operation 129 'load' 'u_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 130 [1/1] (0.62ns)   --->   "%add_ln567 = add i2 %len_read, i2 3" [./intx/intx.hpp:567]   --->   Operation 130 'add' 'add_ln567' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln567_1 = zext i2 %add_ln567" [./intx/intx.hpp:567]   --->   Operation 131 'zext' 'zext_ln567_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%u_addr_7 = getelementptr i64 %u, i64 0, i64 %zext_ln567_1" [./intx/intx.hpp:567]   --->   Operation 132 'getelementptr' 'u_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [2/2] (0.73ns)   --->   "%u_load_9 = load i2 %u_addr_7" [./intx/intx.hpp:567]   --->   Operation 133 'load' 'u_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 134 [1/1] (0.73ns)   --->   "%store_ln568 = store i64 0, i2 %u_addr" [./intx/intx.hpp:568]   --->   Operation 134 'store' 'store_ln568' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 135 [1/1] (0.73ns)   --->   "%store_ln568 = store i64 0, i2 %u_addr_7" [./intx/intx.hpp:568]   --->   Operation 135 'store' 'store_ln568' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 14 <SV = 13> <Delay = 2.23>
ST_14 : Operation 136 [1/1] (1.14ns)   --->   "%icmp_ln644 = icmp_ult  i64 %p_18, i64 %trunc_ln7" [./intx/int128.hpp:644]   --->   Operation 136 'icmp' 'icmp_ln644' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (1.36ns)   --->   "%v = add i64 %v_18, i64 18446744073709551615" [./intx/int128.hpp:646]   --->   Operation 137 'add' 'v' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (1.14ns)   --->   "%icmp_ln647 = icmp_ult  i64 %p_18, i64 %p_read" [./intx/int128.hpp:647]   --->   Operation 138 'icmp' 'icmp_ln647' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (1.14ns)   --->   "%icmp_ln649 = icmp_ugt  i64 %p_18, i64 %p_read" [./intx/int128.hpp:649]   --->   Operation 139 'icmp' 'icmp_ln649' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln644)   --->   "%xor_ln649 = xor i1 %icmp_ln649_3, i1 1" [./intx/int128.hpp:649]   --->   Operation 140 'xor' 'xor_ln649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln644)   --->   "%or_ln649 = or i1 %icmp_ln649, i1 %xor_ln649" [./intx/int128.hpp:649]   --->   Operation 141 'or' 'or_ln649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (1.36ns)   --->   "%add_ln650 = add i64 %v_18, i64 18446744073709551614" [./intx/int128.hpp:650]   --->   Operation 142 'add' 'add_ln650' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln644)   --->   "%select_ln649 = select i1 %or_ln649, i64 %add_ln650, i64 %v" [./intx/int128.hpp:649]   --->   Operation 143 'select' 'select_ln649' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln644 = select i1 %icmp_ln644, i64 %select_ln649, i64 %v_18" [./intx/int128.hpp:644]   --->   Operation 144 'select' 'select_ln644' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node v_17)   --->   "%and_ln647 = and i1 %icmp_ln644, i1 %icmp_ln647" [./intx/int128.hpp:647]   --->   Operation 145 'and' 'and_ln647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.43ns) (out node of the LUT)   --->   "%v_17 = select i1 %and_ln647, i64 %v, i64 %select_ln644" [./intx/int128.hpp:647]   --->   Operation 146 'select' 'v_17' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 147 [1/2] (0.73ns)   --->   "%u_load = load i2 %u_addr" [./intx/intx.hpp:567]   --->   Operation 147 'load' 'u_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 148 [1/2] (0.73ns)   --->   "%u_load_9 = load i2 %u_addr_7" [./intx/intx.hpp:567]   --->   Operation 148 'load' 'u_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 149 [1/1] (0.62ns)   --->   "%add_ln570 = add i2 %len_read, i2 1" [./intx/intx.hpp:570]   --->   Operation 149 'add' 'add_ln570' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln397_21 = zext i2 %add_ln570" [./intx/int128.hpp:397]   --->   Operation 150 'zext' 'zext_ln397_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln397_22 = zext i64 %v_17" [./intx/int128.hpp:397]   --->   Operation 151 'zext' 'zext_ln397_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.46ns)   --->   "%br_ln571 = br void %_ifconv" [./intx/intx.hpp:571]   --->   Operation 152 'br' 'br_ln571' <Predicate = true> <Delay = 0.46>

State 15 <SV = 14> <Delay = 5.47>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%u2 = phi i64 %u_load_9, void %reciprocal_2by1.exit_ifconv, i64 %r_33, void %_ifconv"   --->   Operation 153 'phi' 'u2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%idx = phi i2 0, void %reciprocal_2by1.exit_ifconv, i2 %add_ln574, void %_ifconv" [./intx/intx.hpp:574]   --->   Operation 154 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln570 = sext i2 %idx" [./intx/intx.hpp:570]   --->   Operation 155 'sext' 'sext_ln570' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.62ns)   --->   "%add_ln570_1 = add i3 %sext_ln570, i3 %zext_ln397_21" [./intx/intx.hpp:570]   --->   Operation 156 'add' 'add_ln570_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln570 = zext i3 %add_ln570_1" [./intx/intx.hpp:570]   --->   Operation 157 'zext' 'zext_ln570' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%it = getelementptr i64 %u, i64 0, i64 %zext_ln570" [./intx/intx.hpp:570]   --->   Operation 158 'getelementptr' 'it' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 159 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [2/2] (0.73ns)   --->   "%it_load = load i2 %it" [./intx/intx.hpp:573]   --->   Operation 160 'load' 'it_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_15 : Operation 161 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln570" [./intx/intx.hpp:570]   --->   Operation 161 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln397_23 = zext i64 %u2" [./intx/int128.hpp:397]   --->   Operation 162 'zext' 'zext_ln397_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (5.47ns)   --->   "%mul_ln397 = mul i128 %zext_ln397_22, i128 %zext_ln397_23" [./intx/int128.hpp:397]   --->   Operation 163 'mul' 'mul_ln397' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%q = trunc i128 %mul_ln397" [./intx/int128.hpp:107]   --->   Operation 164 'trunc' 'q' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%q_12 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 165 'partselect' 'q_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.46ns)   --->   "%store_ln570 = store i64 %zext_ln570, i64 %reuse_addr_reg" [./intx/intx.hpp:570]   --->   Operation 166 'store' 'store_ln570' <Predicate = true> <Delay = 0.46>
ST_15 : Operation 167 [1/1] (0.56ns)   --->   "%icmp_ln574 = icmp_eq  i3 %add_ln570_1, i3 0" [./intx/intx.hpp:574]   --->   Operation 167 'icmp' 'icmp_ln574' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.56>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%u1 = phi i64 %u_load, void %reciprocal_2by1.exit_ifconv, i64 %r_32, void %_ifconv"   --->   Operation 168 'phi' 'u1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 169 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_16 : Operation 170 [1/2] (0.73ns)   --->   "%it_load = load i2 %it" [./intx/intx.hpp:573]   --->   Operation 170 'load' 'it_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_16 : Operation 171 [1/1] (0.43ns)   --->   "%u0 = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %it_load" [./intx/intx.hpp:570]   --->   Operation 171 'select' 'u0' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (1.36ns)   --->   "%q_13 = add i64 %q, i64 %u1" [./intx/int128.hpp:175]   --->   Operation 172 'add' 'q_13' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (1.14ns)   --->   "%icmp_ln176 = icmp_ult  i64 %q_13, i64 %q" [./intx/int128.hpp:176]   --->   Operation 173 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln177_5 = zext i1 %icmp_ln176" [./intx/int128.hpp:177]   --->   Operation 174 'zext' 'zext_ln177_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln177_9 = add i64 %u2, i64 %zext_ln177_5" [./intx/int128.hpp:177]   --->   Operation 175 'add' 'add_ln177_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 176 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%q_14 = add i64 %add_ln177_9, i64 %q_12" [./intx/int128.hpp:177]   --->   Operation 176 'add' 'q_14' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 17 <SV = 16> <Delay = 6.83>
ST_17 : Operation 177 [1/1] (5.47ns)   --->   "%mul_ln686 = mul i64 %q_14, i64 %p_read" [./intx/int128.hpp:686->./intx/intx.hpp:573]   --->   Operation 177 'mul' 'mul_ln686' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (1.36ns)   --->   "%r1 = sub i64 %u1, i64 %mul_ln686" [./intx/int128.hpp:686->./intx/intx.hpp:573]   --->   Operation 178 'sub' 'r1' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln397_24 = zext i64 %q_14" [./intx/int128.hpp:397]   --->   Operation 179 'zext' 'zext_ln397_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (5.47ns)   --->   "%mul_ln397_3 = mul i128 %zext_ln397_11, i128 %zext_ln397_24" [./intx/int128.hpp:397]   --->   Operation 180 'mul' 'mul_ln397_3' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%t = trunc i128 %mul_ln397_3" [./intx/int128.hpp:107]   --->   Operation 181 'trunc' 't' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%t_5 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397_3, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 182 'partselect' 't_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (1.36ns)   --->   "%r_26 = sub i64 %u0, i64 %t" [./intx/int128.hpp:213]   --->   Operation 183 'sub' 'r_26' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [1/1] (1.14ns)   --->   "%icmp_ln214 = icmp_ugt  i64 %t, i64 %u0" [./intx/int128.hpp:214]   --->   Operation 184 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.45>
ST_18 : Operation 185 [1/1] (0.62ns)   --->   "%add_ln574 = add i2 %idx, i2 3" [./intx/intx.hpp:574]   --->   Operation 185 'add' 'add_ln574' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 186 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln570 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [./intx/intx.hpp:570]   --->   Operation 187 'specloopname' 'specloopname_ln570' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_9 = sub i64 %r1, i64 %t_5" [./intx/int128.hpp:213]   --->   Operation 188 'sub' 'sub_ln213_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %icmp_ln214" [./intx/int128.hpp:215]   --->   Operation 189 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln216 = sub i64 %sub_ln213_9, i64 %zext_ln215" [./intx/int128.hpp:216]   --->   Operation 190 'sub' 'sub_ln216' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 191 [1/1] (1.36ns)   --->   "%r = sub i64 %r_26, i64 %p_read_1" [./intx/int128.hpp:213]   --->   Operation 191 'sub' 'r' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (1.14ns)   --->   "%icmp_ln214_3 = icmp_ult  i64 %r_26, i64 %p_read_1" [./intx/int128.hpp:214]   --->   Operation 192 'icmp' 'icmp_ln214_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_11 = sub i64 %sub_ln216, i64 %p_read" [./intx/int128.hpp:213]   --->   Operation 193 'sub' 'sub_ln213_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i1 %icmp_ln214_3" [./intx/int128.hpp:215]   --->   Operation 194 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%r_34 = sub i64 %sub_ln213_11, i64 %zext_ln215_5" [./intx/int128.hpp:216]   --->   Operation 195 'sub' 'r_34' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 196 [1/1] (1.36ns)   --->   "%q_15 = add i64 %q_14, i64 1" [./intx/int128.hpp:693->./intx/intx.hpp:573]   --->   Operation 196 'add' 'q_15' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/1] (1.14ns)   --->   "%icmp_ln695 = icmp_ult  i64 %r_34, i64 %q_13" [./intx/int128.hpp:695->./intx/intx.hpp:573]   --->   Operation 197 'icmp' 'icmp_ln695' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 3, i64 0"   --->   Operation 198 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (1.14ns)   --->   "%icmp_ln176_6 = icmp_ult  i64 %r_26, i64 %r" [./intx/int128.hpp:176]   --->   Operation 199 'icmp' 'icmp_ln176_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln177_6 = zext i1 %icmp_ln176_6" [./intx/int128.hpp:177]   --->   Operation 200 'zext' 'zext_ln177_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln177_11 = add i64 %zext_ln177_6, i64 %p_read" [./intx/int128.hpp:177]   --->   Operation 201 'add' 'add_ln177_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 202 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%r_27 = add i64 %add_ln177_11, i64 %r_34" [./intx/int128.hpp:177]   --->   Operation 202 'add' 'r_27' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 203 [1/1] (0.43ns)   --->   "%r_28 = select i1 %icmp_ln695, i64 %r, i64 %r_26" [./intx/int128.hpp:695->./intx/intx.hpp:573]   --->   Operation 203 'select' 'r_28' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 204 [1/1] (0.43ns)   --->   "%r_29 = select i1 %icmp_ln695, i64 %r_34, i64 %r_27" [./intx/int128.hpp:695->./intx/intx.hpp:573]   --->   Operation 204 'select' 'r_29' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (0.43ns)   --->   "%q_16 = select i1 %icmp_ln695, i64 %q_15, i64 %q_14" [./intx/int128.hpp:695->./intx/intx.hpp:573]   --->   Operation 205 'select' 'q_16' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (1.14ns)   --->   "%icmp_ln302 = icmp_ult  i64 %r_29, i64 %p_read" [./intx/int128.hpp:302]   --->   Operation 206 'icmp' 'icmp_ln302' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (1.14ns)   --->   "%icmp_ln302_5 = icmp_eq  i64 %r_29, i64 %p_read" [./intx/int128.hpp:302]   --->   Operation 207 'icmp' 'icmp_ln302_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/1] (1.14ns)   --->   "%icmp_ln302_6 = icmp_ult  i64 %r_28, i64 %p_read_1" [./intx/int128.hpp:302]   --->   Operation 208 'icmp' 'icmp_ln302_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%and_ln302 = and i1 %icmp_ln302_5, i1 %icmp_ln302_6" [./intx/int128.hpp:302]   --->   Operation 209 'and' 'and_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln302 = or i1 %icmp_ln302, i1 %and_ln302" [./intx/int128.hpp:302]   --->   Operation 210 'or' 'or_ln302' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (1.36ns)   --->   "%r_30 = sub i64 %r_28, i64 %p_read_1" [./intx/int128.hpp:213]   --->   Operation 211 'sub' 'r_30' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_12 = sub i64 %r_29, i64 %p_read" [./intx/int128.hpp:213]   --->   Operation 212 'sub' 'sub_ln213_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i1 %icmp_ln302_6" [./intx/int128.hpp:215]   --->   Operation 213 'zext' 'zext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%r_31 = sub i64 %sub_ln213_12, i64 %zext_ln215_6" [./intx/int128.hpp:216]   --->   Operation 214 'sub' 'r_31' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 215 [1/1] (1.36ns)   --->   "%add_ln703 = add i64 %q_16, i64 1" [./intx/int128.hpp:703->./intx/intx.hpp:573]   --->   Operation 215 'add' 'add_ln703' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/1] (0.43ns)   --->   "%r_32 = select i1 %or_ln302, i64 %r_28, i64 %r_30" [./intx/int128.hpp:302]   --->   Operation 216 'select' 'r_32' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.43ns)   --->   "%r_33 = select i1 %or_ln302, i64 %r_29, i64 %r_31" [./intx/int128.hpp:302]   --->   Operation 217 'select' 'r_33' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 218 [1/1] (0.43ns)   --->   "%select_ln302 = select i1 %or_ln302, i64 %q_16, i64 %add_ln703" [./intx/int128.hpp:302]   --->   Operation 218 'select' 'select_ln302' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 219 [1/1] (0.73ns)   --->   "%store_ln299 = store i64 %select_ln302, i2 %it" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299]   --->   Operation 219 'store' 'store_ln299' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 220 [1/1] (0.46ns)   --->   "%store_ln302 = store i64 %select_ln302, i64 %reuse_reg" [./intx/int128.hpp:302]   --->   Operation 220 'store' 'store_ln302' <Predicate = true> <Delay = 0.46>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln574 = br i1 %icmp_ln574, void %_ifconv, void" [./intx/intx.hpp:574]   --->   Operation 221 'br' 'br_ln574' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i64 %r_32" [./intx/intx.hpp:576]   --->   Operation 222 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i64 %r_33" [./intx/intx.hpp:576]   --->   Operation 223 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%ret_ln576 = ret i128 %mrv_1" [./intx/intx.hpp:576]   --->   Operation 224 'ret' 'ret_ln576' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ u]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ intx_internal_reciprocal_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg                      (alloca           ) [ 00111111111111111110]
reuse_reg                           (alloca           ) [ 00111111111111111110]
p_read                              (read             ) [ 00111111111111111110]
d0                                  (trunc            ) [ 00111111110000000000]
trunc_ln                            (partselect       ) [ 00000000000000000000]
zext_ln609                          (zext             ) [ 00000000000000000000]
intx_internal_reciprocal_table_addr (getelementptr    ) [ 00100000000000000000]
trunc_ln3                           (partselect       ) [ 00111100000000000000]
lshr_ln                             (partselect       ) [ 00111111100000000000]
v0                                  (load             ) [ 00011100000000000000]
zext_ln609_3                        (zext             ) [ 00011100000000000000]
zext_ln611                          (zext             ) [ 00000000000000000000]
d40                                 (add              ) [ 00000010000000000000]
zext_ln611_6                        (zext             ) [ 00000000000000000000]
shl_ln                              (bitconcatenate   ) [ 00000000000000000000]
mul_ln612                           (mul              ) [ 00000000000000000000]
zext_ln612                          (zext             ) [ 00000000000000000000]
mul_ln612_3                         (mul              ) [ 00000000000000000000]
tmp                                 (partselect       ) [ 00000000000000000000]
zext_ln612_7                        (zext             ) [ 00000000000000000000]
add_ln612                           (add              ) [ 00000000000000000000]
zext_ln612_8                        (zext             ) [ 00000000000000000000]
v1                                  (sub              ) [ 00000011100000000000]
zext_ln611_5                        (zext             ) [ 00000000000000000000]
sext_ln612                          (sext             ) [ 00000000000000000000]
zext_ln612_9                        (zext             ) [ 00000001000000000000]
mul_ln614                           (mul              ) [ 00000001000000000000]
sub_ln614                           (sub              ) [ 00000000000000000000]
mul_ln614_3                         (mul              ) [ 00000000000000000000]
trunc_ln4                           (partselect       ) [ 00000000100000000000]
tmp_s                               (bitconcatenate   ) [ 00000000000000000000]
sext_ln614                          (sext             ) [ 00000000000000000000]
zext_ln614                          (zext             ) [ 00000000000000000000]
zext_ln614_5                        (zext             ) [ 00000000000000000000]
v2                                  (add              ) [ 00000000010000000000]
zext_ln614_6                        (zext             ) [ 00000000000000000000]
zext_ln616                          (zext             ) [ 00000000000000000000]
zext_ln617                          (zext             ) [ 00000000000000000000]
d63                                 (add              ) [ 00000000000000000000]
mul_ln618                           (mul              ) [ 00000000010000000000]
trunc_ln619                         (trunc            ) [ 00000000011000000000]
trunc_ln5                           (partselect       ) [ 00000000000000000000]
select_ln618                        (select           ) [ 00000000000000000000]
and_ln618                           (and              ) [ 00000000000000000000]
zext_ln618                          (zext             ) [ 00000000000000000000]
e                                   (sub              ) [ 00000000000000000000]
zext_ln397_17                       (zext             ) [ 00000000000000000000]
zext_ln397_18                       (zext             ) [ 00000000000000000000]
x_17                                (mul              ) [ 00000000000000000000]
trunc_ln6                           (partselect       ) [ 00000000001000000000]
p_read_1                            (read             ) [ 00000000000111111110]
len_read                            (read             ) [ 00000000000111100000]
zext_ln619                          (zext             ) [ 00000000000000000000]
shl_ln3                             (bitconcatenate   ) [ 00000000000000000000]
v3                                  (add              ) [ 00000000000100000000]
zext_ln397_19                       (zext             ) [ 00000000000000000000]
zext_ln397_20                       (zext             ) [ 00000000000000000000]
x_19                                (mul              ) [ 00000000000100000000]
br_ln173                            (br               ) [ 00000000001100000000]
s_word_num_bits_1_2_i               (phi              ) [ 00000000000100000000]
i                                   (phi              ) [ 00000000000100000000]
k                                   (phi              ) [ 00000000000100000000]
i_5                                 (add              ) [ 00000000001100000000]
icmp_ln173                          (icmp             ) [ 00000000000100000000]
empty                               (speclooptripcount) [ 00000000000000000000]
br_ln173                            (br               ) [ 00000000000000000000]
trunc_ln117                         (trunc            ) [ 00000000000000000000]
tmp_1                               (partselect       ) [ 00000000000000000000]
trunc_ln175                         (trunc            ) [ 00000000000000000000]
select_ln175                        (select           ) [ 00000000000000000000]
select_ln175_3                      (select           ) [ 00000000000000000000]
add_ln175                           (add              ) [ 00000000000000000000]
k1                                  (icmp             ) [ 00000000000000000000]
zext_ln177                          (zext             ) [ 00000000000000000000]
add_ln177                           (add              ) [ 00000000000000000000]
select_ln177                        (select           ) [ 00000000001100000000]
icmp_ln178                          (icmp             ) [ 00000000000000000000]
k_3                                 (or               ) [ 00000000001100000000]
br_ln0                              (br               ) [ 00000000001100000000]
sub_ln621                           (sub              ) [ 00000000000000000000]
v4                                  (sub              ) [ 00000000000010000000]
p                                   (mul              ) [ 00000000000010000000]
store_ln0                           (store            ) [ 00000000000000000000]
store_ln0                           (store            ) [ 00000000000000000000]
p_13                                (add              ) [ 00000000000001000000]
icmp_ln630                          (icmp             ) [ 00000000000001000000]
icmp_ln633                          (icmp             ) [ 00000000000000000000]
xor_ln633                           (xor              ) [ 00000000000001000000]
select_ln633_3                      (select           ) [ 00000000000000000000]
v_14                                (add              ) [ 00000000000000000000]
v_18                                (select           ) [ 00000000000001100000]
p_14                                (sub              ) [ 00000000000000000000]
p_15                                (select           ) [ 00000000000000000000]
p_16                                (sub              ) [ 00000000000000000000]
p_17                                (select           ) [ 00000000000000000000]
zext_ln397                          (zext             ) [ 00000000000000000000]
zext_ln397_11                       (zext             ) [ 00000000000000111110]
x_21                                (mul              ) [ 00000000000000000000]
t_words_s                           (trunc            ) [ 00000000000000000000]
trunc_ln7                           (partselect       ) [ 00000000000000100000]
p_18                                (add              ) [ 00000000000000100000]
icmp_ln649_3                        (icmp             ) [ 00000000000000100000]
xor_ln567                           (xor              ) [ 00000000000000000000]
zext_ln567                          (zext             ) [ 00000000000000000000]
u_addr                              (getelementptr    ) [ 00000000000000100000]
add_ln567                           (add              ) [ 00000000000000000000]
zext_ln567_1                        (zext             ) [ 00000000000000000000]
u_addr_7                            (getelementptr    ) [ 00000000000000100000]
store_ln568                         (store            ) [ 00000000000000000000]
store_ln568                         (store            ) [ 00000000000000000000]
icmp_ln644                          (icmp             ) [ 00000000000000000000]
v                                   (add              ) [ 00000000000000000000]
icmp_ln647                          (icmp             ) [ 00000000000000000000]
icmp_ln649                          (icmp             ) [ 00000000000000000000]
xor_ln649                           (xor              ) [ 00000000000000000000]
or_ln649                            (or               ) [ 00000000000000000000]
add_ln650                           (add              ) [ 00000000000000000000]
select_ln649                        (select           ) [ 00000000000000000000]
select_ln644                        (select           ) [ 00000000000000000000]
and_ln647                           (and              ) [ 00000000000000000000]
v_17                                (select           ) [ 00000000000000000000]
u_load                              (load             ) [ 00000000000000111110]
u_load_9                            (load             ) [ 00000000000000111110]
add_ln570                           (add              ) [ 00000000000000000000]
zext_ln397_21                       (zext             ) [ 00000000000000011110]
zext_ln397_22                       (zext             ) [ 00000000000000011110]
br_ln571                            (br               ) [ 00000000000000111110]
u2                                  (phi              ) [ 00000000000000011000]
idx                                 (phi              ) [ 00000000000000011110]
sext_ln570                          (sext             ) [ 00000000000000000000]
add_ln570_1                         (add              ) [ 00000000000000000000]
zext_ln570                          (zext             ) [ 00000000000000000000]
it                                  (getelementptr    ) [ 00000000000000001110]
reuse_addr_reg_load                 (load             ) [ 00000000000000000000]
addr_cmp                            (icmp             ) [ 00000000000000001000]
zext_ln397_23                       (zext             ) [ 00000000000000000000]
mul_ln397                           (mul              ) [ 00000000000000000000]
q                                   (trunc            ) [ 00000000000000001000]
q_12                                (partselect       ) [ 00000000000000001000]
store_ln570                         (store            ) [ 00000000000000000000]
icmp_ln574                          (icmp             ) [ 00000000000000001110]
u1                                  (phi              ) [ 00000000000000011100]
reuse_reg_load                      (load             ) [ 00000000000000000000]
it_load                             (load             ) [ 00000000000000000000]
u0                                  (select           ) [ 00000000000000000100]
q_13                                (add              ) [ 00000000000000000110]
icmp_ln176                          (icmp             ) [ 00000000000000000000]
zext_ln177_5                        (zext             ) [ 00000000000000000000]
add_ln177_9                         (add              ) [ 00000000000000000000]
q_14                                (add              ) [ 00000000000000000110]
mul_ln686                           (mul              ) [ 00000000000000000000]
r1                                  (sub              ) [ 00000000000000000010]
zext_ln397_24                       (zext             ) [ 00000000000000000000]
mul_ln397_3                         (mul              ) [ 00000000000000000000]
t                                   (trunc            ) [ 00000000000000000000]
t_5                                 (partselect       ) [ 00000000000000000010]
r_26                                (sub              ) [ 00000000000000000010]
icmp_ln214                          (icmp             ) [ 00000000000000000010]
add_ln574                           (add              ) [ 00000000000000111110]
specpipeline_ln0                    (specpipeline     ) [ 00000000000000000000]
specloopname_ln570                  (specloopname     ) [ 00000000000000000000]
sub_ln213_9                         (sub              ) [ 00000000000000000000]
zext_ln215                          (zext             ) [ 00000000000000000000]
sub_ln216                           (sub              ) [ 00000000000000000000]
r                                   (sub              ) [ 00000000000000000000]
icmp_ln214_3                        (icmp             ) [ 00000000000000000000]
sub_ln213_11                        (sub              ) [ 00000000000000000000]
zext_ln215_5                        (zext             ) [ 00000000000000000000]
r_34                                (sub              ) [ 00000000000000000000]
q_15                                (add              ) [ 00000000000000000000]
icmp_ln695                          (icmp             ) [ 00000000000000000000]
empty_71                            (speclooptripcount) [ 00000000000000000000]
icmp_ln176_6                        (icmp             ) [ 00000000000000000000]
zext_ln177_6                        (zext             ) [ 00000000000000000000]
add_ln177_11                        (add              ) [ 00000000000000000000]
r_27                                (add              ) [ 00000000000000000000]
r_28                                (select           ) [ 00000000000000000000]
r_29                                (select           ) [ 00000000000000000000]
q_16                                (select           ) [ 00000000000000000000]
icmp_ln302                          (icmp             ) [ 00000000000000000000]
icmp_ln302_5                        (icmp             ) [ 00000000000000000000]
icmp_ln302_6                        (icmp             ) [ 00000000000000000000]
and_ln302                           (and              ) [ 00000000000000000000]
or_ln302                            (or               ) [ 00000000000000000000]
r_30                                (sub              ) [ 00000000000000000000]
sub_ln213_12                        (sub              ) [ 00000000000000000000]
zext_ln215_6                        (zext             ) [ 00000000000000000000]
r_31                                (sub              ) [ 00000000000000000000]
add_ln703                           (add              ) [ 00000000000000000000]
r_32                                (select           ) [ 00000000000000111111]
r_33                                (select           ) [ 00000000000000111111]
select_ln302                        (select           ) [ 00000000000000000000]
store_ln299                         (store            ) [ 00000000000000000000]
store_ln302                         (store            ) [ 00000000000000000000]
br_ln574                            (br               ) [ 00000000000000111110]
mrv                                 (insertvalue      ) [ 00000000000000000000]
mrv_1                               (insertvalue      ) [ 00000000000000000000]
ret_ln576                           (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="u">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="len">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="intx_internal_reciprocal_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="intx_internal_reciprocal_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i23.i13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i110.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i33.i31"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="reuse_addr_reg_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="reuse_reg_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_1_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/10 "/>
</bind>
</comp>

<comp id="140" class="1004" name="len_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_read/10 "/>
</bind>
</comp>

<comp id="146" class="1004" name="intx_internal_reciprocal_table_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intx_internal_reciprocal_table_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="u_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="2" slack="0"/>
<pin id="163" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_addr/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="2" slack="0"/>
<pin id="172" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="64" slack="0"/>
<pin id="174" dir="1" index="7" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="u_load/13 u_load_9/13 store_ln568/13 store_ln568/13 it_load/15 store_ln299/18 "/>
</bind>
</comp>

<comp id="176" class="1004" name="u_addr_7_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="2" slack="0"/>
<pin id="180" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_addr_7/13 "/>
</bind>
</comp>

<comp id="186" class="1004" name="it_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="it/15 "/>
</bind>
</comp>

<comp id="194" class="1005" name="s_word_num_bits_1_2_i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="1"/>
<pin id="196" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_word_num_bits_1_2_i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="s_word_num_bits_1_2_i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_word_num_bits_1_2_i/11 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="1"/>
<pin id="207" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="216" class="1005" name="k_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="k_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/11 "/>
</bind>
</comp>

<comp id="227" class="1005" name="u2_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u2 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="u2_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="64" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="u2/15 "/>
</bind>
</comp>

<comp id="237" class="1005" name="idx_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="1"/>
<pin id="239" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="idx_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="2" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/15 "/>
</bind>
</comp>

<comp id="249" class="1005" name="u1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="1"/>
<pin id="251" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u1 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="u1_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="2"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="64" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="u1/16 "/>
</bind>
</comp>

<comp id="259" class="1004" name="d0_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d0/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="0" index="3" bw="7" slack="0"/>
<pin id="268" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln609_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln609/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="40" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="0" index="3" bw="7" slack="0"/>
<pin id="283" dir="1" index="4" bw="40" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="lshr_ln_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="63" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="0" index="3" bw="7" slack="0"/>
<pin id="293" dir="1" index="4" bw="63" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln609_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln609_3/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln611_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="40" slack="4"/>
<pin id="304" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="d40_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="40" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d40/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln611_6_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="41" slack="0"/>
<pin id="313" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611_6/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="shl_ln_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="22" slack="0"/>
<pin id="317" dir="0" index="1" bw="11" slack="3"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln612_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="22" slack="0"/>
<pin id="324" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="mul_ln612_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="41" slack="0"/>
<pin id="327" dir="0" index="1" bw="22" slack="0"/>
<pin id="328" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln612_3/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="22" slack="0"/>
<pin id="333" dir="0" index="1" bw="62" slack="0"/>
<pin id="334" dir="0" index="2" bw="7" slack="0"/>
<pin id="335" dir="0" index="3" bw="7" slack="0"/>
<pin id="336" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln612_7_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="22" slack="0"/>
<pin id="343" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612_7/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln612_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="22" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln612/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln612_8_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="22" slack="0"/>
<pin id="353" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612_8/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="v1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="22" slack="0"/>
<pin id="357" dir="0" index="1" bw="22" slack="0"/>
<pin id="358" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v1/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln611_5_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="41" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611_5/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln612_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="23" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln612/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln612_9_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="23" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612_9/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="mul_ln614_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="41" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln614/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sub_ln614_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="62" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="1"/>
<pin id="380" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln614/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="mul_ln614_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="1"/>
<pin id="385" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln614_3/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="17" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="0"/>
<pin id="390" dir="0" index="2" bw="7" slack="0"/>
<pin id="391" dir="0" index="3" bw="7" slack="0"/>
<pin id="392" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_s_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="36" slack="0"/>
<pin id="399" dir="0" index="1" bw="23" slack="3"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln614_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="36" slack="0"/>
<pin id="406" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln614/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln614_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="36" slack="0"/>
<pin id="410" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln614/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln614_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="17" slack="1"/>
<pin id="414" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln614_5/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="v2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="17" slack="0"/>
<pin id="417" dir="0" index="1" bw="45" slack="0"/>
<pin id="418" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v2/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln614_6_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="46" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln614_6/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln616_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="7"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln617_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="63" slack="7"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln617/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="d63_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="63" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d63/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="mul_ln618_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="46" slack="0"/>
<pin id="439" dir="0" index="1" bw="64" slack="0"/>
<pin id="440" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln618/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln619_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="46" slack="0"/>
<pin id="445" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln619/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln5_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="45" slack="0"/>
<pin id="449" dir="0" index="1" bw="46" slack="1"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="0" index="3" bw="7" slack="0"/>
<pin id="452" dir="1" index="4" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln618_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="8"/>
<pin id="458" dir="0" index="1" bw="45" slack="0"/>
<pin id="459" dir="0" index="2" bw="45" slack="0"/>
<pin id="460" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln618/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="and_ln618_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="45" slack="0"/>
<pin id="465" dir="0" index="1" bw="45" slack="0"/>
<pin id="466" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln618/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln618_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="45" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln618/9 "/>
</bind>
</comp>

<comp id="473" class="1004" name="e_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="45" slack="0"/>
<pin id="475" dir="0" index="1" bw="64" slack="1"/>
<pin id="476" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln397_17_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="46" slack="1"/>
<pin id="480" dir="1" index="1" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_17/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln397_18_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="1" index="1" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_18/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="x_17_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="0"/>
<pin id="487" dir="0" index="1" bw="46" slack="0"/>
<pin id="488" dir="1" index="2" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="x_17/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="trunc_ln6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="45" slack="0"/>
<pin id="493" dir="0" index="1" bw="110" slack="0"/>
<pin id="494" dir="0" index="2" bw="8" slack="0"/>
<pin id="495" dir="0" index="3" bw="8" slack="0"/>
<pin id="496" dir="1" index="4" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln619_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="45" slack="1"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln619/10 "/>
</bind>
</comp>

<comp id="504" class="1004" name="shl_ln3_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="0" index="1" bw="33" slack="2"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/10 "/>
</bind>
</comp>

<comp id="511" class="1004" name="v3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="0" index="1" bw="45" slack="0"/>
<pin id="514" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v3/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln397_19_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_19/10 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln397_20_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="9"/>
<pin id="523" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_20/10 "/>
</bind>
</comp>

<comp id="524" class="1004" name="x_19_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="x_19/10 "/>
</bind>
</comp>

<comp id="530" class="1004" name="i_5_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/11 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln173_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="0" index="1" bw="2" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/11 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln117_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/11 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="128" slack="1"/>
<pin id="549" dir="0" index="2" bw="8" slack="0"/>
<pin id="550" dir="0" index="3" bw="8" slack="0"/>
<pin id="551" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln175_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="128" slack="1"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln175/11 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln175_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="0"/>
<pin id="561" dir="0" index="2" bw="64" slack="0"/>
<pin id="562" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln175/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln175_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="0"/>
<pin id="569" dir="0" index="2" bw="64" slack="10"/>
<pin id="570" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln175_3/11 "/>
</bind>
</comp>

<comp id="573" class="1004" name="add_ln175_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="0"/>
<pin id="575" dir="0" index="1" bw="64" slack="0"/>
<pin id="576" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/11 "/>
</bind>
</comp>

<comp id="579" class="1004" name="k1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k1/11 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln177_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/11 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln177_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/11 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln177_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="64" slack="0"/>
<pin id="598" dir="0" index="2" bw="64" slack="0"/>
<pin id="599" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln177/11 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln178_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="0"/>
<pin id="605" dir="0" index="1" bw="64" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/11 "/>
</bind>
</comp>

<comp id="609" class="1004" name="k_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="k_3/11 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sub_ln621_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="1"/>
<pin id="617" dir="0" index="1" bw="64" slack="10"/>
<pin id="618" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln621/11 "/>
</bind>
</comp>

<comp id="619" class="1004" name="v4_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="0"/>
<pin id="621" dir="0" index="1" bw="64" slack="0"/>
<pin id="622" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v4/11 "/>
</bind>
</comp>

<comp id="625" class="1004" name="p_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="10"/>
<pin id="628" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p/11 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln0_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="10"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/11 "/>
</bind>
</comp>

<comp id="635" class="1004" name="store_ln0_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="64" slack="10"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/11 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_13_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="1"/>
<pin id="642" dir="0" index="1" bw="64" slack="2"/>
<pin id="643" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_13/12 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln630_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="2"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln630/12 "/>
</bind>
</comp>

<comp id="649" class="1004" name="icmp_ln633_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="11"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln633/12 "/>
</bind>
</comp>

<comp id="654" class="1004" name="xor_ln633_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln633/12 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln633_3_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="64" slack="0"/>
<pin id="663" dir="0" index="2" bw="64" slack="0"/>
<pin id="664" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln633_3/12 "/>
</bind>
</comp>

<comp id="668" class="1004" name="v_14_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="2" slack="0"/>
<pin id="670" dir="0" index="1" bw="64" slack="1"/>
<pin id="671" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_14/12 "/>
</bind>
</comp>

<comp id="673" class="1004" name="v_18_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="64" slack="0"/>
<pin id="676" dir="0" index="2" bw="64" slack="1"/>
<pin id="677" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_18/12 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_14_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="1"/>
<pin id="682" dir="0" index="1" bw="64" slack="12"/>
<pin id="683" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_14/13 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_15_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="1"/>
<pin id="686" dir="0" index="1" bw="64" slack="0"/>
<pin id="687" dir="0" index="2" bw="64" slack="1"/>
<pin id="688" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_15/13 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_16_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="64" slack="0"/>
<pin id="692" dir="0" index="1" bw="64" slack="12"/>
<pin id="693" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_16/13 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_17_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="0" index="1" bw="64" slack="0"/>
<pin id="698" dir="0" index="2" bw="64" slack="1"/>
<pin id="699" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_17/13 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln397_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="1"/>
<pin id="703" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397/13 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln397_11_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="3"/>
<pin id="706" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_11/13 "/>
</bind>
</comp>

<comp id="707" class="1004" name="x_21_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="64" slack="0"/>
<pin id="709" dir="0" index="1" bw="64" slack="0"/>
<pin id="710" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="x_21/13 "/>
</bind>
</comp>

<comp id="713" class="1004" name="t_words_s_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="128" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t_words_s/13 "/>
</bind>
</comp>

<comp id="717" class="1004" name="trunc_ln7_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="0"/>
<pin id="719" dir="0" index="1" bw="128" slack="0"/>
<pin id="720" dir="0" index="2" bw="8" slack="0"/>
<pin id="721" dir="0" index="3" bw="8" slack="0"/>
<pin id="722" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/13 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_18_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="0"/>
<pin id="729" dir="0" index="1" bw="64" slack="0"/>
<pin id="730" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_18/13 "/>
</bind>
</comp>

<comp id="733" class="1004" name="icmp_ln649_3_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="64" slack="0"/>
<pin id="735" dir="0" index="1" bw="64" slack="3"/>
<pin id="736" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln649_3/13 "/>
</bind>
</comp>

<comp id="738" class="1004" name="xor_ln567_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="2" slack="3"/>
<pin id="740" dir="0" index="1" bw="2" slack="0"/>
<pin id="741" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln567/13 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_ln567_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="2" slack="0"/>
<pin id="745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln567/13 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln567_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="2" slack="3"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln567/13 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln567_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="0"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln567_1/13 "/>
</bind>
</comp>

<comp id="758" class="1004" name="icmp_ln644_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="1"/>
<pin id="760" dir="0" index="1" bw="64" slack="1"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln644/14 "/>
</bind>
</comp>

<comp id="762" class="1004" name="v_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="2"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/14 "/>
</bind>
</comp>

<comp id="767" class="1004" name="icmp_ln647_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="64" slack="1"/>
<pin id="769" dir="0" index="1" bw="64" slack="13"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln647/14 "/>
</bind>
</comp>

<comp id="771" class="1004" name="icmp_ln649_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="1"/>
<pin id="773" dir="0" index="1" bw="64" slack="13"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln649/14 "/>
</bind>
</comp>

<comp id="775" class="1004" name="xor_ln649_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln649/14 "/>
</bind>
</comp>

<comp id="780" class="1004" name="or_ln649_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln649/14 "/>
</bind>
</comp>

<comp id="786" class="1004" name="add_ln650_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="64" slack="2"/>
<pin id="788" dir="0" index="1" bw="2" slack="0"/>
<pin id="789" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln650/14 "/>
</bind>
</comp>

<comp id="791" class="1004" name="select_ln649_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="64" slack="0"/>
<pin id="794" dir="0" index="2" bw="64" slack="0"/>
<pin id="795" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln649/14 "/>
</bind>
</comp>

<comp id="799" class="1004" name="select_ln644_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="64" slack="0"/>
<pin id="802" dir="0" index="2" bw="64" slack="2"/>
<pin id="803" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln644/14 "/>
</bind>
</comp>

<comp id="806" class="1004" name="and_ln647_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln647/14 "/>
</bind>
</comp>

<comp id="812" class="1004" name="v_17_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="64" slack="0"/>
<pin id="815" dir="0" index="2" bw="64" slack="0"/>
<pin id="816" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_17/14 "/>
</bind>
</comp>

<comp id="820" class="1004" name="add_ln570_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="2" slack="4"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln570/14 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln397_21_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="0"/>
<pin id="827" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_21/14 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln397_22_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="64" slack="0"/>
<pin id="831" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_22/14 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sext_ln570_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="2" slack="0"/>
<pin id="835" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln570/15 "/>
</bind>
</comp>

<comp id="837" class="1004" name="add_ln570_1_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="2" slack="0"/>
<pin id="839" dir="0" index="1" bw="2" slack="1"/>
<pin id="840" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln570_1/15 "/>
</bind>
</comp>

<comp id="842" class="1004" name="zext_ln570_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="3" slack="0"/>
<pin id="844" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln570/15 "/>
</bind>
</comp>

<comp id="847" class="1004" name="reuse_addr_reg_load_load_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="14"/>
<pin id="849" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/15 "/>
</bind>
</comp>

<comp id="850" class="1004" name="addr_cmp_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="64" slack="0"/>
<pin id="852" dir="0" index="1" bw="64" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/15 "/>
</bind>
</comp>

<comp id="856" class="1004" name="zext_ln397_23_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="64" slack="0"/>
<pin id="858" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_23/15 "/>
</bind>
</comp>

<comp id="860" class="1004" name="mul_ln397_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="64" slack="1"/>
<pin id="862" dir="0" index="1" bw="64" slack="0"/>
<pin id="863" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln397/15 "/>
</bind>
</comp>

<comp id="865" class="1004" name="q_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="128" slack="0"/>
<pin id="867" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="q/15 "/>
</bind>
</comp>

<comp id="869" class="1004" name="q_12_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="64" slack="0"/>
<pin id="871" dir="0" index="1" bw="128" slack="0"/>
<pin id="872" dir="0" index="2" bw="8" slack="0"/>
<pin id="873" dir="0" index="3" bw="8" slack="0"/>
<pin id="874" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="q_12/15 "/>
</bind>
</comp>

<comp id="879" class="1004" name="store_ln570_store_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="3" slack="0"/>
<pin id="881" dir="0" index="1" bw="64" slack="14"/>
<pin id="882" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln570/15 "/>
</bind>
</comp>

<comp id="884" class="1004" name="icmp_ln574_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="3" slack="0"/>
<pin id="886" dir="0" index="1" bw="3" slack="0"/>
<pin id="887" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln574/15 "/>
</bind>
</comp>

<comp id="890" class="1004" name="reuse_reg_load_load_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="64" slack="15"/>
<pin id="892" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/16 "/>
</bind>
</comp>

<comp id="893" class="1004" name="u0_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="0" index="1" bw="64" slack="0"/>
<pin id="896" dir="0" index="2" bw="64" slack="0"/>
<pin id="897" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u0/16 "/>
</bind>
</comp>

<comp id="900" class="1004" name="q_13_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="64" slack="1"/>
<pin id="902" dir="0" index="1" bw="64" slack="0"/>
<pin id="903" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_13/16 "/>
</bind>
</comp>

<comp id="905" class="1004" name="icmp_ln176_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="64" slack="0"/>
<pin id="907" dir="0" index="1" bw="64" slack="1"/>
<pin id="908" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/16 "/>
</bind>
</comp>

<comp id="910" class="1004" name="zext_ln177_5_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_5/16 "/>
</bind>
</comp>

<comp id="914" class="1004" name="add_ln177_9_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="64" slack="1"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_9/16 "/>
</bind>
</comp>

<comp id="920" class="1004" name="q_14_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="64" slack="0"/>
<pin id="922" dir="0" index="1" bw="64" slack="1"/>
<pin id="923" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_14/16 "/>
</bind>
</comp>

<comp id="925" class="1004" name="mul_ln686_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="64" slack="1"/>
<pin id="927" dir="0" index="1" bw="64" slack="16"/>
<pin id="928" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln686/17 "/>
</bind>
</comp>

<comp id="929" class="1004" name="r1_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="64" slack="1"/>
<pin id="931" dir="0" index="1" bw="64" slack="0"/>
<pin id="932" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r1/17 "/>
</bind>
</comp>

<comp id="935" class="1004" name="zext_ln397_24_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="64" slack="1"/>
<pin id="937" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_24/17 "/>
</bind>
</comp>

<comp id="938" class="1004" name="mul_ln397_3_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="64" slack="4"/>
<pin id="940" dir="0" index="1" bw="64" slack="0"/>
<pin id="941" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln397_3/17 "/>
</bind>
</comp>

<comp id="943" class="1004" name="t_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="128" slack="0"/>
<pin id="945" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t/17 "/>
</bind>
</comp>

<comp id="947" class="1004" name="t_5_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="64" slack="0"/>
<pin id="949" dir="0" index="1" bw="128" slack="0"/>
<pin id="950" dir="0" index="2" bw="8" slack="0"/>
<pin id="951" dir="0" index="3" bw="8" slack="0"/>
<pin id="952" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_5/17 "/>
</bind>
</comp>

<comp id="957" class="1004" name="r_26_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="64" slack="1"/>
<pin id="959" dir="0" index="1" bw="64" slack="0"/>
<pin id="960" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_26/17 "/>
</bind>
</comp>

<comp id="962" class="1004" name="icmp_ln214_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="64" slack="0"/>
<pin id="964" dir="0" index="1" bw="64" slack="1"/>
<pin id="965" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214/17 "/>
</bind>
</comp>

<comp id="967" class="1004" name="add_ln574_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="2" slack="3"/>
<pin id="969" dir="0" index="1" bw="1" slack="0"/>
<pin id="970" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln574/18 "/>
</bind>
</comp>

<comp id="973" class="1004" name="sub_ln213_9_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="64" slack="1"/>
<pin id="975" dir="0" index="1" bw="64" slack="1"/>
<pin id="976" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213_9/18 "/>
</bind>
</comp>

<comp id="977" class="1004" name="zext_ln215_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="1"/>
<pin id="979" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/18 "/>
</bind>
</comp>

<comp id="980" class="1004" name="sub_ln216_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="64" slack="0"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216/18 "/>
</bind>
</comp>

<comp id="986" class="1004" name="r_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="64" slack="1"/>
<pin id="988" dir="0" index="1" bw="64" slack="8"/>
<pin id="989" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r/18 "/>
</bind>
</comp>

<comp id="990" class="1004" name="icmp_ln214_3_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="64" slack="1"/>
<pin id="992" dir="0" index="1" bw="64" slack="8"/>
<pin id="993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214_3/18 "/>
</bind>
</comp>

<comp id="994" class="1004" name="sub_ln213_11_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="64" slack="0"/>
<pin id="996" dir="0" index="1" bw="64" slack="17"/>
<pin id="997" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213_11/18 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln215_5_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_5/18 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="r_34_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="64" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_34/18 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="q_15_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="64" slack="2"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_15/18 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="icmp_ln695_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="64" slack="0"/>
<pin id="1016" dir="0" index="1" bw="64" slack="2"/>
<pin id="1017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln695/18 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="icmp_ln176_6_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="64" slack="1"/>
<pin id="1021" dir="0" index="1" bw="64" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176_6/18 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln177_6_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="0"/>
<pin id="1026" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_6/18 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="add_ln177_11_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="64" slack="17"/>
<pin id="1031" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_11/18 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="r_27_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="64" slack="0"/>
<pin id="1035" dir="0" index="1" bw="64" slack="0"/>
<pin id="1036" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_27/18 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="r_28_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="64" slack="0"/>
<pin id="1042" dir="0" index="2" bw="64" slack="1"/>
<pin id="1043" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_28/18 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="r_29_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="64" slack="0"/>
<pin id="1049" dir="0" index="2" bw="64" slack="0"/>
<pin id="1050" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_29/18 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="q_16_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="64" slack="0"/>
<pin id="1057" dir="0" index="2" bw="64" slack="2"/>
<pin id="1058" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q_16/18 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="icmp_ln302_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="64" slack="0"/>
<pin id="1063" dir="0" index="1" bw="64" slack="17"/>
<pin id="1064" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302/18 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="icmp_ln302_5_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="64" slack="0"/>
<pin id="1068" dir="0" index="1" bw="64" slack="17"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302_5/18 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="icmp_ln302_6_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="64" slack="0"/>
<pin id="1073" dir="0" index="1" bw="64" slack="8"/>
<pin id="1074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302_6/18 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="and_ln302_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="1" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln302/18 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="or_ln302_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln302/18 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="r_30_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="64" slack="0"/>
<pin id="1090" dir="0" index="1" bw="64" slack="8"/>
<pin id="1091" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_30/18 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="sub_ln213_12_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="64" slack="0"/>
<pin id="1095" dir="0" index="1" bw="64" slack="17"/>
<pin id="1096" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213_12/18 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="zext_ln215_6_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="0"/>
<pin id="1100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_6/18 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="r_31_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="64" slack="0"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_31/18 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="add_ln703_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="64" slack="0"/>
<pin id="1110" dir="0" index="1" bw="1" slack="0"/>
<pin id="1111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/18 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="r_32_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="64" slack="0"/>
<pin id="1117" dir="0" index="2" bw="64" slack="0"/>
<pin id="1118" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_32/18 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="r_33_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="0"/>
<pin id="1124" dir="0" index="1" bw="64" slack="0"/>
<pin id="1125" dir="0" index="2" bw="64" slack="0"/>
<pin id="1126" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_33/18 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="select_ln302_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132" dir="0" index="1" bw="64" slack="0"/>
<pin id="1133" dir="0" index="2" bw="64" slack="0"/>
<pin id="1134" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302/18 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="store_ln302_store_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="64" slack="0"/>
<pin id="1141" dir="0" index="1" bw="64" slack="17"/>
<pin id="1142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln302/18 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="mrv_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="128" slack="0"/>
<pin id="1146" dir="0" index="1" bw="64" slack="1"/>
<pin id="1147" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/19 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="mrv_1_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="128" slack="0"/>
<pin id="1151" dir="0" index="1" bw="64" slack="1"/>
<pin id="1152" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/19 "/>
</bind>
</comp>

<comp id="1154" class="1007" name="grp_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="11" slack="0"/>
<pin id="1156" dir="0" index="1" bw="11" slack="0"/>
<pin id="1157" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln612/2 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="reuse_addr_reg_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="64" slack="10"/>
<pin id="1163" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="1168" class="1005" name="reuse_reg_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="64" slack="10"/>
<pin id="1170" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="1175" class="1005" name="p_read_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="64" slack="9"/>
<pin id="1177" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="1194" class="1005" name="d0_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="7"/>
<pin id="1196" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="d0 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="intx_internal_reciprocal_table_addr_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="8" slack="1"/>
<pin id="1202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="intx_internal_reciprocal_table_addr "/>
</bind>
</comp>

<comp id="1205" class="1005" name="trunc_ln3_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="40" slack="4"/>
<pin id="1207" dir="1" index="1" bw="40" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="lshr_ln_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="63" slack="7"/>
<pin id="1212" dir="1" index="1" bw="63" slack="7"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1215" class="1005" name="v0_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="11" slack="3"/>
<pin id="1217" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="v0 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="zext_ln609_3_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="22" slack="1"/>
<pin id="1222" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln609_3 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="d40_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="41" slack="1"/>
<pin id="1228" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="d40 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="v1_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="23" slack="1"/>
<pin id="1233" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="v1 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="zext_ln612_9_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="64" slack="1"/>
<pin id="1239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln612_9 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="mul_ln614_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="64" slack="1"/>
<pin id="1244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln614 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="trunc_ln4_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="17" slack="1"/>
<pin id="1249" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="v2_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="46" slack="1"/>
<pin id="1254" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="v2 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="mul_ln618_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="64" slack="1"/>
<pin id="1260" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln618 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="trunc_ln619_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="33" slack="2"/>
<pin id="1265" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln619 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="trunc_ln6_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="45" slack="1"/>
<pin id="1270" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="p_read_1_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="64" slack="2"/>
<pin id="1275" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="len_read_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="2" slack="3"/>
<pin id="1287" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="len_read "/>
</bind>
</comp>

<comp id="1292" class="1005" name="v3_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="64" slack="1"/>
<pin id="1294" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v3 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="x_19_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="128" slack="1"/>
<pin id="1299" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="x_19 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="i_5_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="2" slack="0"/>
<pin id="1305" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="select_ln177_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="64" slack="0"/>
<pin id="1313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="select_ln177 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="k_3_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="0"/>
<pin id="1318" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="v4_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="64" slack="1"/>
<pin id="1323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v4 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="p_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="64" slack="1"/>
<pin id="1329" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="1332" class="1005" name="p_13_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="64" slack="1"/>
<pin id="1334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_13 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="icmp_ln630_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="1"/>
<pin id="1341" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln630 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="xor_ln633_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="1"/>
<pin id="1346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln633 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="v_18_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="64" slack="1"/>
<pin id="1351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_18 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="zext_ln397_11_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="128" slack="4"/>
<pin id="1359" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln397_11 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="trunc_ln7_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="64" slack="1"/>
<pin id="1364" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="p_18_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="64" slack="1"/>
<pin id="1369" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_18 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="icmp_ln649_3_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="1" slack="1"/>
<pin id="1376" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln649_3 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="u_addr_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="2" slack="1"/>
<pin id="1381" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="u_addr "/>
</bind>
</comp>

<comp id="1384" class="1005" name="u_addr_7_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="2" slack="1"/>
<pin id="1386" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="u_addr_7 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="u_load_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="64" slack="2"/>
<pin id="1391" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="u_load "/>
</bind>
</comp>

<comp id="1394" class="1005" name="u_load_9_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="64" slack="1"/>
<pin id="1396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_load_9 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="zext_ln397_21_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="3" slack="1"/>
<pin id="1401" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln397_21 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="zext_ln397_22_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="128" slack="1"/>
<pin id="1406" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln397_22 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="it_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="2" slack="1"/>
<pin id="1411" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="it "/>
</bind>
</comp>

<comp id="1415" class="1005" name="addr_cmp_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="1"/>
<pin id="1417" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="1420" class="1005" name="q_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="64" slack="1"/>
<pin id="1422" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q "/>
</bind>
</comp>

<comp id="1426" class="1005" name="q_12_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="64" slack="1"/>
<pin id="1428" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q_12 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="icmp_ln574_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="1" slack="3"/>
<pin id="1433" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln574 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="u0_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="64" slack="1"/>
<pin id="1437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u0 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="q_13_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="64" slack="2"/>
<pin id="1443" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="q_13 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="q_14_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="64" slack="1"/>
<pin id="1448" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q_14 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="r1_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="64" slack="1"/>
<pin id="1456" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r1 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="t_5_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="64" slack="1"/>
<pin id="1461" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_5 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="r_26_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="64" slack="1"/>
<pin id="1466" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_26 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="icmp_ln214_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="1" slack="1"/>
<pin id="1474" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln214 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="add_ln574_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="2" slack="1"/>
<pin id="1479" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln574 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="r_32_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="64" slack="1"/>
<pin id="1484" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_32 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="r_33_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="64" slack="1"/>
<pin id="1490" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="175"><net_src comp="159" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="74" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="219"><net_src comp="76" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="236"><net_src comp="230" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="240"><net_src comp="74" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="241" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="258"><net_src comp="252" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="262"><net_src comp="128" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="128" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="276"><net_src comp="263" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="128" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="128" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="10" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="301"><net_src comp="153" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="32" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="329"><net_src comp="311" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="344"><net_src comp="331" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="315" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="341" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="361" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="382" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="48" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="397" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="408" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="425" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="421" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="431" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="415" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="54" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="10" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="455"><net_src comp="56" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="461"><net_src comp="58" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="462"><net_src comp="60" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="467"><net_src comp="447" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="456" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="484"><net_src comp="473" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="478" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="62" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="64" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="66" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="509"><net_src comp="70" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="72" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="501" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="528"><net_src comp="517" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="209" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="78" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="209" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="80" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="209" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="552"><net_src comp="86" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="88" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="554"><net_src comp="90" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="563"><net_src comp="542" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="546" pin="4"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="555" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="571"><net_src comp="542" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="20" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="558" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="558" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="220" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="573" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="585" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="542" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="198" pin="4"/><net_sink comp="595" pin=2"/></net>

<net id="607"><net_src comp="589" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="585" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="579" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="623"><net_src comp="615" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="198" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="20" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="92" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="648"><net_src comp="640" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="640" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="94" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="96" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="92" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="660" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="678"><net_src comp="644" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="668" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="689"><net_src comp="680" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="684" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="711"><net_src comp="701" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="704" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="723"><net_src comp="86" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="707" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="88" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="90" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="731"><net_src comp="717" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="695" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="713" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="742"><net_src comp="80" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="746"><net_src comp="738" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="752"><net_src comp="98" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="748" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="766"><net_src comp="92" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="779"><net_src comp="94" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="771" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="775" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="96" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="780" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="786" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="762" pin="2"/><net_sink comp="791" pin=2"/></net>

<net id="804"><net_src comp="758" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="791" pin="3"/><net_sink comp="799" pin=1"/></net>

<net id="810"><net_src comp="758" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="767" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="817"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="818"><net_src comp="762" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="819"><net_src comp="799" pin="3"/><net_sink comp="812" pin=2"/></net>

<net id="824"><net_src comp="78" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="828"><net_src comp="820" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="812" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="241" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="833" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="837" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="854"><net_src comp="847" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="842" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="230" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="868"><net_src comp="860" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="875"><net_src comp="86" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="860" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="88" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="878"><net_src comp="90" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="883"><net_src comp="842" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="837" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="100" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="899"><net_src comp="166" pin="3"/><net_sink comp="893" pin=2"/></net>

<net id="904"><net_src comp="252" pin="4"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="900" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="913"><net_src comp="905" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="227" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="910" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="914" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="933"><net_src comp="249" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="925" pin="2"/><net_sink comp="929" pin=1"/></net>

<net id="942"><net_src comp="935" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="946"><net_src comp="938" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="953"><net_src comp="86" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="938" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="955"><net_src comp="88" pin="0"/><net_sink comp="947" pin=2"/></net>

<net id="956"><net_src comp="90" pin="0"/><net_sink comp="947" pin=3"/></net>

<net id="961"><net_src comp="943" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="943" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="971"><net_src comp="237" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="98" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="984"><net_src comp="973" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="977" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="998"><net_src comp="980" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="1002"><net_src comp="990" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="994" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="114" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1018"><net_src comp="1003" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1023"><net_src comp="986" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1027"><net_src comp="1019" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1032"><net_src comp="1024" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1037"><net_src comp="1028" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1003" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1044"><net_src comp="1014" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="986" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1051"><net_src comp="1014" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1052"><net_src comp="1003" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1053"><net_src comp="1033" pin="2"/><net_sink comp="1046" pin=2"/></net>

<net id="1059"><net_src comp="1014" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="1009" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1065"><net_src comp="1046" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1070"><net_src comp="1046" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1075"><net_src comp="1039" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1080"><net_src comp="1066" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="1071" pin="2"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="1061" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="1039" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1097"><net_src comp="1046" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1101"><net_src comp="1071" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1106"><net_src comp="1093" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="1098" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1112"><net_src comp="1054" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="114" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1119"><net_src comp="1082" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1120"><net_src comp="1039" pin="3"/><net_sink comp="1114" pin=1"/></net>

<net id="1121"><net_src comp="1088" pin="2"/><net_sink comp="1114" pin=2"/></net>

<net id="1127"><net_src comp="1082" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1128"><net_src comp="1046" pin="3"/><net_sink comp="1122" pin=1"/></net>

<net id="1129"><net_src comp="1102" pin="2"/><net_sink comp="1122" pin=2"/></net>

<net id="1135"><net_src comp="1082" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1136"><net_src comp="1054" pin="3"/><net_sink comp="1130" pin=1"/></net>

<net id="1137"><net_src comp="1108" pin="2"/><net_sink comp="1130" pin=2"/></net>

<net id="1138"><net_src comp="1130" pin="3"/><net_sink comp="166" pin=4"/></net>

<net id="1143"><net_src comp="1130" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1148"><net_src comp="118" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1153"><net_src comp="1144" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1158"><net_src comp="298" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="298" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1160"><net_src comp="1154" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="1164"><net_src comp="120" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1167"><net_src comp="1161" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1171"><net_src comp="124" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1174"><net_src comp="1168" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1178"><net_src comp="128" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1181"><net_src comp="1175" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1182"><net_src comp="1175" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="1183"><net_src comp="1175" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1184"><net_src comp="1175" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1185"><net_src comp="1175" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1186"><net_src comp="1175" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="1187"><net_src comp="1175" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="1188"><net_src comp="1175" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1189"><net_src comp="1175" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1190"><net_src comp="1175" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1191"><net_src comp="1175" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1192"><net_src comp="1175" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1193"><net_src comp="1175" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1197"><net_src comp="259" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1203"><net_src comp="146" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1208"><net_src comp="278" pin="4"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1213"><net_src comp="288" pin="4"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1218"><net_src comp="153" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1223"><net_src comp="298" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1229"><net_src comp="305" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1234"><net_src comp="355" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="1240"><net_src comp="367" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1245"><net_src comp="371" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="1250"><net_src comp="387" pin="4"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1255"><net_src comp="415" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1261"><net_src comp="437" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1266"><net_src comp="443" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1271"><net_src comp="491" pin="4"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1276"><net_src comp="134" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1279"><net_src comp="1273" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1280"><net_src comp="1273" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1281"><net_src comp="1273" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="1282"><net_src comp="1273" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1283"><net_src comp="1273" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1284"><net_src comp="1273" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1288"><net_src comp="140" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1290"><net_src comp="1285" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1291"><net_src comp="1285" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1295"><net_src comp="511" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1300"><net_src comp="524" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1302"><net_src comp="1297" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1306"><net_src comp="530" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1314"><net_src comp="595" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1319"><net_src comp="609" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1324"><net_src comp="619" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1326"><net_src comp="1321" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="1330"><net_src comp="625" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1335"><net_src comp="640" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="684" pin=2"/></net>

<net id="1338"><net_src comp="1332" pin="1"/><net_sink comp="695" pin=2"/></net>

<net id="1342"><net_src comp="644" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1347"><net_src comp="654" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1352"><net_src comp="673" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1355"><net_src comp="1349" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1356"><net_src comp="1349" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="1360"><net_src comp="704" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1365"><net_src comp="717" pin="4"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1370"><net_src comp="727" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1373"><net_src comp="1367" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1377"><net_src comp="733" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1382"><net_src comp="159" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="1387"><net_src comp="176" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1392"><net_src comp="166" pin="7"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1397"><net_src comp="166" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1402"><net_src comp="825" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1407"><net_src comp="829" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1412"><net_src comp="186" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1414"><net_src comp="1409" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="1418"><net_src comp="850" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1423"><net_src comp="865" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="1429"><net_src comp="869" pin="4"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1434"><net_src comp="884" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1438"><net_src comp="893" pin="3"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1440"><net_src comp="1435" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1444"><net_src comp="900" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1449"><net_src comp="920" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1451"><net_src comp="1446" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1452"><net_src comp="1446" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1453"><net_src comp="1446" pin="1"/><net_sink comp="1054" pin=2"/></net>

<net id="1457"><net_src comp="929" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1462"><net_src comp="947" pin="4"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1467"><net_src comp="957" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1470"><net_src comp="1464" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1471"><net_src comp="1464" pin="1"/><net_sink comp="1039" pin=2"/></net>

<net id="1475"><net_src comp="962" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1480"><net_src comp="967" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1485"><net_src comp="1114" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1487"><net_src comp="1482" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1491"><net_src comp="1122" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1493"><net_src comp="1488" pin="1"/><net_sink comp="1149" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: u | {13 18 }
	Port: intx_internal_reciprocal_table | {}
 - Input state : 
	Port: udivrem_by2.1 : u | {13 14 15 16 }
	Port: udivrem_by2.1 : len | {10 }
	Port: udivrem_by2.1 : p_read2 | {10 }
	Port: udivrem_by2.1 : p_read5 | {1 }
	Port: udivrem_by2.1 : intx_internal_reciprocal_table | {1 2 }
  - Chain level:
	State 1
		zext_ln609 : 1
		intx_internal_reciprocal_table_addr : 2
		v0 : 3
	State 2
		zext_ln609_3 : 1
		mul_ln612 : 2
	State 3
	State 4
	State 5
		d40 : 1
		zext_ln611_6 : 2
		zext_ln612 : 1
		mul_ln612_3 : 3
		tmp : 4
		zext_ln612_7 : 5
		add_ln612 : 1
		zext_ln612_8 : 2
		v1 : 6
	State 6
		zext_ln612_9 : 1
		mul_ln614 : 2
	State 7
		mul_ln614_3 : 1
		trunc_ln4 : 2
	State 8
		sext_ln614 : 1
		zext_ln614 : 2
		v2 : 3
		zext_ln614_6 : 4
		d63 : 1
		mul_ln618 : 5
		trunc_ln619 : 4
	State 9
		and_ln618 : 1
		zext_ln618 : 1
		e : 2
		zext_ln397_18 : 3
		x_17 : 4
		trunc_ln6 : 5
	State 10
		v3 : 1
		zext_ln397_19 : 2
		x_19 : 3
	State 11
		i_5 : 1
		icmp_ln173 : 1
		br_ln173 : 2
		trunc_ln117 : 1
		select_ln175 : 2
		select_ln175_3 : 2
		add_ln175 : 3
		k1 : 4
		zext_ln177 : 1
		add_ln177 : 4
		select_ln177 : 5
		icmp_ln178 : 5
		k_3 : 6
		v4 : 1
		p : 2
	State 12
		icmp_ln630 : 1
		icmp_ln633 : 1
		xor_ln633 : 2
		select_ln633_3 : 2
		v_14 : 3
		v_18 : 4
	State 13
		p_15 : 1
		p_16 : 2
		p_17 : 3
		x_21 : 1
		t_words_s : 2
		trunc_ln7 : 2
		p_18 : 4
		icmp_ln649_3 : 3
		u_addr : 1
		u_load : 2
		zext_ln567_1 : 1
		u_addr_7 : 2
		u_load_9 : 3
		store_ln568 : 2
		store_ln568 : 3
	State 14
		select_ln644 : 1
		and_ln647 : 1
		v_17 : 2
		zext_ln397_21 : 1
		zext_ln397_22 : 3
	State 15
		sext_ln570 : 1
		add_ln570_1 : 2
		zext_ln570 : 3
		it : 4
		it_load : 5
		addr_cmp : 4
		zext_ln397_23 : 1
		mul_ln397 : 2
		q : 3
		q_12 : 3
		store_ln570 : 4
		icmp_ln574 : 3
	State 16
		u0 : 1
		q_13 : 1
		icmp_ln176 : 2
		zext_ln177_5 : 3
		add_ln177_9 : 4
		q_14 : 5
	State 17
		r1 : 1
		mul_ln397_3 : 1
		t : 2
		t_5 : 2
		r_26 : 3
		icmp_ln214 : 3
	State 18
		sub_ln216 : 1
		sub_ln213_11 : 2
		zext_ln215_5 : 1
		r_34 : 3
		icmp_ln695 : 4
		icmp_ln176_6 : 1
		zext_ln177_6 : 2
		add_ln177_11 : 3
		r_27 : 4
		r_28 : 5
		r_29 : 5
		q_16 : 5
		icmp_ln302 : 6
		icmp_ln302_5 : 6
		icmp_ln302_6 : 6
		and_ln302 : 7
		or_ln302 : 7
		r_30 : 6
		sub_ln213_12 : 6
		zext_ln215_6 : 7
		r_31 : 8
		add_ln703 : 6
		r_32 : 7
		r_33 : 7
		select_ln302 : 7
		store_ln299 : 8
		store_ln302 : 8
	State 19
		mrv_1 : 1
		ret_ln576 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       d40_fu_305      |    0    |    0    |    47   |
|          |    add_ln612_fu_345   |    0    |    0    |    29   |
|          |       v2_fu_415       |    0    |    0    |    52   |
|          |       d63_fu_431      |    0    |    0    |    70   |
|          |       v3_fu_511       |    0    |    0    |    71   |
|          |       i_5_fu_530      |    0    |    0    |    9    |
|          |    add_ln175_fu_573   |    0    |    0    |    71   |
|          |    add_ln177_fu_589   |    0    |    0    |    71   |
|          |      p_13_fu_640      |    0    |    0    |    71   |
|          |      v_14_fu_668      |    0    |    0    |    71   |
|          |      p_18_fu_727      |    0    |    0    |    71   |
|    add   |    add_ln567_fu_748   |    0    |    0    |    9    |
|          |        v_fu_762       |    0    |    0    |    71   |
|          |    add_ln650_fu_786   |    0    |    0    |    71   |
|          |    add_ln570_fu_820   |    0    |    0    |    9    |
|          |   add_ln570_1_fu_837  |    0    |    0    |    9    |
|          |      q_13_fu_900      |    0    |    0    |    71   |
|          |   add_ln177_9_fu_914  |    0    |    0    |    64   |
|          |      q_14_fu_920      |    0    |    0    |    64   |
|          |    add_ln574_fu_967   |    0    |    0    |    9    |
|          |      q_15_fu_1009     |    0    |    0    |    71   |
|          |  add_ln177_11_fu_1028 |    0    |    0    |    64   |
|          |      r_27_fu_1033     |    0    |    0    |    64   |
|          |   add_ln703_fu_1108   |    0    |    0    |    71   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln618_fu_456  |    0    |    0    |    45   |
|          |  select_ln175_fu_558  |    0    |    0    |    64   |
|          | select_ln175_3_fu_566 |    0    |    0    |    64   |
|          |  select_ln177_fu_595  |    0    |    0    |    64   |
|          | select_ln633_3_fu_660 |    0    |    0    |    64   |
|          |      v_18_fu_673      |    0    |    0    |    64   |
|          |      p_15_fu_684      |    0    |    0    |    64   |
|          |      p_17_fu_695      |    0    |    0    |    64   |
|  select  |  select_ln649_fu_791  |    0    |    0    |    64   |
|          |  select_ln644_fu_799  |    0    |    0    |    64   |
|          |      v_17_fu_812      |    0    |    0    |    64   |
|          |       u0_fu_893       |    0    |    0    |    64   |
|          |      r_28_fu_1039     |    0    |    0    |    64   |
|          |      r_29_fu_1046     |    0    |    0    |    64   |
|          |      q_16_fu_1054     |    0    |    0    |    64   |
|          |      r_32_fu_1114     |    0    |    0    |    64   |
|          |      r_33_fu_1122     |    0    |    0    |    64   |
|          |  select_ln302_fu_1130 |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|          |       v1_fu_355       |    0    |    0    |    29   |
|          |    sub_ln614_fu_377   |    0    |    0    |    71   |
|          |        e_fu_473       |    0    |    0    |    71   |
|          |    sub_ln621_fu_615   |    0    |    0    |    64   |
|          |       v4_fu_619       |    0    |    0    |    64   |
|          |      p_14_fu_680      |    0    |    0    |    71   |
|          |      p_16_fu_690      |    0    |    0    |    71   |
|          |       r1_fu_929       |    0    |    0    |    71   |
|    sub   |      r_26_fu_957      |    0    |    0    |    71   |
|          |   sub_ln213_9_fu_973  |    0    |    0    |    64   |
|          |    sub_ln216_fu_980   |    0    |    0    |    64   |
|          |        r_fu_986       |    0    |    0    |    71   |
|          |  sub_ln213_11_fu_994  |    0    |    0    |    64   |
|          |      r_34_fu_1003     |    0    |    0    |    64   |
|          |      r_30_fu_1088     |    0    |    0    |    71   |
|          |  sub_ln213_12_fu_1093 |    0    |    0    |    64   |
|          |      r_31_fu_1102     |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|          |   mul_ln612_3_fu_325  |    1    |    0    |    25   |
|          |    mul_ln614_fu_371   |    1    |    0    |    25   |
|          |   mul_ln614_3_fu_382  |    2    |    0    |    45   |
|          |    mul_ln618_fu_437   |    5    |    0    |    45   |
|          |      x_17_fu_485      |    5    |    0    |    45   |
|    mul   |      x_19_fu_524      |    8    |    0    |    45   |
|          |        p_fu_625       |    8    |    0    |    45   |
|          |      x_21_fu_707      |    8    |    0    |    45   |
|          |    mul_ln397_fu_860   |    8    |    0    |    45   |
|          |    mul_ln686_fu_925   |    8    |    0    |    45   |
|          |   mul_ln397_3_fu_938  |    8    |    0    |    45   |
|          |      grp_fu_1154      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln173_fu_536   |    0    |    0    |    8    |
|          |       k1_fu_579       |    0    |    0    |    29   |
|          |   icmp_ln178_fu_603   |    0    |    0    |    29   |
|          |   icmp_ln630_fu_644   |    0    |    0    |    29   |
|          |   icmp_ln633_fu_649   |    0    |    0    |    29   |
|          |  icmp_ln649_3_fu_733  |    0    |    0    |    29   |
|          |   icmp_ln644_fu_758   |    0    |    0    |    29   |
|          |   icmp_ln647_fu_767   |    0    |    0    |    29   |
|          |   icmp_ln649_fu_771   |    0    |    0    |    29   |
|   icmp   |    addr_cmp_fu_850    |    0    |    0    |    29   |
|          |   icmp_ln574_fu_884   |    0    |    0    |    8    |
|          |   icmp_ln176_fu_905   |    0    |    0    |    29   |
|          |   icmp_ln214_fu_962   |    0    |    0    |    29   |
|          |  icmp_ln214_3_fu_990  |    0    |    0    |    29   |
|          |   icmp_ln695_fu_1014  |    0    |    0    |    29   |
|          |  icmp_ln176_6_fu_1019 |    0    |    0    |    29   |
|          |   icmp_ln302_fu_1061  |    0    |    0    |    29   |
|          |  icmp_ln302_5_fu_1066 |    0    |    0    |    29   |
|          |  icmp_ln302_6_fu_1071 |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln618_fu_463   |    0    |    0    |    45   |
|    and   |    and_ln647_fu_806   |    0    |    0    |    2    |
|          |   and_ln302_fu_1076   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |       k_3_fu_609      |    0    |    0    |    2    |
|    or    |    or_ln649_fu_780    |    0    |    0    |    2    |
|          |    or_ln302_fu_1082   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    xor_ln633_fu_654   |    0    |    0    |    2    |
|    xor   |    xor_ln567_fu_738   |    0    |    0    |    2    |
|          |    xor_ln649_fu_775   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   p_read_read_fu_128  |    0    |    0    |    0    |
|   read   |  p_read_1_read_fu_134 |    0    |    0    |    0    |
|          |  len_read_read_fu_140 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       d0_fu_259       |    0    |    0    |    0    |
|          |   trunc_ln619_fu_443  |    0    |    0    |    0    |
|          |   trunc_ln117_fu_542  |    0    |    0    |    0    |
|   trunc  |   trunc_ln175_fu_555  |    0    |    0    |    0    |
|          |    t_words_s_fu_713   |    0    |    0    |    0    |
|          |        q_fu_865       |    0    |    0    |    0    |
|          |        t_fu_943       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    trunc_ln_fu_263    |    0    |    0    |    0    |
|          |    trunc_ln3_fu_278   |    0    |    0    |    0    |
|          |     lshr_ln_fu_288    |    0    |    0    |    0    |
|          |       tmp_fu_331      |    0    |    0    |    0    |
|          |    trunc_ln4_fu_387   |    0    |    0    |    0    |
|partselect|    trunc_ln5_fu_447   |    0    |    0    |    0    |
|          |    trunc_ln6_fu_491   |    0    |    0    |    0    |
|          |      tmp_1_fu_546     |    0    |    0    |    0    |
|          |    trunc_ln7_fu_717   |    0    |    0    |    0    |
|          |      q_12_fu_869      |    0    |    0    |    0    |
|          |       t_5_fu_947      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln609_fu_273   |    0    |    0    |    0    |
|          |  zext_ln609_3_fu_298  |    0    |    0    |    0    |
|          |   zext_ln611_fu_302   |    0    |    0    |    0    |
|          |  zext_ln611_6_fu_311  |    0    |    0    |    0    |
|          |   zext_ln612_fu_322   |    0    |    0    |    0    |
|          |  zext_ln612_7_fu_341  |    0    |    0    |    0    |
|          |  zext_ln612_8_fu_351  |    0    |    0    |    0    |
|          |  zext_ln611_5_fu_361  |    0    |    0    |    0    |
|          |  zext_ln612_9_fu_367  |    0    |    0    |    0    |
|          |   zext_ln614_fu_408   |    0    |    0    |    0    |
|          |  zext_ln614_5_fu_412  |    0    |    0    |    0    |
|          |  zext_ln614_6_fu_421  |    0    |    0    |    0    |
|          |   zext_ln616_fu_425   |    0    |    0    |    0    |
|          |   zext_ln617_fu_428   |    0    |    0    |    0    |
|          |   zext_ln618_fu_469   |    0    |    0    |    0    |
|          |  zext_ln397_17_fu_478 |    0    |    0    |    0    |
|          |  zext_ln397_18_fu_481 |    0    |    0    |    0    |
|   zext   |   zext_ln619_fu_501   |    0    |    0    |    0    |
|          |  zext_ln397_19_fu_517 |    0    |    0    |    0    |
|          |  zext_ln397_20_fu_521 |    0    |    0    |    0    |
|          |   zext_ln177_fu_585   |    0    |    0    |    0    |
|          |   zext_ln397_fu_701   |    0    |    0    |    0    |
|          |  zext_ln397_11_fu_704 |    0    |    0    |    0    |
|          |   zext_ln567_fu_743   |    0    |    0    |    0    |
|          |  zext_ln567_1_fu_753  |    0    |    0    |    0    |
|          |  zext_ln397_21_fu_825 |    0    |    0    |    0    |
|          |  zext_ln397_22_fu_829 |    0    |    0    |    0    |
|          |   zext_ln570_fu_842   |    0    |    0    |    0    |
|          |  zext_ln397_23_fu_856 |    0    |    0    |    0    |
|          |  zext_ln177_5_fu_910  |    0    |    0    |    0    |
|          |  zext_ln397_24_fu_935 |    0    |    0    |    0    |
|          |   zext_ln215_fu_977   |    0    |    0    |    0    |
|          |  zext_ln215_5_fu_999  |    0    |    0    |    0    |
|          |  zext_ln177_6_fu_1024 |    0    |    0    |    0    |
|          |  zext_ln215_6_fu_1098 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_315     |    0    |    0    |    0    |
|bitconcatenate|      tmp_s_fu_397     |    0    |    0    |    0    |
|          |     shl_ln3_fu_504    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln612_fu_364   |    0    |    0    |    0    |
|   sext   |   sext_ln614_fu_404   |    0    |    0    |    0    |
|          |   sext_ln570_fu_833   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|insertvalue|      mrv_fu_1144      |    0    |    0    |    0    |
|          |     mrv_1_fu_1149     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    63   |    0    |   4547  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------+--------+
|                                            |   FF   |
+--------------------------------------------+--------+
|             add_ln574_reg_1477             |    2   |
|              addr_cmp_reg_1415             |    1   |
|                 d0_reg_1194                |    1   |
|                d40_reg_1226                |   41   |
|                i_5_reg_1303                |    2   |
|                  i_reg_205                 |    2   |
|             icmp_ln214_reg_1472            |    1   |
|             icmp_ln574_reg_1431            |    1   |
|             icmp_ln630_reg_1339            |    1   |
|            icmp_ln649_3_reg_1374           |    1   |
|                 idx_reg_237                |    2   |
|intx_internal_reciprocal_table_addr_reg_1200|    8   |
|                 it_reg_1409                |    2   |
|                k_3_reg_1316                |    1   |
|                  k_reg_216                 |    1   |
|              len_read_reg_1285             |    2   |
|              lshr_ln_reg_1210              |   63   |
|             mul_ln614_reg_1242             |   64   |
|             mul_ln618_reg_1258             |   64   |
|                p_13_reg_1332               |   64   |
|                p_18_reg_1367               |   64   |
|              p_read_1_reg_1273             |   64   |
|               p_read_reg_1175              |   64   |
|                 p_reg_1327                 |   64   |
|                q_12_reg_1426               |   64   |
|                q_13_reg_1441               |   64   |
|                q_14_reg_1446               |   64   |
|                 q_reg_1420                 |   64   |
|                 r1_reg_1454                |   64   |
|                r_26_reg_1464               |   64   |
|                r_32_reg_1482               |   64   |
|                r_33_reg_1488               |   64   |
|           reuse_addr_reg_reg_1161          |   64   |
|             reuse_reg_reg_1168             |   64   |
|        s_word_num_bits_1_2_i_reg_194       |   64   |
|            select_ln177_reg_1311           |   64   |
|                t_5_reg_1459                |   64   |
|             trunc_ln3_reg_1205             |   40   |
|             trunc_ln4_reg_1247             |   17   |
|            trunc_ln619_reg_1263            |   33   |
|             trunc_ln6_reg_1268             |   45   |
|             trunc_ln7_reg_1362             |   64   |
|                 u0_reg_1435                |   64   |
|                 u1_reg_249                 |   64   |
|                 u2_reg_227                 |   64   |
|              u_addr_7_reg_1384             |    2   |
|               u_addr_reg_1379              |    2   |
|              u_load_9_reg_1394             |   64   |
|               u_load_reg_1389              |   64   |
|                 v0_reg_1215                |   11   |
|                 v1_reg_1231                |   23   |
|                 v2_reg_1252                |   46   |
|                 v3_reg_1292                |   64   |
|                 v4_reg_1321                |   64   |
|                v_18_reg_1349               |   64   |
|                x_19_reg_1297               |   128  |
|             xor_ln633_reg_1344             |    1   |
|           zext_ln397_11_reg_1357           |   128  |
|           zext_ln397_21_reg_1399           |    3   |
|           zext_ln397_22_reg_1404           |   128  |
|            zext_ln609_3_reg_1220           |   22   |
|            zext_ln612_9_reg_1237           |   64   |
+--------------------------------------------+--------+
|                    Total                   |  2681  |
+--------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_166 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_166 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_166 |  p4  |   2  |   2  |    4   ||    9    |
|    idx_reg_237    |  p0  |   2  |   2  |    4   ||    9    |
|    grp_fu_1154    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1154    |  p1  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   || 3.34643 ||    79   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   63   |    -   |    0   |  4547  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   79   |
|  Register |    -   |    -   |  2681  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   63   |    3   |  2681  |  4626  |
+-----------+--------+--------+--------+--------+
