#FIG 3.2
Landscape
Center
Inches
A4      
100.00
Single
-2
1200 2
6 0 0 1500 1800
6 75 1200 675 1725
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 75 1200 675 1200 675 1725 75 1725 75 1200
4 1 0 50 0 0 9 0.0000 4 90 375 375 1350 CPU 0\001
4 1 0 50 0 0 9 0.0000 4 120 375 375 1650 Queue\001
4 1 0 50 0 0 9 0.0000 4 120 495 375 1500 Message\001
-6
6 825 1200 1425 1725
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 825 1200 1425 1200 1425 1725 825 1725 825 1200
4 1 0 50 0 0 9 0.0000 4 90 375 1125 1350 CPU 1\001
4 1 0 50 0 0 9 0.0000 4 120 375 1125 1650 Queue\001
4 1 0 50 0 0 9 0.0000 4 120 495 1125 1500 Message\001
-6
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 675 450 75 450 75 225 675 225 675 450
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 375 450 375 600
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 1425 450 825 450 825 225 1425 225 1425 450
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1125 450 1125 600
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 1425 1050 75 1050 75 600 1425 600 1425 1050
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 375 1050 375 1200
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1125 1050 1125 1200
2 2 2 1 0 7 50 0 -1 3.000 0 0 -1 0 0 5
	 1500 1800 0 1800 0 0 1500 0 1500 1800
4 1 0 50 0 0 9 0.0000 4 90 375 375 375 CPU 0\001
4 1 0 50 0 0 9 0.0000 4 90 345 750 825 Cache\001
4 1 0 50 0 0 9 0.0000 4 90 375 1125 375 CPU 1\001
4 1 0 50 0 0 9 0.0000 4 90 420 750 150 Node 0\001
-6
6 2100 0 3600 1800
6 2175 1200 2775 1725
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 2175 1200 2775 1200 2775 1725 2175 1725 2175 1200
4 1 0 50 0 0 9 0.0000 4 90 375 2475 1350 CPU 2\001
4 1 0 50 0 0 9 0.0000 4 120 375 2475 1650 Queue\001
4 1 0 50 0 0 9 0.0000 4 120 495 2475 1500 Message\001
-6
6 2925 1200 3525 1725
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 2925 1200 3525 1200 3525 1725 2925 1725 2925 1200
4 1 0 50 0 0 9 0.0000 4 90 375 3225 1350 CPU 3\001
4 1 0 50 0 0 9 0.0000 4 120 375 3225 1650 Queue\001
4 1 0 50 0 0 9 0.0000 4 120 495 3225 1500 Message\001
-6
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 3525 450 2925 450 2925 225 3525 225 3525 450
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 3225 450 3225 600
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 2775 450 2175 450 2175 225 2775 225 2775 450
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 2475 450 2475 600
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 3525 1050 2175 1050 2175 600 3525 600 3525 1050
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 2475 1050 2475 1200
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 3225 1050 3225 1200
2 2 2 1 0 7 50 0 -1 3.000 0 0 -1 0 0 5
	 3600 1800 2100 1800 2100 0 3600 0 3600 1800
4 1 0 50 0 0 9 0.0000 4 90 375 3225 375 CPU 3\001
4 1 0 50 0 0 9 0.0000 4 90 375 2475 375 CPU 2\001
4 1 0 50 0 0 9 0.0000 4 90 345 2850 825 Cache\001
4 1 0 50 0 0 9 0.0000 4 90 420 2850 150 Node 1\001
-6
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 375 1725 375 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 375 2100 3225 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1125 1725 1125 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 2475 1725 2475 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 3225 1725 3225 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1800 2100 1800 2400
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 1350 2400 2250 2400 2250 2775 1350 2775 1350 2400
4 1 0 50 0 0 9 0.0000 4 90 720 1800 2025 Interconnect\001
4 1 0 50 0 0 9 0.0000 4 120 480 1800 2625 Memory\001
