# ğŸ”€ Bidirectional Buffer â€“ Verilog RTL

## ğŸ“˜ Overview
This project implements a **Bidirectional Buffer** in **Verilog HDL** and verifies its functionality through a **testbench simulation**.  
A bidirectional buffer enables signals to flow **in both directions**, but **only one direction at a time**, controlled by a **control signal**.

---

## ğŸ§  Theory
A **Bidirectional Buffer** is widely used in **shared bus architectures** where multiple devices communicate using a common data line.  
Depending on the control signal:

- When `control = 1` â†’ data flows **from A â†’ B**  
- When `control = 0` â†’ data flows **from B â†’ A**

To implement this, Verilog provides two special primitives:
- `bufif1` â†’ passes input when control = 1, else outputs high impedance (`Z`)  
- `bufif0` â†’ passes input when control = 0, else outputs high impedance (`Z`)

This ensures only one side drives the bus at any time, preventing **bus contention**.

---

## ğŸ“‚ Files
- **bidirectional_buffer.v** â†’ RTL code for Bidirectional Buffer  
- **bidirectional_buffer_tb.v** â†’ Testbench for Bidirectional Buffer  

---

## âš™ï¸ Functionality

| Control | Data Direction | Active Buffer | Description |
|----------|----------------|----------------|--------------|
| 1 | A â†’ B | bufif1 | A drives B |
| 0 | B â†’ A | bufif0 | B drives A |

When one side drives the bus, the other remains in **high-impedance (`Z`)** state, ensuring safe bidirectional data transfer.

---

## â–¶ï¸ How to Simulate

### Using Icarus Verilog
```bash
iverilog -o bidbuffer_sim bidirectional_buffer.v bidirectional_buffer_tb.v
vvp bidbuffer_sim
gtkwave dump.vcd &
```
### Using Xilinx ISE (ISim)
```
    Create a new project.

    Add bidirectional_buffer.v and bidirectional_buffer_tb.v.

    Set bidirectional_buffer_tb.v as the top module.

    Run Behavioral Simulation and view the waveform.
```
### ğŸ“Š Expected Output
```
    When control = 1 â†’ A drives B.

    When control = 0 â†’ B drives A.

    Inactive line stays in high-impedance (Z).

The waveform will show data transfer direction switching as the control signal toggles between 0 and 1.
```
## ğŸ§° Applications
```
    Used in microprocessor and microcontroller data buses.

    Prevents bus contention in shared data paths.

    Found in IÂ²C, memory buses, and bidirectional I/O ports.
```
## ğŸ“ˆ Waveform
![Waveform](Waveform.png)


