{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765409339849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765409339856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 00:28:59 2025 " "Processing started: Thu Dec 11 00:28:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765409339856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409339856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keyboard -c keyboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off keyboard -c keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409339856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765409340489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765409340489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scancode_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scancode_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scancode_decoder-behav " "Found design unit 1: scancode_decoder-behav" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765409350376 ""} { "Info" "ISGN_ENTITY_NAME" "1 scancode_decoder " "Found entity 1: scancode_decoder" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765409350376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "globals.vhd 1 0 " "Found 1 design units, including 0 entities, in source file globals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 globals " "Found design unit 1: globals" {  } { { "globals.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/globals.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765409350382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_7seg-behavioral " "Found design unit 1: hex_to_7seg-behavioral" {  } { { "hex_to_7seg.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/hex_to_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765409350387 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/hex_to_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765409350387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_shot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_shot-behav " "Found design unit 1: one_shot-behav" {  } { { "one_shot.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/one_shot.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765409350392 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "one_shot.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/one_shot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765409350392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_driver_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_driver_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_driver_display-structural " "Found design unit 1: keyboard_driver_display-structural" {  } { { "keyboard_driver_display.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/keyboard_driver_display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765409350397 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_driver_display " "Found entity 1: keyboard_driver_display" {  } { { "keyboard_driver_display.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/keyboard_driver_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765409350397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-behav " "Found design unit 1: keyboard-behav" {  } { { "keyboard.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/keyboard.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765409350402 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/keyboard.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765409350402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_top-behav " "Found design unit 1: decoder_top-behav" {  } { { "decoder_top.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/decoder_top.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765409350407 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_top " "Found entity 1: decoder_top" {  } { { "decoder_top.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/decoder_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765409350407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder_top " "Elaborating entity \"decoder_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765409350454 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[7..4\] decoder_top.vhd(23) " "Using initial value X (don't care) for net \"LEDR\[7..4\]\" at decoder_top.vhd(23)" {  } { { "decoder_top.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/decoder_top.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350457 "|decoder_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[8\] decoder_top.vhd(24) " "Using initial value X (don't care) for net \"LEDG\[8\]\" at decoder_top.vhd(24)" {  } { { "decoder_top.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/decoder_top.vhd" 24 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350457 "|decoder_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard_inst " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard_inst\"" {  } { { "decoder_top.vhd" "keyboard_inst" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/decoder_top.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765409350468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot keyboard:keyboard_inst\|one_shot:oneshot_inst " "Elaborating entity \"one_shot\" for hierarchy \"keyboard:keyboard_inst\|one_shot:oneshot_inst\"" {  } { { "keyboard.vhd" "oneshot_inst" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/keyboard.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765409350470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scancode_decoder scancode_decoder:decoder_inst " "Elaborating entity \"scancode_decoder\" for hierarchy \"scancode_decoder:decoder_inst\"" {  } { { "decoder_top.vhd" "decoder_inst" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/decoder_top.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765409350473 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "keytrigger scancode_decoder.vhd(9) " "VHDL Signal Declaration warning at scancode_decoder.vhd(9): used implicit default value for signal \"keytrigger\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765409350473 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "keydigit scancode_decoder.vhd(10) " "VHDL Signal Declaration warning at scancode_decoder.vhd(10): used implicit default value for signal \"keydigit\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765409350473 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "keyevent scancode_decoder.vhd(11) " "VHDL Signal Declaration warning at scancode_decoder.vhd(11): used implicit default value for signal \"keyevent\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765409350473 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keydigit_reg scancode_decoder.vhd(19) " "Verilog HDL or VHDL warning at scancode_decoder.vhd(19): object \"keydigit_reg\" assigned a value but never read" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765409350473 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyevent_reg scancode_decoder.vhd(20) " "Verilog HDL or VHDL warning at scancode_decoder.vhd(20): object \"keyevent_reg\" assigned a value but never read" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765409350473 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keytrigger_reg scancode_decoder.vhd(21) " "Verilog HDL or VHDL warning at scancode_decoder.vhd(21): object \"keytrigger_reg\" assigned a value but never read" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765409350474 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state scancode_decoder.vhd(54) " "VHDL Process Statement warning at scancode_decoder.vhd(54): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1765409350474 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_code_reg scancode_decoder.vhd(69) " "VHDL Process Statement warning at scancode_decoder.vhd(69): signal \"char_code_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1765409350474 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state scancode_decoder.vhd(52) " "VHDL Process Statement warning at scancode_decoder.vhd(52): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1765409350474 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_code_reg scancode_decoder.vhd(52) " "VHDL Process Statement warning at scancode_decoder.vhd(52): inferring latch(es) for signal or variable \"char_code_reg\", which holds its previous value in one or more paths through the process" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1765409350475 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_keydigit scancode_decoder.vhd(83) " "VHDL Process Statement warning at scancode_decoder.vhd(83): inferring latch(es) for signal or variable \"next_keydigit\", which holds its previous value in one or more paths through the process" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1765409350477 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code_reg\[0\] scancode_decoder.vhd(52) " "Inferred latch for \"char_code_reg\[0\]\" at scancode_decoder.vhd(52)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350478 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code_reg\[1\] scancode_decoder.vhd(52) " "Inferred latch for \"char_code_reg\[1\]\" at scancode_decoder.vhd(52)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350478 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code_reg\[2\] scancode_decoder.vhd(52) " "Inferred latch for \"char_code_reg\[2\]\" at scancode_decoder.vhd(52)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350478 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code_reg\[3\] scancode_decoder.vhd(52) " "Inferred latch for \"char_code_reg\[3\]\" at scancode_decoder.vhd(52)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350478 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code_reg\[4\] scancode_decoder.vhd(52) " "Inferred latch for \"char_code_reg\[4\]\" at scancode_decoder.vhd(52)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350478 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code_reg\[5\] scancode_decoder.vhd(52) " "Inferred latch for \"char_code_reg\[5\]\" at scancode_decoder.vhd(52)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350478 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code_reg\[6\] scancode_decoder.vhd(52) " "Inferred latch for \"char_code_reg\[6\]\" at scancode_decoder.vhd(52)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350478 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_code_reg\[7\] scancode_decoder.vhd(52) " "Inferred latch for \"char_code_reg\[7\]\" at scancode_decoder.vhd(52)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350478 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IGNORE2 scancode_decoder.vhd(52) " "Inferred latch for \"next_state.IGNORE2\" at scancode_decoder.vhd(52)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350478 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IGNORE1 scancode_decoder.vhd(52) " "Inferred latch for \"next_state.IGNORE1\" at scancode_decoder.vhd(52)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350478 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.BUSY scancode_decoder.vhd(52) " "Inferred latch for \"next_state.BUSY\" at scancode_decoder.vhd(52)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350478 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE scancode_decoder.vhd(52) " "Inferred latch for \"next_state.IDLE\" at scancode_decoder.vhd(52)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350478 "|decoder_top|scancode_decoder:decoder_inst"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "char_code_reg\[7\] scancode_decoder.vhd(27) " "Can't resolve multiple constant drivers for net \"char_code_reg\[7\]\" at scancode_decoder.vhd(27)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350479 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "scancode_decoder.vhd(52) " "Constant driver at scancode_decoder.vhd(52)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 52 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350479 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "char_code_reg\[6\] scancode_decoder.vhd(27) " "Can't resolve multiple constant drivers for net \"char_code_reg\[6\]\" at scancode_decoder.vhd(27)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350479 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "char_code_reg\[5\] scancode_decoder.vhd(27) " "Can't resolve multiple constant drivers for net \"char_code_reg\[5\]\" at scancode_decoder.vhd(27)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350479 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "char_code_reg\[4\] scancode_decoder.vhd(27) " "Can't resolve multiple constant drivers for net \"char_code_reg\[4\]\" at scancode_decoder.vhd(27)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350479 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "char_code_reg\[3\] scancode_decoder.vhd(27) " "Can't resolve multiple constant drivers for net \"char_code_reg\[3\]\" at scancode_decoder.vhd(27)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350479 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "char_code_reg\[2\] scancode_decoder.vhd(27) " "Can't resolve multiple constant drivers for net \"char_code_reg\[2\]\" at scancode_decoder.vhd(27)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350479 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "char_code_reg\[1\] scancode_decoder.vhd(27) " "Can't resolve multiple constant drivers for net \"char_code_reg\[1\]\" at scancode_decoder.vhd(27)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350479 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "char_code_reg\[0\] scancode_decoder.vhd(27) " "Can't resolve multiple constant drivers for net \"char_code_reg\[0\]\" at scancode_decoder.vhd(27)" {  } { { "scancode_decoder.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_decoder.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350479 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "scancode_decoder:decoder_inst " "Can't elaborate user hierarchy \"scancode_decoder:decoder_inst\"" {  } { { "decoder_top.vhd" "decoder_inst" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/decoder_top.vhd" 89 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765409350479 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765409350615 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 11 00:29:10 2025 " "Processing ended: Thu Dec 11 00:29:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765409350615 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765409350615 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765409350615 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409350615 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765409351244 ""}
