#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Nov 26 17:55:17 2016
# Process ID: 9620
# Current directory: F:/Keon/University/Senior_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9548 F:\Keon\University\Senior_Design\Senior_Design.xpr
# Log file: F:/Keon/University/Senior_Design/vivado.log
# Journal file: F:/Keon/University/Senior_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xc7k70tfbv676-1 F:/Keon/University/Senior_Design/Senior_Design.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top clk_divider [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FIFO [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FIFO_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
add_wave {{/FIFO_tb/write_clk}} {{/FIFO_tb/read_clk}} {{/FIFO_tb/rst}} {{/FIFO_tb/data_in}} {{/FIFO_tb/data_out}} 
restart
run 250 ns
save_wave_config {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top clk_divider [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top clk_divider_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_4
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
restart
run 250 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
restart
save_wave_config {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
restart
add_bp {F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd} 93
run all
run all
step
step
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
refresh_design
refresh_design
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
refresh_design
refresh_design
close_sim
launch_simulation
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FIFO [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FIFO_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_7
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
add_wave {{/FIFO_tb/write_clk}} {{/FIFO_tb/read_clk}} {{/FIFO_tb/rst}} {{/FIFO_tb/data_in}} {{/FIFO_tb/data_out}} 
restart
run 250 ns
restart
run 10 us
add_wave {{/FIFO_tb/fifo_pm/write_address}} {{/FIFO_tb/fifo_pm/read_address}} 
restart
run 10 us
save_wave_config {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
refresh_design
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
refresh_design
refresh_design
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
refresh_design
refresh_design
refresh_design
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
refresh_design
refresh_design
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
restart
run 10 us
restart
run 600 ns
save_wave_config {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
save_wave_config {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
save_wave_config {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
refresh_design
close [ open F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd w ]
add_files F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd
update_compile_order -fileset sources_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top logic_analyser [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
refresh_design
update_compile_order -fileset sources_1
refresh_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd w ]
add_files -fileset sim_1 F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top logic_analyser_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top logic_analyser_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source logic_analyser_tb.tcl
save_wave_config {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
set_property xsim.view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg} [get_filesets sim_1]
restart
run 600 ns
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
set_property -name {xsim.simulate.runtime} -value {5us} -objects [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
restart
run 600 ns
restart
run 5 us
run 10 us
run 50 us
run 100 us
restart
run 100 us
restart
run 500 us
save_wave_config {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
current_sim simulation_32
launch_simulation
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
run 500 us
restart
run 5 us
restart
run 10 us
run 50 us
set_property -name {xsim.simulate.runtime} -value {50us} -objects [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
restart
run 100 ns
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
run 100 ns
restart
run 100 ns
refresh_design
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
refresh_design
close_sim
launch_simulation
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
current_sim simulation_32
close_sim
close_sim
