ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"U_HW.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.Inc_MPG_ISR,"ax",%progbits
  20              		.align	2
  21              		.global	Inc_MPG_ISR
  22              		.thumb
  23              		.thumb_func
  24              		.type	Inc_MPG_ISR, %function
  25              	Inc_MPG_ISR:
  26              	.LFB64:
  27              		.file 1 "U_HW.c"
   1:U_HW.c        **** /* ========================================
   2:U_HW.c        ****  *
   3:U_HW.c        ****  * Copyright YOUR COMPANY, THE YEAR
   4:U_HW.c        ****  * All Rights Reserved
   5:U_HW.c        ****  * UNPUBLISHED, LICENSED SOFTWARE.
   6:U_HW.c        ****  *
   7:U_HW.c        ****  * CONFIDENTIAL AND PROPRIETARY INFORMATION
   8:U_HW.c        ****  * WHICH IS THE PROPERTY OF your company.
   9:U_HW.c        ****  *
  10:U_HW.c        ****  * ========================================
  11:U_HW.c        **** */
  12:U_HW.c        **** 
  13:U_HW.c        **** #include <stdint.h>
  14:U_HW.c        **** #include <project.h>
  15:U_HW.c        **** #include "U_HW.h"
  16:U_HW.c        **** #include <stdio.h>
  17:U_HW.c        **** #include "Processes.h"
  18:U_HW.c        **** 
  19:U_HW.c        **** // MPG 
  20:U_HW.c        **** 
  21:U_HW.c        **** static volatile int8 Out_MPG_Cnt;
  22:U_HW.c        **** 
  23:U_HW.c        **** CY_ISR(Inc_MPG_ISR)
  24:U_HW.c        **** {
  28              		.loc 1 24 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  25:U_HW.c        ****     Out_MPG_Cnt++;
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 2


  33              		.loc 1 25 0
  34 0000 044A     		ldr	r2, .L2
  35 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  36 0004 5BB2     		sxtb	r3, r3
  37 0006 0133     		adds	r3, r3, #1
  38 0008 5BB2     		sxtb	r3, r3
  39 000a 1370     		strb	r3, [r2]
  26:U_HW.c        **** //    Control_Reg_MPG_Write(Out_MPG_Cnt);
  27:U_HW.c        ****     Control_Reg_MPG_Control = Out_MPG_Cnt;
  40              		.loc 1 27 0
  41 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  42 000e 024A     		ldr	r2, .L2+4
  43 0010 1370     		strb	r3, [r2]
  44 0012 7047     		bx	lr
  45              	.L3:
  46              		.align	2
  47              	.L2:
  48 0014 00000000 		.word	.LANCHOR0
  49 0018 79640040 		.word	1073767545
  50              		.cfi_endproc
  51              	.LFE64:
  52              		.size	Inc_MPG_ISR, .-Inc_MPG_ISR
  53              		.section	.text.Dec_MPG_ISR,"ax",%progbits
  54              		.align	2
  55              		.global	Dec_MPG_ISR
  56              		.thumb
  57              		.thumb_func
  58              		.type	Dec_MPG_ISR, %function
  59              	Dec_MPG_ISR:
  60              	.LFB65:
  28:U_HW.c        **** }
  29:U_HW.c        **** 
  30:U_HW.c        **** CY_ISR(Dec_MPG_ISR)
  31:U_HW.c        **** {
  61              		.loc 1 31 0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65              		@ link register save eliminated.
  32:U_HW.c        ****     Out_MPG_Cnt--;
  66              		.loc 1 32 0
  67 0000 044A     		ldr	r2, .L5
  68 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  69 0004 5BB2     		sxtb	r3, r3
  70 0006 013B     		subs	r3, r3, #1
  71 0008 5BB2     		sxtb	r3, r3
  72 000a 1370     		strb	r3, [r2]
  33:U_HW.c        **** //    Control_Reg_MPG_Write(Out_MPG_Cnt);
  34:U_HW.c        ****     Control_Reg_MPG_Control = Out_MPG_Cnt;
  73              		.loc 1 34 0
  74 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  75 000e 024A     		ldr	r2, .L5+4
  76 0010 1370     		strb	r3, [r2]
  77 0012 7047     		bx	lr
  78              	.L6:
  79              		.align	2
  80              	.L5:
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 3


  81 0014 00000000 		.word	.LANCHOR0
  82 0018 79640040 		.word	1073767545
  83              		.cfi_endproc
  84              	.LFE65:
  85              		.size	Dec_MPG_ISR, .-Dec_MPG_ISR
  86              		.section	.text.SysTick_ISR,"ax",%progbits
  87              		.align	2
  88              		.global	SysTick_ISR
  89              		.thumb
  90              		.thumb_func
  91              		.type	SysTick_ISR, %function
  92              	SysTick_ISR:
  93              	.LFB66:
  35:U_HW.c        **** }
  36:U_HW.c        **** 
  37:U_HW.c        **** 
  38:U_HW.c        **** // using the ARM SysTick
  39:U_HW.c        **** #define SYSTICK_INTERRUPT_VECTOR_NUMBER  15u /* Cortex-M3 hard vector */
  40:U_HW.c        **** /* clock and interrupt rates, in Hz */
  41:U_HW.c        **** #define CLOCK_FREQ     BCLK__BUS_CLK__HZ
  42:U_HW.c        **** #define INTERRUPT_FREQ 1000u
  43:U_HW.c        **** 
  44:U_HW.c        **** // global variable MS_Time is the number of milliseconds since the last reset.
  45:U_HW.c        **** volatile uint32 MS_Time;
  46:U_HW.c        **** 
  47:U_HW.c        **** // SysTick_ISR - ARM system timer. Interrupts every 1ms
  48:U_HW.c        **** CY_ISR(SysTick_ISR)
  49:U_HW.c        **** {
  94              		.loc 1 49 0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 0
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		@ link register save eliminated.
  50:U_HW.c        ****     // set the flag here so we know we got the tick
  51:U_HW.c        ****     Set_FLAG(MS_TICK);
  99              		.loc 1 51 0
 100 0000 0122     		movs	r2, #1
 101 0002 034B     		ldr	r3, .L8
 102 0004 1A60     		str	r2, [r3]
  52:U_HW.c        ****     MS_Time++;
 103              		.loc 1 52 0
 104 0006 034A     		ldr	r2, .L8+4
 105 0008 1368     		ldr	r3, [r2]
 106 000a 0133     		adds	r3, r3, #1
 107 000c 1360     		str	r3, [r2]
 108 000e 7047     		bx	lr
 109              	.L9:
 110              		.align	2
 111              	.L8:
 112 0010 80FD0F22 		.word	571473280
 113 0014 00000000 		.word	MS_Time
 114              		.cfi_endproc
 115              	.LFE66:
 116              		.size	SysTick_ISR, .-SysTick_ISR
 117              		.section	.text.Init_USB,"ax",%progbits
 118              		.align	2
 119              		.global	Init_USB
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 4


 120              		.thumb
 121              		.thumb_func
 122              		.type	Init_USB, %function
 123              	Init_USB:
 124              	.LFB67:
  53:U_HW.c        **** }
  54:U_HW.c        **** 
  55:U_HW.c        **** 
  56:U_HW.c        **** // USB Interface stuff
  57:U_HW.c        **** #ifdef USB_COM
  58:U_HW.c        **** #define USBFS_DEVICE 0
  59:U_HW.c        **** #define USBUART_BUFFER_SIZE 64
  60:U_HW.c        **** 
  61:U_HW.c        **** uint8_t usb_buff[USBUART_BUFFER_SIZE];
  62:U_HW.c        **** int16_t usb_buff_cnt;
  63:U_HW.c        **** 
  64:U_HW.c        **** char msg[64];
  65:U_HW.c        **** 
  66:U_HW.c        **** void Init_USB(void)
  67:U_HW.c        **** {
 125              		.loc 1 67 0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 0
 128              		@ frame_needed = 0, uses_anonymous_args = 0
 129 0000 08B5     		push	{r3, lr}
 130              		.cfi_def_cfa_offset 8
 131              		.cfi_offset 3, -8
 132              		.cfi_offset 14, -4
  68:U_HW.c        ****     USBUART_Start(USBFS_DEVICE, USBUART_5V_OPERATION);  // make sure to change this to USBUART_3V_O
 133              		.loc 1 68 0
 134 0002 0121     		movs	r1, #1
 135 0004 0020     		movs	r0, #0
 136 0006 FFF7FEFF 		bl	USBUART_Start
 137              	.LVL0:
  69:U_HW.c        ****     usb_buff_cnt = 0;
 138              		.loc 1 69 0
 139 000a 0022     		movs	r2, #0
 140 000c 014B     		ldr	r3, .L12
 141 000e 1A80     		strh	r2, [r3]	@ movhi
 142 0010 08BD     		pop	{r3, pc}
 143              	.L13:
 144 0012 00BF     		.align	2
 145              	.L12:
 146 0014 00000000 		.word	usb_buff_cnt
 147              		.cfi_endproc
 148              	.LFE67:
 149              		.size	Init_USB, .-Init_USB
 150              		.section	.text.Check_USB,"ax",%progbits
 151              		.align	2
 152              		.global	Check_USB
 153              		.thumb
 154              		.thumb_func
 155              		.type	Check_USB, %function
 156              	Check_USB:
 157              	.LFB68:
  70:U_HW.c        **** }
  71:U_HW.c        **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 5


  72:U_HW.c        **** // need the following functions for USB connectivity
  73:U_HW.c        **** // U_CheckForRx()
  74:U_HW.c        **** // GetChar()
  75:U_HW.c        **** // PutChar()
  76:U_HW.c        **** // PutStr()
  77:U_HW.c        **** 
  78:U_HW.c        **** bool Check_USB(void)
  79:U_HW.c        **** {
 158              		.loc 1 79 0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162 0000 70B5     		push	{r4, r5, r6, lr}
 163              		.cfi_def_cfa_offset 16
 164              		.cfi_offset 4, -16
 165              		.cfi_offset 5, -12
 166              		.cfi_offset 6, -8
 167              		.cfi_offset 14, -4
  80:U_HW.c        **** //    if(USBUART_IsConfigurationChanged() != 0)   // manage when the USB settings are changed, or i
  81:U_HW.c        ****     
  82:U_HW.c        ****     if(USBUART_configurationChanged != 0)
 168              		.loc 1 82 0
 169 0002 204B     		ldr	r3, .L25
 170 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 171 0006 13F0FF0F 		tst	r3, #255
 172 000a 09D0     		beq	.L15
  83:U_HW.c        ****     {
  84:U_HW.c        ****         USBUART_configurationChanged = 0;
 173              		.loc 1 84 0
 174 000c 0022     		movs	r2, #0
 175 000e 1D4B     		ldr	r3, .L25
 176 0010 1A70     		strb	r2, [r3]
  85:U_HW.c        **** //        if(USBUART_GetConfiguration() != 0)
  86:U_HW.c        ****         if(USBUART_configuration !=0)
 177              		.loc 1 86 0
 178 0012 1D4B     		ldr	r3, .L25+4
 179 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 180 0016 13F0FF0F 		tst	r3, #255
 181 001a 01D0     		beq	.L15
  87:U_HW.c        ****         {
  88:U_HW.c        ****             USBUART_CDC_Init();
 182              		.loc 1 88 0
 183 001c FFF7FEFF 		bl	USBUART_CDC_Init
 184              	.LVL1:
 185              	.L15:
  89:U_HW.c        ****         }
  90:U_HW.c        ****     }
  91:U_HW.c        **** //    if(USBUART_GetConfiguration() !=0)
  92:U_HW.c        ****     if(USBUART_configuration ==0)
 186              		.loc 1 92 0
 187 0020 194B     		ldr	r3, .L25+4
 188 0022 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 189 0024 13F0FF0F 		tst	r3, #255
 190 0028 22D0     		beq	.L19
  93:U_HW.c        ****     {
  94:U_HW.c        ****         return false;
  95:U_HW.c        ****     } 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 6


  96:U_HW.c        ****     else
  97:U_HW.c        ****     {
  98:U_HW.c        ****         if(usb_buff_cnt != 0)
 191              		.loc 1 98 0
 192 002a 184B     		ldr	r3, .L25+8
 193 002c B3F90030 		ldrsh	r3, [r3]
 194 0030 03BB     		cbnz	r3, .L20
  99:U_HW.c        ****         {
 100:U_HW.c        ****             return true;  // still have data in the buffer. 
 101:U_HW.c        ****         }
 102:U_HW.c        ****         if(USBUART_DataIsReady())
 195              		.loc 1 102 0
 196 0032 FFF7FEFF 		bl	USBUART_DataIsReady
 197              	.LVL2:
 198 0036 F8B1     		cbz	r0, .L21
 103:U_HW.c        ****         {
 104:U_HW.c        ****             usb_buff_cnt = USBUART_GetAll(usb_buff);
 199              		.loc 1 104 0
 200 0038 1548     		ldr	r0, .L25+12
 201 003a FFF7FEFF 		bl	USBUART_GetAll
 202              	.LVL3:
 203 003e 03B2     		sxth	r3, r0
 204 0040 124A     		ldr	r2, .L25+8
 205 0042 1380     		strh	r3, [r2]	@ movhi
 105:U_HW.c        ****            
 106:U_HW.c        ****             if(usb_buff_cnt == 1)
 206              		.loc 1 106 0
 207 0044 012B     		cmp	r3, #1
 208 0046 19D0     		beq	.L22
 107:U_HW.c        ****             {   
 108:U_HW.c        ****                 return true;
 109:U_HW.c        ****             }
 110:U_HW.c        ****             else if (usb_buff_cnt > 1)
 209              		.loc 1 110 0
 210 0048 1ADD     		ble	.L23
 211              	.LVL4:
 212              	.LBB8:
 111:U_HW.c        ****             {
 112:U_HW.c        ****                // *** To Do !!! ***
 113:U_HW.c        ****                // reverse the data order in the buffer   
 114:U_HW.c        ****                 int16 fwd = 0;
 115:U_HW.c        ****                 int16 rev = usb_buff_cnt-1;
 213              		.loc 1 115 0
 214 004a 431E     		subs	r3, r0, #1
 215 004c 1BB2     		sxth	r3, r3
 216              	.LVL5:
 114:U_HW.c        ****                 int16 rev = usb_buff_cnt-1;
 217              		.loc 1 114 0
 218 004e 0022     		movs	r2, #0
 116:U_HW.c        ****                 uint8_t tmp_val;
 117:U_HW.c        ****                 while(fwd < rev)
 219              		.loc 1 117 0
 220 0050 0AE0     		b	.L17
 221              	.LVL6:
 222              	.L18:
 118:U_HW.c        ****                 {
 119:U_HW.c        ****                     tmp_val = usb_buff[fwd];
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 7


 223              		.loc 1 119 0
 224 0052 1546     		mov	r5, r2
 225 0054 0E49     		ldr	r1, .L25+12
 226 0056 8C5C     		ldrb	r4, [r1, r2]	@ zero_extendqisi2
 227              	.LVL7:
 120:U_HW.c        ****                     usb_buff[fwd++] = usb_buff[rev];
 228              		.loc 1 120 0
 229 0058 0132     		adds	r2, r2, #1
 230              	.LVL8:
 231 005a 12B2     		sxth	r2, r2
 232              	.LVL9:
 233 005c 1846     		mov	r0, r3
 234 005e CE5C     		ldrb	r6, [r1, r3]	@ zero_extendqisi2
 235 0060 4E55     		strb	r6, [r1, r5]
 121:U_HW.c        ****                     usb_buff[rev--] = tmp_val;
 236              		.loc 1 121 0
 237 0062 013B     		subs	r3, r3, #1
 238              	.LVL10:
 239 0064 1BB2     		sxth	r3, r3
 240              	.LVL11:
 241 0066 0C54     		strb	r4, [r1, r0]
 242              	.LVL12:
 243              	.L17:
 117:U_HW.c        ****                 {
 244              		.loc 1 117 0
 245 0068 9A42     		cmp	r2, r3
 246 006a F2DB     		blt	.L18
 122:U_HW.c        ****                 }
 123:U_HW.c        ****                 return true;   
 247              		.loc 1 123 0
 248 006c 0120     		movs	r0, #1
 249 006e 70BD     		pop	{r4, r5, r6, pc}
 250              	.LVL13:
 251              	.L19:
 252              	.LBE8:
  94:U_HW.c        ****     } 
 253              		.loc 1 94 0
 254 0070 0020     		movs	r0, #0
 255 0072 70BD     		pop	{r4, r5, r6, pc}
 256              	.L20:
 100:U_HW.c        ****         }
 257              		.loc 1 100 0
 258 0074 0120     		movs	r0, #1
 259 0076 70BD     		pop	{r4, r5, r6, pc}
 260              	.L21:
 124:U_HW.c        ****             }
 125:U_HW.c        ****         }
 126:U_HW.c        ****     }
 127:U_HW.c        ****     return false;
 261              		.loc 1 127 0
 262 0078 0020     		movs	r0, #0
 263 007a 70BD     		pop	{r4, r5, r6, pc}
 264              	.L22:
 108:U_HW.c        ****             }
 265              		.loc 1 108 0
 266 007c 0120     		movs	r0, #1
 267 007e 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 8


 268              	.L23:
 269              		.loc 1 127 0
 270 0080 0020     		movs	r0, #0
 128:U_HW.c        **** }
 271              		.loc 1 128 0
 272 0082 70BD     		pop	{r4, r5, r6, pc}
 273              	.L26:
 274              		.align	2
 275              	.L25:
 276 0084 00000000 		.word	USBUART_configurationChanged
 277 0088 00000000 		.word	USBUART_configuration
 278 008c 00000000 		.word	usb_buff_cnt
 279 0090 00000000 		.word	usb_buff
 280              		.cfi_endproc
 281              	.LFE68:
 282              		.size	Check_USB, .-Check_USB
 283              		.section	.text.USB_Buff_GetChar,"ax",%progbits
 284              		.align	2
 285              		.global	USB_Buff_GetChar
 286              		.thumb
 287              		.thumb_func
 288              		.type	USB_Buff_GetChar, %function
 289              	USB_Buff_GetChar:
 290              	.LFB69:
 129:U_HW.c        **** 
 130:U_HW.c        **** uint8_t USB_Buff_GetChar(void)
 131:U_HW.c        **** {
 291              		.loc 1 131 0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		@ link register save eliminated.
 132:U_HW.c        ****     usb_buff_cnt--;
 296              		.loc 1 132 0
 297 0000 034A     		ldr	r2, .L28
 298 0002 1388     		ldrh	r3, [r2]
 299 0004 013B     		subs	r3, r3, #1
 300 0006 1BB2     		sxth	r3, r3
 301 0008 1380     		strh	r3, [r2]	@ movhi
 133:U_HW.c        ****     return usb_buff[usb_buff_cnt]; // get the character out of the buffer and decrement the index
 134:U_HW.c        **** }
 302              		.loc 1 134 0
 303 000a 024A     		ldr	r2, .L28+4
 304 000c D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 305 000e 7047     		bx	lr
 306              	.L29:
 307              		.align	2
 308              	.L28:
 309 0010 00000000 		.word	usb_buff_cnt
 310 0014 00000000 		.word	usb_buff
 311              		.cfi_endproc
 312              	.LFE69:
 313              		.size	USB_Buff_GetChar, .-USB_Buff_GetChar
 314              		.section	.text.USB_PutChar,"ax",%progbits
 315              		.align	2
 316              		.global	USB_PutChar
 317              		.thumb
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 9


 318              		.thumb_func
 319              		.type	USB_PutChar, %function
 320              	USB_PutChar:
 321              	.LFB70:
 135:U_HW.c        **** 
 136:U_HW.c        **** void USB_PutChar(char8 x)
 137:U_HW.c        **** {
 322              		.loc 1 137 0
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 0
 325              		@ frame_needed = 0, uses_anonymous_args = 0
 326              	.LVL14:
 327 0000 10B5     		push	{r4, lr}
 328              		.cfi_def_cfa_offset 8
 329              		.cfi_offset 4, -8
 330              		.cfi_offset 14, -4
 331 0002 0446     		mov	r4, r0
 138:U_HW.c        ****     if(USBUART_configuration != 0)
 332              		.loc 1 138 0
 333 0004 064B     		ldr	r3, .L34
 334 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 335 0008 13F0FF0F 		tst	r3, #255
 336 000c 06D0     		beq	.L30
 337              	.LVL15:
 338              	.L32:
 139:U_HW.c        ****     {
 140:U_HW.c        ****         while(USBUART_CDCIsReady() == 0)    // wait for USB to send data
 339              		.loc 1 140 0 discriminator 1
 340 000e FFF7FEFF 		bl	USBUART_CDCIsReady
 341              	.LVL16:
 342 0012 0028     		cmp	r0, #0
 343 0014 FBD0     		beq	.L32
 141:U_HW.c        ****         {
 142:U_HW.c        ****         }
 143:U_HW.c        ****         USBUART_PutChar(x);  
 344              		.loc 1 143 0
 345 0016 2046     		mov	r0, r4
 346 0018 FFF7FEFF 		bl	USBUART_PutChar
 347              	.LVL17:
 348              	.L30:
 349 001c 10BD     		pop	{r4, pc}
 350              	.L35:
 351 001e 00BF     		.align	2
 352              	.L34:
 353 0020 00000000 		.word	USBUART_configuration
 354              		.cfi_endproc
 355              	.LFE70:
 356              		.size	USB_PutChar, .-USB_PutChar
 357              		.section	.text.USB_PutString,"ax",%progbits
 358              		.align	2
 359              		.global	USB_PutString
 360              		.thumb
 361              		.thumb_func
 362              		.type	USB_PutString, %function
 363              	USB_PutString:
 364              	.LFB71:
 144:U_HW.c        ****     }
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 10


 145:U_HW.c        **** }
 146:U_HW.c        **** 
 147:U_HW.c        **** void USB_PutString(const char8* str)
 148:U_HW.c        **** {
 365              		.loc 1 148 0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              	.LVL18:
 370 0000 10B5     		push	{r4, lr}
 371              		.cfi_def_cfa_offset 8
 372              		.cfi_offset 4, -8
 373              		.cfi_offset 14, -4
 374 0002 0446     		mov	r4, r0
 149:U_HW.c        ****     if(USBUART_configuration != 0)
 375              		.loc 1 149 0
 376 0004 064B     		ldr	r3, .L40
 377 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 378 0008 13F0FF0F 		tst	r3, #255
 379 000c 06D0     		beq	.L36
 380              	.LVL19:
 381              	.L38:
 150:U_HW.c        ****     {
 151:U_HW.c        ****         while(USBUART_CDCIsReady() == 0)    // wait for USB to send data
 382              		.loc 1 151 0 discriminator 1
 383 000e FFF7FEFF 		bl	USBUART_CDCIsReady
 384              	.LVL20:
 385 0012 0028     		cmp	r0, #0
 386 0014 FBD0     		beq	.L38
 152:U_HW.c        ****         {
 153:U_HW.c        ****         }
 154:U_HW.c        ****         USBUART_PutString(str);
 387              		.loc 1 154 0
 388 0016 2046     		mov	r0, r4
 389 0018 FFF7FEFF 		bl	USBUART_PutString
 390              	.LVL21:
 391              	.L36:
 392 001c 10BD     		pop	{r4, pc}
 393              	.LVL22:
 394              	.L41:
 395 001e 00BF     		.align	2
 396              	.L40:
 397 0020 00000000 		.word	USBUART_configuration
 398              		.cfi_endproc
 399              	.LFE71:
 400              		.size	USB_PutString, .-USB_PutString
 401              		.section	.text.Init_HW,"ax",%progbits
 402              		.align	2
 403              		.global	Init_HW
 404              		.thumb
 405              		.thumb_func
 406              		.type	Init_HW, %function
 407              	Init_HW:
 408              	.LFB72:
 155:U_HW.c        ****     }
 156:U_HW.c        **** }
 157:U_HW.c        **** #endif
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 11


 158:U_HW.c        **** 
 159:U_HW.c        **** #ifdef UART_COM
 160:U_HW.c        **** void Init_UART(void)
 161:U_HW.c        **** {
 162:U_HW.c        ****     UART_1_ClearRxBuffer();
 163:U_HW.c        ****     UART_1_ClearTxBuffer();
 164:U_HW.c        ****     UART_1_Start();
 165:U_HW.c        **** }
 166:U_HW.c        **** #endif
 167:U_HW.c        **** 
 168:U_HW.c        **** void Init_HW(void)
 169:U_HW.c        **** {
 409              		.loc 1 169 0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413 0000 38B5     		push	{r3, r4, r5, lr}
 414              		.cfi_def_cfa_offset 16
 415              		.cfi_offset 3, -16
 416              		.cfi_offset 4, -12
 417              		.cfi_offset 5, -8
 418              		.cfi_offset 14, -4
 170:U_HW.c        ****     Init_Com();     // initialize the serial communications for the CLI
 419              		.loc 1 170 0
 420 0002 FFF7FEFF 		bl	Init_USB
 421              	.LVL23:
 171:U_HW.c        ****     
 172:U_HW.c        ****     CyIntSetSysVector(SYSTICK_INTERRUPT_VECTOR_NUMBER, SysTick_ISR);    // point the SysTick vector
 422              		.loc 1 172 0
 423 0006 1649     		ldr	r1, .L44
 424 0008 0F20     		movs	r0, #15
 425 000a FFF7FEFF 		bl	CyIntSetSysVector
 426              	.LVL24:
 427              	.LBB9:
 428              	.LBB10:
 429              		.file 2 "Generated_Source\\PSoC5/core_cm3.h"
   1:Generated_Source\PSoC5/core_cm3.h **** /**************************************************************************//**
   2:Generated_Source\PSoC5/core_cm3.h ****  * @file     core_cm3.h
   3:Generated_Source\PSoC5/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC5/core_cm3.h ****  * @version  V5.00
   5:Generated_Source\PSoC5/core_cm3.h ****  * @date     13. September 2016
   6:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
   7:Generated_Source\PSoC5/core_cm3.h **** /*
   8:Generated_Source\PSoC5/core_cm3.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC5/core_cm3.h ****  *
  10:Generated_Source\PSoC5/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC5/core_cm3.h ****  *
  12:Generated_Source\PSoC5/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC5/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC5/core_cm3.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC5/core_cm3.h ****  *
  16:Generated_Source\PSoC5/core_cm3.h ****  * http://www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC5/core_cm3.h ****  *
  18:Generated_Source\PSoC5/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC5/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC5/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC5/core_cm3.h ****  * See the License for the specific language governing permissions and
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 12


  22:Generated_Source\PSoC5/core_cm3.h ****  * limitations under the License.
  23:Generated_Source\PSoC5/core_cm3.h ****  */
  24:Generated_Source\PSoC5/core_cm3.h **** 
  25:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC5/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC5/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC5/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC5/core_cm3.h **** #endif
  30:Generated_Source\PSoC5/core_cm3.h **** 
  31:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Generated_Source\PSoC5/core_cm3.h **** 
  34:Generated_Source\PSoC5/core_cm3.h **** #include <stdint.h>
  35:Generated_Source\PSoC5/core_cm3.h **** 
  36:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
  38:Generated_Source\PSoC5/core_cm3.h **** #endif
  39:Generated_Source\PSoC5/core_cm3.h **** 
  40:Generated_Source\PSoC5/core_cm3.h **** /**
  41:Generated_Source\PSoC5/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC5/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC5/core_cm3.h **** 
  44:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC5/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC5/core_cm3.h **** 
  47:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC5/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC5/core_cm3.h **** 
  50:Generated_Source\PSoC5/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC5/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC5/core_cm3.h ****  */
  53:Generated_Source\PSoC5/core_cm3.h **** 
  54:Generated_Source\PSoC5/core_cm3.h **** 
  55:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
  56:Generated_Source\PSoC5/core_cm3.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  58:Generated_Source\PSoC5/core_cm3.h **** /**
  59:Generated_Source\PSoC5/core_cm3.h ****   \ingroup Cortex_M3
  60:Generated_Source\PSoC5/core_cm3.h ****   @{
  61:Generated_Source\PSoC5/core_cm3.h ****  */
  62:Generated_Source\PSoC5/core_cm3.h **** 
  63:Generated_Source\PSoC5/core_cm3.h **** /*  CMSIS CM3 definitions */
  64:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC5/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC5/core_cm3.h **** 
  69:Generated_Source\PSoC5/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC5/core_cm3.h **** 
  71:Generated_Source\PSoC5/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC5/core_cm3.h ****     This core does not support an FPU at all
  73:Generated_Source\PSoC5/core_cm3.h **** */
  74:Generated_Source\PSoC5/core_cm3.h **** #define __FPU_USED       0U
  75:Generated_Source\PSoC5/core_cm3.h **** 
  76:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 13


  79:Generated_Source\PSoC5/core_cm3.h ****   #endif
  80:Generated_Source\PSoC5/core_cm3.h **** 
  81:Generated_Source\PSoC5/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  82:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARM_PCS_VFP
  83:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  84:Generated_Source\PSoC5/core_cm3.h ****   #endif
  85:Generated_Source\PSoC5/core_cm3.h **** 
  86:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
  87:Generated_Source\PSoC5/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  88:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  89:Generated_Source\PSoC5/core_cm3.h ****   #endif
  90:Generated_Source\PSoC5/core_cm3.h **** 
  91:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
  92:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARMVFP__
  93:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  94:Generated_Source\PSoC5/core_cm3.h ****   #endif
  95:Generated_Source\PSoC5/core_cm3.h **** 
  96:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TI_ARM__ )
  97:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
  98:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  99:Generated_Source\PSoC5/core_cm3.h ****   #endif
 100:Generated_Source\PSoC5/core_cm3.h **** 
 101:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 102:Generated_Source\PSoC5/core_cm3.h ****   #if defined __FPU_VFP__
 103:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 104:Generated_Source\PSoC5/core_cm3.h ****   #endif
 105:Generated_Source\PSoC5/core_cm3.h **** 
 106:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
 107:Generated_Source\PSoC5/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 108:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 109:Generated_Source\PSoC5/core_cm3.h ****   #endif
 110:Generated_Source\PSoC5/core_cm3.h **** 
 111:Generated_Source\PSoC5/core_cm3.h **** #endif
 112:Generated_Source\PSoC5/core_cm3.h **** 
 113:Generated_Source\PSoC5/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 114:Generated_Source\PSoC5/core_cm3.h **** 
 115:Generated_Source\PSoC5/core_cm3.h **** 
 116:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 117:Generated_Source\PSoC5/core_cm3.h **** }
 118:Generated_Source\PSoC5/core_cm3.h **** #endif
 119:Generated_Source\PSoC5/core_cm3.h **** 
 120:Generated_Source\PSoC5/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 121:Generated_Source\PSoC5/core_cm3.h **** 
 122:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CMSIS_GENERIC
 123:Generated_Source\PSoC5/core_cm3.h **** 
 124:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 125:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 126:Generated_Source\PSoC5/core_cm3.h **** 
 127:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 128:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
 129:Generated_Source\PSoC5/core_cm3.h **** #endif
 130:Generated_Source\PSoC5/core_cm3.h **** 
 131:Generated_Source\PSoC5/core_cm3.h **** /* check device defines and use defaults */
 132:Generated_Source\PSoC5/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 133:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __CM3_REV
 134:Generated_Source\PSoC5/core_cm3.h ****     #define __CM3_REV               0x0200U
 135:Generated_Source\PSoC5/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 14


 136:Generated_Source\PSoC5/core_cm3.h ****   #endif
 137:Generated_Source\PSoC5/core_cm3.h **** 
 138:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __MPU_PRESENT
 139:Generated_Source\PSoC5/core_cm3.h ****     #define __MPU_PRESENT             0U
 140:Generated_Source\PSoC5/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 141:Generated_Source\PSoC5/core_cm3.h ****   #endif
 142:Generated_Source\PSoC5/core_cm3.h **** 
 143:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 144:Generated_Source\PSoC5/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 145:Generated_Source\PSoC5/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 146:Generated_Source\PSoC5/core_cm3.h ****   #endif
 147:Generated_Source\PSoC5/core_cm3.h **** 
 148:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 149:Generated_Source\PSoC5/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 150:Generated_Source\PSoC5/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 151:Generated_Source\PSoC5/core_cm3.h ****   #endif
 152:Generated_Source\PSoC5/core_cm3.h **** #endif
 153:Generated_Source\PSoC5/core_cm3.h **** 
 154:Generated_Source\PSoC5/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 155:Generated_Source\PSoC5/core_cm3.h **** /**
 156:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 157:Generated_Source\PSoC5/core_cm3.h **** 
 158:Generated_Source\PSoC5/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 159:Generated_Source\PSoC5/core_cm3.h ****     \li to specify the access to peripheral variables.
 160:Generated_Source\PSoC5/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 161:Generated_Source\PSoC5/core_cm3.h **** */
 162:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 163:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 164:Generated_Source\PSoC5/core_cm3.h **** #else
 165:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 166:Generated_Source\PSoC5/core_cm3.h **** #endif
 167:Generated_Source\PSoC5/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 168:Generated_Source\PSoC5/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 169:Generated_Source\PSoC5/core_cm3.h **** 
 170:Generated_Source\PSoC5/core_cm3.h **** /* following defines should be used for structure members */
 171:Generated_Source\PSoC5/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 172:Generated_Source\PSoC5/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 173:Generated_Source\PSoC5/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 174:Generated_Source\PSoC5/core_cm3.h **** 
 175:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group Cortex_M3 */
 176:Generated_Source\PSoC5/core_cm3.h **** 
 177:Generated_Source\PSoC5/core_cm3.h **** 
 178:Generated_Source\PSoC5/core_cm3.h **** 
 179:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
 180:Generated_Source\PSoC5/core_cm3.h ****  *                 Register Abstraction
 181:Generated_Source\PSoC5/core_cm3.h ****   Core Register contain:
 182:Generated_Source\PSoC5/core_cm3.h ****   - Core Register
 183:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Register
 184:Generated_Source\PSoC5/core_cm3.h ****   - Core SCB Register
 185:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Register
 186:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Register
 187:Generated_Source\PSoC5/core_cm3.h ****   - Core MPU Register
 188:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
 189:Generated_Source\PSoC5/core_cm3.h **** /**
 190:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 191:Generated_Source\PSoC5/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 192:Generated_Source\PSoC5/core_cm3.h **** */
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 15


 193:Generated_Source\PSoC5/core_cm3.h **** 
 194:Generated_Source\PSoC5/core_cm3.h **** /**
 195:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 196:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 197:Generated_Source\PSoC5/core_cm3.h ****   \brief      Core Register type definitions.
 198:Generated_Source\PSoC5/core_cm3.h ****   @{
 199:Generated_Source\PSoC5/core_cm3.h ****  */
 200:Generated_Source\PSoC5/core_cm3.h **** 
 201:Generated_Source\PSoC5/core_cm3.h **** /**
 202:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 203:Generated_Source\PSoC5/core_cm3.h ****  */
 204:Generated_Source\PSoC5/core_cm3.h **** typedef union
 205:Generated_Source\PSoC5/core_cm3.h **** {
 206:Generated_Source\PSoC5/core_cm3.h ****   struct
 207:Generated_Source\PSoC5/core_cm3.h ****   {
 208:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 209:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 210:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 211:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 212:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 213:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 214:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 215:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 216:Generated_Source\PSoC5/core_cm3.h **** } APSR_Type;
 217:Generated_Source\PSoC5/core_cm3.h **** 
 218:Generated_Source\PSoC5/core_cm3.h **** /* APSR Register Definitions */
 219:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 220:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 221:Generated_Source\PSoC5/core_cm3.h **** 
 222:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 223:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 224:Generated_Source\PSoC5/core_cm3.h **** 
 225:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 226:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 227:Generated_Source\PSoC5/core_cm3.h **** 
 228:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 229:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 230:Generated_Source\PSoC5/core_cm3.h **** 
 231:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 232:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 233:Generated_Source\PSoC5/core_cm3.h **** 
 234:Generated_Source\PSoC5/core_cm3.h **** 
 235:Generated_Source\PSoC5/core_cm3.h **** /**
 236:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 237:Generated_Source\PSoC5/core_cm3.h ****  */
 238:Generated_Source\PSoC5/core_cm3.h **** typedef union
 239:Generated_Source\PSoC5/core_cm3.h **** {
 240:Generated_Source\PSoC5/core_cm3.h ****   struct
 241:Generated_Source\PSoC5/core_cm3.h ****   {
 242:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 243:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 244:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 245:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 246:Generated_Source\PSoC5/core_cm3.h **** } IPSR_Type;
 247:Generated_Source\PSoC5/core_cm3.h **** 
 248:Generated_Source\PSoC5/core_cm3.h **** /* IPSR Register Definitions */
 249:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 16


 250:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 251:Generated_Source\PSoC5/core_cm3.h **** 
 252:Generated_Source\PSoC5/core_cm3.h **** 
 253:Generated_Source\PSoC5/core_cm3.h **** /**
 254:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 255:Generated_Source\PSoC5/core_cm3.h ****  */
 256:Generated_Source\PSoC5/core_cm3.h **** typedef union
 257:Generated_Source\PSoC5/core_cm3.h **** {
 258:Generated_Source\PSoC5/core_cm3.h ****   struct
 259:Generated_Source\PSoC5/core_cm3.h ****   {
 260:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 261:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 262:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 263:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 264:Generated_Source\PSoC5/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 265:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 266:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC5/core_cm3.h **** } xPSR_Type;
 274:Generated_Source\PSoC5/core_cm3.h **** 
 275:Generated_Source\PSoC5/core_cm3.h **** /* xPSR Register Definitions */
 276:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 277:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 278:Generated_Source\PSoC5/core_cm3.h **** 
 279:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 280:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 281:Generated_Source\PSoC5/core_cm3.h **** 
 282:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 283:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 284:Generated_Source\PSoC5/core_cm3.h **** 
 285:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 286:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 287:Generated_Source\PSoC5/core_cm3.h **** 
 288:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 289:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 290:Generated_Source\PSoC5/core_cm3.h **** 
 291:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 292:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 293:Generated_Source\PSoC5/core_cm3.h **** 
 294:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 295:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 296:Generated_Source\PSoC5/core_cm3.h **** 
 297:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 298:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 299:Generated_Source\PSoC5/core_cm3.h **** 
 300:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 301:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 302:Generated_Source\PSoC5/core_cm3.h **** 
 303:Generated_Source\PSoC5/core_cm3.h **** 
 304:Generated_Source\PSoC5/core_cm3.h **** /**
 305:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 306:Generated_Source\PSoC5/core_cm3.h ****  */
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 17


 307:Generated_Source\PSoC5/core_cm3.h **** typedef union
 308:Generated_Source\PSoC5/core_cm3.h **** {
 309:Generated_Source\PSoC5/core_cm3.h ****   struct
 310:Generated_Source\PSoC5/core_cm3.h ****   {
 311:Generated_Source\PSoC5/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 312:Generated_Source\PSoC5/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 313:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 314:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 315:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 316:Generated_Source\PSoC5/core_cm3.h **** } CONTROL_Type;
 317:Generated_Source\PSoC5/core_cm3.h **** 
 318:Generated_Source\PSoC5/core_cm3.h **** /* CONTROL Register Definitions */
 319:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 320:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 321:Generated_Source\PSoC5/core_cm3.h **** 
 322:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 323:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 324:Generated_Source\PSoC5/core_cm3.h **** 
 325:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CORE */
 326:Generated_Source\PSoC5/core_cm3.h **** 
 327:Generated_Source\PSoC5/core_cm3.h **** 
 328:Generated_Source\PSoC5/core_cm3.h **** /**
 329:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 330:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 331:Generated_Source\PSoC5/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 332:Generated_Source\PSoC5/core_cm3.h ****   @{
 333:Generated_Source\PSoC5/core_cm3.h ****  */
 334:Generated_Source\PSoC5/core_cm3.h **** 
 335:Generated_Source\PSoC5/core_cm3.h **** /**
 336:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 337:Generated_Source\PSoC5/core_cm3.h ****  */
 338:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 339:Generated_Source\PSoC5/core_cm3.h **** {
 340:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 341:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[24U];
 342:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 343:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RSERVED1[24U];
 344:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 345:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[24U];
 346:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 347:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[24U];
 348:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 349:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[56U];
 350:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 351:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[644U];
 352:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 353:Generated_Source\PSoC5/core_cm3.h **** }  NVIC_Type;
 354:Generated_Source\PSoC5/core_cm3.h **** 
 355:Generated_Source\PSoC5/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 356:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 357:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 358:Generated_Source\PSoC5/core_cm3.h **** 
 359:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 360:Generated_Source\PSoC5/core_cm3.h **** 
 361:Generated_Source\PSoC5/core_cm3.h **** 
 362:Generated_Source\PSoC5/core_cm3.h **** /**
 363:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 18


 364:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 365:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 366:Generated_Source\PSoC5/core_cm3.h ****   @{
 367:Generated_Source\PSoC5/core_cm3.h ****  */
 368:Generated_Source\PSoC5/core_cm3.h **** 
 369:Generated_Source\PSoC5/core_cm3.h **** /**
 370:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 371:Generated_Source\PSoC5/core_cm3.h ****  */
 372:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 373:Generated_Source\PSoC5/core_cm3.h **** {
 374:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 375:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 376:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 377:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 378:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 379:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 380:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 381:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 382:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 383:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 384:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 385:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 386:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 387:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 388:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 389:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 390:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 391:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 392:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 393:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[5U];
 394:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 395:Generated_Source\PSoC5/core_cm3.h **** } SCB_Type;
 396:Generated_Source\PSoC5/core_cm3.h **** 
 397:Generated_Source\PSoC5/core_cm3.h **** /* SCB CPUID Register Definitions */
 398:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 399:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 400:Generated_Source\PSoC5/core_cm3.h **** 
 401:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 402:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 403:Generated_Source\PSoC5/core_cm3.h **** 
 404:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 405:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 406:Generated_Source\PSoC5/core_cm3.h **** 
 407:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 408:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 409:Generated_Source\PSoC5/core_cm3.h **** 
 410:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 411:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 412:Generated_Source\PSoC5/core_cm3.h **** 
 413:Generated_Source\PSoC5/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 414:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 415:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 416:Generated_Source\PSoC5/core_cm3.h **** 
 417:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 418:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 419:Generated_Source\PSoC5/core_cm3.h **** 
 420:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 19


 421:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 422:Generated_Source\PSoC5/core_cm3.h **** 
 423:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 424:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 425:Generated_Source\PSoC5/core_cm3.h **** 
 426:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 427:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 428:Generated_Source\PSoC5/core_cm3.h **** 
 429:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 430:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 431:Generated_Source\PSoC5/core_cm3.h **** 
 432:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 433:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 434:Generated_Source\PSoC5/core_cm3.h **** 
 435:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 436:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 437:Generated_Source\PSoC5/core_cm3.h **** 
 438:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 439:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 440:Generated_Source\PSoC5/core_cm3.h **** 
 441:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 442:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 443:Generated_Source\PSoC5/core_cm3.h **** 
 444:Generated_Source\PSoC5/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 445:Generated_Source\PSoC5/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 446:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 447:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 448:Generated_Source\PSoC5/core_cm3.h **** 
 449:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 450:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 451:Generated_Source\PSoC5/core_cm3.h **** #else
 452:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 453:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 454:Generated_Source\PSoC5/core_cm3.h **** #endif
 455:Generated_Source\PSoC5/core_cm3.h **** 
 456:Generated_Source\PSoC5/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 457:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 458:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 459:Generated_Source\PSoC5/core_cm3.h **** 
 460:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 461:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 462:Generated_Source\PSoC5/core_cm3.h **** 
 463:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 464:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 465:Generated_Source\PSoC5/core_cm3.h **** 
 466:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 467:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 468:Generated_Source\PSoC5/core_cm3.h **** 
 469:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 470:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 471:Generated_Source\PSoC5/core_cm3.h **** 
 472:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 473:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 474:Generated_Source\PSoC5/core_cm3.h **** 
 475:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 476:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 477:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 20


 478:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Control Register Definitions */
 479:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 480:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 481:Generated_Source\PSoC5/core_cm3.h **** 
 482:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 483:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 484:Generated_Source\PSoC5/core_cm3.h **** 
 485:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 486:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 487:Generated_Source\PSoC5/core_cm3.h **** 
 488:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 489:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 490:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 491:Generated_Source\PSoC5/core_cm3.h **** 
 492:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 493:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 494:Generated_Source\PSoC5/core_cm3.h **** 
 495:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 496:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 497:Generated_Source\PSoC5/core_cm3.h **** 
 498:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 499:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 500:Generated_Source\PSoC5/core_cm3.h **** 
 501:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 502:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 503:Generated_Source\PSoC5/core_cm3.h **** 
 504:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 505:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 506:Generated_Source\PSoC5/core_cm3.h **** 
 507:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 508:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 509:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 510:Generated_Source\PSoC5/core_cm3.h **** 
 511:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 512:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 513:Generated_Source\PSoC5/core_cm3.h **** 
 514:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 515:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 516:Generated_Source\PSoC5/core_cm3.h **** 
 517:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 518:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 519:Generated_Source\PSoC5/core_cm3.h **** 
 520:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 521:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 522:Generated_Source\PSoC5/core_cm3.h **** 
 523:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 524:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 525:Generated_Source\PSoC5/core_cm3.h **** 
 526:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 527:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 528:Generated_Source\PSoC5/core_cm3.h **** 
 529:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 530:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 531:Generated_Source\PSoC5/core_cm3.h **** 
 532:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 533:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 534:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 21


 535:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 536:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 537:Generated_Source\PSoC5/core_cm3.h **** 
 538:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 539:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 540:Generated_Source\PSoC5/core_cm3.h **** 
 541:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 542:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 543:Generated_Source\PSoC5/core_cm3.h **** 
 544:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 545:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 546:Generated_Source\PSoC5/core_cm3.h **** 
 547:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 548:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 549:Generated_Source\PSoC5/core_cm3.h **** 
 550:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 551:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 552:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 553:Generated_Source\PSoC5/core_cm3.h **** 
 554:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 555:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 556:Generated_Source\PSoC5/core_cm3.h **** 
 557:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 558:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 559:Generated_Source\PSoC5/core_cm3.h **** 
 560:Generated_Source\PSoC5/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 561:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 562:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 563:Generated_Source\PSoC5/core_cm3.h **** 
 564:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 565:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 566:Generated_Source\PSoC5/core_cm3.h **** 
 567:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 568:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 569:Generated_Source\PSoC5/core_cm3.h **** 
 570:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 571:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 572:Generated_Source\PSoC5/core_cm3.h **** 
 573:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 574:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 575:Generated_Source\PSoC5/core_cm3.h **** 
 576:Generated_Source\PSoC5/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 577:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 578:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 579:Generated_Source\PSoC5/core_cm3.h **** 
 580:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 581:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 582:Generated_Source\PSoC5/core_cm3.h **** 
 583:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 584:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 585:Generated_Source\PSoC5/core_cm3.h **** 
 586:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 587:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 588:Generated_Source\PSoC5/core_cm3.h **** 
 589:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 590:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 591:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 22


 592:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 593:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 594:Generated_Source\PSoC5/core_cm3.h **** 
 595:Generated_Source\PSoC5/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 596:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 597:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 598:Generated_Source\PSoC5/core_cm3.h **** 
 599:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 600:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 601:Generated_Source\PSoC5/core_cm3.h **** 
 602:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 603:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 604:Generated_Source\PSoC5/core_cm3.h **** 
 605:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 606:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 607:Generated_Source\PSoC5/core_cm3.h **** 
 608:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 609:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 610:Generated_Source\PSoC5/core_cm3.h **** 
 611:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 612:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 613:Generated_Source\PSoC5/core_cm3.h **** 
 614:Generated_Source\PSoC5/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 615:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 616:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 617:Generated_Source\PSoC5/core_cm3.h **** 
 618:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 619:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 620:Generated_Source\PSoC5/core_cm3.h **** 
 621:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 622:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 623:Generated_Source\PSoC5/core_cm3.h **** 
 624:Generated_Source\PSoC5/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 625:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 626:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 627:Generated_Source\PSoC5/core_cm3.h **** 
 628:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 629:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 630:Generated_Source\PSoC5/core_cm3.h **** 
 631:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 632:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 633:Generated_Source\PSoC5/core_cm3.h **** 
 634:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 635:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 636:Generated_Source\PSoC5/core_cm3.h **** 
 637:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 638:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 639:Generated_Source\PSoC5/core_cm3.h **** 
 640:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCB */
 641:Generated_Source\PSoC5/core_cm3.h **** 
 642:Generated_Source\PSoC5/core_cm3.h **** 
 643:Generated_Source\PSoC5/core_cm3.h **** /**
 644:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 645:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 646:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 647:Generated_Source\PSoC5/core_cm3.h ****   @{
 648:Generated_Source\PSoC5/core_cm3.h ****  */
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 23


 649:Generated_Source\PSoC5/core_cm3.h **** 
 650:Generated_Source\PSoC5/core_cm3.h **** /**
 651:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 652:Generated_Source\PSoC5/core_cm3.h ****  */
 653:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 654:Generated_Source\PSoC5/core_cm3.h **** {
 655:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 656:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 657:Generated_Source\PSoC5/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 658:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 659:Generated_Source\PSoC5/core_cm3.h **** #else
 660:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 661:Generated_Source\PSoC5/core_cm3.h **** #endif
 662:Generated_Source\PSoC5/core_cm3.h **** } SCnSCB_Type;
 663:Generated_Source\PSoC5/core_cm3.h **** 
 664:Generated_Source\PSoC5/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 665:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 666:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 667:Generated_Source\PSoC5/core_cm3.h **** 
 668:Generated_Source\PSoC5/core_cm3.h **** /* Auxiliary Control Register Definitions */
 669:Generated_Source\PSoC5/core_cm3.h **** 
 670:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 671:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 672:Generated_Source\PSoC5/core_cm3.h **** 
 673:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 674:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 675:Generated_Source\PSoC5/core_cm3.h **** 
 676:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 677:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 678:Generated_Source\PSoC5/core_cm3.h **** 
 679:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 680:Generated_Source\PSoC5/core_cm3.h **** 
 681:Generated_Source\PSoC5/core_cm3.h **** 
 682:Generated_Source\PSoC5/core_cm3.h **** /**
 683:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 684:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 685:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 686:Generated_Source\PSoC5/core_cm3.h ****   @{
 687:Generated_Source\PSoC5/core_cm3.h ****  */
 688:Generated_Source\PSoC5/core_cm3.h **** 
 689:Generated_Source\PSoC5/core_cm3.h **** /**
 690:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 691:Generated_Source\PSoC5/core_cm3.h ****  */
 692:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 693:Generated_Source\PSoC5/core_cm3.h **** {
 694:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 695:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 696:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 697:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 698:Generated_Source\PSoC5/core_cm3.h **** } SysTick_Type;
 699:Generated_Source\PSoC5/core_cm3.h **** 
 700:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 701:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 702:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 703:Generated_Source\PSoC5/core_cm3.h **** 
 704:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 705:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 24


 706:Generated_Source\PSoC5/core_cm3.h **** 
 707:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 708:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 709:Generated_Source\PSoC5/core_cm3.h **** 
 710:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 711:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 712:Generated_Source\PSoC5/core_cm3.h **** 
 713:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Reload Register Definitions */
 714:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 715:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 716:Generated_Source\PSoC5/core_cm3.h **** 
 717:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Current Register Definitions */
 718:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 719:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 720:Generated_Source\PSoC5/core_cm3.h **** 
 721:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Calibration Register Definitions */
 722:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 723:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 724:Generated_Source\PSoC5/core_cm3.h **** 
 725:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 726:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 727:Generated_Source\PSoC5/core_cm3.h **** 
 728:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 729:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 730:Generated_Source\PSoC5/core_cm3.h **** 
 731:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 732:Generated_Source\PSoC5/core_cm3.h **** 
 733:Generated_Source\PSoC5/core_cm3.h **** 
 734:Generated_Source\PSoC5/core_cm3.h **** /**
 735:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 736:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 737:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 738:Generated_Source\PSoC5/core_cm3.h ****   @{
 739:Generated_Source\PSoC5/core_cm3.h ****  */
 740:Generated_Source\PSoC5/core_cm3.h **** 
 741:Generated_Source\PSoC5/core_cm3.h **** /**
 742:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 743:Generated_Source\PSoC5/core_cm3.h ****  */
 744:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 745:Generated_Source\PSoC5/core_cm3.h **** {
 746:Generated_Source\PSoC5/core_cm3.h ****   __OM  union
 747:Generated_Source\PSoC5/core_cm3.h ****   {
 748:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 749:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 750:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 751:Generated_Source\PSoC5/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 752:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[864U];
 753:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 754:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[15U];
 755:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 756:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[15U];
 757:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 758:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[29U];
 759:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 760:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 761:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 762:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[43U];
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 25


 763:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 764:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 765:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[6U];
 766:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 767:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 768:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 769:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 770:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 771:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 772:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 773:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 774:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 775:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 776:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 777:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 778:Generated_Source\PSoC5/core_cm3.h **** } ITM_Type;
 779:Generated_Source\PSoC5/core_cm3.h **** 
 780:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 781:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 782:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 783:Generated_Source\PSoC5/core_cm3.h **** 
 784:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Control Register Definitions */
 785:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 786:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 787:Generated_Source\PSoC5/core_cm3.h **** 
 788:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 789:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 790:Generated_Source\PSoC5/core_cm3.h **** 
 791:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 792:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 793:Generated_Source\PSoC5/core_cm3.h **** 
 794:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 795:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 796:Generated_Source\PSoC5/core_cm3.h **** 
 797:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 798:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 799:Generated_Source\PSoC5/core_cm3.h **** 
 800:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 801:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 802:Generated_Source\PSoC5/core_cm3.h **** 
 803:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 804:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 805:Generated_Source\PSoC5/core_cm3.h **** 
 806:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 807:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 808:Generated_Source\PSoC5/core_cm3.h **** 
 809:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 810:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 811:Generated_Source\PSoC5/core_cm3.h **** 
 812:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Write Register Definitions */
 813:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 814:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 815:Generated_Source\PSoC5/core_cm3.h **** 
 816:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Read Register Definitions */
 817:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 818:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 819:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 26


 820:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 821:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 822:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 823:Generated_Source\PSoC5/core_cm3.h **** 
 824:Generated_Source\PSoC5/core_cm3.h **** /* ITM Lock Status Register Definitions */
 825:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 826:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 827:Generated_Source\PSoC5/core_cm3.h **** 
 828:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 829:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 830:Generated_Source\PSoC5/core_cm3.h **** 
 831:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 832:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 833:Generated_Source\PSoC5/core_cm3.h **** 
 834:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 835:Generated_Source\PSoC5/core_cm3.h **** 
 836:Generated_Source\PSoC5/core_cm3.h **** 
 837:Generated_Source\PSoC5/core_cm3.h **** /**
 838:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 839:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 840:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 841:Generated_Source\PSoC5/core_cm3.h ****   @{
 842:Generated_Source\PSoC5/core_cm3.h ****  */
 843:Generated_Source\PSoC5/core_cm3.h **** 
 844:Generated_Source\PSoC5/core_cm3.h **** /**
 845:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 846:Generated_Source\PSoC5/core_cm3.h ****  */
 847:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 848:Generated_Source\PSoC5/core_cm3.h **** {
 849:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 850:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 851:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 852:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 853:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 854:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 855:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 856:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 857:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 858:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 859:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 860:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 861:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 862:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 863:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 864:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 865:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 866:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 867:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 868:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[1U];
 869:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 870:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 871:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 872:Generated_Source\PSoC5/core_cm3.h **** } DWT_Type;
 873:Generated_Source\PSoC5/core_cm3.h **** 
 874:Generated_Source\PSoC5/core_cm3.h **** /* DWT Control Register Definitions */
 875:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 876:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 27


 877:Generated_Source\PSoC5/core_cm3.h **** 
 878:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 879:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 880:Generated_Source\PSoC5/core_cm3.h **** 
 881:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 882:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 883:Generated_Source\PSoC5/core_cm3.h **** 
 884:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 885:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 886:Generated_Source\PSoC5/core_cm3.h **** 
 887:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 888:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 889:Generated_Source\PSoC5/core_cm3.h **** 
 890:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 891:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 892:Generated_Source\PSoC5/core_cm3.h **** 
 893:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 894:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 895:Generated_Source\PSoC5/core_cm3.h **** 
 896:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 897:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 898:Generated_Source\PSoC5/core_cm3.h **** 
 899:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 900:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 901:Generated_Source\PSoC5/core_cm3.h **** 
 902:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 903:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 904:Generated_Source\PSoC5/core_cm3.h **** 
 905:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 906:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 907:Generated_Source\PSoC5/core_cm3.h **** 
 908:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 909:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 910:Generated_Source\PSoC5/core_cm3.h **** 
 911:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 912:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 913:Generated_Source\PSoC5/core_cm3.h **** 
 914:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 915:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 916:Generated_Source\PSoC5/core_cm3.h **** 
 917:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 918:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 919:Generated_Source\PSoC5/core_cm3.h **** 
 920:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 921:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 922:Generated_Source\PSoC5/core_cm3.h **** 
 923:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 924:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 925:Generated_Source\PSoC5/core_cm3.h **** 
 926:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 927:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 928:Generated_Source\PSoC5/core_cm3.h **** 
 929:Generated_Source\PSoC5/core_cm3.h **** /* DWT CPI Count Register Definitions */
 930:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 931:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 932:Generated_Source\PSoC5/core_cm3.h **** 
 933:Generated_Source\PSoC5/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 28


 934:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 935:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 936:Generated_Source\PSoC5/core_cm3.h **** 
 937:Generated_Source\PSoC5/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 938:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 939:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 940:Generated_Source\PSoC5/core_cm3.h **** 
 941:Generated_Source\PSoC5/core_cm3.h **** /* DWT LSU Count Register Definitions */
 942:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 943:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 944:Generated_Source\PSoC5/core_cm3.h **** 
 945:Generated_Source\PSoC5/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 946:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 947:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 948:Generated_Source\PSoC5/core_cm3.h **** 
 949:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 950:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 951:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 952:Generated_Source\PSoC5/core_cm3.h **** 
 953:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 954:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 955:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 956:Generated_Source\PSoC5/core_cm3.h **** 
 957:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 958:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 959:Generated_Source\PSoC5/core_cm3.h **** 
 960:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 961:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 962:Generated_Source\PSoC5/core_cm3.h **** 
 963:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 964:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 965:Generated_Source\PSoC5/core_cm3.h **** 
 966:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 967:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 968:Generated_Source\PSoC5/core_cm3.h **** 
 969:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 970:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 971:Generated_Source\PSoC5/core_cm3.h **** 
 972:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 973:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 974:Generated_Source\PSoC5/core_cm3.h **** 
 975:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 976:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 977:Generated_Source\PSoC5/core_cm3.h **** 
 978:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 979:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 980:Generated_Source\PSoC5/core_cm3.h **** 
 981:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 982:Generated_Source\PSoC5/core_cm3.h **** 
 983:Generated_Source\PSoC5/core_cm3.h **** 
 984:Generated_Source\PSoC5/core_cm3.h **** /**
 985:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 986:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 987:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 988:Generated_Source\PSoC5/core_cm3.h ****   @{
 989:Generated_Source\PSoC5/core_cm3.h ****  */
 990:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 29


 991:Generated_Source\PSoC5/core_cm3.h **** /**
 992:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 993:Generated_Source\PSoC5/core_cm3.h ****  */
 994:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 995:Generated_Source\PSoC5/core_cm3.h **** {
 996:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 997:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 998:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[2U];
 999:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1000:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[55U];
1001:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1002:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[131U];
1003:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1004:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1005:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1006:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[759U];
1007:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1008:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1009:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1010:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[1U];
1011:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1012:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1013:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1014:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[39U];
1015:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1016:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1017:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED7[8U];
1018:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1019:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1020:Generated_Source\PSoC5/core_cm3.h **** } TPI_Type;
1021:Generated_Source\PSoC5/core_cm3.h **** 
1022:Generated_Source\PSoC5/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1023:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1024:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1025:Generated_Source\PSoC5/core_cm3.h **** 
1026:Generated_Source\PSoC5/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1027:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1028:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1029:Generated_Source\PSoC5/core_cm3.h **** 
1030:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1031:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1032:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1033:Generated_Source\PSoC5/core_cm3.h **** 
1034:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1035:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1036:Generated_Source\PSoC5/core_cm3.h **** 
1037:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1038:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1039:Generated_Source\PSoC5/core_cm3.h **** 
1040:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1041:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1042:Generated_Source\PSoC5/core_cm3.h **** 
1043:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1044:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1045:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1046:Generated_Source\PSoC5/core_cm3.h **** 
1047:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 30


1048:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1049:Generated_Source\PSoC5/core_cm3.h **** 
1050:Generated_Source\PSoC5/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1051:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1052:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1053:Generated_Source\PSoC5/core_cm3.h **** 
1054:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1055:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1056:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1057:Generated_Source\PSoC5/core_cm3.h **** 
1058:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1059:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1060:Generated_Source\PSoC5/core_cm3.h **** 
1061:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1062:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1063:Generated_Source\PSoC5/core_cm3.h **** 
1064:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1065:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1066:Generated_Source\PSoC5/core_cm3.h **** 
1067:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1068:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1069:Generated_Source\PSoC5/core_cm3.h **** 
1070:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1071:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1072:Generated_Source\PSoC5/core_cm3.h **** 
1073:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1074:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1075:Generated_Source\PSoC5/core_cm3.h **** 
1076:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1077:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1078:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1079:Generated_Source\PSoC5/core_cm3.h **** 
1080:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1081:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1082:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1083:Generated_Source\PSoC5/core_cm3.h **** 
1084:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1085:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1086:Generated_Source\PSoC5/core_cm3.h **** 
1087:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1088:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1089:Generated_Source\PSoC5/core_cm3.h **** 
1090:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1091:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1092:Generated_Source\PSoC5/core_cm3.h **** 
1093:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1094:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1095:Generated_Source\PSoC5/core_cm3.h **** 
1096:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1097:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1098:Generated_Source\PSoC5/core_cm3.h **** 
1099:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1100:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1101:Generated_Source\PSoC5/core_cm3.h **** 
1102:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1103:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1104:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 31


1105:Generated_Source\PSoC5/core_cm3.h **** 
1106:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1107:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1108:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1109:Generated_Source\PSoC5/core_cm3.h **** 
1110:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVID Register Definitions */
1111:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1112:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1113:Generated_Source\PSoC5/core_cm3.h **** 
1114:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1115:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1116:Generated_Source\PSoC5/core_cm3.h **** 
1117:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1118:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1119:Generated_Source\PSoC5/core_cm3.h **** 
1120:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1121:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1122:Generated_Source\PSoC5/core_cm3.h **** 
1123:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1124:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1125:Generated_Source\PSoC5/core_cm3.h **** 
1126:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1127:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1128:Generated_Source\PSoC5/core_cm3.h **** 
1129:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1130:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1131:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1132:Generated_Source\PSoC5/core_cm3.h **** 
1133:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1134:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1135:Generated_Source\PSoC5/core_cm3.h **** 
1136:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1137:Generated_Source\PSoC5/core_cm3.h **** 
1138:Generated_Source\PSoC5/core_cm3.h **** 
1139:Generated_Source\PSoC5/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1140:Generated_Source\PSoC5/core_cm3.h **** /**
1141:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1142:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1143:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1144:Generated_Source\PSoC5/core_cm3.h ****   @{
1145:Generated_Source\PSoC5/core_cm3.h ****  */
1146:Generated_Source\PSoC5/core_cm3.h **** 
1147:Generated_Source\PSoC5/core_cm3.h **** /**
1148:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1149:Generated_Source\PSoC5/core_cm3.h ****  */
1150:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1151:Generated_Source\PSoC5/core_cm3.h **** {
1152:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1153:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1154:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1155:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1156:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1157:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1158:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1159:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1160:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1161:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 32


1162:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1163:Generated_Source\PSoC5/core_cm3.h **** } MPU_Type;
1164:Generated_Source\PSoC5/core_cm3.h **** 
1165:Generated_Source\PSoC5/core_cm3.h **** /* MPU Type Register Definitions */
1166:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1167:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1168:Generated_Source\PSoC5/core_cm3.h **** 
1169:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1170:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1171:Generated_Source\PSoC5/core_cm3.h **** 
1172:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1173:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1174:Generated_Source\PSoC5/core_cm3.h **** 
1175:Generated_Source\PSoC5/core_cm3.h **** /* MPU Control Register Definitions */
1176:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1177:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1178:Generated_Source\PSoC5/core_cm3.h **** 
1179:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1180:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1181:Generated_Source\PSoC5/core_cm3.h **** 
1182:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1183:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1184:Generated_Source\PSoC5/core_cm3.h **** 
1185:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Number Register Definitions */
1186:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1187:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1188:Generated_Source\PSoC5/core_cm3.h **** 
1189:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1190:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1191:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1192:Generated_Source\PSoC5/core_cm3.h **** 
1193:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1194:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1195:Generated_Source\PSoC5/core_cm3.h **** 
1196:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1197:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1198:Generated_Source\PSoC5/core_cm3.h **** 
1199:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1200:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1201:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1202:Generated_Source\PSoC5/core_cm3.h **** 
1203:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1204:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1205:Generated_Source\PSoC5/core_cm3.h **** 
1206:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1207:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1208:Generated_Source\PSoC5/core_cm3.h **** 
1209:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1210:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1211:Generated_Source\PSoC5/core_cm3.h **** 
1212:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1213:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1214:Generated_Source\PSoC5/core_cm3.h **** 
1215:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1216:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1217:Generated_Source\PSoC5/core_cm3.h **** 
1218:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 33


1219:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1220:Generated_Source\PSoC5/core_cm3.h **** 
1221:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1222:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1223:Generated_Source\PSoC5/core_cm3.h **** 
1224:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1225:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1226:Generated_Source\PSoC5/core_cm3.h **** 
1227:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1228:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1229:Generated_Source\PSoC5/core_cm3.h **** 
1230:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_MPU */
1231:Generated_Source\PSoC5/core_cm3.h **** #endif
1232:Generated_Source\PSoC5/core_cm3.h **** 
1233:Generated_Source\PSoC5/core_cm3.h **** 
1234:Generated_Source\PSoC5/core_cm3.h **** /**
1235:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1236:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1237:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1238:Generated_Source\PSoC5/core_cm3.h ****   @{
1239:Generated_Source\PSoC5/core_cm3.h ****  */
1240:Generated_Source\PSoC5/core_cm3.h **** 
1241:Generated_Source\PSoC5/core_cm3.h **** /**
1242:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1243:Generated_Source\PSoC5/core_cm3.h ****  */
1244:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1245:Generated_Source\PSoC5/core_cm3.h **** {
1246:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1247:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1248:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1249:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1250:Generated_Source\PSoC5/core_cm3.h **** } CoreDebug_Type;
1251:Generated_Source\PSoC5/core_cm3.h **** 
1252:Generated_Source\PSoC5/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1253:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1254:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1255:Generated_Source\PSoC5/core_cm3.h **** 
1256:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1257:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1258:Generated_Source\PSoC5/core_cm3.h **** 
1259:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1260:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1261:Generated_Source\PSoC5/core_cm3.h **** 
1262:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1263:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1264:Generated_Source\PSoC5/core_cm3.h **** 
1265:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1266:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1267:Generated_Source\PSoC5/core_cm3.h **** 
1268:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1269:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1270:Generated_Source\PSoC5/core_cm3.h **** 
1271:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1272:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1273:Generated_Source\PSoC5/core_cm3.h **** 
1274:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1275:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 34


1276:Generated_Source\PSoC5/core_cm3.h **** 
1277:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1278:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1279:Generated_Source\PSoC5/core_cm3.h **** 
1280:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1281:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1282:Generated_Source\PSoC5/core_cm3.h **** 
1283:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1284:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1285:Generated_Source\PSoC5/core_cm3.h **** 
1286:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1287:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1288:Generated_Source\PSoC5/core_cm3.h **** 
1289:Generated_Source\PSoC5/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1290:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1291:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1292:Generated_Source\PSoC5/core_cm3.h **** 
1293:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1294:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1295:Generated_Source\PSoC5/core_cm3.h **** 
1296:Generated_Source\PSoC5/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1297:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1298:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1299:Generated_Source\PSoC5/core_cm3.h **** 
1300:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1301:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1302:Generated_Source\PSoC5/core_cm3.h **** 
1303:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1304:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1305:Generated_Source\PSoC5/core_cm3.h **** 
1306:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1307:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1308:Generated_Source\PSoC5/core_cm3.h **** 
1309:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1310:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1311:Generated_Source\PSoC5/core_cm3.h **** 
1312:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1313:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1314:Generated_Source\PSoC5/core_cm3.h **** 
1315:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1316:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1317:Generated_Source\PSoC5/core_cm3.h **** 
1318:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1319:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1320:Generated_Source\PSoC5/core_cm3.h **** 
1321:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1322:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1323:Generated_Source\PSoC5/core_cm3.h **** 
1324:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1325:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1326:Generated_Source\PSoC5/core_cm3.h **** 
1327:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1328:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1329:Generated_Source\PSoC5/core_cm3.h **** 
1330:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1331:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1332:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 35


1333:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1334:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1335:Generated_Source\PSoC5/core_cm3.h **** 
1336:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1337:Generated_Source\PSoC5/core_cm3.h **** 
1338:Generated_Source\PSoC5/core_cm3.h **** 
1339:Generated_Source\PSoC5/core_cm3.h **** /**
1340:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1341:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1342:Generated_Source\PSoC5/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1343:Generated_Source\PSoC5/core_cm3.h ****   @{
1344:Generated_Source\PSoC5/core_cm3.h ****  */
1345:Generated_Source\PSoC5/core_cm3.h **** 
1346:Generated_Source\PSoC5/core_cm3.h **** /**
1347:Generated_Source\PSoC5/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1348:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1349:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1350:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted value.
1351:Generated_Source\PSoC5/core_cm3.h **** */
1352:Generated_Source\PSoC5/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1353:Generated_Source\PSoC5/core_cm3.h **** 
1354:Generated_Source\PSoC5/core_cm3.h **** /**
1355:Generated_Source\PSoC5/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1356:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1357:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1358:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted bit field value.
1359:Generated_Source\PSoC5/core_cm3.h **** */
1360:Generated_Source\PSoC5/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1361:Generated_Source\PSoC5/core_cm3.h **** 
1362:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1363:Generated_Source\PSoC5/core_cm3.h **** 
1364:Generated_Source\PSoC5/core_cm3.h **** 
1365:Generated_Source\PSoC5/core_cm3.h **** /**
1366:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1367:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1368:Generated_Source\PSoC5/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1369:Generated_Source\PSoC5/core_cm3.h ****   @{
1370:Generated_Source\PSoC5/core_cm3.h ****  */
1371:Generated_Source\PSoC5/core_cm3.h **** 
1372:Generated_Source\PSoC5/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1373:Generated_Source\PSoC5/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:Generated_Source\PSoC5/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1375:Generated_Source\PSoC5/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1376:Generated_Source\PSoC5/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1377:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1379:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1380:Generated_Source\PSoC5/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:Generated_Source\PSoC5/core_cm3.h **** 
1382:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:Generated_Source\PSoC5/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:Generated_Source\PSoC5/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:Generated_Source\PSoC5/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:Generated_Source\PSoC5/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:Generated_Source\PSoC5/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:Generated_Source\PSoC5/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 36


1390:Generated_Source\PSoC5/core_cm3.h **** 
1391:Generated_Source\PSoC5/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1392:Generated_Source\PSoC5/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1393:Generated_Source\PSoC5/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1394:Generated_Source\PSoC5/core_cm3.h **** #endif
1395:Generated_Source\PSoC5/core_cm3.h **** 
1396:Generated_Source\PSoC5/core_cm3.h **** /*@} */
1397:Generated_Source\PSoC5/core_cm3.h **** 
1398:Generated_Source\PSoC5/core_cm3.h **** 
1399:Generated_Source\PSoC5/core_cm3.h **** 
1400:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
1401:Generated_Source\PSoC5/core_cm3.h ****  *                Hardware Abstraction Layer
1402:Generated_Source\PSoC5/core_cm3.h ****   Core Function Interface contains:
1403:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Functions
1404:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Functions
1405:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Functions
1406:Generated_Source\PSoC5/core_cm3.h ****   - Core Register Access Functions
1407:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
1408:Generated_Source\PSoC5/core_cm3.h **** /**
1409:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1410:Generated_Source\PSoC5/core_cm3.h **** */
1411:Generated_Source\PSoC5/core_cm3.h **** 
1412:Generated_Source\PSoC5/core_cm3.h **** 
1413:Generated_Source\PSoC5/core_cm3.h **** 
1414:Generated_Source\PSoC5/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1415:Generated_Source\PSoC5/core_cm3.h **** /**
1416:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1417:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1418:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1419:Generated_Source\PSoC5/core_cm3.h ****   @{
1420:Generated_Source\PSoC5/core_cm3.h ****  */
1421:Generated_Source\PSoC5/core_cm3.h **** 
1422:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1423:Generated_Source\PSoC5/core_cm3.h **** 
1424:Generated_Source\PSoC5/core_cm3.h **** 
1425:Generated_Source\PSoC5/core_cm3.h **** 
1426:Generated_Source\PSoC5/core_cm3.h **** /**
1427:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Priority Grouping
1428:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1429:Generated_Source\PSoC5/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1430:Generated_Source\PSoC5/core_cm3.h ****            Only values from 0..7 are used.
1431:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1432:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1433:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1434:Generated_Source\PSoC5/core_cm3.h ****  */
1435:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:Generated_Source\PSoC5/core_cm3.h **** {
1437:Generated_Source\PSoC5/core_cm3.h ****   uint32_t reg_value;
1438:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1439:Generated_Source\PSoC5/core_cm3.h **** 
1440:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:Generated_Source\PSoC5/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1442:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  (reg_value                                   |
1443:Generated_Source\PSoC5/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1444:Generated_Source\PSoC5/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1445:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR =  reg_value;
1446:Generated_Source\PSoC5/core_cm3.h **** }
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 37


1447:Generated_Source\PSoC5/core_cm3.h **** 
1448:Generated_Source\PSoC5/core_cm3.h **** 
1449:Generated_Source\PSoC5/core_cm3.h **** /**
1450:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Priority Grouping
1451:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1452:Generated_Source\PSoC5/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1453:Generated_Source\PSoC5/core_cm3.h ****  */
1454:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1455:Generated_Source\PSoC5/core_cm3.h **** {
1456:Generated_Source\PSoC5/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1457:Generated_Source\PSoC5/core_cm3.h **** }
1458:Generated_Source\PSoC5/core_cm3.h **** 
1459:Generated_Source\PSoC5/core_cm3.h **** 
1460:Generated_Source\PSoC5/core_cm3.h **** /**
1461:Generated_Source\PSoC5/core_cm3.h ****   \brief   Enable Interrupt
1462:Generated_Source\PSoC5/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1463:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1464:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1465:Generated_Source\PSoC5/core_cm3.h ****  */
1466:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1467:Generated_Source\PSoC5/core_cm3.h **** {
1468:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1469:Generated_Source\PSoC5/core_cm3.h ****   {
1470:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1471:Generated_Source\PSoC5/core_cm3.h ****   }
1472:Generated_Source\PSoC5/core_cm3.h **** }
1473:Generated_Source\PSoC5/core_cm3.h **** 
1474:Generated_Source\PSoC5/core_cm3.h **** 
1475:Generated_Source\PSoC5/core_cm3.h **** /**
1476:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Enable status
1477:Generated_Source\PSoC5/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1478:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1479:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt is not enabled.
1480:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt is enabled.
1481:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1482:Generated_Source\PSoC5/core_cm3.h ****  */
1483:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetEnableIRQ(IRQn_Type IRQn)
1484:Generated_Source\PSoC5/core_cm3.h **** {
1485:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1486:Generated_Source\PSoC5/core_cm3.h ****   {
1487:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1488:Generated_Source\PSoC5/core_cm3.h ****   }
1489:Generated_Source\PSoC5/core_cm3.h ****   else
1490:Generated_Source\PSoC5/core_cm3.h ****   {
1491:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1492:Generated_Source\PSoC5/core_cm3.h ****   }
1493:Generated_Source\PSoC5/core_cm3.h **** }
1494:Generated_Source\PSoC5/core_cm3.h **** 
1495:Generated_Source\PSoC5/core_cm3.h **** 
1496:Generated_Source\PSoC5/core_cm3.h **** /**
1497:Generated_Source\PSoC5/core_cm3.h ****   \brief   Disable Interrupt
1498:Generated_Source\PSoC5/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1499:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1500:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1501:Generated_Source\PSoC5/core_cm3.h ****  */
1502:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1503:Generated_Source\PSoC5/core_cm3.h **** {
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 38


1504:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1505:Generated_Source\PSoC5/core_cm3.h ****   {
1506:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1507:Generated_Source\PSoC5/core_cm3.h ****   }
1508:Generated_Source\PSoC5/core_cm3.h **** }
1509:Generated_Source\PSoC5/core_cm3.h **** 
1510:Generated_Source\PSoC5/core_cm3.h **** 
1511:Generated_Source\PSoC5/core_cm3.h **** /**
1512:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Pending Interrupt
1513:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1514:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1515:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not pending.
1516:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is pending.
1517:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1518:Generated_Source\PSoC5/core_cm3.h ****  */
1519:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1520:Generated_Source\PSoC5/core_cm3.h **** {
1521:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1522:Generated_Source\PSoC5/core_cm3.h ****   {
1523:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1524:Generated_Source\PSoC5/core_cm3.h ****   }
1525:Generated_Source\PSoC5/core_cm3.h ****   else
1526:Generated_Source\PSoC5/core_cm3.h ****   {
1527:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1528:Generated_Source\PSoC5/core_cm3.h ****   }
1529:Generated_Source\PSoC5/core_cm3.h **** }
1530:Generated_Source\PSoC5/core_cm3.h **** 
1531:Generated_Source\PSoC5/core_cm3.h **** 
1532:Generated_Source\PSoC5/core_cm3.h **** /**
1533:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Pending Interrupt
1534:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1535:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1536:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1537:Generated_Source\PSoC5/core_cm3.h ****  */
1538:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1539:Generated_Source\PSoC5/core_cm3.h **** {
1540:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1541:Generated_Source\PSoC5/core_cm3.h ****   {
1542:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1543:Generated_Source\PSoC5/core_cm3.h ****   }
1544:Generated_Source\PSoC5/core_cm3.h **** }
1545:Generated_Source\PSoC5/core_cm3.h **** 
1546:Generated_Source\PSoC5/core_cm3.h **** 
1547:Generated_Source\PSoC5/core_cm3.h **** /**
1548:Generated_Source\PSoC5/core_cm3.h ****   \brief   Clear Pending Interrupt
1549:Generated_Source\PSoC5/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1550:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1551:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1552:Generated_Source\PSoC5/core_cm3.h ****  */
1553:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1554:Generated_Source\PSoC5/core_cm3.h **** {
1555:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1556:Generated_Source\PSoC5/core_cm3.h ****   {
1557:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1558:Generated_Source\PSoC5/core_cm3.h ****   }
1559:Generated_Source\PSoC5/core_cm3.h **** }
1560:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 39


1561:Generated_Source\PSoC5/core_cm3.h **** 
1562:Generated_Source\PSoC5/core_cm3.h **** /**
1563:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Active Interrupt
1564:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1565:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1566:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not active.
1567:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is active.
1568:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1569:Generated_Source\PSoC5/core_cm3.h ****  */
1570:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1571:Generated_Source\PSoC5/core_cm3.h **** {
1572:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1573:Generated_Source\PSoC5/core_cm3.h ****   {
1574:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1575:Generated_Source\PSoC5/core_cm3.h ****   }
1576:Generated_Source\PSoC5/core_cm3.h ****   else
1577:Generated_Source\PSoC5/core_cm3.h ****   {
1578:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1579:Generated_Source\PSoC5/core_cm3.h ****   }
1580:Generated_Source\PSoC5/core_cm3.h **** }
1581:Generated_Source\PSoC5/core_cm3.h **** 
1582:Generated_Source\PSoC5/core_cm3.h **** 
1583:Generated_Source\PSoC5/core_cm3.h **** /**
1584:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Interrupt Priority
1585:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1586:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1587:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1588:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1589:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  priority  Priority to set.
1590:Generated_Source\PSoC5/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1591:Generated_Source\PSoC5/core_cm3.h ****  */
1592:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1593:Generated_Source\PSoC5/core_cm3.h **** {
1594:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1595:Generated_Source\PSoC5/core_cm3.h ****   {
1596:Generated_Source\PSoC5/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1597:Generated_Source\PSoC5/core_cm3.h ****   }
1598:Generated_Source\PSoC5/core_cm3.h ****   else
1599:Generated_Source\PSoC5/core_cm3.h ****   {
1600:Generated_Source\PSoC5/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1601:Generated_Source\PSoC5/core_cm3.h ****   }
1602:Generated_Source\PSoC5/core_cm3.h **** }
1603:Generated_Source\PSoC5/core_cm3.h **** 
1604:Generated_Source\PSoC5/core_cm3.h **** 
1605:Generated_Source\PSoC5/core_cm3.h **** /**
1606:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Priority
1607:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1608:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1609:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1610:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1611:Generated_Source\PSoC5/core_cm3.h ****   \return             Interrupt Priority.
1612:Generated_Source\PSoC5/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1613:Generated_Source\PSoC5/core_cm3.h ****  */
1614:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1615:Generated_Source\PSoC5/core_cm3.h **** {
1616:Generated_Source\PSoC5/core_cm3.h **** 
1617:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 40


1618:Generated_Source\PSoC5/core_cm3.h ****   {
1619:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1620:Generated_Source\PSoC5/core_cm3.h ****   }
1621:Generated_Source\PSoC5/core_cm3.h ****   else
1622:Generated_Source\PSoC5/core_cm3.h ****   {
1623:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1624:Generated_Source\PSoC5/core_cm3.h ****   }
1625:Generated_Source\PSoC5/core_cm3.h **** }
1626:Generated_Source\PSoC5/core_cm3.h **** 
1627:Generated_Source\PSoC5/core_cm3.h **** 
1628:Generated_Source\PSoC5/core_cm3.h **** /**
1629:Generated_Source\PSoC5/core_cm3.h ****   \brief   Encode Priority
1630:Generated_Source\PSoC5/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1631:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value, and subpriority value.
1632:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1633:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1634:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1635:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1636:Generated_Source\PSoC5/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1637:Generated_Source\PSoC5/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1638:Generated_Source\PSoC5/core_cm3.h ****  */
1639:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1640:Generated_Source\PSoC5/core_cm3.h **** {
1641:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1642:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1643:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1644:Generated_Source\PSoC5/core_cm3.h **** 
1645:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1646:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1647:Generated_Source\PSoC5/core_cm3.h **** 
1648:Generated_Source\PSoC5/core_cm3.h ****   return (
1649:Generated_Source\PSoC5/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1650:Generated_Source\PSoC5/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1651:Generated_Source\PSoC5/core_cm3.h ****          );
1652:Generated_Source\PSoC5/core_cm3.h **** }
1653:Generated_Source\PSoC5/core_cm3.h **** 
1654:Generated_Source\PSoC5/core_cm3.h **** 
1655:Generated_Source\PSoC5/core_cm3.h **** /**
1656:Generated_Source\PSoC5/core_cm3.h ****   \brief   Decode Priority
1657:Generated_Source\PSoC5/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1658:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value and subpriority value.
1659:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1660:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1661:Generated_Source\PSoC5/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1662:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1663:Generated_Source\PSoC5/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1664:Generated_Source\PSoC5/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1665:Generated_Source\PSoC5/core_cm3.h ****  */
1666:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1667:Generated_Source\PSoC5/core_cm3.h **** {
1668:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1669:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1670:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1671:Generated_Source\PSoC5/core_cm3.h **** 
1672:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1673:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1674:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 41


1675:Generated_Source\PSoC5/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1676:Generated_Source\PSoC5/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1677:Generated_Source\PSoC5/core_cm3.h **** }
1678:Generated_Source\PSoC5/core_cm3.h **** 
1679:Generated_Source\PSoC5/core_cm3.h **** 
1680:Generated_Source\PSoC5/core_cm3.h **** /**
1681:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Interrupt Vector
1682:Generated_Source\PSoC5/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1683:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1684:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1685:Generated_Source\PSoC5/core_cm3.h ****            VTOR must been relocated to SRAM before.
1686:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1687:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1688:Generated_Source\PSoC5/core_cm3.h ****  */
1689:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1690:Generated_Source\PSoC5/core_cm3.h **** {
1691:Generated_Source\PSoC5/core_cm3.h ****     uint32_t *vectors = (uint32_t *)SCB->VTOR;
1692:Generated_Source\PSoC5/core_cm3.h ****     vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1693:Generated_Source\PSoC5/core_cm3.h **** }
1694:Generated_Source\PSoC5/core_cm3.h **** 
1695:Generated_Source\PSoC5/core_cm3.h **** 
1696:Generated_Source\PSoC5/core_cm3.h **** /**
1697:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Vector
1698:Generated_Source\PSoC5/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1699:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1700:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1701:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1702:Generated_Source\PSoC5/core_cm3.h ****   \return                 Address of interrupt handler function
1703:Generated_Source\PSoC5/core_cm3.h ****  */
1704:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetVector(IRQn_Type IRQn)
1705:Generated_Source\PSoC5/core_cm3.h **** {
1706:Generated_Source\PSoC5/core_cm3.h ****     uint32_t *vectors = (uint32_t *)SCB->VTOR;
1707:Generated_Source\PSoC5/core_cm3.h ****     return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1708:Generated_Source\PSoC5/core_cm3.h **** }
1709:Generated_Source\PSoC5/core_cm3.h **** 
1710:Generated_Source\PSoC5/core_cm3.h **** 
1711:Generated_Source\PSoC5/core_cm3.h **** /**
1712:Generated_Source\PSoC5/core_cm3.h ****   \brief   System Reset
1713:Generated_Source\PSoC5/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1714:Generated_Source\PSoC5/core_cm3.h ****  */
1715:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1716:Generated_Source\PSoC5/core_cm3.h **** {
1717:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1718:Generated_Source\PSoC5/core_cm3.h ****                                                                        buffered write are completed
1719:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1720:Generated_Source\PSoC5/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1721:Generated_Source\PSoC5/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1722:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1723:Generated_Source\PSoC5/core_cm3.h **** 
1724:Generated_Source\PSoC5/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1725:Generated_Source\PSoC5/core_cm3.h ****   {
1726:Generated_Source\PSoC5/core_cm3.h ****     __NOP();
1727:Generated_Source\PSoC5/core_cm3.h ****   }
1728:Generated_Source\PSoC5/core_cm3.h **** }
1729:Generated_Source\PSoC5/core_cm3.h **** 
1730:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1731:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 42


1732:Generated_Source\PSoC5/core_cm3.h **** 
1733:Generated_Source\PSoC5/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1734:Generated_Source\PSoC5/core_cm3.h **** /**
1735:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1736:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1737:Generated_Source\PSoC5/core_cm3.h ****   \brief    Function that provides FPU type.
1738:Generated_Source\PSoC5/core_cm3.h ****   @{
1739:Generated_Source\PSoC5/core_cm3.h ****  */
1740:Generated_Source\PSoC5/core_cm3.h **** 
1741:Generated_Source\PSoC5/core_cm3.h **** /**
1742:Generated_Source\PSoC5/core_cm3.h ****   \brief   get FPU type
1743:Generated_Source\PSoC5/core_cm3.h ****   \details returns the FPU type
1744:Generated_Source\PSoC5/core_cm3.h ****   \returns
1745:Generated_Source\PSoC5/core_cm3.h ****    - \b  0: No FPU
1746:Generated_Source\PSoC5/core_cm3.h ****    - \b  1: Single precision FPU
1747:Generated_Source\PSoC5/core_cm3.h ****    - \b  2: Double + Single precision FPU
1748:Generated_Source\PSoC5/core_cm3.h ****  */
1749:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1750:Generated_Source\PSoC5/core_cm3.h **** {
1751:Generated_Source\PSoC5/core_cm3.h ****     return 0U;           /* No FPU */
1752:Generated_Source\PSoC5/core_cm3.h **** }
1753:Generated_Source\PSoC5/core_cm3.h **** 
1754:Generated_Source\PSoC5/core_cm3.h **** 
1755:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1756:Generated_Source\PSoC5/core_cm3.h **** 
1757:Generated_Source\PSoC5/core_cm3.h **** 
1758:Generated_Source\PSoC5/core_cm3.h **** 
1759:Generated_Source\PSoC5/core_cm3.h **** /* ##################################    SysTick function  ########################################
1760:Generated_Source\PSoC5/core_cm3.h **** /**
1761:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1762:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1763:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that configure the System.
1764:Generated_Source\PSoC5/core_cm3.h ****   @{
1765:Generated_Source\PSoC5/core_cm3.h ****  */
1766:Generated_Source\PSoC5/core_cm3.h **** 
1767:Generated_Source\PSoC5/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1768:Generated_Source\PSoC5/core_cm3.h **** 
1769:Generated_Source\PSoC5/core_cm3.h **** /**
1770:Generated_Source\PSoC5/core_cm3.h ****   \brief   System Tick Configuration
1771:Generated_Source\PSoC5/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1772:Generated_Source\PSoC5/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1773:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1774:Generated_Source\PSoC5/core_cm3.h ****   \return          0  Function succeeded.
1775:Generated_Source\PSoC5/core_cm3.h ****   \return          1  Function failed.
1776:Generated_Source\PSoC5/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1777:Generated_Source\PSoC5/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1778:Generated_Source\PSoC5/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1779:Generated_Source\PSoC5/core_cm3.h ****  */
1780:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1781:Generated_Source\PSoC5/core_cm3.h **** {
1782:Generated_Source\PSoC5/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1783:Generated_Source\PSoC5/core_cm3.h ****   {
1784:Generated_Source\PSoC5/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1785:Generated_Source\PSoC5/core_cm3.h ****   }
1786:Generated_Source\PSoC5/core_cm3.h **** 
1787:Generated_Source\PSoC5/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 430              		.loc 2 1787 0
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 43


 431 000e 154B     		ldr	r3, .L44+4
 432 0010 45F6BF52 		movw	r2, #23999
 433 0014 5A60     		str	r2, [r3, #4]
 434              	.LVL25:
 435              	.LBB11:
 436              	.LBB12:
1600:Generated_Source\PSoC5/core_cm3.h ****   }
 437              		.loc 2 1600 0
 438 0016 E021     		movs	r1, #224
 439 0018 134A     		ldr	r2, .L44+8
 440 001a 82F82310 		strb	r1, [r2, #35]
 441              	.LVL26:
 442              	.LBE12:
 443              	.LBE11:
1788:Generated_Source\PSoC5/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1789:Generated_Source\PSoC5/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 444              		.loc 2 1789 0
 445 001e 0024     		movs	r4, #0
 446 0020 9C60     		str	r4, [r3, #8]
1790:Generated_Source\PSoC5/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 447              		.loc 2 1790 0
 448 0022 0722     		movs	r2, #7
 449 0024 1A60     		str	r2, [r3]
 450              	.LVL27:
 451              	.LBE10:
 452              	.LBE9:
 173:U_HW.c        ****    (void)SysTick_Config(CLOCK_FREQ/INTERRUPT_FREQ);
 174:U_HW.c        **** 
 175:U_HW.c        ****     Clr_All_FLAG();
 453              		.loc 1 175 0
 454 0026 114B     		ldr	r3, .L44+12
 455 0028 1C60     		str	r4, [r3]
 176:U_HW.c        ****     Set_FLAG(ECHO); // except turn the echo on!
 456              		.loc 1 176 0
 457 002a 0122     		movs	r2, #1
 458 002c 104B     		ldr	r3, .L44+16
 459 002e 1A60     		str	r2, [r3]
 177:U_HW.c        ****     
 178:U_HW.c        ****         UART_Start();
 460              		.loc 1 178 0
 461 0030 FFF7FEFF 		bl	UART_Start
 462              	.LVL28:
 179:U_HW.c        ****         UART_ClearRxBuffer();
 463              		.loc 1 179 0
 464 0034 FFF7FEFF 		bl	UART_ClearRxBuffer
 465              	.LVL29:
 180:U_HW.c        ****         UART_ClearTxBuffer();
 466              		.loc 1 180 0
 467 0038 FFF7FEFF 		bl	UART_ClearTxBuffer
 468              	.LVL30:
 181:U_HW.c        ****         
 182:U_HW.c        ****         // initialize the quadrature detectors
 183:U_HW.c        **** 
 184:U_HW.c        ****         
 185:U_HW.c        ****         // Initialize and clear the counters
 186:U_HW.c        ****         Out_MPG_Cnt = 0;
 469              		.loc 1 186 0
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 44


 470 003c 0D4B     		ldr	r3, .L44+20
 471 003e 1C70     		strb	r4, [r3]
 187:U_HW.c        ****         
 188:U_HW.c        ****         // start the interrupts
 189:U_HW.c        ****         isr_Rem_Inc_StartEx(Inc_MPG_ISR);
 472              		.loc 1 189 0
 473 0040 0D4D     		ldr	r5, .L44+24
 474 0042 2846     		mov	r0, r5
 475 0044 FFF7FEFF 		bl	isr_Rem_Inc_StartEx
 476              	.LVL31:
 190:U_HW.c        ****         isr_Rem_Dec_StartEx(Dec_MPG_ISR);
 477              		.loc 1 190 0
 478 0048 0C4C     		ldr	r4, .L44+28
 479 004a 2046     		mov	r0, r4
 480 004c FFF7FEFF 		bl	isr_Rem_Dec_StartEx
 481              	.LVL32:
 191:U_HW.c        ****         isr_Loc_Inc_StartEx(Inc_MPG_ISR);
 482              		.loc 1 191 0
 483 0050 2846     		mov	r0, r5
 484 0052 FFF7FEFF 		bl	isr_Loc_Inc_StartEx
 485              	.LVL33:
 192:U_HW.c        ****         isr_Loc_Dec_StartEx(Dec_MPG_ISR);
 486              		.loc 1 192 0
 487 0056 2046     		mov	r0, r4
 488 0058 FFF7FEFF 		bl	isr_Loc_Dec_StartEx
 489              	.LVL34:
 490 005c 38BD     		pop	{r3, r4, r5, pc}
 491              	.L45:
 492 005e 00BF     		.align	2
 493              	.L44:
 494 0060 00000000 		.word	SysTick_ISR
 495 0064 10E000E0 		.word	-536813552
 496 0068 00ED00E0 		.word	-536810240
 497 006c EC7F0020 		.word	536903660
 498 0070 84FD0F22 		.word	571473284
 499 0074 00000000 		.word	.LANCHOR0
 500 0078 00000000 		.word	Inc_MPG_ISR
 501 007c 00000000 		.word	Dec_MPG_ISR
 502              		.cfi_endproc
 503              	.LFE72:
 504              		.size	Init_HW, .-Init_HW
 505              		.section	.text.UART_PutStr,"ax",%progbits
 506              		.align	2
 507              		.global	UART_PutStr
 508              		.thumb
 509              		.thumb_func
 510              		.type	UART_PutStr, %function
 511              	UART_PutStr:
 512              	.LFB73:
 193:U_HW.c        **** 
 194:U_HW.c        ****         
 195:U_HW.c        ****         
 196:U_HW.c        ****         //Init_WatchDog();
 197:U_HW.c        ****       
 198:U_HW.c        ****     // Initialize the LED PIN
 199:U_HW.c        **** }
 200:U_HW.c        **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 45


 201:U_HW.c        **** 
 202:U_HW.c        **** 
 203:U_HW.c        **** /*
 204:U_HW.c        **** void PutChar(char ch)
 205:U_HW.c        **** {
 206:U_HW.c        ****     UART_1_PutChar(ch);
 207:U_HW.c        **** }
 208:U_HW.c        **** 
 209:U_HW.c        **** 
 210:U_HW.c        **** uint16_t U_CheckForRx(void)
 211:U_HW.c        **** {
 212:U_HW.c        ****     return(UART_1_GetRxBufferSize());
 213:U_HW.c        **** 
 214:U_HW.c        **** }
 215:U_HW.c        **** 
 216:U_HW.c        **** char GetChar(void)
 217:U_HW.c        **** {
 218:U_HW.c        ****     return (UART_1_GetChar());
 219:U_HW.c        **** }
 220:U_HW.c        **** 
 221:U_HW.c        **** void PutStr(char *str)
 222:U_HW.c        **** {
 223:U_HW.c        ****     UART_1_PutString(str);
 224:U_HW.c        **** }
 225:U_HW.c        **** */
 226:U_HW.c        **** 
 227:U_HW.c        **** 
 228:U_HW.c        **** void UART_PutStr(uint8 *msg)
 229:U_HW.c        **** {
 513              		.loc 1 229 0
 514              		.cfi_startproc
 515              		@ args = 0, pretend = 0, frame = 0
 516              		@ frame_needed = 0, uses_anonymous_args = 0
 517              	.LVL35:
 518 0000 10B5     		push	{r4, lr}
 519              		.cfi_def_cfa_offset 8
 520              		.cfi_offset 4, -8
 521              		.cfi_offset 14, -4
 522 0002 0446     		mov	r4, r0
 230:U_HW.c        ****         while(*msg != 0x00)
 523              		.loc 1 230 0
 524 0004 02E0     		b	.L47
 525              	.LVL36:
 526              	.L48:
 231:U_HW.c        ****     {
 232:U_HW.c        ****         UART_WriteTxData(*msg++);
 527              		.loc 1 232 0
 528 0006 0134     		adds	r4, r4, #1
 529              	.LVL37:
 530 0008 FFF7FEFF 		bl	UART_WriteTxData
 531              	.LVL38:
 532              	.L47:
 230:U_HW.c        ****         while(*msg != 0x00)
 533              		.loc 1 230 0
 534 000c 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 535 000e 0028     		cmp	r0, #0
 536 0010 F9D1     		bne	.L48
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 46


 233:U_HW.c        ****     }
 234:U_HW.c        **** }
 537              		.loc 1 234 0
 538 0012 10BD     		pop	{r4, pc}
 539              		.cfi_endproc
 540              	.LFE73:
 541              		.size	UART_PutStr, .-UART_PutStr
 542              		.section	.text.Init_MPG,"ax",%progbits
 543              		.align	2
 544              		.global	Init_MPG
 545              		.thumb
 546              		.thumb_func
 547              		.type	Init_MPG, %function
 548              	Init_MPG:
 549              	.LFB74:
 235:U_HW.c        **** 
 236:U_HW.c        **** 
 237:U_HW.c        **** void Init_MPG(void)
 238:U_HW.c        **** {
 550              		.loc 1 238 0
 551              		.cfi_startproc
 552              		@ args = 0, pretend = 0, frame = 0
 553              		@ frame_needed = 0, uses_anonymous_args = 0
 554 0000 08B5     		push	{r3, lr}
 555              		.cfi_def_cfa_offset 8
 556              		.cfi_offset 3, -8
 557              		.cfi_offset 14, -4
 239:U_HW.c        **** //    Initalize the TC State Machine
 240:U_HW.c        ****     Init_MPG_StateMachine();
 558              		.loc 1 240 0
 559 0002 FFF7FEFF 		bl	Init_MPG_StateMachine
 560              	.LVL39:
 241:U_HW.c        ****     // make sure all the ports are low
 242:U_HW.c        **** //    Pin_Tool_Arm_FWD_DR = 0x00;     // set the port3 data register to 0
 243:U_HW.c        ****     Pin_LED_Write(1);   // turn the LED on
 561              		.loc 1 243 0
 562 0006 0120     		movs	r0, #1
 563 0008 FFF7FEFF 		bl	Pin_LED_Write
 564              	.LVL40:
 565 000c 08BD     		pop	{r3, pc}
 566              		.cfi_endproc
 567              	.LFE74:
 568              		.size	Init_MPG, .-Init_MPG
 569 000e 00BF     		.section	.text.Init_WatchDog,"ax",%progbits
 570              		.align	2
 571              		.global	Init_WatchDog
 572              		.thumb
 573              		.thumb_func
 574              		.type	Init_WatchDog, %function
 575              	Init_WatchDog:
 576              	.LFB75:
 244:U_HW.c        **** }
 245:U_HW.c        **** 
 246:U_HW.c        **** void Init_WatchDog(void)
 247:U_HW.c        **** {
 577              		.loc 1 247 0
 578              		.cfi_startproc
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 47


 579              		@ args = 0, pretend = 0, frame = 0
 580              		@ frame_needed = 0, uses_anonymous_args = 0
 581 0000 08B5     		push	{r3, lr}
 582              		.cfi_def_cfa_offset 8
 583              		.cfi_offset 3, -8
 584              		.cfi_offset 14, -4
 248:U_HW.c        ****     CyWdtStart(CYWDT_16_TICKS, CYWDT_LPMODE_NOCHANGE);   
 585              		.loc 1 248 0
 586 0002 0021     		movs	r1, #0
 587 0004 0120     		movs	r0, #1
 588 0006 FFF7FEFF 		bl	CyWdtStart
 589              	.LVL41:
 590 000a 08BD     		pop	{r3, pc}
 591              		.cfi_endproc
 592              	.LFE75:
 593              		.size	Init_WatchDog, .-Init_WatchDog
 594              		.comm	msg,64,4
 595              		.comm	usb_buff_cnt,2,2
 596              		.comm	usb_buff,64,4
 597              		.comm	MS_Time,4,4
 598              		.bss
 599              		.set	.LANCHOR0,. + 0
 600              		.type	Out_MPG_Cnt, %object
 601              		.size	Out_MPG_Cnt, 1
 602              	Out_MPG_Cnt:
 603 0000 00       		.space	1
 604              		.text
 605              	.Letext0:
 606              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 607              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 608              		.file 5 "Generated_Source\\PSoC5/cytypes.h"
 609              		.file 6 "Generated_Source\\PSoC5/core_cm3_psoc5.h"
 610              		.file 7 "Generated_Source\\PSoC5/USBUART.h"
 611              		.file 8 "Generated_Source\\PSoC5/USBUART_cdc.h"
 612              		.file 9 "Generated_Source\\PSoC5/CyLib.h"
 613              		.file 10 "Generated_Source\\PSoC5/UART.h"
 614              		.file 11 "Generated_Source\\PSoC5/isr_Rem_Inc.h"
 615              		.file 12 "Generated_Source\\PSoC5/isr_Rem_Dec.h"
 616              		.file 13 "Generated_Source\\PSoC5/isr_Loc_Inc.h"
 617              		.file 14 "Generated_Source\\PSoC5/isr_Loc_Dec.h"
 618              		.file 15 "Processes.h"
 619              		.file 16 "Generated_Source\\PSoC5/Pin_LED.h"
 620              		.section	.debug_info,"",%progbits
 621              	.Ldebug_info0:
 622 0000 50090000 		.4byte	0x950
 623 0004 0400     		.2byte	0x4
 624 0006 00000000 		.4byte	.Ldebug_abbrev0
 625 000a 04       		.byte	0x4
 626 000b 01       		.uleb128 0x1
 627 000c 63010000 		.4byte	.LASF111
 628 0010 0C       		.byte	0xc
 629 0011 CA050000 		.4byte	.LASF112
 630 0015 8B050000 		.4byte	.LASF113
 631 0019 00000000 		.4byte	.Ldebug_ranges0+0
 632 001d 00000000 		.4byte	0
 633 0021 00000000 		.4byte	.Ldebug_line0
 634 0025 02       		.uleb128 0x2
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 48


 635 0026 01       		.byte	0x1
 636 0027 06       		.byte	0x6
 637 0028 37050000 		.4byte	.LASF0
 638 002c 03       		.uleb128 0x3
 639 002d FF030000 		.4byte	.LASF2
 640 0031 03       		.byte	0x3
 641 0032 1D       		.byte	0x1d
 642 0033 37000000 		.4byte	0x37
 643 0037 02       		.uleb128 0x2
 644 0038 01       		.byte	0x1
 645 0039 08       		.byte	0x8
 646 003a EC040000 		.4byte	.LASF1
 647 003e 03       		.uleb128 0x3
 648 003f D0020000 		.4byte	.LASF3
 649 0043 03       		.byte	0x3
 650 0044 29       		.byte	0x29
 651 0045 49000000 		.4byte	0x49
 652 0049 02       		.uleb128 0x2
 653 004a 02       		.byte	0x2
 654 004b 05       		.byte	0x5
 655 004c B0030000 		.4byte	.LASF4
 656 0050 02       		.uleb128 0x2
 657 0051 02       		.byte	0x2
 658 0052 07       		.byte	0x7
 659 0053 43050000 		.4byte	.LASF5
 660 0057 03       		.uleb128 0x3
 661 0058 4D000000 		.4byte	.LASF6
 662 005c 03       		.byte	0x3
 663 005d 3F       		.byte	0x3f
 664 005e 62000000 		.4byte	0x62
 665 0062 02       		.uleb128 0x2
 666 0063 04       		.byte	0x4
 667 0064 05       		.byte	0x5
 668 0065 BA030000 		.4byte	.LASF7
 669 0069 03       		.uleb128 0x3
 670 006a FA040000 		.4byte	.LASF8
 671 006e 03       		.byte	0x3
 672 006f 41       		.byte	0x41
 673 0070 74000000 		.4byte	0x74
 674 0074 02       		.uleb128 0x2
 675 0075 04       		.byte	0x4
 676 0076 07       		.byte	0x7
 677 0077 72040000 		.4byte	.LASF9
 678 007b 02       		.uleb128 0x2
 679 007c 08       		.byte	0x8
 680 007d 05       		.byte	0x5
 681 007e AE020000 		.4byte	.LASF10
 682 0082 02       		.uleb128 0x2
 683 0083 08       		.byte	0x8
 684 0084 07       		.byte	0x7
 685 0085 3E010000 		.4byte	.LASF11
 686 0089 04       		.uleb128 0x4
 687 008a 04       		.byte	0x4
 688 008b 05       		.byte	0x5
 689 008c 696E7400 		.ascii	"int\000"
 690 0090 02       		.uleb128 0x2
 691 0091 04       		.byte	0x4
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 49


 692 0092 07       		.byte	0x7
 693 0093 36000000 		.4byte	.LASF12
 694 0097 03       		.uleb128 0x3
 695 0098 86020000 		.4byte	.LASF13
 696 009c 04       		.byte	0x4
 697 009d 18       		.byte	0x18
 698 009e 2C000000 		.4byte	0x2c
 699 00a2 03       		.uleb128 0x3
 700 00a3 2E010000 		.4byte	.LASF14
 701 00a7 04       		.byte	0x4
 702 00a8 20       		.byte	0x20
 703 00a9 3E000000 		.4byte	0x3e
 704 00ad 03       		.uleb128 0x3
 705 00ae A3040000 		.4byte	.LASF15
 706 00b2 04       		.byte	0x4
 707 00b3 2C       		.byte	0x2c
 708 00b4 57000000 		.4byte	0x57
 709 00b8 03       		.uleb128 0x3
 710 00b9 F6000000 		.4byte	.LASF16
 711 00bd 04       		.byte	0x4
 712 00be 30       		.byte	0x30
 713 00bf 69000000 		.4byte	0x69
 714 00c3 05       		.uleb128 0x5
 715 00c4 7E050000 		.4byte	.LASF17
 716 00c8 05       		.byte	0x5
 717 00c9 E401     		.2byte	0x1e4
 718 00cb 37000000 		.4byte	0x37
 719 00cf 05       		.uleb128 0x5
 720 00d0 E8020000 		.4byte	.LASF18
 721 00d4 05       		.byte	0x5
 722 00d5 E601     		.2byte	0x1e6
 723 00d7 74000000 		.4byte	0x74
 724 00db 05       		.uleb128 0x5
 725 00dc 81020000 		.4byte	.LASF19
 726 00e0 05       		.byte	0x5
 727 00e1 E701     		.2byte	0x1e7
 728 00e3 25000000 		.4byte	0x25
 729 00e7 05       		.uleb128 0x5
 730 00e8 57000000 		.4byte	.LASF20
 731 00ec 05       		.byte	0x5
 732 00ed E801     		.2byte	0x1e8
 733 00ef 49000000 		.4byte	0x49
 734 00f3 02       		.uleb128 0x2
 735 00f4 04       		.byte	0x4
 736 00f5 04       		.byte	0x4
 737 00f6 1F010000 		.4byte	.LASF21
 738 00fa 02       		.uleb128 0x2
 739 00fb 08       		.byte	0x8
 740 00fc 04       		.byte	0x4
 741 00fd 84050000 		.4byte	.LASF22
 742 0101 05       		.uleb128 0x5
 743 0102 8E020000 		.4byte	.LASF23
 744 0106 05       		.byte	0x5
 745 0107 F501     		.2byte	0x1f5
 746 0109 0D010000 		.4byte	0x10d
 747 010d 02       		.uleb128 0x2
 748 010e 01       		.byte	0x1
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 50


 749 010f 08       		.byte	0x8
 750 0110 59020000 		.4byte	.LASF24
 751 0114 05       		.uleb128 0x5
 752 0115 73000000 		.4byte	.LASF25
 753 0119 05       		.byte	0x5
 754 011a 8E02     		.2byte	0x28e
 755 011c 20010000 		.4byte	0x120
 756 0120 06       		.uleb128 0x6
 757 0121 C3000000 		.4byte	0xc3
 758 0125 06       		.uleb128 0x6
 759 0126 CF000000 		.4byte	0xcf
 760 012a 02       		.uleb128 0x2
 761 012b 08       		.byte	0x8
 762 012c 04       		.byte	0x4
 763 012d 4E030000 		.4byte	.LASF26
 764 0131 02       		.uleb128 0x2
 765 0132 04       		.byte	0x4
 766 0133 07       		.byte	0x7
 767 0134 64040000 		.4byte	.LASF27
 768 0138 07       		.uleb128 0x7
 769 0139 5A030000 		.4byte	.LASF70
 770 013d 01       		.byte	0x1
 771 013e 25000000 		.4byte	0x25
 772 0142 06       		.byte	0x6
 773 0143 17       		.byte	0x17
 774 0144 7F010000 		.4byte	0x17f
 775 0148 08       		.uleb128 0x8
 776 0149 E2030000 		.4byte	.LASF28
 777 014d 72       		.sleb128 -14
 778 014e 08       		.uleb128 0x8
 779 014f 56050000 		.4byte	.LASF29
 780 0153 73       		.sleb128 -13
 781 0154 08       		.uleb128 0x8
 782 0155 D3000000 		.4byte	.LASF30
 783 0159 74       		.sleb128 -12
 784 015a 08       		.uleb128 0x8
 785 015b DA020000 		.4byte	.LASF31
 786 015f 75       		.sleb128 -11
 787 0160 08       		.uleb128 0x8
 788 0161 DC040000 		.4byte	.LASF32
 789 0165 76       		.sleb128 -10
 790 0166 08       		.uleb128 0x8
 791 0167 05050000 		.4byte	.LASF33
 792 016b 7B       		.sleb128 -5
 793 016c 08       		.uleb128 0x8
 794 016d CA040000 		.4byte	.LASF34
 795 0171 7C       		.sleb128 -4
 796 0172 08       		.uleb128 0x8
 797 0173 A6000000 		.4byte	.LASF35
 798 0177 7E       		.sleb128 -2
 799 0178 08       		.uleb128 0x8
 800 0179 57040000 		.4byte	.LASF36
 801 017d 7F       		.sleb128 -1
 802 017e 00       		.byte	0
 803 017f 03       		.uleb128 0x3
 804 0180 F1010000 		.4byte	.LASF37
 805 0184 06       		.byte	0x6
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 51


 806 0185 25       		.byte	0x25
 807 0186 38010000 		.4byte	0x138
 808 018a 09       		.uleb128 0x9
 809 018b 040E     		.2byte	0xe04
 810 018d 02       		.byte	0x2
 811 018e 5201     		.2byte	0x152
 812 0190 46020000 		.4byte	0x246
 813 0194 0A       		.uleb128 0xa
 814 0195 1A010000 		.4byte	.LASF38
 815 0199 02       		.byte	0x2
 816 019a 5401     		.2byte	0x154
 817 019c 5B020000 		.4byte	0x25b
 818 01a0 00       		.byte	0
 819 01a1 0A       		.uleb128 0xa
 820 01a2 7E030000 		.4byte	.LASF39
 821 01a6 02       		.byte	0x2
 822 01a7 5501     		.2byte	0x155
 823 01a9 60020000 		.4byte	0x260
 824 01ad 20       		.byte	0x20
 825 01ae 0A       		.uleb128 0xa
 826 01af 11050000 		.4byte	.LASF40
 827 01b3 02       		.byte	0x2
 828 01b4 5601     		.2byte	0x156
 829 01b6 70020000 		.4byte	0x270
 830 01ba 80       		.byte	0x80
 831 01bb 0A       		.uleb128 0xa
 832 01bc 25010000 		.4byte	.LASF41
 833 01c0 02       		.byte	0x2
 834 01c1 5701     		.2byte	0x157
 835 01c3 60020000 		.4byte	0x260
 836 01c7 A0       		.byte	0xa0
 837 01c8 0B       		.uleb128 0xb
 838 01c9 79050000 		.4byte	.LASF42
 839 01cd 02       		.byte	0x2
 840 01ce 5801     		.2byte	0x158
 841 01d0 75020000 		.4byte	0x275
 842 01d4 0001     		.2byte	0x100
 843 01d6 0B       		.uleb128 0xb
 844 01d7 88030000 		.4byte	.LASF43
 845 01db 02       		.byte	0x2
 846 01dc 5901     		.2byte	0x159
 847 01de 60020000 		.4byte	0x260
 848 01e2 2001     		.2byte	0x120
 849 01e4 0B       		.uleb128 0xb
 850 01e5 06030000 		.4byte	.LASF44
 851 01e9 02       		.byte	0x2
 852 01ea 5A01     		.2byte	0x15a
 853 01ec 7A020000 		.4byte	0x27a
 854 01f0 8001     		.2byte	0x180
 855 01f2 0B       		.uleb128 0xb
 856 01f3 92030000 		.4byte	.LASF45
 857 01f7 02       		.byte	0x2
 858 01f8 5B01     		.2byte	0x15b
 859 01fa 60020000 		.4byte	0x260
 860 01fe A001     		.2byte	0x1a0
 861 0200 0B       		.uleb128 0xb
 862 0201 16050000 		.4byte	.LASF46
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 52


 863 0205 02       		.byte	0x2
 864 0206 5C01     		.2byte	0x15c
 865 0208 7F020000 		.4byte	0x27f
 866 020c 0002     		.2byte	0x200
 867 020e 0B       		.uleb128 0xb
 868 020f 9C030000 		.4byte	.LASF47
 869 0213 02       		.byte	0x2
 870 0214 5D01     		.2byte	0x15d
 871 0216 84020000 		.4byte	0x284
 872 021a 2002     		.2byte	0x220
 873 021c 0C       		.uleb128 0xc
 874 021d 495000   		.ascii	"IP\000"
 875 0220 02       		.byte	0x2
 876 0221 5E01     		.2byte	0x15e
 877 0223 A9020000 		.4byte	0x2a9
 878 0227 0003     		.2byte	0x300
 879 0229 0B       		.uleb128 0xb
 880 022a A6030000 		.4byte	.LASF48
 881 022e 02       		.byte	0x2
 882 022f 5F01     		.2byte	0x15f
 883 0231 AE020000 		.4byte	0x2ae
 884 0235 F003     		.2byte	0x3f0
 885 0237 0B       		.uleb128 0xb
 886 0238 5F030000 		.4byte	.LASF49
 887 023c 02       		.byte	0x2
 888 023d 6001     		.2byte	0x160
 889 023f 56020000 		.4byte	0x256
 890 0243 000E     		.2byte	0xe00
 891 0245 00       		.byte	0
 892 0246 0D       		.uleb128 0xd
 893 0247 56020000 		.4byte	0x256
 894 024b 56020000 		.4byte	0x256
 895 024f 0E       		.uleb128 0xe
 896 0250 31010000 		.4byte	0x131
 897 0254 07       		.byte	0x7
 898 0255 00       		.byte	0
 899 0256 06       		.uleb128 0x6
 900 0257 B8000000 		.4byte	0xb8
 901 025b 06       		.uleb128 0x6
 902 025c 46020000 		.4byte	0x246
 903 0260 0D       		.uleb128 0xd
 904 0261 B8000000 		.4byte	0xb8
 905 0265 70020000 		.4byte	0x270
 906 0269 0E       		.uleb128 0xe
 907 026a 31010000 		.4byte	0x131
 908 026e 17       		.byte	0x17
 909 026f 00       		.byte	0
 910 0270 06       		.uleb128 0x6
 911 0271 46020000 		.4byte	0x246
 912 0275 06       		.uleb128 0x6
 913 0276 46020000 		.4byte	0x246
 914 027a 06       		.uleb128 0x6
 915 027b 46020000 		.4byte	0x246
 916 027f 06       		.uleb128 0x6
 917 0280 46020000 		.4byte	0x246
 918 0284 0D       		.uleb128 0xd
 919 0285 B8000000 		.4byte	0xb8
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 53


 920 0289 94020000 		.4byte	0x294
 921 028d 0E       		.uleb128 0xe
 922 028e 31010000 		.4byte	0x131
 923 0292 37       		.byte	0x37
 924 0293 00       		.byte	0
 925 0294 0D       		.uleb128 0xd
 926 0295 A4020000 		.4byte	0x2a4
 927 0299 A4020000 		.4byte	0x2a4
 928 029d 0E       		.uleb128 0xe
 929 029e 31010000 		.4byte	0x131
 930 02a2 EF       		.byte	0xef
 931 02a3 00       		.byte	0
 932 02a4 06       		.uleb128 0x6
 933 02a5 97000000 		.4byte	0x97
 934 02a9 06       		.uleb128 0x6
 935 02aa 94020000 		.4byte	0x294
 936 02ae 0D       		.uleb128 0xd
 937 02af B8000000 		.4byte	0xb8
 938 02b3 BF020000 		.4byte	0x2bf
 939 02b7 0F       		.uleb128 0xf
 940 02b8 31010000 		.4byte	0x131
 941 02bc 8302     		.2byte	0x283
 942 02be 00       		.byte	0
 943 02bf 05       		.uleb128 0x5
 944 02c0 09040000 		.4byte	.LASF50
 945 02c4 02       		.byte	0x2
 946 02c5 6101     		.2byte	0x161
 947 02c7 8A010000 		.4byte	0x18a
 948 02cb 10       		.uleb128 0x10
 949 02cc 8C       		.byte	0x8c
 950 02cd 02       		.byte	0x2
 951 02ce 7401     		.2byte	0x174
 952 02d0 E6030000 		.4byte	0x3e6
 953 02d4 0A       		.uleb128 0xa
 954 02d5 0C020000 		.4byte	.LASF51
 955 02d9 02       		.byte	0x2
 956 02da 7601     		.2byte	0x176
 957 02dc E6030000 		.4byte	0x3e6
 958 02e0 00       		.byte	0
 959 02e1 0A       		.uleb128 0xa
 960 02e2 6D040000 		.4byte	.LASF52
 961 02e6 02       		.byte	0x2
 962 02e7 7701     		.2byte	0x177
 963 02e9 56020000 		.4byte	0x256
 964 02ed 04       		.byte	0x4
 965 02ee 0A       		.uleb128 0xa
 966 02ef 52040000 		.4byte	.LASF53
 967 02f3 02       		.byte	0x2
 968 02f4 7801     		.2byte	0x178
 969 02f6 56020000 		.4byte	0x256
 970 02fa 08       		.byte	0x8
 971 02fb 0A       		.uleb128 0xa
 972 02fc 7B020000 		.4byte	.LASF54
 973 0300 02       		.byte	0x2
 974 0301 7901     		.2byte	0x179
 975 0303 56020000 		.4byte	0x256
 976 0307 0C       		.byte	0xc
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 54


 977 0308 11       		.uleb128 0x11
 978 0309 53435200 		.ascii	"SCR\000"
 979 030d 02       		.byte	0x2
 980 030e 7A01     		.2byte	0x17a
 981 0310 56020000 		.4byte	0x256
 982 0314 10       		.byte	0x10
 983 0315 11       		.uleb128 0x11
 984 0316 43435200 		.ascii	"CCR\000"
 985 031a 02       		.byte	0x2
 986 031b 7B01     		.2byte	0x17b
 987 031d 56020000 		.4byte	0x256
 988 0321 14       		.byte	0x14
 989 0322 11       		.uleb128 0x11
 990 0323 53485000 		.ascii	"SHP\000"
 991 0327 02       		.byte	0x2
 992 0328 7C01     		.2byte	0x17c
 993 032a FB030000 		.4byte	0x3fb
 994 032e 18       		.byte	0x18
 995 032f 0A       		.uleb128 0xa
 996 0330 BC020000 		.4byte	.LASF55
 997 0334 02       		.byte	0x2
 998 0335 7D01     		.2byte	0x17d
 999 0337 56020000 		.4byte	0x256
 1000 033b 24       		.byte	0x24
 1001 033c 0A       		.uleb128 0xa
 1002 033d CB020000 		.4byte	.LASF56
 1003 0341 02       		.byte	0x2
 1004 0342 7E01     		.2byte	0x17e
 1005 0344 56020000 		.4byte	0x256
 1006 0348 28       		.byte	0x28
 1007 0349 0A       		.uleb128 0xa
 1008 034a 46020000 		.4byte	.LASF57
 1009 034e 02       		.byte	0x2
 1010 034f 7F01     		.2byte	0x17f
 1011 0351 56020000 		.4byte	0x256
 1012 0355 2C       		.byte	0x2c
 1013 0356 0A       		.uleb128 0xa
 1014 0357 48000000 		.4byte	.LASF58
 1015 035b 02       		.byte	0x2
 1016 035c 8001     		.2byte	0x180
 1017 035e 56020000 		.4byte	0x256
 1018 0362 30       		.byte	0x30
 1019 0363 0A       		.uleb128 0xa
 1020 0364 78030000 		.4byte	.LASF59
 1021 0368 02       		.byte	0x2
 1022 0369 8101     		.2byte	0x181
 1023 036b 56020000 		.4byte	0x256
 1024 036f 34       		.byte	0x34
 1025 0370 0A       		.uleb128 0xa
 1026 0371 2E040000 		.4byte	.LASF60
 1027 0375 02       		.byte	0x2
 1028 0376 8201     		.2byte	0x182
 1029 0378 56020000 		.4byte	0x256
 1030 037c 38       		.byte	0x38
 1031 037d 0A       		.uleb128 0xa
 1032 037e 27020000 		.4byte	.LASF61
 1033 0382 02       		.byte	0x2
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 55


 1034 0383 8301     		.2byte	0x183
 1035 0385 56020000 		.4byte	0x256
 1036 0389 3C       		.byte	0x3c
 1037 038a 11       		.uleb128 0x11
 1038 038b 50465200 		.ascii	"PFR\000"
 1039 038f 02       		.byte	0x2
 1040 0390 8401     		.2byte	0x184
 1041 0392 15040000 		.4byte	0x415
 1042 0396 40       		.byte	0x40
 1043 0397 11       		.uleb128 0x11
 1044 0398 44465200 		.ascii	"DFR\000"
 1045 039c 02       		.byte	0x2
 1046 039d 8501     		.2byte	0x185
 1047 039f E6030000 		.4byte	0x3e6
 1048 03a3 48       		.byte	0x48
 1049 03a4 11       		.uleb128 0x11
 1050 03a5 41445200 		.ascii	"ADR\000"
 1051 03a9 02       		.byte	0x2
 1052 03aa 8601     		.2byte	0x186
 1053 03ac E6030000 		.4byte	0x3e6
 1054 03b0 4C       		.byte	0x4c
 1055 03b1 0A       		.uleb128 0xa
 1056 03b2 15010000 		.4byte	.LASF62
 1057 03b6 02       		.byte	0x2
 1058 03b7 8701     		.2byte	0x187
 1059 03b9 2F040000 		.4byte	0x42f
 1060 03bd 50       		.byte	0x50
 1061 03be 0A       		.uleb128 0xa
 1062 03bf C5050000 		.4byte	.LASF63
 1063 03c3 02       		.byte	0x2
 1064 03c4 8801     		.2byte	0x188
 1065 03c6 49040000 		.4byte	0x449
 1066 03ca 60       		.byte	0x60
 1067 03cb 0A       		.uleb128 0xa
 1068 03cc 7E030000 		.4byte	.LASF39
 1069 03d0 02       		.byte	0x2
 1070 03d1 8901     		.2byte	0x189
 1071 03d3 4E040000 		.4byte	0x44e
 1072 03d7 74       		.byte	0x74
 1073 03d8 0A       		.uleb128 0xa
 1074 03d9 0C000000 		.4byte	.LASF64
 1075 03dd 02       		.byte	0x2
 1076 03de 8A01     		.2byte	0x18a
 1077 03e0 56020000 		.4byte	0x256
 1078 03e4 88       		.byte	0x88
 1079 03e5 00       		.byte	0
 1080 03e6 12       		.uleb128 0x12
 1081 03e7 56020000 		.4byte	0x256
 1082 03eb 0D       		.uleb128 0xd
 1083 03ec A4020000 		.4byte	0x2a4
 1084 03f0 FB030000 		.4byte	0x3fb
 1085 03f4 0E       		.uleb128 0xe
 1086 03f5 31010000 		.4byte	0x131
 1087 03f9 0B       		.byte	0xb
 1088 03fa 00       		.byte	0
 1089 03fb 06       		.uleb128 0x6
 1090 03fc EB030000 		.4byte	0x3eb
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 56


 1091 0400 0D       		.uleb128 0xd
 1092 0401 E6030000 		.4byte	0x3e6
 1093 0405 10040000 		.4byte	0x410
 1094 0409 0E       		.uleb128 0xe
 1095 040a 31010000 		.4byte	0x131
 1096 040e 01       		.byte	0x1
 1097 040f 00       		.byte	0
 1098 0410 06       		.uleb128 0x6
 1099 0411 00040000 		.4byte	0x400
 1100 0415 12       		.uleb128 0x12
 1101 0416 10040000 		.4byte	0x410
 1102 041a 0D       		.uleb128 0xd
 1103 041b E6030000 		.4byte	0x3e6
 1104 041f 2A040000 		.4byte	0x42a
 1105 0423 0E       		.uleb128 0xe
 1106 0424 31010000 		.4byte	0x131
 1107 0428 03       		.byte	0x3
 1108 0429 00       		.byte	0
 1109 042a 06       		.uleb128 0x6
 1110 042b 1A040000 		.4byte	0x41a
 1111 042f 12       		.uleb128 0x12
 1112 0430 2A040000 		.4byte	0x42a
 1113 0434 0D       		.uleb128 0xd
 1114 0435 E6030000 		.4byte	0x3e6
 1115 0439 44040000 		.4byte	0x444
 1116 043d 0E       		.uleb128 0xe
 1117 043e 31010000 		.4byte	0x131
 1118 0442 04       		.byte	0x4
 1119 0443 00       		.byte	0
 1120 0444 06       		.uleb128 0x6
 1121 0445 34040000 		.4byte	0x434
 1122 0449 12       		.uleb128 0x12
 1123 044a 44040000 		.4byte	0x444
 1124 044e 0D       		.uleb128 0xd
 1125 044f B8000000 		.4byte	0xb8
 1126 0453 5E040000 		.4byte	0x45e
 1127 0457 0E       		.uleb128 0xe
 1128 0458 31010000 		.4byte	0x131
 1129 045c 04       		.byte	0x4
 1130 045d 00       		.byte	0
 1131 045e 05       		.uleb128 0x5
 1132 045f 13040000 		.4byte	.LASF65
 1133 0463 02       		.byte	0x2
 1134 0464 8B01     		.2byte	0x18b
 1135 0466 CB020000 		.4byte	0x2cb
 1136 046a 10       		.uleb128 0x10
 1137 046b 10       		.byte	0x10
 1138 046c 02       		.byte	0x2
 1139 046d B402     		.2byte	0x2b4
 1140 046f A8040000 		.4byte	0x4a8
 1141 0473 0A       		.uleb128 0xa
 1142 0474 D1050000 		.4byte	.LASF66
 1143 0478 02       		.byte	0x2
 1144 0479 B602     		.2byte	0x2b6
 1145 047b 56020000 		.4byte	0x256
 1146 047f 00       		.byte	0
 1147 0480 0A       		.uleb128 0xa
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 57


 1148 0481 43000000 		.4byte	.LASF67
 1149 0485 02       		.byte	0x2
 1150 0486 B702     		.2byte	0x2b7
 1151 0488 56020000 		.4byte	0x256
 1152 048c 04       		.byte	0x4
 1153 048d 11       		.uleb128 0x11
 1154 048e 56414C00 		.ascii	"VAL\000"
 1155 0492 02       		.byte	0x2
 1156 0493 B802     		.2byte	0x2b8
 1157 0495 56020000 		.4byte	0x256
 1158 0499 08       		.byte	0x8
 1159 049a 0A       		.uleb128 0xa
 1160 049b 78000000 		.4byte	.LASF68
 1161 049f 02       		.byte	0x2
 1162 04a0 B902     		.2byte	0x2b9
 1163 04a2 E6030000 		.4byte	0x3e6
 1164 04a6 0C       		.byte	0xc
 1165 04a7 00       		.byte	0
 1166 04a8 05       		.uleb128 0x5
 1167 04a9 41030000 		.4byte	.LASF69
 1168 04ad 02       		.byte	0x2
 1169 04ae BA02     		.2byte	0x2ba
 1170 04b0 6A040000 		.4byte	0x46a
 1171 04b4 13       		.uleb128 0x13
 1172 04b5 25000000 		.4byte	.LASF114
 1173 04b9 02       		.byte	0x2
 1174 04ba 3806     		.2byte	0x638
 1175 04bc 03       		.byte	0x3
 1176 04bd DA040000 		.4byte	0x4da
 1177 04c1 14       		.uleb128 0x14
 1178 04c2 5A030000 		.4byte	.LASF70
 1179 04c6 02       		.byte	0x2
 1180 04c7 3806     		.2byte	0x638
 1181 04c9 7F010000 		.4byte	0x17f
 1182 04cd 14       		.uleb128 0x14
 1183 04ce F6030000 		.4byte	.LASF71
 1184 04d2 02       		.byte	0x2
 1185 04d3 3806     		.2byte	0x638
 1186 04d5 B8000000 		.4byte	0xb8
 1187 04d9 00       		.byte	0
 1188 04da 15       		.uleb128 0x15
 1189 04db 18020000 		.4byte	.LASF115
 1190 04df 02       		.byte	0x2
 1191 04e0 F406     		.2byte	0x6f4
 1192 04e2 B8000000 		.4byte	0xb8
 1193 04e6 03       		.byte	0x3
 1194 04e7 F8040000 		.4byte	0x4f8
 1195 04eb 14       		.uleb128 0x14
 1196 04ec 2C020000 		.4byte	.LASF72
 1197 04f0 02       		.byte	0x2
 1198 04f1 F406     		.2byte	0x6f4
 1199 04f3 B8000000 		.4byte	0xb8
 1200 04f7 00       		.byte	0
 1201 04f8 16       		.uleb128 0x16
 1202 04f9 8E000000 		.4byte	.LASF73
 1203 04fd 01       		.byte	0x1
 1204 04fe 17       		.byte	0x17
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 58


 1205 04ff 00000000 		.4byte	.LFB64
 1206 0503 1C000000 		.4byte	.LFE64-.LFB64
 1207 0507 01       		.uleb128 0x1
 1208 0508 9C       		.byte	0x9c
 1209 0509 16       		.uleb128 0x16
 1210 050a BE040000 		.4byte	.LASF74
 1211 050e 01       		.byte	0x1
 1212 050f 1E       		.byte	0x1e
 1213 0510 00000000 		.4byte	.LFB65
 1214 0514 1C000000 		.4byte	.LFE65-.LFB65
 1215 0518 01       		.uleb128 0x1
 1216 0519 9C       		.byte	0x9c
 1217 051a 16       		.uleb128 0x16
 1218 051b 9A000000 		.4byte	.LASF75
 1219 051f 01       		.byte	0x1
 1220 0520 30       		.byte	0x30
 1221 0521 00000000 		.4byte	.LFB66
 1222 0525 18000000 		.4byte	.LFE66-.LFB66
 1223 0529 01       		.uleb128 0x1
 1224 052a 9C       		.byte	0x9c
 1225 052b 17       		.uleb128 0x17
 1226 052c A5020000 		.4byte	.LASF78
 1227 0530 01       		.byte	0x1
 1228 0531 42       		.byte	0x42
 1229 0532 00000000 		.4byte	.LFB67
 1230 0536 18000000 		.4byte	.LFE67-.LFB67
 1231 053a 01       		.uleb128 0x1
 1232 053b 9C       		.byte	0x9c
 1233 053c 55050000 		.4byte	0x555
 1234 0540 18       		.uleb128 0x18
 1235 0541 0A000000 		.4byte	.LVL0
 1236 0545 81080000 		.4byte	0x881
 1237 0549 19       		.uleb128 0x19
 1238 054a 01       		.uleb128 0x1
 1239 054b 50       		.byte	0x50
 1240 054c 01       		.uleb128 0x1
 1241 054d 30       		.byte	0x30
 1242 054e 19       		.uleb128 0x19
 1243 054f 01       		.uleb128 0x1
 1244 0550 51       		.byte	0x51
 1245 0551 01       		.uleb128 0x1
 1246 0552 31       		.byte	0x31
 1247 0553 00       		.byte	0
 1248 0554 00       		.byte	0
 1249 0555 1A       		.uleb128 0x1a
 1250 0556 12000000 		.4byte	.LASF116
 1251 055a 01       		.byte	0x1
 1252 055b 4E       		.byte	0x4e
 1253 055c CF050000 		.4byte	0x5cf
 1254 0560 00000000 		.4byte	.LFB68
 1255 0564 94000000 		.4byte	.LFE68-.LFB68
 1256 0568 01       		.uleb128 0x1
 1257 0569 9C       		.byte	0x9c
 1258 056a CF050000 		.4byte	0x5cf
 1259 056e 1B       		.uleb128 0x1b
 1260 056f 4A000000 		.4byte	.LBB8
 1261 0573 26000000 		.4byte	.LBE8-.LBB8
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 59


 1262 0577 A9050000 		.4byte	0x5a9
 1263 057b 1C       		.uleb128 0x1c
 1264 057c 66776400 		.ascii	"fwd\000"
 1265 0580 01       		.byte	0x1
 1266 0581 72       		.byte	0x72
 1267 0582 E7000000 		.4byte	0xe7
 1268 0586 00000000 		.4byte	.LLST0
 1269 058a 1C       		.uleb128 0x1c
 1270 058b 72657600 		.ascii	"rev\000"
 1271 058f 01       		.byte	0x1
 1272 0590 73       		.byte	0x73
 1273 0591 E7000000 		.4byte	0xe7
 1274 0595 2A000000 		.4byte	.LLST1
 1275 0599 1D       		.uleb128 0x1d
 1276 059a 36010000 		.4byte	.LASF76
 1277 059e 01       		.byte	0x1
 1278 059f 74       		.byte	0x74
 1279 05a0 97000000 		.4byte	0x97
 1280 05a4 48000000 		.4byte	.LLST2
 1281 05a8 00       		.byte	0
 1282 05a9 1E       		.uleb128 0x1e
 1283 05aa 20000000 		.4byte	.LVL1
 1284 05ae 8D080000 		.4byte	0x88d
 1285 05b2 1E       		.uleb128 0x1e
 1286 05b3 36000000 		.4byte	.LVL2
 1287 05b7 98080000 		.4byte	0x898
 1288 05bb 18       		.uleb128 0x18
 1289 05bc 3E000000 		.4byte	.LVL3
 1290 05c0 A3080000 		.4byte	0x8a3
 1291 05c4 19       		.uleb128 0x19
 1292 05c5 01       		.uleb128 0x1
 1293 05c6 50       		.byte	0x50
 1294 05c7 05       		.uleb128 0x5
 1295 05c8 03       		.byte	0x3
 1296 05c9 00000000 		.4byte	usb_buff
 1297 05cd 00       		.byte	0
 1298 05ce 00       		.byte	0
 1299 05cf 02       		.uleb128 0x2
 1300 05d0 01       		.byte	0x1
 1301 05d1 02       		.byte	0x2
 1302 05d2 12020000 		.4byte	.LASF77
 1303 05d6 1F       		.uleb128 0x1f
 1304 05d7 94020000 		.4byte	.LASF117
 1305 05db 01       		.byte	0x1
 1306 05dc 82       		.byte	0x82
 1307 05dd 97000000 		.4byte	0x97
 1308 05e1 00000000 		.4byte	.LFB69
 1309 05e5 18000000 		.4byte	.LFE69-.LFB69
 1310 05e9 01       		.uleb128 0x1
 1311 05ea 9C       		.byte	0x9c
 1312 05eb 17       		.uleb128 0x17
 1313 05ec EF020000 		.4byte	.LASF79
 1314 05f0 01       		.byte	0x1
 1315 05f1 88       		.byte	0x88
 1316 05f2 00000000 		.4byte	.LFB70
 1317 05f6 24000000 		.4byte	.LFE70-.LFB70
 1318 05fa 01       		.uleb128 0x1
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 60


 1319 05fb 9C       		.byte	0x9c
 1320 05fc 27060000 		.4byte	0x627
 1321 0600 20       		.uleb128 0x20
 1322 0601 7800     		.ascii	"x\000"
 1323 0603 01       		.byte	0x1
 1324 0604 88       		.byte	0x88
 1325 0605 01010000 		.4byte	0x101
 1326 0609 5B000000 		.4byte	.LLST3
 1327 060d 1E       		.uleb128 0x1e
 1328 060e 12000000 		.4byte	.LVL16
 1329 0612 AE080000 		.4byte	0x8ae
 1330 0616 18       		.uleb128 0x18
 1331 0617 1C000000 		.4byte	.LVL17
 1332 061b B9080000 		.4byte	0x8b9
 1333 061f 19       		.uleb128 0x19
 1334 0620 01       		.uleb128 0x1
 1335 0621 50       		.byte	0x50
 1336 0622 02       		.uleb128 0x2
 1337 0623 74       		.byte	0x74
 1338 0624 00       		.sleb128 0
 1339 0625 00       		.byte	0
 1340 0626 00       		.byte	0
 1341 0627 17       		.uleb128 0x17
 1342 0628 55010000 		.4byte	.LASF80
 1343 062c 01       		.byte	0x1
 1344 062d 93       		.byte	0x93
 1345 062e 00000000 		.4byte	.LFB71
 1346 0632 24000000 		.4byte	.LFE71-.LFB71
 1347 0636 01       		.uleb128 0x1
 1348 0637 9C       		.byte	0x9c
 1349 0638 65060000 		.4byte	0x665
 1350 063c 20       		.uleb128 0x20
 1351 063d 73747200 		.ascii	"str\000"
 1352 0641 01       		.byte	0x1
 1353 0642 93       		.byte	0x93
 1354 0643 65060000 		.4byte	0x665
 1355 0647 7C000000 		.4byte	.LLST4
 1356 064b 1E       		.uleb128 0x1e
 1357 064c 12000000 		.4byte	.LVL20
 1358 0650 AE080000 		.4byte	0x8ae
 1359 0654 18       		.uleb128 0x18
 1360 0655 1C000000 		.4byte	.LVL21
 1361 0659 C4080000 		.4byte	0x8c4
 1362 065d 19       		.uleb128 0x19
 1363 065e 01       		.uleb128 0x1
 1364 065f 50       		.byte	0x50
 1365 0660 02       		.uleb128 0x2
 1366 0661 74       		.byte	0x74
 1367 0662 00       		.sleb128 0
 1368 0663 00       		.byte	0
 1369 0664 00       		.byte	0
 1370 0665 21       		.uleb128 0x21
 1371 0666 04       		.byte	0x4
 1372 0667 6B060000 		.4byte	0x66b
 1373 066b 12       		.uleb128 0x12
 1374 066c 01010000 		.4byte	0x101
 1375 0670 17       		.uleb128 0x17
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 61


 1376 0671 1C030000 		.4byte	.LASF81
 1377 0675 01       		.byte	0x1
 1378 0676 A8       		.byte	0xa8
 1379 0677 00000000 		.4byte	.LFB72
 1380 067b 80000000 		.4byte	.LFE72-.LFB72
 1381 067f 01       		.uleb128 0x1
 1382 0680 9C       		.byte	0x9c
 1383 0681 52070000 		.4byte	0x752
 1384 0685 22       		.uleb128 0x22
 1385 0686 DA040000 		.4byte	0x4da
 1386 068a 0E000000 		.4byte	.LBB9
 1387 068e 18000000 		.4byte	.LBE9-.LBB9
 1388 0692 01       		.byte	0x1
 1389 0693 AD       		.byte	0xad
 1390 0694 C5060000 		.4byte	0x6c5
 1391 0698 23       		.uleb128 0x23
 1392 0699 EB040000 		.4byte	0x4eb
 1393 069d A8000000 		.4byte	.LLST5
 1394 06a1 24       		.uleb128 0x24
 1395 06a2 B4040000 		.4byte	0x4b4
 1396 06a6 16000000 		.4byte	.LBB11
 1397 06aa 08000000 		.4byte	.LBE11-.LBB11
 1398 06ae 02       		.byte	0x2
 1399 06af FC06     		.2byte	0x6fc
 1400 06b1 23       		.uleb128 0x23
 1401 06b2 CD040000 		.4byte	0x4cd
 1402 06b6 BE000000 		.4byte	.LLST6
 1403 06ba 23       		.uleb128 0x23
 1404 06bb C1040000 		.4byte	0x4c1
 1405 06bf D2000000 		.4byte	.LLST7
 1406 06c3 00       		.byte	0
 1407 06c4 00       		.byte	0
 1408 06c5 1E       		.uleb128 0x1e
 1409 06c6 06000000 		.4byte	.LVL23
 1410 06ca 2B050000 		.4byte	0x52b
 1411 06ce 25       		.uleb128 0x25
 1412 06cf 0E000000 		.4byte	.LVL24
 1413 06d3 CF080000 		.4byte	0x8cf
 1414 06d7 EA060000 		.4byte	0x6ea
 1415 06db 19       		.uleb128 0x19
 1416 06dc 01       		.uleb128 0x1
 1417 06dd 50       		.byte	0x50
 1418 06de 01       		.uleb128 0x1
 1419 06df 3F       		.byte	0x3f
 1420 06e0 19       		.uleb128 0x19
 1421 06e1 01       		.uleb128 0x1
 1422 06e2 51       		.byte	0x51
 1423 06e3 05       		.uleb128 0x5
 1424 06e4 03       		.byte	0x3
 1425 06e5 00000000 		.4byte	SysTick_ISR
 1426 06e9 00       		.byte	0
 1427 06ea 1E       		.uleb128 0x1e
 1428 06eb 34000000 		.4byte	.LVL28
 1429 06ef DA080000 		.4byte	0x8da
 1430 06f3 1E       		.uleb128 0x1e
 1431 06f4 38000000 		.4byte	.LVL29
 1432 06f8 E5080000 		.4byte	0x8e5
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 62


 1433 06fc 1E       		.uleb128 0x1e
 1434 06fd 3C000000 		.4byte	.LVL30
 1435 0701 F0080000 		.4byte	0x8f0
 1436 0705 25       		.uleb128 0x25
 1437 0706 48000000 		.4byte	.LVL31
 1438 070a FB080000 		.4byte	0x8fb
 1439 070e 19070000 		.4byte	0x719
 1440 0712 19       		.uleb128 0x19
 1441 0713 01       		.uleb128 0x1
 1442 0714 50       		.byte	0x50
 1443 0715 02       		.uleb128 0x2
 1444 0716 75       		.byte	0x75
 1445 0717 00       		.sleb128 0
 1446 0718 00       		.byte	0
 1447 0719 25       		.uleb128 0x25
 1448 071a 50000000 		.4byte	.LVL32
 1449 071e 06090000 		.4byte	0x906
 1450 0722 2D070000 		.4byte	0x72d
 1451 0726 19       		.uleb128 0x19
 1452 0727 01       		.uleb128 0x1
 1453 0728 50       		.byte	0x50
 1454 0729 02       		.uleb128 0x2
 1455 072a 74       		.byte	0x74
 1456 072b 00       		.sleb128 0
 1457 072c 00       		.byte	0
 1458 072d 25       		.uleb128 0x25
 1459 072e 56000000 		.4byte	.LVL33
 1460 0732 11090000 		.4byte	0x911
 1461 0736 41070000 		.4byte	0x741
 1462 073a 19       		.uleb128 0x19
 1463 073b 01       		.uleb128 0x1
 1464 073c 50       		.byte	0x50
 1465 073d 02       		.uleb128 0x2
 1466 073e 75       		.byte	0x75
 1467 073f 00       		.sleb128 0
 1468 0740 00       		.byte	0
 1469 0741 18       		.uleb128 0x18
 1470 0742 5C000000 		.4byte	.LVL34
 1471 0746 1C090000 		.4byte	0x91c
 1472 074a 19       		.uleb128 0x19
 1473 074b 01       		.uleb128 0x1
 1474 074c 50       		.byte	0x50
 1475 074d 02       		.uleb128 0x2
 1476 074e 74       		.byte	0x74
 1477 074f 00       		.sleb128 0
 1478 0750 00       		.byte	0
 1479 0751 00       		.byte	0
 1480 0752 17       		.uleb128 0x17
 1481 0753 84040000 		.4byte	.LASF82
 1482 0757 01       		.byte	0x1
 1483 0758 E4       		.byte	0xe4
 1484 0759 00000000 		.4byte	.LFB73
 1485 075d 14000000 		.4byte	.LFE73-.LFB73
 1486 0761 01       		.uleb128 0x1
 1487 0762 9C       		.byte	0x9c
 1488 0763 80070000 		.4byte	0x780
 1489 0767 20       		.uleb128 0x20
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 63


 1490 0768 6D736700 		.ascii	"msg\000"
 1491 076c 01       		.byte	0x1
 1492 076d E4       		.byte	0xe4
 1493 076e 80070000 		.4byte	0x780
 1494 0772 E7000000 		.4byte	.LLST8
 1495 0776 1E       		.uleb128 0x1e
 1496 0777 0C000000 		.4byte	.LVL38
 1497 077b 27090000 		.4byte	0x927
 1498 077f 00       		.byte	0
 1499 0780 21       		.uleb128 0x21
 1500 0781 04       		.byte	0x4
 1501 0782 C3000000 		.4byte	0xc3
 1502 0786 17       		.uleb128 0x17
 1503 0787 C2020000 		.4byte	.LASF83
 1504 078b 01       		.byte	0x1
 1505 078c ED       		.byte	0xed
 1506 078d 00000000 		.4byte	.LFB74
 1507 0791 0E000000 		.4byte	.LFE74-.LFB74
 1508 0795 01       		.uleb128 0x1
 1509 0796 9C       		.byte	0x9c
 1510 0797 B4070000 		.4byte	0x7b4
 1511 079b 1E       		.uleb128 0x1e
 1512 079c 06000000 		.4byte	.LVL39
 1513 07a0 32090000 		.4byte	0x932
 1514 07a4 18       		.uleb128 0x18
 1515 07a5 0C000000 		.4byte	.LVL40
 1516 07a9 3D090000 		.4byte	0x93d
 1517 07ad 19       		.uleb128 0x19
 1518 07ae 01       		.uleb128 0x1
 1519 07af 50       		.byte	0x50
 1520 07b0 01       		.uleb128 0x1
 1521 07b1 31       		.byte	0x31
 1522 07b2 00       		.byte	0
 1523 07b3 00       		.byte	0
 1524 07b4 17       		.uleb128 0x17
 1525 07b5 5E020000 		.4byte	.LASF84
 1526 07b9 01       		.byte	0x1
 1527 07ba F6       		.byte	0xf6
 1528 07bb 00000000 		.4byte	.LFB75
 1529 07bf 0C000000 		.4byte	.LFE75-.LFB75
 1530 07c3 01       		.uleb128 0x1
 1531 07c4 9C       		.byte	0x9c
 1532 07c5 DE070000 		.4byte	0x7de
 1533 07c9 18       		.uleb128 0x18
 1534 07ca 0A000000 		.4byte	.LVL41
 1535 07ce 48090000 		.4byte	0x948
 1536 07d2 19       		.uleb128 0x19
 1537 07d3 01       		.uleb128 0x1
 1538 07d4 50       		.byte	0x50
 1539 07d5 01       		.uleb128 0x1
 1540 07d6 31       		.byte	0x31
 1541 07d7 19       		.uleb128 0x19
 1542 07d8 01       		.uleb128 0x1
 1543 07d9 51       		.byte	0x51
 1544 07da 01       		.uleb128 0x1
 1545 07db 30       		.byte	0x30
 1546 07dc 00       		.byte	0
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 64


 1547 07dd 00       		.byte	0
 1548 07de 26       		.uleb128 0x26
 1549 07df 00000000 		.4byte	.LASF85
 1550 07e3 01       		.byte	0x1
 1551 07e4 15       		.byte	0x15
 1552 07e5 EF070000 		.4byte	0x7ef
 1553 07e9 05       		.uleb128 0x5
 1554 07ea 03       		.byte	0x3
 1555 07eb 00000000 		.4byte	Out_MPG_Cnt
 1556 07ef 06       		.uleb128 0x6
 1557 07f0 DB000000 		.4byte	0xdb
 1558 07f4 27       		.uleb128 0x27
 1559 07f5 5D000000 		.4byte	.LASF86
 1560 07f9 07       		.byte	0x7
 1561 07fa D402     		.2byte	0x2d4
 1562 07fc 20010000 		.4byte	0x120
 1563 0800 27       		.uleb128 0x27
 1564 0801 24030000 		.4byte	.LASF87
 1565 0805 07       		.byte	0x7
 1566 0806 D502     		.2byte	0x2d5
 1567 0808 20010000 		.4byte	0x120
 1568 080c 27       		.uleb128 0x27
 1569 080d C3030000 		.4byte	.LASF88
 1570 0811 02       		.byte	0x2
 1571 0812 1207     		.2byte	0x712
 1572 0814 18080000 		.4byte	0x818
 1573 0818 06       		.uleb128 0x6
 1574 0819 AD000000 		.4byte	0xad
 1575 081d 28       		.uleb128 0x28
 1576 081e 2F050000 		.4byte	.LASF89
 1577 0822 01       		.byte	0x1
 1578 0823 2D       		.byte	0x2d
 1579 0824 25010000 		.4byte	0x125
 1580 0828 05       		.uleb128 0x5
 1581 0829 03       		.byte	0x3
 1582 082a 00000000 		.4byte	MS_Time
 1583 082e 0D       		.uleb128 0xd
 1584 082f 97000000 		.4byte	0x97
 1585 0833 3E080000 		.4byte	0x83e
 1586 0837 0E       		.uleb128 0xe
 1587 0838 31010000 		.4byte	0x131
 1588 083c 3F       		.byte	0x3f
 1589 083d 00       		.byte	0
 1590 083e 28       		.uleb128 0x28
 1591 083f 1C000000 		.4byte	.LASF90
 1592 0843 01       		.byte	0x1
 1593 0844 3D       		.byte	0x3d
 1594 0845 2E080000 		.4byte	0x82e
 1595 0849 05       		.uleb128 0x5
 1596 084a 03       		.byte	0x3
 1597 084b 00000000 		.4byte	usb_buff
 1598 084f 28       		.uleb128 0x28
 1599 0850 E9000000 		.4byte	.LASF91
 1600 0854 01       		.byte	0x1
 1601 0855 3E       		.byte	0x3e
 1602 0856 A2000000 		.4byte	0xa2
 1603 085a 05       		.uleb128 0x5
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 65


 1604 085b 03       		.byte	0x3
 1605 085c 00000000 		.4byte	usb_buff_cnt
 1606 0860 0D       		.uleb128 0xd
 1607 0861 0D010000 		.4byte	0x10d
 1608 0865 70080000 		.4byte	0x870
 1609 0869 0E       		.uleb128 0xe
 1610 086a 31010000 		.4byte	0x131
 1611 086e 3F       		.byte	0x3f
 1612 086f 00       		.byte	0
 1613 0870 29       		.uleb128 0x29
 1614 0871 6D736700 		.ascii	"msg\000"
 1615 0875 01       		.byte	0x1
 1616 0876 40       		.byte	0x40
 1617 0877 60080000 		.4byte	0x860
 1618 087b 05       		.uleb128 0x5
 1619 087c 03       		.byte	0x3
 1620 087d 00000000 		.4byte	msg
 1621 0881 2A       		.uleb128 0x2a
 1622 0882 C5000000 		.4byte	.LASF92
 1623 0886 C5000000 		.4byte	.LASF92
 1624 088a 07       		.byte	0x7
 1625 088b 2A01     		.2byte	0x12a
 1626 088d 2B       		.uleb128 0x2b
 1627 088e FB010000 		.4byte	.LASF93
 1628 0892 FB010000 		.4byte	.LASF93
 1629 0896 08       		.byte	0x8
 1630 0897 22       		.byte	0x22
 1631 0898 2B       		.uleb128 0x2b
 1632 0899 33040000 		.4byte	.LASF94
 1633 089d 33040000 		.4byte	.LASF94
 1634 08a1 08       		.byte	0x8
 1635 08a2 29       		.byte	0x29
 1636 08a3 2B       		.uleb128 0x2b
 1637 08a4 6C020000 		.4byte	.LASF95
 1638 08a8 6C020000 		.4byte	.LASF95
 1639 08ac 08       		.byte	0x8
 1640 08ad 2B       		.byte	0x2b
 1641 08ae 2B       		.uleb128 0x2b
 1642 08af 90040000 		.4byte	.LASF96
 1643 08b3 90040000 		.4byte	.LASF96
 1644 08b7 08       		.byte	0x8
 1645 08b8 28       		.byte	0x28
 1646 08b9 2B       		.uleb128 0x2b
 1647 08ba 7E000000 		.4byte	.LASF97
 1648 08be 7E000000 		.4byte	.LASF97
 1649 08c2 08       		.byte	0x8
 1650 08c3 25       		.byte	0x25
 1651 08c4 2B       		.uleb128 0x2b
 1652 08c5 1C040000 		.4byte	.LASF98
 1653 08c9 1C040000 		.4byte	.LASF98
 1654 08cd 08       		.byte	0x8
 1655 08ce 24       		.byte	0x24
 1656 08cf 2B       		.uleb128 0x2b
 1657 08d0 D0030000 		.4byte	.LASF99
 1658 08d4 D0030000 		.4byte	.LASF99
 1659 08d8 09       		.byte	0x9
 1660 08d9 84       		.byte	0x84
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 66


 1661 08da 2B       		.uleb128 0x2b
 1662 08db 47040000 		.4byte	.LASF100
 1663 08df 47040000 		.4byte	.LASF100
 1664 08e3 0A       		.byte	0xa
 1665 08e4 54       		.byte	0x54
 1666 08e5 2B       		.uleb128 0x2b
 1667 08e6 AB040000 		.4byte	.LASF101
 1668 08ea AB040000 		.4byte	.LASF101
 1669 08ee 0A       		.byte	0xa
 1670 08ef 75       		.byte	0x75
 1671 08f0 2B       		.uleb128 0x2b
 1672 08f1 B2000000 		.4byte	.LASF102
 1673 08f5 B2000000 		.4byte	.LASF102
 1674 08f9 0A       		.byte	0xa
 1675 08fa 8F       		.byte	0x8f
 1676 08fb 2B       		.uleb128 0x2b
 1677 08fc 65050000 		.4byte	.LASF103
 1678 0900 65050000 		.4byte	.LASF103
 1679 0904 0B       		.byte	0xb
 1680 0905 18       		.byte	0x18
 1681 0906 2B       		.uleb128 0x2b
 1682 0907 32020000 		.4byte	.LASF104
 1683 090b 32020000 		.4byte	.LASF104
 1684 090f 0C       		.byte	0xc
 1685 0910 18       		.byte	0x18
 1686 0911 2B       		.uleb128 0x2b
 1687 0912 1B050000 		.4byte	.LASF105
 1688 0916 1B050000 		.4byte	.LASF105
 1689 091a 0D       		.byte	0xd
 1690 091b 18       		.byte	0x18
 1691 091c 2B       		.uleb128 0x2b
 1692 091d 64030000 		.4byte	.LASF106
 1693 0921 64030000 		.4byte	.LASF106
 1694 0925 0E       		.byte	0xe
 1695 0926 18       		.byte	0x18
 1696 0927 2B       		.uleb128 0x2b
 1697 0928 0B030000 		.4byte	.LASF107
 1698 092c 0B030000 		.4byte	.LASF107
 1699 0930 0A       		.byte	0xa
 1700 0931 88       		.byte	0x88
 1701 0932 2B       		.uleb128 0x2b
 1702 0933 FF000000 		.4byte	.LASF108
 1703 0937 FF000000 		.4byte	.LASF108
 1704 093b 0F       		.byte	0xf
 1705 093c 22       		.byte	0x22
 1706 093d 2B       		.uleb128 0x2b
 1707 093e 4B020000 		.4byte	.LASF109
 1708 0942 4B020000 		.4byte	.LASF109
 1709 0946 10       		.byte	0x10
 1710 0947 26       		.byte	0x26
 1711 0948 2B       		.uleb128 0x2b
 1712 0949 FB020000 		.4byte	.LASF110
 1713 094d FB020000 		.4byte	.LASF110
 1714 0951 09       		.byte	0x9
 1715 0952 72       		.byte	0x72
 1716 0953 00       		.byte	0
 1717              		.section	.debug_abbrev,"",%progbits
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 67


 1718              	.Ldebug_abbrev0:
 1719 0000 01       		.uleb128 0x1
 1720 0001 11       		.uleb128 0x11
 1721 0002 01       		.byte	0x1
 1722 0003 25       		.uleb128 0x25
 1723 0004 0E       		.uleb128 0xe
 1724 0005 13       		.uleb128 0x13
 1725 0006 0B       		.uleb128 0xb
 1726 0007 03       		.uleb128 0x3
 1727 0008 0E       		.uleb128 0xe
 1728 0009 1B       		.uleb128 0x1b
 1729 000a 0E       		.uleb128 0xe
 1730 000b 55       		.uleb128 0x55
 1731 000c 17       		.uleb128 0x17
 1732 000d 11       		.uleb128 0x11
 1733 000e 01       		.uleb128 0x1
 1734 000f 10       		.uleb128 0x10
 1735 0010 17       		.uleb128 0x17
 1736 0011 00       		.byte	0
 1737 0012 00       		.byte	0
 1738 0013 02       		.uleb128 0x2
 1739 0014 24       		.uleb128 0x24
 1740 0015 00       		.byte	0
 1741 0016 0B       		.uleb128 0xb
 1742 0017 0B       		.uleb128 0xb
 1743 0018 3E       		.uleb128 0x3e
 1744 0019 0B       		.uleb128 0xb
 1745 001a 03       		.uleb128 0x3
 1746 001b 0E       		.uleb128 0xe
 1747 001c 00       		.byte	0
 1748 001d 00       		.byte	0
 1749 001e 03       		.uleb128 0x3
 1750 001f 16       		.uleb128 0x16
 1751 0020 00       		.byte	0
 1752 0021 03       		.uleb128 0x3
 1753 0022 0E       		.uleb128 0xe
 1754 0023 3A       		.uleb128 0x3a
 1755 0024 0B       		.uleb128 0xb
 1756 0025 3B       		.uleb128 0x3b
 1757 0026 0B       		.uleb128 0xb
 1758 0027 49       		.uleb128 0x49
 1759 0028 13       		.uleb128 0x13
 1760 0029 00       		.byte	0
 1761 002a 00       		.byte	0
 1762 002b 04       		.uleb128 0x4
 1763 002c 24       		.uleb128 0x24
 1764 002d 00       		.byte	0
 1765 002e 0B       		.uleb128 0xb
 1766 002f 0B       		.uleb128 0xb
 1767 0030 3E       		.uleb128 0x3e
 1768 0031 0B       		.uleb128 0xb
 1769 0032 03       		.uleb128 0x3
 1770 0033 08       		.uleb128 0x8
 1771 0034 00       		.byte	0
 1772 0035 00       		.byte	0
 1773 0036 05       		.uleb128 0x5
 1774 0037 16       		.uleb128 0x16
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 68


 1775 0038 00       		.byte	0
 1776 0039 03       		.uleb128 0x3
 1777 003a 0E       		.uleb128 0xe
 1778 003b 3A       		.uleb128 0x3a
 1779 003c 0B       		.uleb128 0xb
 1780 003d 3B       		.uleb128 0x3b
 1781 003e 05       		.uleb128 0x5
 1782 003f 49       		.uleb128 0x49
 1783 0040 13       		.uleb128 0x13
 1784 0041 00       		.byte	0
 1785 0042 00       		.byte	0
 1786 0043 06       		.uleb128 0x6
 1787 0044 35       		.uleb128 0x35
 1788 0045 00       		.byte	0
 1789 0046 49       		.uleb128 0x49
 1790 0047 13       		.uleb128 0x13
 1791 0048 00       		.byte	0
 1792 0049 00       		.byte	0
 1793 004a 07       		.uleb128 0x7
 1794 004b 04       		.uleb128 0x4
 1795 004c 01       		.byte	0x1
 1796 004d 03       		.uleb128 0x3
 1797 004e 0E       		.uleb128 0xe
 1798 004f 0B       		.uleb128 0xb
 1799 0050 0B       		.uleb128 0xb
 1800 0051 49       		.uleb128 0x49
 1801 0052 13       		.uleb128 0x13
 1802 0053 3A       		.uleb128 0x3a
 1803 0054 0B       		.uleb128 0xb
 1804 0055 3B       		.uleb128 0x3b
 1805 0056 0B       		.uleb128 0xb
 1806 0057 01       		.uleb128 0x1
 1807 0058 13       		.uleb128 0x13
 1808 0059 00       		.byte	0
 1809 005a 00       		.byte	0
 1810 005b 08       		.uleb128 0x8
 1811 005c 28       		.uleb128 0x28
 1812 005d 00       		.byte	0
 1813 005e 03       		.uleb128 0x3
 1814 005f 0E       		.uleb128 0xe
 1815 0060 1C       		.uleb128 0x1c
 1816 0061 0D       		.uleb128 0xd
 1817 0062 00       		.byte	0
 1818 0063 00       		.byte	0
 1819 0064 09       		.uleb128 0x9
 1820 0065 13       		.uleb128 0x13
 1821 0066 01       		.byte	0x1
 1822 0067 0B       		.uleb128 0xb
 1823 0068 05       		.uleb128 0x5
 1824 0069 3A       		.uleb128 0x3a
 1825 006a 0B       		.uleb128 0xb
 1826 006b 3B       		.uleb128 0x3b
 1827 006c 05       		.uleb128 0x5
 1828 006d 01       		.uleb128 0x1
 1829 006e 13       		.uleb128 0x13
 1830 006f 00       		.byte	0
 1831 0070 00       		.byte	0
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 69


 1832 0071 0A       		.uleb128 0xa
 1833 0072 0D       		.uleb128 0xd
 1834 0073 00       		.byte	0
 1835 0074 03       		.uleb128 0x3
 1836 0075 0E       		.uleb128 0xe
 1837 0076 3A       		.uleb128 0x3a
 1838 0077 0B       		.uleb128 0xb
 1839 0078 3B       		.uleb128 0x3b
 1840 0079 05       		.uleb128 0x5
 1841 007a 49       		.uleb128 0x49
 1842 007b 13       		.uleb128 0x13
 1843 007c 38       		.uleb128 0x38
 1844 007d 0B       		.uleb128 0xb
 1845 007e 00       		.byte	0
 1846 007f 00       		.byte	0
 1847 0080 0B       		.uleb128 0xb
 1848 0081 0D       		.uleb128 0xd
 1849 0082 00       		.byte	0
 1850 0083 03       		.uleb128 0x3
 1851 0084 0E       		.uleb128 0xe
 1852 0085 3A       		.uleb128 0x3a
 1853 0086 0B       		.uleb128 0xb
 1854 0087 3B       		.uleb128 0x3b
 1855 0088 05       		.uleb128 0x5
 1856 0089 49       		.uleb128 0x49
 1857 008a 13       		.uleb128 0x13
 1858 008b 38       		.uleb128 0x38
 1859 008c 05       		.uleb128 0x5
 1860 008d 00       		.byte	0
 1861 008e 00       		.byte	0
 1862 008f 0C       		.uleb128 0xc
 1863 0090 0D       		.uleb128 0xd
 1864 0091 00       		.byte	0
 1865 0092 03       		.uleb128 0x3
 1866 0093 08       		.uleb128 0x8
 1867 0094 3A       		.uleb128 0x3a
 1868 0095 0B       		.uleb128 0xb
 1869 0096 3B       		.uleb128 0x3b
 1870 0097 05       		.uleb128 0x5
 1871 0098 49       		.uleb128 0x49
 1872 0099 13       		.uleb128 0x13
 1873 009a 38       		.uleb128 0x38
 1874 009b 05       		.uleb128 0x5
 1875 009c 00       		.byte	0
 1876 009d 00       		.byte	0
 1877 009e 0D       		.uleb128 0xd
 1878 009f 01       		.uleb128 0x1
 1879 00a0 01       		.byte	0x1
 1880 00a1 49       		.uleb128 0x49
 1881 00a2 13       		.uleb128 0x13
 1882 00a3 01       		.uleb128 0x1
 1883 00a4 13       		.uleb128 0x13
 1884 00a5 00       		.byte	0
 1885 00a6 00       		.byte	0
 1886 00a7 0E       		.uleb128 0xe
 1887 00a8 21       		.uleb128 0x21
 1888 00a9 00       		.byte	0
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 70


 1889 00aa 49       		.uleb128 0x49
 1890 00ab 13       		.uleb128 0x13
 1891 00ac 2F       		.uleb128 0x2f
 1892 00ad 0B       		.uleb128 0xb
 1893 00ae 00       		.byte	0
 1894 00af 00       		.byte	0
 1895 00b0 0F       		.uleb128 0xf
 1896 00b1 21       		.uleb128 0x21
 1897 00b2 00       		.byte	0
 1898 00b3 49       		.uleb128 0x49
 1899 00b4 13       		.uleb128 0x13
 1900 00b5 2F       		.uleb128 0x2f
 1901 00b6 05       		.uleb128 0x5
 1902 00b7 00       		.byte	0
 1903 00b8 00       		.byte	0
 1904 00b9 10       		.uleb128 0x10
 1905 00ba 13       		.uleb128 0x13
 1906 00bb 01       		.byte	0x1
 1907 00bc 0B       		.uleb128 0xb
 1908 00bd 0B       		.uleb128 0xb
 1909 00be 3A       		.uleb128 0x3a
 1910 00bf 0B       		.uleb128 0xb
 1911 00c0 3B       		.uleb128 0x3b
 1912 00c1 05       		.uleb128 0x5
 1913 00c2 01       		.uleb128 0x1
 1914 00c3 13       		.uleb128 0x13
 1915 00c4 00       		.byte	0
 1916 00c5 00       		.byte	0
 1917 00c6 11       		.uleb128 0x11
 1918 00c7 0D       		.uleb128 0xd
 1919 00c8 00       		.byte	0
 1920 00c9 03       		.uleb128 0x3
 1921 00ca 08       		.uleb128 0x8
 1922 00cb 3A       		.uleb128 0x3a
 1923 00cc 0B       		.uleb128 0xb
 1924 00cd 3B       		.uleb128 0x3b
 1925 00ce 05       		.uleb128 0x5
 1926 00cf 49       		.uleb128 0x49
 1927 00d0 13       		.uleb128 0x13
 1928 00d1 38       		.uleb128 0x38
 1929 00d2 0B       		.uleb128 0xb
 1930 00d3 00       		.byte	0
 1931 00d4 00       		.byte	0
 1932 00d5 12       		.uleb128 0x12
 1933 00d6 26       		.uleb128 0x26
 1934 00d7 00       		.byte	0
 1935 00d8 49       		.uleb128 0x49
 1936 00d9 13       		.uleb128 0x13
 1937 00da 00       		.byte	0
 1938 00db 00       		.byte	0
 1939 00dc 13       		.uleb128 0x13
 1940 00dd 2E       		.uleb128 0x2e
 1941 00de 01       		.byte	0x1
 1942 00df 03       		.uleb128 0x3
 1943 00e0 0E       		.uleb128 0xe
 1944 00e1 3A       		.uleb128 0x3a
 1945 00e2 0B       		.uleb128 0xb
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 71


 1946 00e3 3B       		.uleb128 0x3b
 1947 00e4 05       		.uleb128 0x5
 1948 00e5 27       		.uleb128 0x27
 1949 00e6 19       		.uleb128 0x19
 1950 00e7 20       		.uleb128 0x20
 1951 00e8 0B       		.uleb128 0xb
 1952 00e9 01       		.uleb128 0x1
 1953 00ea 13       		.uleb128 0x13
 1954 00eb 00       		.byte	0
 1955 00ec 00       		.byte	0
 1956 00ed 14       		.uleb128 0x14
 1957 00ee 05       		.uleb128 0x5
 1958 00ef 00       		.byte	0
 1959 00f0 03       		.uleb128 0x3
 1960 00f1 0E       		.uleb128 0xe
 1961 00f2 3A       		.uleb128 0x3a
 1962 00f3 0B       		.uleb128 0xb
 1963 00f4 3B       		.uleb128 0x3b
 1964 00f5 05       		.uleb128 0x5
 1965 00f6 49       		.uleb128 0x49
 1966 00f7 13       		.uleb128 0x13
 1967 00f8 00       		.byte	0
 1968 00f9 00       		.byte	0
 1969 00fa 15       		.uleb128 0x15
 1970 00fb 2E       		.uleb128 0x2e
 1971 00fc 01       		.byte	0x1
 1972 00fd 03       		.uleb128 0x3
 1973 00fe 0E       		.uleb128 0xe
 1974 00ff 3A       		.uleb128 0x3a
 1975 0100 0B       		.uleb128 0xb
 1976 0101 3B       		.uleb128 0x3b
 1977 0102 05       		.uleb128 0x5
 1978 0103 27       		.uleb128 0x27
 1979 0104 19       		.uleb128 0x19
 1980 0105 49       		.uleb128 0x49
 1981 0106 13       		.uleb128 0x13
 1982 0107 20       		.uleb128 0x20
 1983 0108 0B       		.uleb128 0xb
 1984 0109 01       		.uleb128 0x1
 1985 010a 13       		.uleb128 0x13
 1986 010b 00       		.byte	0
 1987 010c 00       		.byte	0
 1988 010d 16       		.uleb128 0x16
 1989 010e 2E       		.uleb128 0x2e
 1990 010f 00       		.byte	0
 1991 0110 3F       		.uleb128 0x3f
 1992 0111 19       		.uleb128 0x19
 1993 0112 03       		.uleb128 0x3
 1994 0113 0E       		.uleb128 0xe
 1995 0114 3A       		.uleb128 0x3a
 1996 0115 0B       		.uleb128 0xb
 1997 0116 3B       		.uleb128 0x3b
 1998 0117 0B       		.uleb128 0xb
 1999 0118 27       		.uleb128 0x27
 2000 0119 19       		.uleb128 0x19
 2001 011a 11       		.uleb128 0x11
 2002 011b 01       		.uleb128 0x1
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 72


 2003 011c 12       		.uleb128 0x12
 2004 011d 06       		.uleb128 0x6
 2005 011e 40       		.uleb128 0x40
 2006 011f 18       		.uleb128 0x18
 2007 0120 9742     		.uleb128 0x2117
 2008 0122 19       		.uleb128 0x19
 2009 0123 00       		.byte	0
 2010 0124 00       		.byte	0
 2011 0125 17       		.uleb128 0x17
 2012 0126 2E       		.uleb128 0x2e
 2013 0127 01       		.byte	0x1
 2014 0128 3F       		.uleb128 0x3f
 2015 0129 19       		.uleb128 0x19
 2016 012a 03       		.uleb128 0x3
 2017 012b 0E       		.uleb128 0xe
 2018 012c 3A       		.uleb128 0x3a
 2019 012d 0B       		.uleb128 0xb
 2020 012e 3B       		.uleb128 0x3b
 2021 012f 0B       		.uleb128 0xb
 2022 0130 27       		.uleb128 0x27
 2023 0131 19       		.uleb128 0x19
 2024 0132 11       		.uleb128 0x11
 2025 0133 01       		.uleb128 0x1
 2026 0134 12       		.uleb128 0x12
 2027 0135 06       		.uleb128 0x6
 2028 0136 40       		.uleb128 0x40
 2029 0137 18       		.uleb128 0x18
 2030 0138 9742     		.uleb128 0x2117
 2031 013a 19       		.uleb128 0x19
 2032 013b 01       		.uleb128 0x1
 2033 013c 13       		.uleb128 0x13
 2034 013d 00       		.byte	0
 2035 013e 00       		.byte	0
 2036 013f 18       		.uleb128 0x18
 2037 0140 898201   		.uleb128 0x4109
 2038 0143 01       		.byte	0x1
 2039 0144 11       		.uleb128 0x11
 2040 0145 01       		.uleb128 0x1
 2041 0146 31       		.uleb128 0x31
 2042 0147 13       		.uleb128 0x13
 2043 0148 00       		.byte	0
 2044 0149 00       		.byte	0
 2045 014a 19       		.uleb128 0x19
 2046 014b 8A8201   		.uleb128 0x410a
 2047 014e 00       		.byte	0
 2048 014f 02       		.uleb128 0x2
 2049 0150 18       		.uleb128 0x18
 2050 0151 9142     		.uleb128 0x2111
 2051 0153 18       		.uleb128 0x18
 2052 0154 00       		.byte	0
 2053 0155 00       		.byte	0
 2054 0156 1A       		.uleb128 0x1a
 2055 0157 2E       		.uleb128 0x2e
 2056 0158 01       		.byte	0x1
 2057 0159 3F       		.uleb128 0x3f
 2058 015a 19       		.uleb128 0x19
 2059 015b 03       		.uleb128 0x3
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 73


 2060 015c 0E       		.uleb128 0xe
 2061 015d 3A       		.uleb128 0x3a
 2062 015e 0B       		.uleb128 0xb
 2063 015f 3B       		.uleb128 0x3b
 2064 0160 0B       		.uleb128 0xb
 2065 0161 27       		.uleb128 0x27
 2066 0162 19       		.uleb128 0x19
 2067 0163 49       		.uleb128 0x49
 2068 0164 13       		.uleb128 0x13
 2069 0165 11       		.uleb128 0x11
 2070 0166 01       		.uleb128 0x1
 2071 0167 12       		.uleb128 0x12
 2072 0168 06       		.uleb128 0x6
 2073 0169 40       		.uleb128 0x40
 2074 016a 18       		.uleb128 0x18
 2075 016b 9742     		.uleb128 0x2117
 2076 016d 19       		.uleb128 0x19
 2077 016e 01       		.uleb128 0x1
 2078 016f 13       		.uleb128 0x13
 2079 0170 00       		.byte	0
 2080 0171 00       		.byte	0
 2081 0172 1B       		.uleb128 0x1b
 2082 0173 0B       		.uleb128 0xb
 2083 0174 01       		.byte	0x1
 2084 0175 11       		.uleb128 0x11
 2085 0176 01       		.uleb128 0x1
 2086 0177 12       		.uleb128 0x12
 2087 0178 06       		.uleb128 0x6
 2088 0179 01       		.uleb128 0x1
 2089 017a 13       		.uleb128 0x13
 2090 017b 00       		.byte	0
 2091 017c 00       		.byte	0
 2092 017d 1C       		.uleb128 0x1c
 2093 017e 34       		.uleb128 0x34
 2094 017f 00       		.byte	0
 2095 0180 03       		.uleb128 0x3
 2096 0181 08       		.uleb128 0x8
 2097 0182 3A       		.uleb128 0x3a
 2098 0183 0B       		.uleb128 0xb
 2099 0184 3B       		.uleb128 0x3b
 2100 0185 0B       		.uleb128 0xb
 2101 0186 49       		.uleb128 0x49
 2102 0187 13       		.uleb128 0x13
 2103 0188 02       		.uleb128 0x2
 2104 0189 17       		.uleb128 0x17
 2105 018a 00       		.byte	0
 2106 018b 00       		.byte	0
 2107 018c 1D       		.uleb128 0x1d
 2108 018d 34       		.uleb128 0x34
 2109 018e 00       		.byte	0
 2110 018f 03       		.uleb128 0x3
 2111 0190 0E       		.uleb128 0xe
 2112 0191 3A       		.uleb128 0x3a
 2113 0192 0B       		.uleb128 0xb
 2114 0193 3B       		.uleb128 0x3b
 2115 0194 0B       		.uleb128 0xb
 2116 0195 49       		.uleb128 0x49
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 74


 2117 0196 13       		.uleb128 0x13
 2118 0197 02       		.uleb128 0x2
 2119 0198 17       		.uleb128 0x17
 2120 0199 00       		.byte	0
 2121 019a 00       		.byte	0
 2122 019b 1E       		.uleb128 0x1e
 2123 019c 898201   		.uleb128 0x4109
 2124 019f 00       		.byte	0
 2125 01a0 11       		.uleb128 0x11
 2126 01a1 01       		.uleb128 0x1
 2127 01a2 31       		.uleb128 0x31
 2128 01a3 13       		.uleb128 0x13
 2129 01a4 00       		.byte	0
 2130 01a5 00       		.byte	0
 2131 01a6 1F       		.uleb128 0x1f
 2132 01a7 2E       		.uleb128 0x2e
 2133 01a8 00       		.byte	0
 2134 01a9 3F       		.uleb128 0x3f
 2135 01aa 19       		.uleb128 0x19
 2136 01ab 03       		.uleb128 0x3
 2137 01ac 0E       		.uleb128 0xe
 2138 01ad 3A       		.uleb128 0x3a
 2139 01ae 0B       		.uleb128 0xb
 2140 01af 3B       		.uleb128 0x3b
 2141 01b0 0B       		.uleb128 0xb
 2142 01b1 27       		.uleb128 0x27
 2143 01b2 19       		.uleb128 0x19
 2144 01b3 49       		.uleb128 0x49
 2145 01b4 13       		.uleb128 0x13
 2146 01b5 11       		.uleb128 0x11
 2147 01b6 01       		.uleb128 0x1
 2148 01b7 12       		.uleb128 0x12
 2149 01b8 06       		.uleb128 0x6
 2150 01b9 40       		.uleb128 0x40
 2151 01ba 18       		.uleb128 0x18
 2152 01bb 9742     		.uleb128 0x2117
 2153 01bd 19       		.uleb128 0x19
 2154 01be 00       		.byte	0
 2155 01bf 00       		.byte	0
 2156 01c0 20       		.uleb128 0x20
 2157 01c1 05       		.uleb128 0x5
 2158 01c2 00       		.byte	0
 2159 01c3 03       		.uleb128 0x3
 2160 01c4 08       		.uleb128 0x8
 2161 01c5 3A       		.uleb128 0x3a
 2162 01c6 0B       		.uleb128 0xb
 2163 01c7 3B       		.uleb128 0x3b
 2164 01c8 0B       		.uleb128 0xb
 2165 01c9 49       		.uleb128 0x49
 2166 01ca 13       		.uleb128 0x13
 2167 01cb 02       		.uleb128 0x2
 2168 01cc 17       		.uleb128 0x17
 2169 01cd 00       		.byte	0
 2170 01ce 00       		.byte	0
 2171 01cf 21       		.uleb128 0x21
 2172 01d0 0F       		.uleb128 0xf
 2173 01d1 00       		.byte	0
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 75


 2174 01d2 0B       		.uleb128 0xb
 2175 01d3 0B       		.uleb128 0xb
 2176 01d4 49       		.uleb128 0x49
 2177 01d5 13       		.uleb128 0x13
 2178 01d6 00       		.byte	0
 2179 01d7 00       		.byte	0
 2180 01d8 22       		.uleb128 0x22
 2181 01d9 1D       		.uleb128 0x1d
 2182 01da 01       		.byte	0x1
 2183 01db 31       		.uleb128 0x31
 2184 01dc 13       		.uleb128 0x13
 2185 01dd 11       		.uleb128 0x11
 2186 01de 01       		.uleb128 0x1
 2187 01df 12       		.uleb128 0x12
 2188 01e0 06       		.uleb128 0x6
 2189 01e1 58       		.uleb128 0x58
 2190 01e2 0B       		.uleb128 0xb
 2191 01e3 59       		.uleb128 0x59
 2192 01e4 0B       		.uleb128 0xb
 2193 01e5 01       		.uleb128 0x1
 2194 01e6 13       		.uleb128 0x13
 2195 01e7 00       		.byte	0
 2196 01e8 00       		.byte	0
 2197 01e9 23       		.uleb128 0x23
 2198 01ea 05       		.uleb128 0x5
 2199 01eb 00       		.byte	0
 2200 01ec 31       		.uleb128 0x31
 2201 01ed 13       		.uleb128 0x13
 2202 01ee 02       		.uleb128 0x2
 2203 01ef 17       		.uleb128 0x17
 2204 01f0 00       		.byte	0
 2205 01f1 00       		.byte	0
 2206 01f2 24       		.uleb128 0x24
 2207 01f3 1D       		.uleb128 0x1d
 2208 01f4 01       		.byte	0x1
 2209 01f5 31       		.uleb128 0x31
 2210 01f6 13       		.uleb128 0x13
 2211 01f7 11       		.uleb128 0x11
 2212 01f8 01       		.uleb128 0x1
 2213 01f9 12       		.uleb128 0x12
 2214 01fa 06       		.uleb128 0x6
 2215 01fb 58       		.uleb128 0x58
 2216 01fc 0B       		.uleb128 0xb
 2217 01fd 59       		.uleb128 0x59
 2218 01fe 05       		.uleb128 0x5
 2219 01ff 00       		.byte	0
 2220 0200 00       		.byte	0
 2221 0201 25       		.uleb128 0x25
 2222 0202 898201   		.uleb128 0x4109
 2223 0205 01       		.byte	0x1
 2224 0206 11       		.uleb128 0x11
 2225 0207 01       		.uleb128 0x1
 2226 0208 31       		.uleb128 0x31
 2227 0209 13       		.uleb128 0x13
 2228 020a 01       		.uleb128 0x1
 2229 020b 13       		.uleb128 0x13
 2230 020c 00       		.byte	0
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 76


 2231 020d 00       		.byte	0
 2232 020e 26       		.uleb128 0x26
 2233 020f 34       		.uleb128 0x34
 2234 0210 00       		.byte	0
 2235 0211 03       		.uleb128 0x3
 2236 0212 0E       		.uleb128 0xe
 2237 0213 3A       		.uleb128 0x3a
 2238 0214 0B       		.uleb128 0xb
 2239 0215 3B       		.uleb128 0x3b
 2240 0216 0B       		.uleb128 0xb
 2241 0217 49       		.uleb128 0x49
 2242 0218 13       		.uleb128 0x13
 2243 0219 02       		.uleb128 0x2
 2244 021a 18       		.uleb128 0x18
 2245 021b 00       		.byte	0
 2246 021c 00       		.byte	0
 2247 021d 27       		.uleb128 0x27
 2248 021e 34       		.uleb128 0x34
 2249 021f 00       		.byte	0
 2250 0220 03       		.uleb128 0x3
 2251 0221 0E       		.uleb128 0xe
 2252 0222 3A       		.uleb128 0x3a
 2253 0223 0B       		.uleb128 0xb
 2254 0224 3B       		.uleb128 0x3b
 2255 0225 05       		.uleb128 0x5
 2256 0226 49       		.uleb128 0x49
 2257 0227 13       		.uleb128 0x13
 2258 0228 3F       		.uleb128 0x3f
 2259 0229 19       		.uleb128 0x19
 2260 022a 3C       		.uleb128 0x3c
 2261 022b 19       		.uleb128 0x19
 2262 022c 00       		.byte	0
 2263 022d 00       		.byte	0
 2264 022e 28       		.uleb128 0x28
 2265 022f 34       		.uleb128 0x34
 2266 0230 00       		.byte	0
 2267 0231 03       		.uleb128 0x3
 2268 0232 0E       		.uleb128 0xe
 2269 0233 3A       		.uleb128 0x3a
 2270 0234 0B       		.uleb128 0xb
 2271 0235 3B       		.uleb128 0x3b
 2272 0236 0B       		.uleb128 0xb
 2273 0237 49       		.uleb128 0x49
 2274 0238 13       		.uleb128 0x13
 2275 0239 3F       		.uleb128 0x3f
 2276 023a 19       		.uleb128 0x19
 2277 023b 02       		.uleb128 0x2
 2278 023c 18       		.uleb128 0x18
 2279 023d 00       		.byte	0
 2280 023e 00       		.byte	0
 2281 023f 29       		.uleb128 0x29
 2282 0240 34       		.uleb128 0x34
 2283 0241 00       		.byte	0
 2284 0242 03       		.uleb128 0x3
 2285 0243 08       		.uleb128 0x8
 2286 0244 3A       		.uleb128 0x3a
 2287 0245 0B       		.uleb128 0xb
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 77


 2288 0246 3B       		.uleb128 0x3b
 2289 0247 0B       		.uleb128 0xb
 2290 0248 49       		.uleb128 0x49
 2291 0249 13       		.uleb128 0x13
 2292 024a 3F       		.uleb128 0x3f
 2293 024b 19       		.uleb128 0x19
 2294 024c 02       		.uleb128 0x2
 2295 024d 18       		.uleb128 0x18
 2296 024e 00       		.byte	0
 2297 024f 00       		.byte	0
 2298 0250 2A       		.uleb128 0x2a
 2299 0251 2E       		.uleb128 0x2e
 2300 0252 00       		.byte	0
 2301 0253 3F       		.uleb128 0x3f
 2302 0254 19       		.uleb128 0x19
 2303 0255 3C       		.uleb128 0x3c
 2304 0256 19       		.uleb128 0x19
 2305 0257 6E       		.uleb128 0x6e
 2306 0258 0E       		.uleb128 0xe
 2307 0259 03       		.uleb128 0x3
 2308 025a 0E       		.uleb128 0xe
 2309 025b 3A       		.uleb128 0x3a
 2310 025c 0B       		.uleb128 0xb
 2311 025d 3B       		.uleb128 0x3b
 2312 025e 05       		.uleb128 0x5
 2313 025f 00       		.byte	0
 2314 0260 00       		.byte	0
 2315 0261 2B       		.uleb128 0x2b
 2316 0262 2E       		.uleb128 0x2e
 2317 0263 00       		.byte	0
 2318 0264 3F       		.uleb128 0x3f
 2319 0265 19       		.uleb128 0x19
 2320 0266 3C       		.uleb128 0x3c
 2321 0267 19       		.uleb128 0x19
 2322 0268 6E       		.uleb128 0x6e
 2323 0269 0E       		.uleb128 0xe
 2324 026a 03       		.uleb128 0x3
 2325 026b 0E       		.uleb128 0xe
 2326 026c 3A       		.uleb128 0x3a
 2327 026d 0B       		.uleb128 0xb
 2328 026e 3B       		.uleb128 0x3b
 2329 026f 0B       		.uleb128 0xb
 2330 0270 00       		.byte	0
 2331 0271 00       		.byte	0
 2332 0272 00       		.byte	0
 2333              		.section	.debug_loc,"",%progbits
 2334              	.Ldebug_loc0:
 2335              	.LLST0:
 2336 0000 4A000000 		.4byte	.LVL4
 2337 0004 52000000 		.4byte	.LVL6
 2338 0008 0200     		.2byte	0x2
 2339 000a 30       		.byte	0x30
 2340 000b 9F       		.byte	0x9f
 2341 000c 52000000 		.4byte	.LVL6
 2342 0010 5A000000 		.4byte	.LVL8
 2343 0014 0100     		.2byte	0x1
 2344 0016 52       		.byte	0x52
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 78


 2345 0017 5C000000 		.4byte	.LVL9
 2346 001b 70000000 		.4byte	.LVL13
 2347 001f 0100     		.2byte	0x1
 2348 0021 52       		.byte	0x52
 2349 0022 00000000 		.4byte	0
 2350 0026 00000000 		.4byte	0
 2351              	.LLST1:
 2352 002a 4E000000 		.4byte	.LVL5
 2353 002e 64000000 		.4byte	.LVL10
 2354 0032 0100     		.2byte	0x1
 2355 0034 53       		.byte	0x53
 2356 0035 66000000 		.4byte	.LVL11
 2357 0039 70000000 		.4byte	.LVL13
 2358 003d 0100     		.2byte	0x1
 2359 003f 53       		.byte	0x53
 2360 0040 00000000 		.4byte	0
 2361 0044 00000000 		.4byte	0
 2362              	.LLST2:
 2363 0048 58000000 		.4byte	.LVL7
 2364 004c 68000000 		.4byte	.LVL12
 2365 0050 0100     		.2byte	0x1
 2366 0052 54       		.byte	0x54
 2367 0053 00000000 		.4byte	0
 2368 0057 00000000 		.4byte	0
 2369              	.LLST3:
 2370 005b 00000000 		.4byte	.LVL14
 2371 005f 0E000000 		.4byte	.LVL15
 2372 0063 0100     		.2byte	0x1
 2373 0065 50       		.byte	0x50
 2374 0066 0E000000 		.4byte	.LVL15
 2375 006a 24000000 		.4byte	.LFE70
 2376 006e 0400     		.2byte	0x4
 2377 0070 F3       		.byte	0xf3
 2378 0071 01       		.uleb128 0x1
 2379 0072 50       		.byte	0x50
 2380 0073 9F       		.byte	0x9f
 2381 0074 00000000 		.4byte	0
 2382 0078 00000000 		.4byte	0
 2383              	.LLST4:
 2384 007c 00000000 		.4byte	.LVL18
 2385 0080 0E000000 		.4byte	.LVL19
 2386 0084 0100     		.2byte	0x1
 2387 0086 50       		.byte	0x50
 2388 0087 0E000000 		.4byte	.LVL19
 2389 008b 1E000000 		.4byte	.LVL22
 2390 008f 0100     		.2byte	0x1
 2391 0091 54       		.byte	0x54
 2392 0092 1E000000 		.4byte	.LVL22
 2393 0096 24000000 		.4byte	.LFE71
 2394 009a 0400     		.2byte	0x4
 2395 009c F3       		.byte	0xf3
 2396 009d 01       		.uleb128 0x1
 2397 009e 50       		.byte	0x50
 2398 009f 9F       		.byte	0x9f
 2399 00a0 00000000 		.4byte	0
 2400 00a4 00000000 		.4byte	0
 2401              	.LLST5:
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 79


 2402 00a8 0E000000 		.4byte	.LVL24
 2403 00ac 26000000 		.4byte	.LVL27
 2404 00b0 0400     		.2byte	0x4
 2405 00b2 0A       		.byte	0xa
 2406 00b3 C05D     		.2byte	0x5dc0
 2407 00b5 9F       		.byte	0x9f
 2408 00b6 00000000 		.4byte	0
 2409 00ba 00000000 		.4byte	0
 2410              	.LLST6:
 2411 00be 16000000 		.4byte	.LVL25
 2412 00c2 1E000000 		.4byte	.LVL26
 2413 00c6 0200     		.2byte	0x2
 2414 00c8 37       		.byte	0x37
 2415 00c9 9F       		.byte	0x9f
 2416 00ca 00000000 		.4byte	0
 2417 00ce 00000000 		.4byte	0
 2418              	.LLST7:
 2419 00d2 16000000 		.4byte	.LVL25
 2420 00d6 1E000000 		.4byte	.LVL26
 2421 00da 0300     		.2byte	0x3
 2422 00dc 09       		.byte	0x9
 2423 00dd FF       		.byte	0xff
 2424 00de 9F       		.byte	0x9f
 2425 00df 00000000 		.4byte	0
 2426 00e3 00000000 		.4byte	0
 2427              	.LLST8:
 2428 00e7 00000000 		.4byte	.LVL35
 2429 00eb 06000000 		.4byte	.LVL36
 2430 00ef 0100     		.2byte	0x1
 2431 00f1 50       		.byte	0x50
 2432 00f2 06000000 		.4byte	.LVL36
 2433 00f6 14000000 		.4byte	.LFE73
 2434 00fa 0100     		.2byte	0x1
 2435 00fc 54       		.byte	0x54
 2436 00fd 00000000 		.4byte	0
 2437 0101 00000000 		.4byte	0
 2438              		.section	.debug_aranges,"",%progbits
 2439 0000 74000000 		.4byte	0x74
 2440 0004 0200     		.2byte	0x2
 2441 0006 00000000 		.4byte	.Ldebug_info0
 2442 000a 04       		.byte	0x4
 2443 000b 00       		.byte	0
 2444 000c 0000     		.2byte	0
 2445 000e 0000     		.2byte	0
 2446 0010 00000000 		.4byte	.LFB64
 2447 0014 1C000000 		.4byte	.LFE64-.LFB64
 2448 0018 00000000 		.4byte	.LFB65
 2449 001c 1C000000 		.4byte	.LFE65-.LFB65
 2450 0020 00000000 		.4byte	.LFB66
 2451 0024 18000000 		.4byte	.LFE66-.LFB66
 2452 0028 00000000 		.4byte	.LFB67
 2453 002c 18000000 		.4byte	.LFE67-.LFB67
 2454 0030 00000000 		.4byte	.LFB68
 2455 0034 94000000 		.4byte	.LFE68-.LFB68
 2456 0038 00000000 		.4byte	.LFB69
 2457 003c 18000000 		.4byte	.LFE69-.LFB69
 2458 0040 00000000 		.4byte	.LFB70
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 80


 2459 0044 24000000 		.4byte	.LFE70-.LFB70
 2460 0048 00000000 		.4byte	.LFB71
 2461 004c 24000000 		.4byte	.LFE71-.LFB71
 2462 0050 00000000 		.4byte	.LFB72
 2463 0054 80000000 		.4byte	.LFE72-.LFB72
 2464 0058 00000000 		.4byte	.LFB73
 2465 005c 14000000 		.4byte	.LFE73-.LFB73
 2466 0060 00000000 		.4byte	.LFB74
 2467 0064 0E000000 		.4byte	.LFE74-.LFB74
 2468 0068 00000000 		.4byte	.LFB75
 2469 006c 0C000000 		.4byte	.LFE75-.LFB75
 2470 0070 00000000 		.4byte	0
 2471 0074 00000000 		.4byte	0
 2472              		.section	.debug_ranges,"",%progbits
 2473              	.Ldebug_ranges0:
 2474 0000 00000000 		.4byte	.LFB64
 2475 0004 1C000000 		.4byte	.LFE64
 2476 0008 00000000 		.4byte	.LFB65
 2477 000c 1C000000 		.4byte	.LFE65
 2478 0010 00000000 		.4byte	.LFB66
 2479 0014 18000000 		.4byte	.LFE66
 2480 0018 00000000 		.4byte	.LFB67
 2481 001c 18000000 		.4byte	.LFE67
 2482 0020 00000000 		.4byte	.LFB68
 2483 0024 94000000 		.4byte	.LFE68
 2484 0028 00000000 		.4byte	.LFB69
 2485 002c 18000000 		.4byte	.LFE69
 2486 0030 00000000 		.4byte	.LFB70
 2487 0034 24000000 		.4byte	.LFE70
 2488 0038 00000000 		.4byte	.LFB71
 2489 003c 24000000 		.4byte	.LFE71
 2490 0040 00000000 		.4byte	.LFB72
 2491 0044 80000000 		.4byte	.LFE72
 2492 0048 00000000 		.4byte	.LFB73
 2493 004c 14000000 		.4byte	.LFE73
 2494 0050 00000000 		.4byte	.LFB74
 2495 0054 0E000000 		.4byte	.LFE74
 2496 0058 00000000 		.4byte	.LFB75
 2497 005c 0C000000 		.4byte	.LFE75
 2498 0060 00000000 		.4byte	0
 2499 0064 00000000 		.4byte	0
 2500              		.section	.debug_line,"",%progbits
 2501              	.Ldebug_line0:
 2502 0000 15030000 		.section	.debug_str,"MS",%progbits,1
 2502      0200F301 
 2502      00000201 
 2502      FB0E0D00 
 2502      01010101 
 2503              	.LASF85:
 2504 0000 4F75745F 		.ascii	"Out_MPG_Cnt\000"
 2504      4D50475F 
 2504      436E7400 
 2505              	.LASF64:
 2506 000c 43504143 		.ascii	"CPACR\000"
 2506      5200
 2507              	.LASF116:
 2508 0012 43686563 		.ascii	"Check_USB\000"
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 81


 2508      6B5F5553 
 2508      4200
 2509              	.LASF90:
 2510 001c 7573625F 		.ascii	"usb_buff\000"
 2510      62756666 
 2510      00
 2511              	.LASF114:
 2512 0025 4E564943 		.ascii	"NVIC_SetPriority\000"
 2512      5F536574 
 2512      5072696F 
 2512      72697479 
 2512      00
 2513              	.LASF12:
 2514 0036 756E7369 		.ascii	"unsigned int\000"
 2514      676E6564 
 2514      20696E74 
 2514      00
 2515              	.LASF67:
 2516 0043 4C4F4144 		.ascii	"LOAD\000"
 2516      00
 2517              	.LASF58:
 2518 0048 44465352 		.ascii	"DFSR\000"
 2518      00
 2519              	.LASF6:
 2520 004d 5F5F696E 		.ascii	"__int32_t\000"
 2520      7433325F 
 2520      7400
 2521              	.LASF20:
 2522 0057 696E7431 		.ascii	"int16\000"
 2522      3600
 2523              	.LASF86:
 2524 005d 55534255 		.ascii	"USBUART_configuration\000"
 2524      4152545F 
 2524      636F6E66 
 2524      69677572 
 2524      6174696F 
 2525              	.LASF25:
 2526 0073 72656738 		.ascii	"reg8\000"
 2526      00
 2527              	.LASF68:
 2528 0078 43414C49 		.ascii	"CALIB\000"
 2528      4200
 2529              	.LASF97:
 2530 007e 55534255 		.ascii	"USBUART_PutChar\000"
 2530      4152545F 
 2530      50757443 
 2530      68617200 
 2531              	.LASF73:
 2532 008e 496E635F 		.ascii	"Inc_MPG_ISR\000"
 2532      4D50475F 
 2532      49535200 
 2533              	.LASF75:
 2534 009a 53797354 		.ascii	"SysTick_ISR\000"
 2534      69636B5F 
 2534      49535200 
 2535              	.LASF35:
 2536 00a6 50656E64 		.ascii	"PendSV_IRQn\000"
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 82


 2536      53565F49 
 2536      52516E00 
 2537              	.LASF102:
 2538 00b2 55415254 		.ascii	"UART_ClearTxBuffer\000"
 2538      5F436C65 
 2538      61725478 
 2538      42756666 
 2538      657200
 2539              	.LASF92:
 2540 00c5 55534255 		.ascii	"USBUART_Start\000"
 2540      4152545F 
 2540      53746172 
 2540      7400
 2541              	.LASF30:
 2542 00d3 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2542      72794D61 
 2542      6E616765 
 2542      6D656E74 
 2542      5F495251 
 2543              	.LASF91:
 2544 00e9 7573625F 		.ascii	"usb_buff_cnt\000"
 2544      62756666 
 2544      5F636E74 
 2544      00
 2545              	.LASF16:
 2546 00f6 75696E74 		.ascii	"uint32_t\000"
 2546      33325F74 
 2546      00
 2547              	.LASF108:
 2548 00ff 496E6974 		.ascii	"Init_MPG_StateMachine\000"
 2548      5F4D5047 
 2548      5F537461 
 2548      74654D61 
 2548      6368696E 
 2549              	.LASF62:
 2550 0115 4D4D4652 		.ascii	"MMFR\000"
 2550      00
 2551              	.LASF38:
 2552 011a 49534552 		.ascii	"ISER\000"
 2552      00
 2553              	.LASF21:
 2554 011f 666C6F61 		.ascii	"float\000"
 2554      7400
 2555              	.LASF41:
 2556 0125 52534552 		.ascii	"RSERVED1\000"
 2556      56454431 
 2556      00
 2557              	.LASF14:
 2558 012e 696E7431 		.ascii	"int16_t\000"
 2558      365F7400 
 2559              	.LASF76:
 2560 0136 746D705F 		.ascii	"tmp_val\000"
 2560      76616C00 
 2561              	.LASF11:
 2562 013e 6C6F6E67 		.ascii	"long long unsigned int\000"
 2562      206C6F6E 
 2562      6720756E 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 83


 2562      7369676E 
 2562      65642069 
 2563              	.LASF80:
 2564 0155 5553425F 		.ascii	"USB_PutString\000"
 2564      50757453 
 2564      7472696E 
 2564      6700
 2565              	.LASF111:
 2566 0163 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2566      43313120 
 2566      352E342E 
 2566      31203230 
 2566      31363036 
 2567 0196 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 2567      20726576 
 2567      6973696F 
 2567      6E203233 
 2567      37373135 
 2568 01c9 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 2568      66756E63 
 2568      74696F6E 
 2568      2D736563 
 2568      74696F6E 
 2569              	.LASF37:
 2570 01f1 4952516E 		.ascii	"IRQn_Type\000"
 2570      5F547970 
 2570      6500
 2571              	.LASF93:
 2572 01fb 55534255 		.ascii	"USBUART_CDC_Init\000"
 2572      4152545F 
 2572      4344435F 
 2572      496E6974 
 2572      00
 2573              	.LASF51:
 2574 020c 43505549 		.ascii	"CPUID\000"
 2574      4400
 2575              	.LASF77:
 2576 0212 5F426F6F 		.ascii	"_Bool\000"
 2576      6C00
 2577              	.LASF115:
 2578 0218 53797354 		.ascii	"SysTick_Config\000"
 2578      69636B5F 
 2578      436F6E66 
 2578      696700
 2579              	.LASF61:
 2580 0227 41465352 		.ascii	"AFSR\000"
 2580      00
 2581              	.LASF72:
 2582 022c 7469636B 		.ascii	"ticks\000"
 2582      7300
 2583              	.LASF104:
 2584 0232 6973725F 		.ascii	"isr_Rem_Dec_StartEx\000"
 2584      52656D5F 
 2584      4465635F 
 2584      53746172 
 2584      74457800 
 2585              	.LASF57:
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 84


 2586 0246 48465352 		.ascii	"HFSR\000"
 2586      00
 2587              	.LASF109:
 2588 024b 50696E5F 		.ascii	"Pin_LED_Write\000"
 2588      4C45445F 
 2588      57726974 
 2588      6500
 2589              	.LASF24:
 2590 0259 63686172 		.ascii	"char\000"
 2590      00
 2591              	.LASF84:
 2592 025e 496E6974 		.ascii	"Init_WatchDog\000"
 2592      5F576174 
 2592      6368446F 
 2592      6700
 2593              	.LASF95:
 2594 026c 55534255 		.ascii	"USBUART_GetAll\000"
 2594      4152545F 
 2594      47657441 
 2594      6C6C00
 2595              	.LASF54:
 2596 027b 41495243 		.ascii	"AIRCR\000"
 2596      5200
 2597              	.LASF19:
 2598 0281 696E7438 		.ascii	"int8\000"
 2598      00
 2599              	.LASF13:
 2600 0286 75696E74 		.ascii	"uint8_t\000"
 2600      385F7400 
 2601              	.LASF23:
 2602 028e 63686172 		.ascii	"char8\000"
 2602      3800
 2603              	.LASF117:
 2604 0294 5553425F 		.ascii	"USB_Buff_GetChar\000"
 2604      42756666 
 2604      5F476574 
 2604      43686172 
 2604      00
 2605              	.LASF78:
 2606 02a5 496E6974 		.ascii	"Init_USB\000"
 2606      5F555342 
 2606      00
 2607              	.LASF10:
 2608 02ae 6C6F6E67 		.ascii	"long long int\000"
 2608      206C6F6E 
 2608      6720696E 
 2608      7400
 2609              	.LASF55:
 2610 02bc 53484353 		.ascii	"SHCSR\000"
 2610      5200
 2611              	.LASF83:
 2612 02c2 496E6974 		.ascii	"Init_MPG\000"
 2612      5F4D5047 
 2612      00
 2613              	.LASF56:
 2614 02cb 43465352 		.ascii	"CFSR\000"
 2614      00
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 85


 2615              	.LASF3:
 2616 02d0 5F5F696E 		.ascii	"__int16_t\000"
 2616      7431365F 
 2616      7400
 2617              	.LASF31:
 2618 02da 42757346 		.ascii	"BusFault_IRQn\000"
 2618      61756C74 
 2618      5F495251 
 2618      6E00
 2619              	.LASF18:
 2620 02e8 75696E74 		.ascii	"uint32\000"
 2620      333200
 2621              	.LASF79:
 2622 02ef 5553425F 		.ascii	"USB_PutChar\000"
 2622      50757443 
 2622      68617200 
 2623              	.LASF110:
 2624 02fb 43795764 		.ascii	"CyWdtStart\000"
 2624      74537461 
 2624      727400
 2625              	.LASF44:
 2626 0306 49435052 		.ascii	"ICPR\000"
 2626      00
 2627              	.LASF107:
 2628 030b 55415254 		.ascii	"UART_WriteTxData\000"
 2628      5F577269 
 2628      74655478 
 2628      44617461 
 2628      00
 2629              	.LASF81:
 2630 031c 496E6974 		.ascii	"Init_HW\000"
 2630      5F485700 
 2631              	.LASF87:
 2632 0324 55534255 		.ascii	"USBUART_configurationChanged\000"
 2632      4152545F 
 2632      636F6E66 
 2632      69677572 
 2632      6174696F 
 2633              	.LASF69:
 2634 0341 53797354 		.ascii	"SysTick_Type\000"
 2634      69636B5F 
 2634      54797065 
 2634      00
 2635              	.LASF26:
 2636 034e 6C6F6E67 		.ascii	"long double\000"
 2636      20646F75 
 2636      626C6500 
 2637              	.LASF70:
 2638 035a 4952516E 		.ascii	"IRQn\000"
 2638      00
 2639              	.LASF49:
 2640 035f 53544952 		.ascii	"STIR\000"
 2640      00
 2641              	.LASF106:
 2642 0364 6973725F 		.ascii	"isr_Loc_Dec_StartEx\000"
 2642      4C6F635F 
 2642      4465635F 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 86


 2642      53746172 
 2642      74457800 
 2643              	.LASF59:
 2644 0378 4D4D4641 		.ascii	"MMFAR\000"
 2644      5200
 2645              	.LASF39:
 2646 037e 52455345 		.ascii	"RESERVED0\000"
 2646      52564544 
 2646      3000
 2647              	.LASF43:
 2648 0388 52455345 		.ascii	"RESERVED2\000"
 2648      52564544 
 2648      3200
 2649              	.LASF45:
 2650 0392 52455345 		.ascii	"RESERVED3\000"
 2650      52564544 
 2650      3300
 2651              	.LASF47:
 2652 039c 52455345 		.ascii	"RESERVED4\000"
 2652      52564544 
 2652      3400
 2653              	.LASF48:
 2654 03a6 52455345 		.ascii	"RESERVED5\000"
 2654      52564544 
 2654      3500
 2655              	.LASF4:
 2656 03b0 73686F72 		.ascii	"short int\000"
 2656      7420696E 
 2656      7400
 2657              	.LASF7:
 2658 03ba 6C6F6E67 		.ascii	"long int\000"
 2658      20696E74 
 2658      00
 2659              	.LASF88:
 2660 03c3 49544D5F 		.ascii	"ITM_RxBuffer\000"
 2660      52784275 
 2660      66666572 
 2660      00
 2661              	.LASF99:
 2662 03d0 4379496E 		.ascii	"CyIntSetSysVector\000"
 2662      74536574 
 2662      53797356 
 2662      6563746F 
 2662      7200
 2663              	.LASF28:
 2664 03e2 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 2664      61736B61 
 2664      626C6549 
 2664      6E745F49 
 2664      52516E00 
 2665              	.LASF71:
 2666 03f6 7072696F 		.ascii	"priority\000"
 2666      72697479 
 2666      00
 2667              	.LASF2:
 2668 03ff 5F5F7569 		.ascii	"__uint8_t\000"
 2668      6E74385F 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 87


 2668      7400
 2669              	.LASF50:
 2670 0409 4E564943 		.ascii	"NVIC_Type\000"
 2670      5F547970 
 2670      6500
 2671              	.LASF65:
 2672 0413 5343425F 		.ascii	"SCB_Type\000"
 2672      54797065 
 2672      00
 2673              	.LASF98:
 2674 041c 55534255 		.ascii	"USBUART_PutString\000"
 2674      4152545F 
 2674      50757453 
 2674      7472696E 
 2674      6700
 2675              	.LASF60:
 2676 042e 42464152 		.ascii	"BFAR\000"
 2676      00
 2677              	.LASF94:
 2678 0433 55534255 		.ascii	"USBUART_DataIsReady\000"
 2678      4152545F 
 2678      44617461 
 2678      49735265 
 2678      61647900 
 2679              	.LASF100:
 2680 0447 55415254 		.ascii	"UART_Start\000"
 2680      5F537461 
 2680      727400
 2681              	.LASF53:
 2682 0452 56544F52 		.ascii	"VTOR\000"
 2682      00
 2683              	.LASF36:
 2684 0457 53797354 		.ascii	"SysTick_IRQn\000"
 2684      69636B5F 
 2684      4952516E 
 2684      00
 2685              	.LASF27:
 2686 0464 73697A65 		.ascii	"sizetype\000"
 2686      74797065 
 2686      00
 2687              	.LASF52:
 2688 046d 49435352 		.ascii	"ICSR\000"
 2688      00
 2689              	.LASF9:
 2690 0472 6C6F6E67 		.ascii	"long unsigned int\000"
 2690      20756E73 
 2690      69676E65 
 2690      6420696E 
 2690      7400
 2691              	.LASF82:
 2692 0484 55415254 		.ascii	"UART_PutStr\000"
 2692      5F507574 
 2692      53747200 
 2693              	.LASF96:
 2694 0490 55534255 		.ascii	"USBUART_CDCIsReady\000"
 2694      4152545F 
 2694      43444349 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 88


 2694      73526561 
 2694      647900
 2695              	.LASF15:
 2696 04a3 696E7433 		.ascii	"int32_t\000"
 2696      325F7400 
 2697              	.LASF101:
 2698 04ab 55415254 		.ascii	"UART_ClearRxBuffer\000"
 2698      5F436C65 
 2698      61725278 
 2698      42756666 
 2698      657200
 2699              	.LASF74:
 2700 04be 4465635F 		.ascii	"Dec_MPG_ISR\000"
 2700      4D50475F 
 2700      49535200 
 2701              	.LASF34:
 2702 04ca 44656275 		.ascii	"DebugMonitor_IRQn\000"
 2702      674D6F6E 
 2702      69746F72 
 2702      5F495251 
 2702      6E00
 2703              	.LASF32:
 2704 04dc 55736167 		.ascii	"UsageFault_IRQn\000"
 2704      65466175 
 2704      6C745F49 
 2704      52516E00 
 2705              	.LASF1:
 2706 04ec 756E7369 		.ascii	"unsigned char\000"
 2706      676E6564 
 2706      20636861 
 2706      7200
 2707              	.LASF8:
 2708 04fa 5F5F7569 		.ascii	"__uint32_t\000"
 2708      6E743332 
 2708      5F7400
 2709              	.LASF33:
 2710 0505 53564361 		.ascii	"SVCall_IRQn\000"
 2710      6C6C5F49 
 2710      52516E00 
 2711              	.LASF40:
 2712 0511 49434552 		.ascii	"ICER\000"
 2712      00
 2713              	.LASF46:
 2714 0516 49414252 		.ascii	"IABR\000"
 2714      00
 2715              	.LASF105:
 2716 051b 6973725F 		.ascii	"isr_Loc_Inc_StartEx\000"
 2716      4C6F635F 
 2716      496E635F 
 2716      53746172 
 2716      74457800 
 2717              	.LASF89:
 2718 052f 4D535F54 		.ascii	"MS_Time\000"
 2718      696D6500 
 2719              	.LASF0:
 2720 0537 7369676E 		.ascii	"signed char\000"
 2720      65642063 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccXGo8Ut.s 			page 89


 2720      68617200 
 2721              	.LASF5:
 2722 0543 73686F72 		.ascii	"short unsigned int\000"
 2722      7420756E 
 2722      7369676E 
 2722      65642069 
 2722      6E7400
 2723              	.LASF29:
 2724 0556 48617264 		.ascii	"HardFault_IRQn\000"
 2724      4661756C 
 2724      745F4952 
 2724      516E00
 2725              	.LASF103:
 2726 0565 6973725F 		.ascii	"isr_Rem_Inc_StartEx\000"
 2726      52656D5F 
 2726      496E635F 
 2726      53746172 
 2726      74457800 
 2727              	.LASF42:
 2728 0579 49535052 		.ascii	"ISPR\000"
 2728      00
 2729              	.LASF17:
 2730 057e 75696E74 		.ascii	"uint8\000"
 2730      3800
 2731              	.LASF22:
 2732 0584 646F7562 		.ascii	"double\000"
 2732      6C6500
 2733              	.LASF113:
 2734 058b 433A5C44 		.ascii	"C:\\Dan\\Eng Projects\\BP308\\MPG\\ARM Code\\MPG\\M"
 2734      616E5C45 
 2734      6E672050 
 2734      726F6A65 
 2734      6374735C 
 2735 05b7 50475F50 		.ascii	"PG_PSoC.cydsn\000"
 2735      536F432E 
 2735      63796473 
 2735      6E00
 2736              	.LASF63:
 2737 05c5 49534152 		.ascii	"ISAR\000"
 2737      00
 2738              	.LASF112:
 2739 05ca 555F4857 		.ascii	"U_HW.c\000"
 2739      2E6300
 2740              	.LASF66:
 2741 05d1 4354524C 		.ascii	"CTRL\000"
 2741      00
 2742              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
