Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 21 22:48:48 2023
| Host         : Will_Surface running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           43 |
| No           | No                    | Yes                    |             105 |           40 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             127 |           58 |
| Yes          | No                    | Yes                    |            1248 |          578 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal             |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                       |                                    |                1 |              1 |         1.00 |
|  clock_BUFG    |                                       | reset_IBUF                         |                1 |              1 |         1.00 |
|  clock_BUFG    |                                       | CPU/DX/IR/loop1[6].a_dff/ctrl_mult |                1 |              2 |         2.00 |
|  clock_BUFG    |                                       | CPU/DX/IR/loop1[30].a_dff/q_reg_6  |                2 |              6 |         3.00 |
|  clock_BUFG    | ultrasonicData                        |                                    |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG |                                       | TCL/tff7/a_dff/reset0              |               15 |             32 |         2.13 |
|  clock_BUFG    |                                       | CPU/FD/IR/loop1[27].a_dff/reset    |               11 |             32 |         2.91 |
|  clock_BUFG    |                                       | CPU/FD/IR/loop1[30].a_dff/q_reg_2  |               10 |             32 |         3.20 |
|  clock_BUFG    | CPU/motor_dff/input_enable0           | reset_IBUF                         |               19 |             32 |         1.68 |
|  clock_BUFG    | CPU/DX/IR/loop1[30].a_dff/q_reg_6     |                                    |               20 |             32 |         1.60 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg17enable | reset_IBUF                         |               12 |             32 |         2.67 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg9enable  | reset_IBUF                         |               14 |             32 |         2.29 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg1enable  | reset_IBUF                         |               15 |             32 |         2.13 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg16enable | reset_IBUF                         |               16 |             32 |         2.00 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg23enable | reset_IBUF                         |               16 |             32 |         2.00 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg27enable | reset_IBUF                         |               17 |             32 |         1.88 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg30enable | reset_IBUF                         |                9 |             32 |         3.56 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg22enable | reset_IBUF                         |               22 |             32 |         1.45 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg8enable  | reset_IBUF                         |               14 |             32 |         2.29 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg4enable  | reset_IBUF                         |               28 |             32 |         1.14 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg10enable | reset_IBUF                         |               21 |             32 |         1.52 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg18enable | reset_IBUF                         |                6 |             32 |         5.33 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg20enable | reset_IBUF                         |               12 |             32 |         2.67 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg21enable | reset_IBUF                         |               25 |             32 |         1.28 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg3enable  | reset_IBUF                         |               28 |             32 |         1.14 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg7enable  | reset_IBUF                         |               15 |             32 |         2.13 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg11enable | reset_IBUF                         |               18 |             32 |         1.78 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg12enable | reset_IBUF                         |                8 |             32 |         4.00 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg14enable | reset_IBUF                         |               13 |             32 |         2.46 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg24enable | reset_IBUF                         |               10 |             32 |         3.20 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg28enable | reset_IBUF                         |               14 |             32 |         2.29 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg2enable  | reset_IBUF                         |               14 |             32 |         2.29 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg19enable | reset_IBUF                         |               11 |             32 |         2.91 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg31enable | reset_IBUF                         |               13 |             32 |         2.46 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg6enable  | reset_IBUF                         |               11 |             32 |         2.91 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg5enable  | reset_IBUF                         |               13 |             32 |         2.46 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg25enable | reset_IBUF                         |               13 |             32 |         2.46 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg13enable | reset_IBUF                         |               11 |             32 |         2.91 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg15enable | reset_IBUF                         |               18 |             32 |         1.78 |
|  clock_BUFG    | CPU/MW/IR/loop1[24].a_dff/reg26enable | reset_IBUF                         |               10 |             32 |         3.20 |
|  clock_BUFG    | counting                              | counter2                           |                8 |             32 |         4.00 |
|  clock_BUFG    | CPU/DX/IR/loop1[6].a_dff/ctrl_mult    |                                    |               30 |             64 |         2.13 |
|  clock_BUFG    |                                       |                                    |               42 |             66 |         1.57 |
| ~clock_BUFG    | CPU/motor_dff/input_enable0           | reset_IBUF                         |              112 |            256 |         2.29 |
+----------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+


