$date
	Sat Oct  5 10:23:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seq_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module sc $end
$var wire 1 $ clk $end
$var wire 1 " reset $end
$var wire 1 # x $end
$var reg 3 % cs [2:0] $end
$var reg 3 & ns [2:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
0$
1#
0"
x!
$end
#10
b1 &
0!
b0 %
1"
#20
1!
b10 %
b10 &
0"
1$
0#
#30
0!
b0 %
1"
#40
0"
0$
#50
1"
#60
1!
b10 %
0"
1$
#70
0!
b0 %
1"
#80
0"
0$
#90
1"
#100
1!
b10 %
0"
1$
#110
0!
b0 %
1"
#120
0"
#130
1"
#140
0"
#150
1"
#160
0"
#170
1"
#180
0"
#190
1"
#200
0"
