vendor_name = ModelSim
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderR.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform1.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderJ.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform2.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/registerBench.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform3.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform4.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxRegDest.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform5.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform6.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxMemtoReg.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform7.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxJump.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform8.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxInSignal.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform9.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxALUScr.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform10.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/dataMemory.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform11.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform12.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/andmux.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform15.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform16.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxPCScr.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform17.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/display.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/binToBCD.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform18.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform19.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform20.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform21.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform22.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform23.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform24.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform25.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform26.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform27.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform28.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform29.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform30.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform31.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform32.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform33.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform34.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform35.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform36.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform37.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform38.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform39.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform40.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform41.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform42.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform43.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform44.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform45.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform46.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform47.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform48.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform49.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform50.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform51.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform52.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform53.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform54.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/teste.v
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/Waveform55.vwf
source_file = 1, e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/db/bbtronenhanced.cbx.xml
design_name = bbtronenhancedCPU
instance = comp, \wire_out1[0]~output , wire_out1[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[1]~output , wire_out1[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[2]~output , wire_out1[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[3]~output , wire_out1[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[4]~output , wire_out1[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[5]~output , wire_out1[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out1[6]~output , wire_out1[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[0]~output , wire_out2[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[1]~output , wire_out2[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[2]~output , wire_out2[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[3]~output , wire_out2[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[4]~output , wire_out2[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[5]~output , wire_out2[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out2[6]~output , wire_out2[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[0]~output , wire_out3[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[1]~output , wire_out3[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[2]~output , wire_out3[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[3]~output , wire_out3[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[4]~output , wire_out3[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[5]~output , wire_out3[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out3[6]~output , wire_out3[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_negative~output , wire_negative~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[0]~output , wire_out_pcsrc[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[1]~output , wire_out_pcsrc[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[2]~output , wire_out_pcsrc[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[3]~output , wire_out_pcsrc[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[4]~output , wire_out_pcsrc[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[5]~output , wire_out_pcsrc[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[6]~output , wire_out_pcsrc[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[7]~output , wire_out_pcsrc[7]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[8]~output , wire_out_pcsrc[8]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[9]~output , wire_out_pcsrc[9]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[10]~output , wire_out_pcsrc[10]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[11]~output , wire_out_pcsrc[11]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[12]~output , wire_out_pcsrc[12]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[13]~output , wire_out_pcsrc[13]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[14]~output , wire_out_pcsrc[14]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[15]~output , wire_out_pcsrc[15]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[16]~output , wire_out_pcsrc[16]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[17]~output , wire_out_pcsrc[17]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[18]~output , wire_out_pcsrc[18]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[19]~output , wire_out_pcsrc[19]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[20]~output , wire_out_pcsrc[20]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[21]~output , wire_out_pcsrc[21]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[22]~output , wire_out_pcsrc[22]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[23]~output , wire_out_pcsrc[23]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[24]~output , wire_out_pcsrc[24]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[25]~output , wire_out_pcsrc[25]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[26]~output , wire_out_pcsrc[26]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[27]~output , wire_out_pcsrc[27]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[28]~output , wire_out_pcsrc[28]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[29]~output , wire_out_pcsrc[29]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[30]~output , wire_out_pcsrc[30]~output, bbtronenhancedCPU, 1
instance = comp, \wire_out_pcsrc[31]~output , wire_out_pcsrc[31]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[0]~output , wire_data1[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[1]~output , wire_data1[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[2]~output , wire_data1[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[3]~output , wire_data1[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[4]~output , wire_data1[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[5]~output , wire_data1[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[6]~output , wire_data1[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[7]~output , wire_data1[7]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[8]~output , wire_data1[8]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[9]~output , wire_data1[9]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[10]~output , wire_data1[10]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[11]~output , wire_data1[11]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[12]~output , wire_data1[12]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[13]~output , wire_data1[13]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[14]~output , wire_data1[14]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[15]~output , wire_data1[15]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[16]~output , wire_data1[16]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[17]~output , wire_data1[17]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[18]~output , wire_data1[18]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[19]~output , wire_data1[19]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[20]~output , wire_data1[20]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[21]~output , wire_data1[21]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[22]~output , wire_data1[22]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[23]~output , wire_data1[23]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[24]~output , wire_data1[24]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[25]~output , wire_data1[25]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[26]~output , wire_data1[26]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[27]~output , wire_data1[27]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[28]~output , wire_data1[28]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[29]~output , wire_data1[29]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[30]~output , wire_data1[30]~output, bbtronenhancedCPU, 1
instance = comp, \wire_data1[31]~output , wire_data1[31]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[0]~output , wire_RAMOutput[0]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[1]~output , wire_RAMOutput[1]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[2]~output , wire_RAMOutput[2]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[3]~output , wire_RAMOutput[3]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[4]~output , wire_RAMOutput[4]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[5]~output , wire_RAMOutput[5]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[6]~output , wire_RAMOutput[6]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[7]~output , wire_RAMOutput[7]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[8]~output , wire_RAMOutput[8]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[9]~output , wire_RAMOutput[9]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[10]~output , wire_RAMOutput[10]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[11]~output , wire_RAMOutput[11]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[12]~output , wire_RAMOutput[12]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[13]~output , wire_RAMOutput[13]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[14]~output , wire_RAMOutput[14]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[15]~output , wire_RAMOutput[15]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[16]~output , wire_RAMOutput[16]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[17]~output , wire_RAMOutput[17]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[18]~output , wire_RAMOutput[18]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[19]~output , wire_RAMOutput[19]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[20]~output , wire_RAMOutput[20]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[21]~output , wire_RAMOutput[21]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[22]~output , wire_RAMOutput[22]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[23]~output , wire_RAMOutput[23]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[24]~output , wire_RAMOutput[24]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[25]~output , wire_RAMOutput[25]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[26]~output , wire_RAMOutput[26]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[27]~output , wire_RAMOutput[27]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[28]~output , wire_RAMOutput[28]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[29]~output , wire_RAMOutput[29]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[30]~output , wire_RAMOutput[30]~output, bbtronenhancedCPU, 1
instance = comp, \wire_RAMOutput[31]~output , wire_RAMOutput[31]~output, bbtronenhancedCPU, 1
instance = comp, \clock~input , clock~input, bbtronenhancedCPU, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~0 , inst_muxPCScr|Add0~0, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[0] , inst_programCounter|outAddy[0], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~2 , inst_muxPCScr|Add0~2, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[1] , inst_programCounter|outAddy[1], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~4 , inst_muxPCScr|Add0~4, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[2] , inst_programCounter|outAddy[2], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~6 , inst_muxPCScr|Add0~6, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[3]~feeder , inst_programCounter|outAddy[3]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[3] , inst_programCounter|outAddy[3], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~8 , inst_muxPCScr|Add0~8, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[4]~feeder , inst_programCounter|outAddy[4]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[4] , inst_programCounter|outAddy[4], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~10 , inst_muxPCScr|Add0~10, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[5] , inst_programCounter|outAddy[5], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~12 , inst_muxPCScr|Add0~12, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[6] , inst_programCounter|outAddy[6], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~14 , inst_muxPCScr|Add0~14, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[7] , inst_programCounter|outAddy[7], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~16 , inst_muxPCScr|Add0~16, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[8]~feeder , inst_programCounter|outAddy[8]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[8] , inst_programCounter|outAddy[8], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~18 , inst_muxPCScr|Add0~18, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[9]~feeder , inst_programCounter|outAddy[9]~feeder, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[9] , inst_programCounter|outAddy[9], bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux11~0 , inst_instructionMemory|Mux11~0, bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux11~1 , inst_instructionMemory|Mux11~1, bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux4~0 , inst_instructionMemory|Mux4~0, bbtronenhancedCPU, 1
instance = comp, \switches[7]~input , switches[7]~input, bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux11~2 , inst_instructionMemory|Mux11~2, bbtronenhancedCPU, 1
instance = comp, \inst_ALU|Mux24~0 , inst_ALU|Mux24~0, bbtronenhancedCPU, 1
instance = comp, \switches[4]~input , switches[4]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[4]~2 , inst_muxALUScr|out[4]~2, bbtronenhancedCPU, 1
instance = comp, \switches[3]~input , switches[3]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[3]~3 , inst_muxALUScr|out[3]~3, bbtronenhancedCPU, 1
instance = comp, \switches[2]~input , switches[2]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[2]~4 , inst_muxALUScr|out[2]~4, bbtronenhancedCPU, 1
instance = comp, \switches[1]~input , switches[1]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[1]~5 , inst_muxALUScr|out[1]~5, bbtronenhancedCPU, 1
instance = comp, \switches[0]~input , switches[0]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[0]~6 , inst_muxALUScr|out[0]~6, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~0 , inst_outModule|comb_3|Add0~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~2 , inst_outModule|comb_3|Add0~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~4 , inst_outModule|comb_3|Add0~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~6 , inst_outModule|comb_3|Add0~6, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~8 , inst_outModule|comb_3|Add0~8, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[4]~2 , inst_outModule|comb_3|in2[4]~2, bbtronenhancedCPU, 1
instance = comp, \switches[5]~input , switches[5]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[5]~1 , inst_muxALUScr|out[5]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~10 , inst_outModule|comb_3|Add0~10, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[5]~0 , inst_outModule|comb_3|in2[5]~0, bbtronenhancedCPU, 1
instance = comp, \switches[6]~input , switches[6]~input, bbtronenhancedCPU, 1
instance = comp, \inst_muxALUScr|out[6]~0 , inst_muxALUScr|out[6]~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~12 , inst_outModule|comb_3|Add0~12, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add0~14 , inst_outModule|comb_3|Add0~14, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|LessThan0~2 , inst_outModule|comb_3|LessThan0~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[6]~1 , inst_outModule|comb_3|in2[6]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|centena[1]~1 , inst_outModule|comb_3|centena[1]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[3]~3 , inst_outModule|comb_3|in2[3]~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~2 , inst_outModule|comb_3|unidade~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~1 , inst_outModule|comb_3|unidade~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~0 , inst_outModule|comb_3|unidade~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~3 , inst_outModule|comb_3|unidade~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|centena[1]~0 , inst_outModule|comb_3|centena[1]~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|centena[1]~2 , inst_outModule|comb_3|centena[1]~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~4 , inst_outModule|comb_3|unidade~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add3~0 , inst_outModule|comb_3|Add3~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[2]~4 , inst_outModule|comb_3|in2[2]~4, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|Add5~0 , inst_outModule|comb_3|Add5~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~5 , inst_outModule|comb_3|unidade~5, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Decoder0~0 , inst_outModule|d1|Decoder0~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|centena[0]~3 , inst_outModule|comb_3|centena[0]~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Decoder0~1 , inst_outModule|d1|Decoder0~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d1|Decoder0~2 , inst_outModule|d1|Decoder0~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[3]~3 , inst_outModule|comb_3|dezena[3]~3, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[1]~1 , inst_outModule|comb_3|dezena[1]~1, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[2]~2 , inst_outModule|comb_3|dezena[2]~2, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~6 , inst_outModule|comb_3|unidade~6, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~7 , inst_outModule|comb_3|unidade~7, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~8 , inst_outModule|comb_3|unidade~8, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|in2[1]~5 , inst_outModule|comb_3|in2[1]~5, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~11 , inst_outModule|comb_3|unidade~11, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~9 , inst_outModule|comb_3|unidade~9, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade~10 , inst_outModule|comb_3|unidade~10, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|dezena[0]~0 , inst_outModule|comb_3|dezena[0]~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr6~0 , inst_outModule|d2|WideOr6~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr5~0 , inst_outModule|d2|WideOr5~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr4~0 , inst_outModule|d2|WideOr4~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr3~0 , inst_outModule|d2|WideOr3~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr2~0 , inst_outModule|d2|WideOr2~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr1~0 , inst_outModule|d2|WideOr1~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d2|WideOr0~0 , inst_outModule|d2|WideOr0~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade[3]~15 , inst_outModule|comb_3|unidade[3]~15, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade[2]~14 , inst_outModule|comb_3|unidade[2]~14, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade[1]~13 , inst_outModule|comb_3|unidade[1]~13, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|comb_3|unidade[0]~12 , inst_outModule|comb_3|unidade[0]~12, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|WideOr6~0 , inst_outModule|d3|WideOr6~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|WideOr5~0 , inst_outModule|d3|WideOr5~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|WideOr4~0 , inst_outModule|d3|WideOr4~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|WideOr3~0 , inst_outModule|d3|WideOr3~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|WideOr2~0 , inst_outModule|d3|WideOr2~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|WideOr1~0 , inst_outModule|d3|WideOr1~0, bbtronenhancedCPU, 1
instance = comp, \inst_outModule|d3|WideOr0~0 , inst_outModule|d3|WideOr0~0, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[10] , inst_programCounter|outAddy[10], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~20 , inst_muxPCScr|Add0~20, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[11] , inst_programCounter|outAddy[11], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~22 , inst_muxPCScr|Add0~22, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[12] , inst_programCounter|outAddy[12], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~24 , inst_muxPCScr|Add0~24, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[13] , inst_programCounter|outAddy[13], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~26 , inst_muxPCScr|Add0~26, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[14] , inst_programCounter|outAddy[14], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~28 , inst_muxPCScr|Add0~28, bbtronenhancedCPU, 1
instance = comp, \inst_programCounter|outAddy[15] , inst_programCounter|outAddy[15], bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~30 , inst_muxPCScr|Add0~30, bbtronenhancedCPU, 1
instance = comp, \inst_muxPCScr|Add0~32 , inst_muxPCScr|Add0~32, bbtronenhancedCPU, 1
instance = comp, \inst_instructionMemory|Mux11~3 , inst_instructionMemory|Mux11~3, bbtronenhancedCPU, 1
instance = comp, \switches[8]~input , switches[8]~input, bbtronenhancedCPU, 1
instance = comp, \switches[9]~input , switches[9]~input, bbtronenhancedCPU, 1
instance = comp, \switches[10]~input , switches[10]~input, bbtronenhancedCPU, 1
instance = comp, \switches[11]~input , switches[11]~input, bbtronenhancedCPU, 1
instance = comp, \switches[12]~input , switches[12]~input, bbtronenhancedCPU, 1
instance = comp, \switches[13]~input , switches[13]~input, bbtronenhancedCPU, 1
instance = comp, \switches[14]~input , switches[14]~input, bbtronenhancedCPU, 1
instance = comp, \switches[15]~input , switches[15]~input, bbtronenhancedCPU, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
