\subsection{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg Package Body Reference}
\label{class__ddr2__phy__alt__mem__phy__regs__pkg}\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}


Collaboration diagram for ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=200pt]{d8/d7d/class__ddr2__phy__alt__mem__phy__regs__pkg__coll__graph}
\end{center}
\end{figure}
{\bfseries Package $>$$>$ }{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}\\*
\subsubsection*{Functions}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+codvw\+\_\+status}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+codvw\+\_\+status}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{dgrb\+\_\+mmi\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+dgrb\+\_\+mmi}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}} {\bf read}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{reg\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+codvw\+\_\+status}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+cal\+\_\+status}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+cal\+\_\+status}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{ctrl\+\_\+mmi\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+ctrl\+\_\+mmi}}\\*
{\bfseries \textcolor{vhdlchar}{U\+S\+E\+\_\+\+I\+R\+A\+M\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic}}\\*
{\bfseries \textcolor{vhdlchar}{dqs\+\_\+capture\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{int\+\_\+ac\+\_\+1t\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic}}\\*
{\bfseries \textcolor{vhdlchar}{trefi\+\_\+failure\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic}}\\*
{\bfseries \textcolor{vhdlchar}{iram\+\_\+status\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+iram\+\_\+stat}}\\*
{\bfseries \textcolor{vhdlchar}{I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+T\+H\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}} {\bf read}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{reg\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+cal\+\_\+status}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+test\+\_\+status}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+test\+\_\+status}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{ctrl\+\_\+mmi\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+ctrl\+\_\+mmi}}\\*
{\bfseries \textcolor{vhdlchar}{pll\+\_\+mmi\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+pll\+\_\+mmi}}\\*
{\bfseries \textcolor{vhdlchar}{rw\+\_\+if\+\_\+test\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+if\+\_\+test\+\_\+reg}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}} {\bf read}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{reg\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+test\+\_\+status}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+ro\+\_\+regs}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+ro\+\_\+regs}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{dgrb\+\_\+mmi\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+dgrb\+\_\+mmi}}\\*
{\bfseries \textcolor{vhdlchar}{ctrl\+\_\+mmi\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+mmi}}\\*
{\bfseries \textcolor{vhdlchar}{pll\+\_\+mmi\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+pll\+\_\+mmi}}\\*
{\bfseries \textcolor{vhdlchar}{rw\+\_\+if\+\_\+test\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+if\+\_\+test\+\_\+reg}}\\*
{\bfseries \textcolor{vhdlchar}{U\+S\+E\+\_\+\+I\+R\+A\+M\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{dqs\+\_\+capture\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{int\+\_\+ac\+\_\+1t\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{trefi\+\_\+failure\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{iram\+\_\+status\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+iram\+\_\+stat}}\\*
{\bfseries \textcolor{vhdlchar}{I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+T\+H\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+mr\+\_\+register\+\_\+a}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+mr\+\_\+register\+\_\+a}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{mr0\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}{\bfseries  , \textcolor{vhdlchar}{mr1\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+mr\+\_\+register\+\_\+a}\textcolor{vhdlchar}{ }}} {\bf write}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{wdata\+\_\+in\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector( 31 downto  0)}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}} {\bf read}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{reg\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+mr\+\_\+register\+\_\+a}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+mr\+\_\+register\+\_\+b}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+mr\+\_\+register\+\_\+b}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{mr2\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}{\bfseries  , \textcolor{vhdlchar}{mr3\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+mr\+\_\+register\+\_\+b}\textcolor{vhdlchar}{ }}} {\bf write}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{wdata\+\_\+in\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector( 31 downto  0)}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}} {\bf read}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{reg\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+mr\+\_\+register\+\_\+b}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+hl\+\_\+css}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+hl\+\_\+css}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{C\+\_\+\+H\+L\+\_\+\+S\+T\+A\+G\+E\+\_\+\+E\+N\+A\+B\+L\+E\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector(   c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages-\/ 1 downto  0)}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}} {\bf read}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{reg\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+hl\+\_\+css}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+hl\+\_\+css}\textcolor{vhdlchar}{ }}} {\bf write}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{wdata\+\_\+in\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector( 31 downto  0)}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+parameterisation\+\_\+reg\+\_\+a}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+parameterisation\+\_\+reg\+\_\+a}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+N\+G\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+L\+E\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{pll\+\_\+360\+\_\+sweeps\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}} {\bf read}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{reg\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+parameterisation\+\_\+reg\+\_\+a}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+parameterisation\+\_\+reg\+\_\+a}\textcolor{vhdlchar}{ }}} {\bf write}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{wdata\+\_\+in\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector( 31 downto  0)}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+if\+\_\+test\+\_\+reg}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+if\+\_\+test\+\_\+reg}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+M\+S\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}} {\bf read}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{reg\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+if\+\_\+test\+\_\+reg}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+if\+\_\+test\+\_\+reg}\textcolor{vhdlchar}{ }}} {\bf write}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{wdata\+\_\+in\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector( 31 downto  0)}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+rw\+\_\+regs}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+rw\+\_\+regs}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{mr0\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{mr1\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{mr2\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{mr3\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector}}\\*
{\bfseries \textcolor{vhdlchar}{N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+N\+G\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+L\+E\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{pll\+\_\+360\+\_\+sweeps\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+M\+S\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{C\+\_\+\+H\+L\+\_\+\+S\+T\+A\+G\+E\+\_\+\+E\+N\+A\+B\+L\+E\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector(   c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages-\/ 1 downto  0)}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+regs}\textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}} {\bf v\+\_\+read}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{mmi\+\_\+regs\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+mmi\+\_\+regs}}{\bfseries  , \textcolor{vhdlchar}{address\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}} {\bf read}{\bfseries  ( }{\bfseries {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }}\textcolor{vhdlchar}{mmi\+\_\+regs\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+mmi\+\_\+regs}}{\bfseries  , \textcolor{vhdlchar}{address\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+algm\+\_\+paramaterisation}\textcolor{vhdlchar}{ }}} {\bf pack\+\_\+record}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{ip\+\_\+regs\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+rw\+\_\+regs}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+pll\+\_\+reconfig}\textcolor{vhdlchar}{ }}} {\bf pack\+\_\+record}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{ip\+\_\+regs\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+rw\+\_\+regs}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+admin\+\_\+ctrl}\textcolor{vhdlchar}{ }}} {\bf pack\+\_\+record}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{ip\+\_\+regs\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+rw\+\_\+regs}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+ctrl}\textcolor{vhdlchar}{ }}} {\bf pack\+\_\+record}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{ip\+\_\+regs\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+rw\+\_\+regs}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{t\+\_\+hl\+\_\+css\+\_\+reg}\textcolor{vhdlchar}{ }}} {\bf to\+\_\+t\+\_\+hl\+\_\+css\+\_\+reg}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{hl\+\_\+css\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+hl\+\_\+css}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}} {\bf pack\+\_\+ack\+\_\+seen}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{cal\+\_\+stage\+\_\+ack\+\_\+seen\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}} {\bf encode\+\_\+current\+\_\+stage}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{ctrl\+\_\+cmd\+\_\+id\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+cmd\+\_\+id}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}} {\bf encode\+\_\+active\+\_\+block}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{active\+\_\+block\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+active\+\_\+block}}{\bfseries  )} 
\end{DoxyCompactItemize}
\subsubsection*{Procedures}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} {\bf write\+\_\+clear}( {\bfseries \textcolor{keywordflow}{signal }\textcolor{vhdlchar}{reg\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+hl\+\_\+css}\textcolor{vhdlchar}{ }}} )
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} {\bf write\+\_\+clear}( {\bfseries \textcolor{keywordflow}{signal }\textcolor{vhdlchar}{reg\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+if\+\_\+test\+\_\+reg}\textcolor{vhdlchar}{ }}} )
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} {\bf write\+\_\+clear}( {\bfseries \textcolor{keywordflow}{signal }\textcolor{vhdlchar}{regs\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+rw\+\_\+regs}\textcolor{vhdlchar}{ }}} )
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} {\bf write}( \\*
{\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{mmi\+\_\+regs\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+mmi\+\_\+regs}\textcolor{vhdlchar}{ }}}\\*
  {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{address\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
  {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wdata\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}}\\*
   )
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 3936} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Function Documentation}
\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+codvw\+\_\+status}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a011abbb7091156322d99b26a8ee257ce}


Definition at line {\bf 3946} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaultsdgrb\+\_\+mmi,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+codvw\+\_\+status}\textcolor{vhdlchar}{ }} defaults(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{dgrb\+\_\+mmi}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+dgrb\+\_\+mmi}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a9b388e7147589e742d9959a9fc8931ad}


Definition at line {\bf 3956} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+cal\+\_\+status}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_aeef664e1f0e452f947f9a3c5bdd850ff}


Definition at line {\bf 3983} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaultsctrl\+\_\+mmi,\+U\+S\+E\+\_\+\+I\+R\+A\+M,dqs\+\_\+capture,int\+\_\+ac\+\_\+1t,trefi\+\_\+failure,iram\+\_\+status,\+I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+T\+H,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+cal\+\_\+status}\textcolor{vhdlchar}{ }} defaults(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{ctrl\+\_\+mmi}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+mmi}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{U\+S\+E\+\_\+\+I\+R\+AM}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{dqs\+\_\+capture}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{int\+\_\+ac\+\_\+1t}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{trefi\+\_\+failure}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{iram\+\_\+status}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+iram\+\_\+stat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a99634f89cbca04669abcf16a7f01877a}


Definition at line {\bf 4001} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+test\+\_\+status}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_ab4dbf86adb7496e0432d28919d7cd362}


Definition at line {\bf 4062} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaultsctrl\+\_\+mmi,pll\+\_\+mmi,rw\+\_\+if\+\_\+test,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+test\+\_\+status}\textcolor{vhdlchar}{ }} defaults(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{ctrl\+\_\+mmi}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+mmi}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{pll\+\_\+mmi}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+pll\+\_\+mmi}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{rw\+\_\+if\+\_\+test}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+if\+\_\+test\+\_\+reg}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a5c35139b15ea03840515a4ad7755c305}


Definition at line {\bf 4071} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+ro\+\_\+regs}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_abb366369e8f58d83198f92ae999e4add}


Definition at line {\bf 4102} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaultsdgrb\+\_\+mmi,ctrl\+\_\+mmi,pll\+\_\+mmi,rw\+\_\+if\+\_\+test,\+U\+S\+E\+\_\+\+I\+R\+A\+M,dqs\+\_\+capture,int\+\_\+ac\+\_\+1t,trefi\+\_\+failure,iram\+\_\+status,\+I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+T\+H,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+ro\+\_\+regs}\textcolor{vhdlchar}{ }} defaults(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{dgrb\+\_\+mmi}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+dgrb\+\_\+mmi}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{ctrl\+\_\+mmi}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+mmi}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{pll\+\_\+mmi}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+pll\+\_\+mmi}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{rw\+\_\+if\+\_\+test}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+if\+\_\+test\+\_\+reg}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{U\+S\+E\+\_\+\+I\+R\+AM}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{dqs\+\_\+capture}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{int\+\_\+ac\+\_\+1t}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{trefi\+\_\+failure}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{iram\+\_\+status}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+iram\+\_\+stat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a321020ab63ce3138bca259297c33f4a1}


Definition at line {\bf 4110} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+mr\+\_\+register\+\_\+a}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_adf2773c248ff0f40461632b86cad3053}


Definition at line {\bf 4138} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaultsmr0,mr1,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+mr\+\_\+register\+\_\+a}\textcolor{vhdlchar}{ }} defaults(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr0}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr1}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a738b23a929ad05f4d77d4c4af8fff24d}


Definition at line {\bf 4147} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+mr\+\_\+register\+\_\+b}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a210e3fc699f4494d985afc3769f5812e}


Definition at line {\bf 4177} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaultsmr2,mr3,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+mr\+\_\+register\+\_\+b}\textcolor{vhdlchar}{ }} defaults(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr2}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr3}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_ad3440a72aa84eac456b9863e9a360cd7}


Definition at line {\bf 4186} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+hl\+\_\+css}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a1963ce169589925d1d143a135a454919}


Definition at line {\bf 4217} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaults\+C\+\_\+\+H\+L\+\_\+\+S\+T\+A\+G\+E\+\_\+\+E\+N\+A\+B\+L\+E,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+hl\+\_\+css}\textcolor{vhdlchar}{ }} defaults(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{C\+\_\+\+H\+L\+\_\+\+S\+T\+A\+G\+E\+\_\+\+E\+N\+A\+B\+LE}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a86c5f2de0034fa95c1a9f8467a17ed35}


Definition at line {\bf 4225} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+parameterisation\+\_\+reg\+\_\+a}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a6ad520c94b6d7c58f6f77436951b35c6}


Definition at line {\bf 4258} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaults\+N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+N\+G,\+P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+L\+E,pll\+\_\+360\+\_\+sweeps,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+parameterisation\+\_\+reg\+\_\+a}\textcolor{vhdlchar}{ }} defaults(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{pll\+\_\+360\+\_\+sweeps}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_ad9331c0fd40f57e361c324f92ef0b3e3}


Definition at line {\bf 4272} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+if\+\_\+test\+\_\+reg}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_ab42f9fb0edbb02b844e81234dec9313f}


Definition at line {\bf 4316} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaults\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+M\+S,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+if\+\_\+test\+\_\+reg}\textcolor{vhdlchar}{ }} defaults(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_ac58ce27b71bfa4f3e2a2ff85219392b6}


Definition at line {\bf 4329} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+rw\+\_\+regs}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a7ed51f531c70b5b2afd1eefdc76fd590}


Definition at line {\bf 4372} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaultsmr0,mr1,mr2,mr3,\+N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+N\+G,\+P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+L\+E,pll\+\_\+360\+\_\+sweeps,\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+M\+S,\+C\+\_\+\+H\+L\+\_\+\+S\+T\+A\+G\+E\+\_\+\+E\+N\+A\+B\+L\+E,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+rw\+\_\+regs}\textcolor{vhdlchar}{ }} defaults(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr0}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr1}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr2}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{mr3}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{N\+O\+M\+\_\+\+D\+Q\+S\+\_\+\+P\+H\+A\+S\+E\+\_\+\+S\+E\+T\+T\+I\+NG}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{pll\+\_\+360\+\_\+sweeps}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+I\+N\+T\+E\+R\+V\+A\+L\+\_\+\+I\+N\+\_\+\+MS}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{C\+\_\+\+H\+L\+\_\+\+S\+T\+A\+G\+E\+\_\+\+E\+N\+A\+B\+LE}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_aa2abf8ee62f1c2ce11a58c6a84c7fcd7}


Definition at line {\bf 4383} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+regs}\textcolor{vhdlchar}{ }} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_ade0cc92e1e4fe3525dbcd920233a473f}


Definition at line {\bf 4418} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!encode\+\_\+active\+\_\+block@{encode\+\_\+active\+\_\+block}}
\index{encode\+\_\+active\+\_\+block@{encode\+\_\+active\+\_\+block}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{encode\+\_\+active\+\_\+blockactive\+\_\+block,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }} encode\+\_\+active\+\_\+block(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{active\+\_\+block}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+active\+\_\+block}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a6189ff43d2876963fa0a55faee2ab0b8}


Definition at line {\bf 4708} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!encode\+\_\+current\+\_\+stage@{encode\+\_\+current\+\_\+stage}}
\index{encode\+\_\+current\+\_\+stage@{encode\+\_\+current\+\_\+stage}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{encode\+\_\+current\+\_\+stagectrl\+\_\+cmd\+\_\+id,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }} encode\+\_\+current\+\_\+stage(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{ctrl\+\_\+cmd\+\_\+id}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+cmd\+\_\+id}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_ae388d79aa600cdb3c7ec446e01367f3d}


Definition at line {\bf 4671} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!pack\+\_\+ack\+\_\+seen@{pack\+\_\+ack\+\_\+seen}}
\index{pack\+\_\+ack\+\_\+seen@{pack\+\_\+ack\+\_\+seen}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{pack\+\_\+ack\+\_\+seencal\+\_\+stage\+\_\+ack\+\_\+seen,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }} pack\+\_\+ack\+\_\+seen(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{cal\+\_\+stage\+\_\+ack\+\_\+seen}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a5d0954e91c07457e95141b02be23d6bb}


Definition at line {\bf 4641} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!pack\+\_\+record@{pack\+\_\+record}}
\index{pack\+\_\+record@{pack\+\_\+record}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{pack\+\_\+recordip\+\_\+regs,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+algm\+\_\+paramaterisation}\textcolor{vhdlchar}{ }} pack\+\_\+record(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{ip\+\_\+regs}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+rw\+\_\+regs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a8f07ebe5caf57a4c09ac8135bc795cc0}


Definition at line {\bf 4529} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!pack\+\_\+record@{pack\+\_\+record}}
\index{pack\+\_\+record@{pack\+\_\+record}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{pack\+\_\+recordip\+\_\+regs,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+pll\+\_\+reconfig}\textcolor{vhdlchar}{ }} pack\+\_\+record(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{ip\+\_\+regs}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+rw\+\_\+regs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_abcb1c833e202a7a9a5f4f2cd5ca451fb}


Definition at line {\bf 4581} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!pack\+\_\+record@{pack\+\_\+record}}
\index{pack\+\_\+record@{pack\+\_\+record}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{pack\+\_\+recordip\+\_\+regs,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+admin\+\_\+ctrl}\textcolor{vhdlchar}{ }} pack\+\_\+record(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{ip\+\_\+regs}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+rw\+\_\+regs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a32ab92cfa871b8dc880c3e2af7966595}


Definition at line {\bf 4591} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!pack\+\_\+record@{pack\+\_\+record}}
\index{pack\+\_\+record@{pack\+\_\+record}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{pack\+\_\+recordip\+\_\+regs,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+ctrl}\textcolor{vhdlchar}{ }} pack\+\_\+record(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{ip\+\_\+regs}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+rw\+\_\+regs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_aa6fe09153aa6ddb2b7cbb78e3ff0c45a}


Definition at line {\bf 4601} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!read@{read}}
\index{read@{read}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{readreg,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }} read(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{reg}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+codvw\+\_\+status}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a84f679f30adcc592df2742ea989f4a54}


Definition at line {\bf 3968} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!read@{read}}
\index{read@{read}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{readreg,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }} read(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{reg}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+cal\+\_\+status}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a84f679f30adcc592df2742ea989f4a54}


Definition at line {\bf 4036} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!read@{read}}
\index{read@{read}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{readreg,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }} read(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{reg}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+test\+\_\+status}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a84f679f30adcc592df2742ea989f4a54}


Definition at line {\bf 4085} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!read@{read}}
\index{read@{read}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{readreg,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }} read(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{reg}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+mr\+\_\+register\+\_\+a}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a84f679f30adcc592df2742ea989f4a54}


Definition at line {\bf 4166} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!read@{read}}
\index{read@{read}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{readreg,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }} read(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{reg}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+mr\+\_\+register\+\_\+b}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a84f679f30adcc592df2742ea989f4a54}


Definition at line {\bf 4205} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!read@{read}}
\index{read@{read}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{readreg,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }} read(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{reg}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+hl\+\_\+css}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a84f679f30adcc592df2742ea989f4a54}


Definition at line {\bf 4234} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!read@{read}}
\index{read@{read}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{readreg,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }} read(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{reg}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+parameterisation\+\_\+reg\+\_\+a}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a84f679f30adcc592df2742ea989f4a54}


Definition at line {\bf 4287} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!read@{read}}
\index{read@{read}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{readreg,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }} read(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{reg}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+if\+\_\+test\+\_\+reg}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a84f679f30adcc592df2742ea989f4a54}


Definition at line {\bf 4338} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!read@{read}}
\index{read@{read}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{readmmi\+\_\+regs,address,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }} read(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{mmi\+\_\+regs}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+mmi\+\_\+regs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{address}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_ad8e247208514c3debed34cabe441577a}


Definition at line {\bf 4472} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!to\+\_\+t\+\_\+hl\+\_\+css\+\_\+reg@{to\+\_\+t\+\_\+hl\+\_\+css\+\_\+reg}}
\index{to\+\_\+t\+\_\+hl\+\_\+css\+\_\+reg@{to\+\_\+t\+\_\+hl\+\_\+css\+\_\+reg}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{to\+\_\+t\+\_\+hl\+\_\+css\+\_\+reghl\+\_\+css,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+hl\+\_\+css\+\_\+reg}\textcolor{vhdlchar}{ }} to\+\_\+t\+\_\+hl\+\_\+css\+\_\+reg(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{hl\+\_\+css}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+hl\+\_\+css}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_aecbad34ad32c0e09ae784f0b90aec944}


Definition at line {\bf 4615} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!v\+\_\+read@{v\+\_\+read}}
\index{v\+\_\+read@{v\+\_\+read}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{v\+\_\+readmmi\+\_\+regs,address,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }} v\+\_\+read(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{mmi\+\_\+regs}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+mmi\+\_\+regs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{address}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a087108d8ba01286447b46ae50779ebe8}


Definition at line {\bf 4427} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!write@{write}}
\index{write@{write}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{writewdata\+\_\+in,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+mr\+\_\+register\+\_\+a}\textcolor{vhdlchar}{ }} write(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{wdata\+\_\+in}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a563c4e5ae50ec556a1b5edd8970e28b2}


Definition at line {\bf 4158} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!write@{write}}
\index{write@{write}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{writewdata\+\_\+in,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+mr\+\_\+register\+\_\+b}\textcolor{vhdlchar}{ }} write(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{wdata\+\_\+in}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_ab13adefe6cf47c5f455996802ad7632c}


Definition at line {\bf 4197} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!write@{write}}
\index{write@{write}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{writewdata\+\_\+in,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+hl\+\_\+css}\textcolor{vhdlchar}{ }} write(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{wdata\+\_\+in}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a18858656b0fb961d2a5430aa4caf4923}


Definition at line {\bf 4242} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!write@{write}}
\index{write@{write}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{writewdata\+\_\+in,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+parameterisation\+\_\+reg\+\_\+a}\textcolor{vhdlchar}{ }} write(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{wdata\+\_\+in}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a7c5d2032f8281f00b6fd813b2511072a}


Definition at line {\bf 4300} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!write@{write}}
\index{write@{write}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{writewdata\+\_\+in,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{t\+\_\+if\+\_\+test\+\_\+reg}\textcolor{vhdlchar}{ }} write(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{wdata\+\_\+in}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_ac195c4b8d12359c848132f45b6d69d3b}


Definition at line {\bf 4350} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!write@{write}}
\index{write@{write}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{writemmi\+\_\+regs,address,wdata,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} write(
\begin{DoxyParamCaption}
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{mmi\+\_\+regs}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+mmi\+\_\+regs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{address}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{wdata}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Procedure]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_ab6829abfdd5491150b19fd4019762450}


Definition at line {\bf 4483} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!write\+\_\+clear@{write\+\_\+clear}}
\index{write\+\_\+clear@{write\+\_\+clear}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{write\+\_\+clearreg,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} write\+\_\+clear(
\begin{DoxyParamCaption}
\item[{\textcolor{keywordtype}{signal } }]{{\bfseries \textcolor{vhdlchar}{reg}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+hl\+\_\+css}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Procedure]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a5296f2c00b549350b80392e88f48787e}


Definition at line {\bf 4250} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!write\+\_\+clear@{write\+\_\+clear}}
\index{write\+\_\+clear@{write\+\_\+clear}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{write\+\_\+clearreg,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} write\+\_\+clear(
\begin{DoxyParamCaption}
\item[{\textcolor{keywordtype}{signal } }]{{\bfseries \textcolor{vhdlchar}{reg}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+if\+\_\+test\+\_\+reg}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Procedure]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a5296f2c00b549350b80392e88f48787e}


Definition at line {\bf 4362} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!write\+\_\+clear@{write\+\_\+clear}}
\index{write\+\_\+clear@{write\+\_\+clear}!\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{\+\_\+ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\paragraph[{write\+\_\+clearregs,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} write\+\_\+clear(
\begin{DoxyParamCaption}
\item[{\textcolor{keywordtype}{signal } }]{{\bfseries \textcolor{vhdlchar}{regs}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{t\+\_\+rw\+\_\+regs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Procedure]}}\label{class__ddr2__phy__alt__mem__phy__regs__pkg_a30bd5a0144f70b6b2f648550dce167cb}


Definition at line {\bf 4407} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
