ARM GAS  /tmp/ccMgRKXH.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"usart.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_UART4_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_UART4_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_UART4_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/periphs/usart.c"
   1:Core/Src/periphs/usart.c **** /**
   2:Core/Src/periphs/usart.c ****   ******************************************************************************
   3:Core/Src/periphs/usart.c ****   * File Name          : USART.c
   4:Core/Src/periphs/usart.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/periphs/usart.c ****   *                      of the USART instances.
   6:Core/Src/periphs/usart.c ****   ******************************************************************************
   7:Core/Src/periphs/usart.c ****   * @attention
   8:Core/Src/periphs/usart.c ****   *
   9:Core/Src/periphs/usart.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/periphs/usart.c ****   * All rights reserved.</center></h2>
  11:Core/Src/periphs/usart.c ****   *
  12:Core/Src/periphs/usart.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/periphs/usart.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/periphs/usart.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/periphs/usart.c ****   *                             www.st.com/SLA0044
  16:Core/Src/periphs/usart.c ****   *
  17:Core/Src/periphs/usart.c ****   ******************************************************************************
  18:Core/Src/periphs/usart.c ****   */
  19:Core/Src/periphs/usart.c **** 
  20:Core/Src/periphs/usart.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/periphs/usart.c **** #include "usart.h"
  22:Core/Src/periphs/usart.c **** 
  23:Core/Src/periphs/usart.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/periphs/usart.c **** 
  25:Core/Src/periphs/usart.c **** /* USER CODE END 0 */
  26:Core/Src/periphs/usart.c **** 
  27:Core/Src/periphs/usart.c **** UART_HandleTypeDef huart4;
  28:Core/Src/periphs/usart.c **** UART_HandleTypeDef huart2;
  29:Core/Src/periphs/usart.c **** DMA_HandleTypeDef hdma_usart2_rx;
  30:Core/Src/periphs/usart.c **** DMA_HandleTypeDef hdma_uart4_tx;
ARM GAS  /tmp/ccMgRKXH.s 			page 2


  31:Core/Src/periphs/usart.c **** 
  32:Core/Src/periphs/usart.c **** /* UART4 init function */
  33:Core/Src/periphs/usart.c **** void MX_UART4_Init(void)
  34:Core/Src/periphs/usart.c **** {
  29              		.loc 1 34 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  35:Core/Src/periphs/usart.c **** 
  36:Core/Src/periphs/usart.c ****   huart4.Instance = UART4;
  38              		.loc 1 36 3 view .LVU1
  39              		.loc 1 36 19 is_stmt 0 view .LVU2
  40 0002 0A48     		ldr	r0, .L5
  41 0004 0A4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  37:Core/Src/periphs/usart.c ****   huart4.Init.BaudRate = 115200;
  43              		.loc 1 37 3 is_stmt 1 view .LVU3
  44              		.loc 1 37 24 is_stmt 0 view .LVU4
  45 0008 4FF4E133 		mov	r3, #115200
  46 000c 4360     		str	r3, [r0, #4]
  38:Core/Src/periphs/usart.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
  47              		.loc 1 38 3 is_stmt 1 view .LVU5
  48              		.loc 1 38 26 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  39:Core/Src/periphs/usart.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
  51              		.loc 1 39 3 is_stmt 1 view .LVU7
  52              		.loc 1 39 24 is_stmt 0 view .LVU8
  53 0012 C360     		str	r3, [r0, #12]
  40:Core/Src/periphs/usart.c ****   huart4.Init.Parity = UART_PARITY_NONE;
  54              		.loc 1 40 3 is_stmt 1 view .LVU9
  55              		.loc 1 40 22 is_stmt 0 view .LVU10
  56 0014 0361     		str	r3, [r0, #16]
  41:Core/Src/periphs/usart.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
  57              		.loc 1 41 3 is_stmt 1 view .LVU11
  58              		.loc 1 41 20 is_stmt 0 view .LVU12
  59 0016 0C22     		movs	r2, #12
  60 0018 4261     		str	r2, [r0, #20]
  42:Core/Src/periphs/usart.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  61              		.loc 1 42 3 is_stmt 1 view .LVU13
  62              		.loc 1 42 25 is_stmt 0 view .LVU14
  63 001a 8361     		str	r3, [r0, #24]
  43:Core/Src/periphs/usart.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
  64              		.loc 1 43 3 is_stmt 1 view .LVU15
  65              		.loc 1 43 28 is_stmt 0 view .LVU16
  66 001c C361     		str	r3, [r0, #28]
  44:Core/Src/periphs/usart.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
  67              		.loc 1 44 3 is_stmt 1 view .LVU17
  68              		.loc 1 44 7 is_stmt 0 view .LVU18
  69 001e FFF7FEFF 		bl	HAL_UART_Init
  70              	.LVL0:
  71              		.loc 1 44 6 view .LVU19
ARM GAS  /tmp/ccMgRKXH.s 			page 3


  72 0022 00B9     		cbnz	r0, .L4
  73              	.L1:
  45:Core/Src/periphs/usart.c ****   {
  46:Core/Src/periphs/usart.c ****     Error_Handler();
  47:Core/Src/periphs/usart.c ****   }
  48:Core/Src/periphs/usart.c **** 
  49:Core/Src/periphs/usart.c **** }
  74              		.loc 1 49 1 view .LVU20
  75 0024 08BD     		pop	{r3, pc}
  76              	.L4:
  46:Core/Src/periphs/usart.c ****   }
  77              		.loc 1 46 5 is_stmt 1 view .LVU21
  78 0026 FFF7FEFF 		bl	Error_Handler
  79              	.LVL1:
  80              		.loc 1 49 1 is_stmt 0 view .LVU22
  81 002a FBE7     		b	.L1
  82              	.L6:
  83              		.align	2
  84              	.L5:
  85 002c 00000000 		.word	.LANCHOR0
  86 0030 004C0040 		.word	1073761280
  87              		.cfi_endproc
  88              	.LFE130:
  90              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
  91              		.align	1
  92              		.global	MX_USART2_UART_Init
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  96              		.fpu fpv4-sp-d16
  98              	MX_USART2_UART_Init:
  99              	.LFB131:
  50:Core/Src/periphs/usart.c **** /* USART2 init function */
  51:Core/Src/periphs/usart.c **** 
  52:Core/Src/periphs/usart.c **** void MX_USART2_UART_Init(void)
  53:Core/Src/periphs/usart.c **** {
 100              		.loc 1 53 1 is_stmt 1 view -0
 101              		.cfi_startproc
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104 0000 08B5     		push	{r3, lr}
 105              	.LCFI1:
 106              		.cfi_def_cfa_offset 8
 107              		.cfi_offset 3, -8
 108              		.cfi_offset 14, -4
  54:Core/Src/periphs/usart.c **** 
  55:Core/Src/periphs/usart.c ****   huart2.Instance = USART2;
 109              		.loc 1 55 3 view .LVU24
 110              		.loc 1 55 19 is_stmt 0 view .LVU25
 111 0002 0A48     		ldr	r0, .L11
 112 0004 0A4B     		ldr	r3, .L11+4
 113 0006 0360     		str	r3, [r0]
  56:Core/Src/periphs/usart.c ****   huart2.Init.BaudRate = 115200;
 114              		.loc 1 56 3 is_stmt 1 view .LVU26
 115              		.loc 1 56 24 is_stmt 0 view .LVU27
 116 0008 4FF4E133 		mov	r3, #115200
 117 000c 4360     		str	r3, [r0, #4]
ARM GAS  /tmp/ccMgRKXH.s 			page 4


  57:Core/Src/periphs/usart.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 118              		.loc 1 57 3 is_stmt 1 view .LVU28
 119              		.loc 1 57 26 is_stmt 0 view .LVU29
 120 000e 0023     		movs	r3, #0
 121 0010 8360     		str	r3, [r0, #8]
  58:Core/Src/periphs/usart.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 122              		.loc 1 58 3 is_stmt 1 view .LVU30
 123              		.loc 1 58 24 is_stmt 0 view .LVU31
 124 0012 C360     		str	r3, [r0, #12]
  59:Core/Src/periphs/usart.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 125              		.loc 1 59 3 is_stmt 1 view .LVU32
 126              		.loc 1 59 22 is_stmt 0 view .LVU33
 127 0014 0361     		str	r3, [r0, #16]
  60:Core/Src/periphs/usart.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 128              		.loc 1 60 3 is_stmt 1 view .LVU34
 129              		.loc 1 60 20 is_stmt 0 view .LVU35
 130 0016 0C22     		movs	r2, #12
 131 0018 4261     		str	r2, [r0, #20]
  61:Core/Src/periphs/usart.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 132              		.loc 1 61 3 is_stmt 1 view .LVU36
 133              		.loc 1 61 25 is_stmt 0 view .LVU37
 134 001a 8361     		str	r3, [r0, #24]
  62:Core/Src/periphs/usart.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 135              		.loc 1 62 3 is_stmt 1 view .LVU38
 136              		.loc 1 62 28 is_stmt 0 view .LVU39
 137 001c C361     		str	r3, [r0, #28]
  63:Core/Src/periphs/usart.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 138              		.loc 1 63 3 is_stmt 1 view .LVU40
 139              		.loc 1 63 7 is_stmt 0 view .LVU41
 140 001e FFF7FEFF 		bl	HAL_UART_Init
 141              	.LVL2:
 142              		.loc 1 63 6 view .LVU42
 143 0022 00B9     		cbnz	r0, .L10
 144              	.L7:
  64:Core/Src/periphs/usart.c ****   {
  65:Core/Src/periphs/usart.c ****     Error_Handler();
  66:Core/Src/periphs/usart.c ****   }
  67:Core/Src/periphs/usart.c **** 
  68:Core/Src/periphs/usart.c **** }
 145              		.loc 1 68 1 view .LVU43
 146 0024 08BD     		pop	{r3, pc}
 147              	.L10:
  65:Core/Src/periphs/usart.c ****   }
 148              		.loc 1 65 5 is_stmt 1 view .LVU44
 149 0026 FFF7FEFF 		bl	Error_Handler
 150              	.LVL3:
 151              		.loc 1 68 1 is_stmt 0 view .LVU45
 152 002a FBE7     		b	.L7
 153              	.L12:
 154              		.align	2
 155              	.L11:
 156 002c 00000000 		.word	.LANCHOR1
 157 0030 00440040 		.word	1073759232
 158              		.cfi_endproc
 159              	.LFE131:
 161              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 162              		.align	1
ARM GAS  /tmp/ccMgRKXH.s 			page 5


 163              		.global	HAL_UART_MspInit
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 167              		.fpu fpv4-sp-d16
 169              	HAL_UART_MspInit:
 170              	.LVL4:
 171              	.LFB132:
  69:Core/Src/periphs/usart.c **** 
  70:Core/Src/periphs/usart.c **** void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
  71:Core/Src/periphs/usart.c **** {
 172              		.loc 1 71 1 is_stmt 1 view -0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 40
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              		.loc 1 71 1 is_stmt 0 view .LVU47
 177 0000 30B5     		push	{r4, r5, lr}
 178              	.LCFI2:
 179              		.cfi_def_cfa_offset 12
 180              		.cfi_offset 4, -12
 181              		.cfi_offset 5, -8
 182              		.cfi_offset 14, -4
 183 0002 8BB0     		sub	sp, sp, #44
 184              	.LCFI3:
 185              		.cfi_def_cfa_offset 56
 186 0004 0446     		mov	r4, r0
  72:Core/Src/periphs/usart.c **** 
  73:Core/Src/periphs/usart.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 187              		.loc 1 73 3 is_stmt 1 view .LVU48
 188              		.loc 1 73 20 is_stmt 0 view .LVU49
 189 0006 0023     		movs	r3, #0
 190 0008 0593     		str	r3, [sp, #20]
 191 000a 0693     		str	r3, [sp, #24]
 192 000c 0793     		str	r3, [sp, #28]
 193 000e 0893     		str	r3, [sp, #32]
 194 0010 0993     		str	r3, [sp, #36]
  74:Core/Src/periphs/usart.c ****   if(uartHandle->Instance==UART4)
 195              		.loc 1 74 3 is_stmt 1 view .LVU50
 196              		.loc 1 74 16 is_stmt 0 view .LVU51
 197 0012 0368     		ldr	r3, [r0]
 198              		.loc 1 74 5 view .LVU52
 199 0014 4E4A     		ldr	r2, .L23
 200 0016 9342     		cmp	r3, r2
 201 0018 04D0     		beq	.L19
  75:Core/Src/periphs/usart.c ****   {
  76:Core/Src/periphs/usart.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
  77:Core/Src/periphs/usart.c **** 
  78:Core/Src/periphs/usart.c ****   /* USER CODE END UART4_MspInit 0 */
  79:Core/Src/periphs/usart.c ****     /* UART4 clock enable */
  80:Core/Src/periphs/usart.c ****     __HAL_RCC_UART4_CLK_ENABLE();
  81:Core/Src/periphs/usart.c **** 
  82:Core/Src/periphs/usart.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  83:Core/Src/periphs/usart.c ****     /**UART4 GPIO Configuration
  84:Core/Src/periphs/usart.c ****     PC10     ------> UART4_TX
  85:Core/Src/periphs/usart.c ****     PC11     ------> UART4_RX
  86:Core/Src/periphs/usart.c ****     */
  87:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
ARM GAS  /tmp/ccMgRKXH.s 			page 6


  88:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  89:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
  90:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  91:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
  92:Core/Src/periphs/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  93:Core/Src/periphs/usart.c **** 
  94:Core/Src/periphs/usart.c ****     /* UART4 DMA Init */
  95:Core/Src/periphs/usart.c ****     /* UART4_TX Init */
  96:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Instance = DMA1_Stream4;
  97:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
  98:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
  99:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 100:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 101:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 102:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 103:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.Mode = DMA_CIRCULAR;
 104:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 105:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 106:Core/Src/periphs/usart.c ****     if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 107:Core/Src/periphs/usart.c ****     {
 108:Core/Src/periphs/usart.c ****       Error_Handler();
 109:Core/Src/periphs/usart.c ****     }
 110:Core/Src/periphs/usart.c **** 
 111:Core/Src/periphs/usart.c ****     __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 112:Core/Src/periphs/usart.c ****        HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 113:Core/Src/periphs/usart.c ****       HAL_NVIC_EnableIRQ(UART4_IRQn);
 114:Core/Src/periphs/usart.c ****   }
 115:Core/Src/periphs/usart.c ****   else if(uartHandle->Instance==USART2)
 202              		.loc 1 115 8 is_stmt 1 view .LVU53
 203              		.loc 1 115 10 is_stmt 0 view .LVU54
 204 001a 4E4A     		ldr	r2, .L23+4
 205 001c 9342     		cmp	r3, r2
 206 001e 4DD0     		beq	.L20
 207              	.LVL5:
 208              	.L13:
 116:Core/Src/periphs/usart.c ****   {
 117:Core/Src/periphs/usart.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 118:Core/Src/periphs/usart.c **** 
 119:Core/Src/periphs/usart.c ****   /* USER CODE END USART2_MspInit 0 */
 120:Core/Src/periphs/usart.c ****     /* USART2 clock enable */
 121:Core/Src/periphs/usart.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 122:Core/Src/periphs/usart.c ****   
 123:Core/Src/periphs/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 124:Core/Src/periphs/usart.c ****     /**USART2 GPIO Configuration    
 125:Core/Src/periphs/usart.c ****     PD5     ------> USART2_TX
 126:Core/Src/periphs/usart.c ****     PD6     ------> USART2_RX 
 127:Core/Src/periphs/usart.c ****     */
 128:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 129:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 130:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 131:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 132:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 133:Core/Src/periphs/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 134:Core/Src/periphs/usart.c **** 
 135:Core/Src/periphs/usart.c ****     /* USART2 DMA Init */
 136:Core/Src/periphs/usart.c ****     /* USART2_RX Init */
 137:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Instance = DMA1_Stream5;
ARM GAS  /tmp/ccMgRKXH.s 			page 7


 138:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 139:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 140:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 141:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 142:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 143:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 144:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 145:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 146:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 147:Core/Src/periphs/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 148:Core/Src/periphs/usart.c ****     {
 149:Core/Src/periphs/usart.c ****       Error_Handler();
 150:Core/Src/periphs/usart.c ****     }
 151:Core/Src/periphs/usart.c **** 
 152:Core/Src/periphs/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 153:Core/Src/periphs/usart.c ****      HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 154:Core/Src/periphs/usart.c ****      HAL_NVIC_EnableIRQ(USART2_IRQn);
 155:Core/Src/periphs/usart.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 156:Core/Src/periphs/usart.c **** 
 157:Core/Src/periphs/usart.c ****   /* USER CODE END USART2_MspInit 1 */
 158:Core/Src/periphs/usart.c ****   }
 159:Core/Src/periphs/usart.c **** }
 209              		.loc 1 159 1 view .LVU55
 210 0020 0BB0     		add	sp, sp, #44
 211              	.LCFI4:
 212              		.cfi_remember_state
 213              		.cfi_def_cfa_offset 12
 214              		@ sp needed
 215 0022 30BD     		pop	{r4, r5, pc}
 216              	.LVL6:
 217              	.L19:
 218              	.LCFI5:
 219              		.cfi_restore_state
  80:Core/Src/periphs/usart.c **** 
 220              		.loc 1 80 5 is_stmt 1 view .LVU56
 221              	.LBB2:
  80:Core/Src/periphs/usart.c **** 
 222              		.loc 1 80 5 view .LVU57
 223 0024 0025     		movs	r5, #0
 224 0026 0195     		str	r5, [sp, #4]
  80:Core/Src/periphs/usart.c **** 
 225              		.loc 1 80 5 view .LVU58
 226 0028 4B4B     		ldr	r3, .L23+8
 227 002a 1A6C     		ldr	r2, [r3, #64]
 228 002c 42F40022 		orr	r2, r2, #524288
 229 0030 1A64     		str	r2, [r3, #64]
  80:Core/Src/periphs/usart.c **** 
 230              		.loc 1 80 5 view .LVU59
 231 0032 1A6C     		ldr	r2, [r3, #64]
 232 0034 02F40022 		and	r2, r2, #524288
 233 0038 0192     		str	r2, [sp, #4]
  80:Core/Src/periphs/usart.c **** 
 234              		.loc 1 80 5 view .LVU60
 235 003a 019A     		ldr	r2, [sp, #4]
 236              	.LBE2:
  80:Core/Src/periphs/usart.c **** 
 237              		.loc 1 80 5 view .LVU61
ARM GAS  /tmp/ccMgRKXH.s 			page 8


  82:Core/Src/periphs/usart.c ****     /**UART4 GPIO Configuration
 238              		.loc 1 82 5 view .LVU62
 239              	.LBB3:
  82:Core/Src/periphs/usart.c ****     /**UART4 GPIO Configuration
 240              		.loc 1 82 5 view .LVU63
 241 003c 0295     		str	r5, [sp, #8]
  82:Core/Src/periphs/usart.c ****     /**UART4 GPIO Configuration
 242              		.loc 1 82 5 view .LVU64
 243 003e 1A6B     		ldr	r2, [r3, #48]
 244 0040 42F00402 		orr	r2, r2, #4
 245 0044 1A63     		str	r2, [r3, #48]
  82:Core/Src/periphs/usart.c ****     /**UART4 GPIO Configuration
 246              		.loc 1 82 5 view .LVU65
 247 0046 1B6B     		ldr	r3, [r3, #48]
 248 0048 03F00403 		and	r3, r3, #4
 249 004c 0293     		str	r3, [sp, #8]
  82:Core/Src/periphs/usart.c ****     /**UART4 GPIO Configuration
 250              		.loc 1 82 5 view .LVU66
 251 004e 029B     		ldr	r3, [sp, #8]
 252              	.LBE3:
  82:Core/Src/periphs/usart.c ****     /**UART4 GPIO Configuration
 253              		.loc 1 82 5 view .LVU67
  87:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 254              		.loc 1 87 5 view .LVU68
  87:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 255              		.loc 1 87 25 is_stmt 0 view .LVU69
 256 0050 4FF44063 		mov	r3, #3072
 257 0054 0593     		str	r3, [sp, #20]
  88:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 258              		.loc 1 88 5 is_stmt 1 view .LVU70
  88:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 259              		.loc 1 88 26 is_stmt 0 view .LVU71
 260 0056 0223     		movs	r3, #2
 261 0058 0693     		str	r3, [sp, #24]
  89:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 262              		.loc 1 89 5 is_stmt 1 view .LVU72
  89:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 263              		.loc 1 89 26 is_stmt 0 view .LVU73
 264 005a 0123     		movs	r3, #1
 265 005c 0793     		str	r3, [sp, #28]
  90:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 266              		.loc 1 90 5 is_stmt 1 view .LVU74
  90:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 267              		.loc 1 90 27 is_stmt 0 view .LVU75
 268 005e 0323     		movs	r3, #3
 269 0060 0893     		str	r3, [sp, #32]
  91:Core/Src/periphs/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 270              		.loc 1 91 5 is_stmt 1 view .LVU76
  91:Core/Src/periphs/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 271              		.loc 1 91 31 is_stmt 0 view .LVU77
 272 0062 0823     		movs	r3, #8
 273 0064 0993     		str	r3, [sp, #36]
  92:Core/Src/periphs/usart.c **** 
 274              		.loc 1 92 5 is_stmt 1 view .LVU78
 275 0066 05A9     		add	r1, sp, #20
 276 0068 3C48     		ldr	r0, .L23+12
 277              	.LVL7:
ARM GAS  /tmp/ccMgRKXH.s 			page 9


  92:Core/Src/periphs/usart.c **** 
 278              		.loc 1 92 5 is_stmt 0 view .LVU79
 279 006a FFF7FEFF 		bl	HAL_GPIO_Init
 280              	.LVL8:
  96:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 281              		.loc 1 96 5 is_stmt 1 view .LVU80
  96:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 282              		.loc 1 96 28 is_stmt 0 view .LVU81
 283 006e 3C48     		ldr	r0, .L23+16
 284 0070 3C4B     		ldr	r3, .L23+20
 285 0072 0360     		str	r3, [r0]
  97:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 286              		.loc 1 97 5 is_stmt 1 view .LVU82
  97:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 287              		.loc 1 97 32 is_stmt 0 view .LVU83
 288 0074 4FF00063 		mov	r3, #134217728
 289 0078 4360     		str	r3, [r0, #4]
  98:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 290              		.loc 1 98 5 is_stmt 1 view .LVU84
  98:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 291              		.loc 1 98 34 is_stmt 0 view .LVU85
 292 007a 4023     		movs	r3, #64
 293 007c 8360     		str	r3, [r0, #8]
  99:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 294              		.loc 1 99 5 is_stmt 1 view .LVU86
  99:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 295              		.loc 1 99 34 is_stmt 0 view .LVU87
 296 007e C560     		str	r5, [r0, #12]
 100:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 297              		.loc 1 100 5 is_stmt 1 view .LVU88
 100:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 298              		.loc 1 100 31 is_stmt 0 view .LVU89
 299 0080 4FF48063 		mov	r3, #1024
 300 0084 0361     		str	r3, [r0, #16]
 101:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 301              		.loc 1 101 5 is_stmt 1 view .LVU90
 101:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 302              		.loc 1 101 44 is_stmt 0 view .LVU91
 303 0086 4561     		str	r5, [r0, #20]
 102:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.Mode = DMA_CIRCULAR;
 304              		.loc 1 102 5 is_stmt 1 view .LVU92
 102:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.Mode = DMA_CIRCULAR;
 305              		.loc 1 102 41 is_stmt 0 view .LVU93
 306 0088 8561     		str	r5, [r0, #24]
 103:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 307              		.loc 1 103 5 is_stmt 1 view .LVU94
 103:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 308              		.loc 1 103 29 is_stmt 0 view .LVU95
 309 008a 4FF48073 		mov	r3, #256
 310 008e C361     		str	r3, [r0, #28]
 104:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 311              		.loc 1 104 5 is_stmt 1 view .LVU96
 104:Core/Src/periphs/usart.c ****     hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 312              		.loc 1 104 33 is_stmt 0 view .LVU97
 313 0090 4FF44033 		mov	r3, #196608
 314 0094 0362     		str	r3, [r0, #32]
 105:Core/Src/periphs/usart.c ****     if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
ARM GAS  /tmp/ccMgRKXH.s 			page 10


 315              		.loc 1 105 5 is_stmt 1 view .LVU98
 105:Core/Src/periphs/usart.c ****     if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 316              		.loc 1 105 33 is_stmt 0 view .LVU99
 317 0096 4562     		str	r5, [r0, #36]
 106:Core/Src/periphs/usart.c ****     {
 318              		.loc 1 106 5 is_stmt 1 view .LVU100
 106:Core/Src/periphs/usart.c ****     {
 319              		.loc 1 106 9 is_stmt 0 view .LVU101
 320 0098 FFF7FEFF 		bl	HAL_DMA_Init
 321              	.LVL9:
 106:Core/Src/periphs/usart.c ****     {
 322              		.loc 1 106 8 view .LVU102
 323 009c 58B9     		cbnz	r0, .L21
 324              	.L15:
 111:Core/Src/periphs/usart.c ****        HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 325              		.loc 1 111 5 is_stmt 1 view .LVU103
 111:Core/Src/periphs/usart.c ****        HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 326              		.loc 1 111 5 view .LVU104
 327 009e 304B     		ldr	r3, .L23+16
 328 00a0 2363     		str	r3, [r4, #48]
 111:Core/Src/periphs/usart.c ****        HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 329              		.loc 1 111 5 view .LVU105
 330 00a2 9C63     		str	r4, [r3, #56]
 111:Core/Src/periphs/usart.c ****        HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 331              		.loc 1 111 5 view .LVU106
 112:Core/Src/periphs/usart.c ****       HAL_NVIC_EnableIRQ(UART4_IRQn);
 332              		.loc 1 112 8 view .LVU107
 333 00a4 0022     		movs	r2, #0
 334 00a6 1146     		mov	r1, r2
 335 00a8 3420     		movs	r0, #52
 336 00aa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 337              	.LVL10:
 113:Core/Src/periphs/usart.c ****   }
 338              		.loc 1 113 7 view .LVU108
 339 00ae 3420     		movs	r0, #52
 340 00b0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 341              	.LVL11:
 342 00b4 B4E7     		b	.L13
 343              	.L21:
 108:Core/Src/periphs/usart.c ****     }
 344              		.loc 1 108 7 view .LVU109
 345 00b6 FFF7FEFF 		bl	Error_Handler
 346              	.LVL12:
 347 00ba F0E7     		b	.L15
 348              	.LVL13:
 349              	.L20:
 121:Core/Src/periphs/usart.c ****   
 350              		.loc 1 121 5 view .LVU110
 351              	.LBB4:
 121:Core/Src/periphs/usart.c ****   
 352              		.loc 1 121 5 view .LVU111
 353 00bc 0025     		movs	r5, #0
 354 00be 0395     		str	r5, [sp, #12]
 121:Core/Src/periphs/usart.c ****   
 355              		.loc 1 121 5 view .LVU112
 356 00c0 254B     		ldr	r3, .L23+8
 357 00c2 1A6C     		ldr	r2, [r3, #64]
ARM GAS  /tmp/ccMgRKXH.s 			page 11


 358 00c4 42F40032 		orr	r2, r2, #131072
 359 00c8 1A64     		str	r2, [r3, #64]
 121:Core/Src/periphs/usart.c ****   
 360              		.loc 1 121 5 view .LVU113
 361 00ca 1A6C     		ldr	r2, [r3, #64]
 362 00cc 02F40032 		and	r2, r2, #131072
 363 00d0 0392     		str	r2, [sp, #12]
 121:Core/Src/periphs/usart.c ****   
 364              		.loc 1 121 5 view .LVU114
 365 00d2 039A     		ldr	r2, [sp, #12]
 366              	.LBE4:
 121:Core/Src/periphs/usart.c ****   
 367              		.loc 1 121 5 view .LVU115
 123:Core/Src/periphs/usart.c ****     /**USART2 GPIO Configuration    
 368              		.loc 1 123 5 view .LVU116
 369              	.LBB5:
 123:Core/Src/periphs/usart.c ****     /**USART2 GPIO Configuration    
 370              		.loc 1 123 5 view .LVU117
 371 00d4 0495     		str	r5, [sp, #16]
 123:Core/Src/periphs/usart.c ****     /**USART2 GPIO Configuration    
 372              		.loc 1 123 5 view .LVU118
 373 00d6 1A6B     		ldr	r2, [r3, #48]
 374 00d8 42F00802 		orr	r2, r2, #8
 375 00dc 1A63     		str	r2, [r3, #48]
 123:Core/Src/periphs/usart.c ****     /**USART2 GPIO Configuration    
 376              		.loc 1 123 5 view .LVU119
 377 00de 1B6B     		ldr	r3, [r3, #48]
 378 00e0 03F00803 		and	r3, r3, #8
 379 00e4 0493     		str	r3, [sp, #16]
 123:Core/Src/periphs/usart.c ****     /**USART2 GPIO Configuration    
 380              		.loc 1 123 5 view .LVU120
 381 00e6 049B     		ldr	r3, [sp, #16]
 382              	.LBE5:
 123:Core/Src/periphs/usart.c ****     /**USART2 GPIO Configuration    
 383              		.loc 1 123 5 view .LVU121
 128:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 384              		.loc 1 128 5 view .LVU122
 128:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 385              		.loc 1 128 25 is_stmt 0 view .LVU123
 386 00e8 6023     		movs	r3, #96
 387 00ea 0593     		str	r3, [sp, #20]
 129:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 388              		.loc 1 129 5 is_stmt 1 view .LVU124
 129:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 389              		.loc 1 129 26 is_stmt 0 view .LVU125
 390 00ec 0223     		movs	r3, #2
 391 00ee 0693     		str	r3, [sp, #24]
 130:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 392              		.loc 1 130 5 is_stmt 1 view .LVU126
 130:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 393              		.loc 1 130 26 is_stmt 0 view .LVU127
 394 00f0 0123     		movs	r3, #1
 395 00f2 0793     		str	r3, [sp, #28]
 131:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 396              		.loc 1 131 5 is_stmt 1 view .LVU128
 131:Core/Src/periphs/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 397              		.loc 1 131 27 is_stmt 0 view .LVU129
ARM GAS  /tmp/ccMgRKXH.s 			page 12


 398 00f4 0323     		movs	r3, #3
 399 00f6 0893     		str	r3, [sp, #32]
 132:Core/Src/periphs/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 400              		.loc 1 132 5 is_stmt 1 view .LVU130
 132:Core/Src/periphs/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 401              		.loc 1 132 31 is_stmt 0 view .LVU131
 402 00f8 0723     		movs	r3, #7
 403 00fa 0993     		str	r3, [sp, #36]
 133:Core/Src/periphs/usart.c **** 
 404              		.loc 1 133 5 is_stmt 1 view .LVU132
 405 00fc 05A9     		add	r1, sp, #20
 406 00fe 1A48     		ldr	r0, .L23+24
 407              	.LVL14:
 133:Core/Src/periphs/usart.c **** 
 408              		.loc 1 133 5 is_stmt 0 view .LVU133
 409 0100 FFF7FEFF 		bl	HAL_GPIO_Init
 410              	.LVL15:
 137:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 411              		.loc 1 137 5 is_stmt 1 view .LVU134
 137:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 412              		.loc 1 137 29 is_stmt 0 view .LVU135
 413 0104 1948     		ldr	r0, .L23+28
 414 0106 1A4B     		ldr	r3, .L23+32
 415 0108 0360     		str	r3, [r0]
 138:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 416              		.loc 1 138 5 is_stmt 1 view .LVU136
 138:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 417              		.loc 1 138 33 is_stmt 0 view .LVU137
 418 010a 4FF00063 		mov	r3, #134217728
 419 010e 4360     		str	r3, [r0, #4]
 139:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 420              		.loc 1 139 5 is_stmt 1 view .LVU138
 139:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 421              		.loc 1 139 35 is_stmt 0 view .LVU139
 422 0110 8560     		str	r5, [r0, #8]
 140:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 423              		.loc 1 140 5 is_stmt 1 view .LVU140
 140:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 424              		.loc 1 140 35 is_stmt 0 view .LVU141
 425 0112 C560     		str	r5, [r0, #12]
 141:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 426              		.loc 1 141 5 is_stmt 1 view .LVU142
 141:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 427              		.loc 1 141 32 is_stmt 0 view .LVU143
 428 0114 4FF48063 		mov	r3, #1024
 429 0118 0361     		str	r3, [r0, #16]
 142:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 430              		.loc 1 142 5 is_stmt 1 view .LVU144
 142:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 431              		.loc 1 142 45 is_stmt 0 view .LVU145
 432 011a 4561     		str	r5, [r0, #20]
 143:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 433              		.loc 1 143 5 is_stmt 1 view .LVU146
 143:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 434              		.loc 1 143 42 is_stmt 0 view .LVU147
 435 011c 8561     		str	r5, [r0, #24]
 144:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
ARM GAS  /tmp/ccMgRKXH.s 			page 13


 436              		.loc 1 144 5 is_stmt 1 view .LVU148
 144:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 437              		.loc 1 144 30 is_stmt 0 view .LVU149
 438 011e 4FF48073 		mov	r3, #256
 439 0122 C361     		str	r3, [r0, #28]
 145:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 440              		.loc 1 145 5 is_stmt 1 view .LVU150
 145:Core/Src/periphs/usart.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 441              		.loc 1 145 34 is_stmt 0 view .LVU151
 442 0124 4FF40033 		mov	r3, #131072
 443 0128 0362     		str	r3, [r0, #32]
 146:Core/Src/periphs/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 444              		.loc 1 146 5 is_stmt 1 view .LVU152
 146:Core/Src/periphs/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 445              		.loc 1 146 34 is_stmt 0 view .LVU153
 446 012a 4562     		str	r5, [r0, #36]
 147:Core/Src/periphs/usart.c ****     {
 447              		.loc 1 147 5 is_stmt 1 view .LVU154
 147:Core/Src/periphs/usart.c ****     {
 448              		.loc 1 147 9 is_stmt 0 view .LVU155
 449 012c FFF7FEFF 		bl	HAL_DMA_Init
 450              	.LVL16:
 147:Core/Src/periphs/usart.c ****     {
 451              		.loc 1 147 8 view .LVU156
 452 0130 58B9     		cbnz	r0, .L22
 453              	.L17:
 152:Core/Src/periphs/usart.c ****      HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 454              		.loc 1 152 5 is_stmt 1 view .LVU157
 152:Core/Src/periphs/usart.c ****      HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 455              		.loc 1 152 5 view .LVU158
 456 0132 0E4B     		ldr	r3, .L23+28
 457 0134 6363     		str	r3, [r4, #52]
 152:Core/Src/periphs/usart.c ****      HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 458              		.loc 1 152 5 view .LVU159
 459 0136 9C63     		str	r4, [r3, #56]
 152:Core/Src/periphs/usart.c ****      HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 460              		.loc 1 152 5 view .LVU160
 153:Core/Src/periphs/usart.c ****      HAL_NVIC_EnableIRQ(USART2_IRQn);
 461              		.loc 1 153 6 view .LVU161
 462 0138 0022     		movs	r2, #0
 463 013a 0521     		movs	r1, #5
 464 013c 2620     		movs	r0, #38
 465 013e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 466              	.LVL17:
 154:Core/Src/periphs/usart.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 467              		.loc 1 154 6 view .LVU162
 468 0142 2620     		movs	r0, #38
 469 0144 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 470              	.LVL18:
 471              		.loc 1 159 1 is_stmt 0 view .LVU163
 472 0148 6AE7     		b	.L13
 473              	.L22:
 149:Core/Src/periphs/usart.c ****     }
 474              		.loc 1 149 7 is_stmt 1 view .LVU164
 475 014a FFF7FEFF 		bl	Error_Handler
 476              	.LVL19:
 477 014e F0E7     		b	.L17
ARM GAS  /tmp/ccMgRKXH.s 			page 14


 478              	.L24:
 479              		.align	2
 480              	.L23:
 481 0150 004C0040 		.word	1073761280
 482 0154 00440040 		.word	1073759232
 483 0158 00380240 		.word	1073887232
 484 015c 00080240 		.word	1073874944
 485 0160 00000000 		.word	.LANCHOR2
 486 0164 70600240 		.word	1073897584
 487 0168 000C0240 		.word	1073875968
 488 016c 00000000 		.word	.LANCHOR3
 489 0170 88600240 		.word	1073897608
 490              		.cfi_endproc
 491              	.LFE132:
 493              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 494              		.align	1
 495              		.global	HAL_UART_MspDeInit
 496              		.syntax unified
 497              		.thumb
 498              		.thumb_func
 499              		.fpu fpv4-sp-d16
 501              	HAL_UART_MspDeInit:
 502              	.LVL20:
 503              	.LFB133:
 160:Core/Src/periphs/usart.c **** 
 161:Core/Src/periphs/usart.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
 162:Core/Src/periphs/usart.c **** {
 504              		.loc 1 162 1 view -0
 505              		.cfi_startproc
 506              		@ args = 0, pretend = 0, frame = 0
 507              		@ frame_needed = 0, uses_anonymous_args = 0
 508              		.loc 1 162 1 is_stmt 0 view .LVU166
 509 0000 10B5     		push	{r4, lr}
 510              	.LCFI6:
 511              		.cfi_def_cfa_offset 8
 512              		.cfi_offset 4, -8
 513              		.cfi_offset 14, -4
 514 0002 0446     		mov	r4, r0
 163:Core/Src/periphs/usart.c **** 
 164:Core/Src/periphs/usart.c ****   if(uartHandle->Instance==UART4)
 515              		.loc 1 164 3 is_stmt 1 view .LVU167
 516              		.loc 1 164 16 is_stmt 0 view .LVU168
 517 0004 0368     		ldr	r3, [r0]
 518              		.loc 1 164 5 view .LVU169
 519 0006 164A     		ldr	r2, .L31
 520 0008 9342     		cmp	r3, r2
 521 000a 03D0     		beq	.L29
 165:Core/Src/periphs/usart.c ****   {
 166:Core/Src/periphs/usart.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 167:Core/Src/periphs/usart.c **** 
 168:Core/Src/periphs/usart.c ****   /* USER CODE END UART4_MspDeInit 0 */
 169:Core/Src/periphs/usart.c ****     /* Peripheral clock disable */
 170:Core/Src/periphs/usart.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 171:Core/Src/periphs/usart.c **** 
 172:Core/Src/periphs/usart.c ****     /**UART4 GPIO Configuration
 173:Core/Src/periphs/usart.c ****     PC10     ------> UART4_TX
 174:Core/Src/periphs/usart.c ****     PC11     ------> UART4_RX
ARM GAS  /tmp/ccMgRKXH.s 			page 15


 175:Core/Src/periphs/usart.c ****     */
 176:Core/Src/periphs/usart.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 177:Core/Src/periphs/usart.c **** 
 178:Core/Src/periphs/usart.c ****     /* UART4 DMA DeInit */
 179:Core/Src/periphs/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 180:Core/Src/periphs/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 181:Core/Src/periphs/usart.c **** 
 182:Core/Src/periphs/usart.c ****     /* UART4 interrupt Deinit */
 183:Core/Src/periphs/usart.c ****     HAL_NVIC_DisableIRQ(UART4_IRQn);
 184:Core/Src/periphs/usart.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 185:Core/Src/periphs/usart.c **** 
 186:Core/Src/periphs/usart.c ****   /* USER CODE END UART4_MspDeInit 1 */
 187:Core/Src/periphs/usart.c ****   }
 188:Core/Src/periphs/usart.c ****   else if(uartHandle->Instance==USART2)
 522              		.loc 1 188 8 is_stmt 1 view .LVU170
 523              		.loc 1 188 10 is_stmt 0 view .LVU171
 524 000c 154A     		ldr	r2, .L31+4
 525 000e 9342     		cmp	r3, r2
 526 0010 15D0     		beq	.L30
 527              	.LVL21:
 528              	.L25:
 189:Core/Src/periphs/usart.c ****   {
 190:Core/Src/periphs/usart.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 191:Core/Src/periphs/usart.c **** 
 192:Core/Src/periphs/usart.c ****   /* USER CODE END USART2_MspDeInit 0 */
 193:Core/Src/periphs/usart.c ****     /* Peripheral clock disable */
 194:Core/Src/periphs/usart.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 195:Core/Src/periphs/usart.c ****   
 196:Core/Src/periphs/usart.c ****     /**USART2 GPIO Configuration    
 197:Core/Src/periphs/usart.c ****     PD5     ------> USART2_TX
 198:Core/Src/periphs/usart.c ****     PD6     ------> USART2_RX 
 199:Core/Src/periphs/usart.c ****     */
 200:Core/Src/periphs/usart.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_5|GPIO_PIN_6);
 201:Core/Src/periphs/usart.c **** 
 202:Core/Src/periphs/usart.c ****     /* USART2 DMA DeInit */
 203:Core/Src/periphs/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 204:Core/Src/periphs/usart.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 205:Core/Src/periphs/usart.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 206:Core/Src/periphs/usart.c **** 
 207:Core/Src/periphs/usart.c ****   /* USER CODE END USART2_MspDeInit 1 */
 208:Core/Src/periphs/usart.c ****   }
 209:Core/Src/periphs/usart.c **** } 
 529              		.loc 1 209 1 view .LVU172
 530 0012 10BD     		pop	{r4, pc}
 531              	.LVL22:
 532              	.L29:
 170:Core/Src/periphs/usart.c **** 
 533              		.loc 1 170 5 is_stmt 1 view .LVU173
 534 0014 02F5F632 		add	r2, r2, #125952
 535 0018 136C     		ldr	r3, [r2, #64]
 536 001a 23F40023 		bic	r3, r3, #524288
 537 001e 1364     		str	r3, [r2, #64]
 176:Core/Src/periphs/usart.c **** 
 538              		.loc 1 176 5 view .LVU174
 539 0020 4FF44061 		mov	r1, #3072
 540 0024 1048     		ldr	r0, .L31+8
 541              	.LVL23:
ARM GAS  /tmp/ccMgRKXH.s 			page 16


 176:Core/Src/periphs/usart.c **** 
 542              		.loc 1 176 5 is_stmt 0 view .LVU175
 543 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 544              	.LVL24:
 179:Core/Src/periphs/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 545              		.loc 1 179 5 is_stmt 1 view .LVU176
 546 002a 206B     		ldr	r0, [r4, #48]
 547 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 548              	.LVL25:
 180:Core/Src/periphs/usart.c **** 
 549              		.loc 1 180 5 view .LVU177
 550 0030 606B     		ldr	r0, [r4, #52]
 551 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 552              	.LVL26:
 183:Core/Src/periphs/usart.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 553              		.loc 1 183 5 view .LVU178
 554 0036 3420     		movs	r0, #52
 555 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 556              	.LVL27:
 557 003c E9E7     		b	.L25
 558              	.LVL28:
 559              	.L30:
 194:Core/Src/periphs/usart.c ****   
 560              		.loc 1 194 5 view .LVU179
 561 003e 02F5FA32 		add	r2, r2, #128000
 562 0042 136C     		ldr	r3, [r2, #64]
 563 0044 23F40033 		bic	r3, r3, #131072
 564 0048 1364     		str	r3, [r2, #64]
 200:Core/Src/periphs/usart.c **** 
 565              		.loc 1 200 5 view .LVU180
 566 004a 6021     		movs	r1, #96
 567 004c 0748     		ldr	r0, .L31+12
 568              	.LVL29:
 200:Core/Src/periphs/usart.c **** 
 569              		.loc 1 200 5 is_stmt 0 view .LVU181
 570 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 571              	.LVL30:
 203:Core/Src/periphs/usart.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 572              		.loc 1 203 5 is_stmt 1 view .LVU182
 573 0052 606B     		ldr	r0, [r4, #52]
 574 0054 FFF7FEFF 		bl	HAL_DMA_DeInit
 575              	.LVL31:
 204:Core/Src/periphs/usart.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 576              		.loc 1 204 5 view .LVU183
 577 0058 2620     		movs	r0, #38
 578 005a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 579              	.LVL32:
 580              		.loc 1 209 1 is_stmt 0 view .LVU184
 581 005e D8E7     		b	.L25
 582              	.L32:
 583              		.align	2
 584              	.L31:
 585 0060 004C0040 		.word	1073761280
 586 0064 00440040 		.word	1073759232
 587 0068 00080240 		.word	1073874944
 588 006c 000C0240 		.word	1073875968
 589              		.cfi_endproc
ARM GAS  /tmp/ccMgRKXH.s 			page 17


 590              	.LFE133:
 592              		.global	hdma_uart4_tx
 593              		.global	hdma_usart2_rx
 594              		.global	huart2
 595              		.global	huart4
 596              		.section	.bss.hdma_uart4_tx,"aw",%nobits
 597              		.align	2
 598              		.set	.LANCHOR2,. + 0
 601              	hdma_uart4_tx:
 602 0000 00000000 		.space	96
 602      00000000 
 602      00000000 
 602      00000000 
 602      00000000 
 603              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 604              		.align	2
 605              		.set	.LANCHOR3,. + 0
 608              	hdma_usart2_rx:
 609 0000 00000000 		.space	96
 609      00000000 
 609      00000000 
 609      00000000 
 609      00000000 
 610              		.section	.bss.huart2,"aw",%nobits
 611              		.align	2
 612              		.set	.LANCHOR1,. + 0
 615              	huart2:
 616 0000 00000000 		.space	64
 616      00000000 
 616      00000000 
 616      00000000 
 616      00000000 
 617              		.section	.bss.huart4,"aw",%nobits
 618              		.align	2
 619              		.set	.LANCHOR0,. + 0
 622              	huart4:
 623 0000 00000000 		.space	64
 623      00000000 
 623      00000000 
 623      00000000 
 623      00000000 
 624              		.text
 625              	.Letext0:
 626              		.file 2 "/home/love/Documents/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_de
 627              		.file 3 "/home/love/Documents/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint
 628              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 629              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 630              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 631              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 632              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 633              		.file 9 "Core/Inc/periphs/usart.h"
 634              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 635              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/ccMgRKXH.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usart.c
     /tmp/ccMgRKXH.s:18     .text.MX_UART4_Init:0000000000000000 $t
     /tmp/ccMgRKXH.s:26     .text.MX_UART4_Init:0000000000000000 MX_UART4_Init
     /tmp/ccMgRKXH.s:85     .text.MX_UART4_Init:000000000000002c $d
     /tmp/ccMgRKXH.s:91     .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccMgRKXH.s:98     .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccMgRKXH.s:156    .text.MX_USART2_UART_Init:000000000000002c $d
     /tmp/ccMgRKXH.s:162    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccMgRKXH.s:169    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccMgRKXH.s:481    .text.HAL_UART_MspInit:0000000000000150 $d
     /tmp/ccMgRKXH.s:494    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccMgRKXH.s:501    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccMgRKXH.s:585    .text.HAL_UART_MspDeInit:0000000000000060 $d
     /tmp/ccMgRKXH.s:601    .bss.hdma_uart4_tx:0000000000000000 hdma_uart4_tx
     /tmp/ccMgRKXH.s:608    .bss.hdma_usart2_rx:0000000000000000 hdma_usart2_rx
     /tmp/ccMgRKXH.s:615    .bss.huart2:0000000000000000 huart2
     /tmp/ccMgRKXH.s:622    .bss.huart4:0000000000000000 huart4
     /tmp/ccMgRKXH.s:597    .bss.hdma_uart4_tx:0000000000000000 $d
     /tmp/ccMgRKXH.s:604    .bss.hdma_usart2_rx:0000000000000000 $d
     /tmp/ccMgRKXH.s:611    .bss.huart2:0000000000000000 $d
     /tmp/ccMgRKXH.s:618    .bss.huart4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_UART_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
