; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; RUN: opt -passes="hir-ssa-deconstruction,hir-temp-cleanup,hir-vec-dir-insert,hir-vplan-vec" -print-after=hir-vplan-vec  -vplan-vec-scenario="m8;v8;s1" -disable-output %s 2>&1 | FileCheck %s

; Check that we don't crash on unconditional non-initialized registerized last private.
; The mistake was that we tried to assign the value to the original variable while
; it does not exist.
;
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

define hidden void @intrapred_chroma(i16 %u, i32 %n) #0 {
; CHECK:       BEGIN REGION { modified }
; CHECK:             + DO i1 = 1, [[LOOP_UB0:%.*]], 8   <DO_LOOP> <auto-vectorized> <nounroll> <novectorize>
; CHECK:             + END LOOP
; CHECK:       END REGION
;
entry:
  br label %l_174

l_174:
  %v_175 = phi i32 [ 0, %entry ], [ %v_176, %l_174 ]
  %v_176 = add nuw nsw i32 %v_175, 1
  %v_177 = zext i16 %u to i32
  %v_178 = icmp eq i32 %v_176, %n
  br i1 %v_178, label %l_179, label %l_174

l_179:
  %v_180 = phi i32 [ %v_177, %l_174 ]
  br label %l_181

l_181:
  ret void
}

attributes #0 = { "unsafe-fp-math"="true" }

