Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 18 12:26:15 2018
| Host         : DESKTOP-GI6NB51 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/digitRecognizer_timing_synth.rpt
| Design       : digitRecognizer
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/sum_0_i_i_loc1_chann_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/tmp_34_reg_141_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 2.191ns (31.376%)  route 4.792ns (68.624%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6406, unset)         0.973     0.973    ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/sum_0_i_i_loc1_chann_U/ap_clk
                         FDSE                                         r  ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/sum_0_i_i_loc1_chann_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.340     1.313 r  ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/sum_0_i_i_loc1_chann_U/mOutPtr_reg[0]/Q
                         net (fo=6, unplaced)         0.502     1.815    ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/sum_0_i_i_loc1_chann_U/U_fifo_w32_d2_A_shiftReg/mOutPtr[0]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.110 r  ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/sum_0_i_i_loc1_chann_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][0]_srl3_i_2/O
                         net (fo=32, unplaced)        1.182     3.292    ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/sum_0_i_i_loc1_chann_U/U_fifo_w32_d2_A_shiftReg/a[0]
                         SRL16E (Prop_srl16e_A0_Q)    0.124     3.416 f  ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/sum_0_i_i_loc1_chann_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[2][9]_srl3/Q
                         net (fo=7, unplaced)         1.146     4.562    ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/digitRecognizer_fKfY_U42/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/s_axis_a_tdata[9]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.686 r  ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/digitRecognizer_fKfY_U42/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, unplaced)         0.000     4.686    ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/digitRecognizer_fKfY_U42/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/zero_det[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.236 r  ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/digitRecognizer_fKfY_U42/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     5.236    ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/digitRecognizer_fKfY_U42/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CARRYS_OUT[0]
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     5.414 f  ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/digitRecognizer_fKfY_U42/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, unplaced)         0.611     6.025    ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/digitRecognizer_fKfY_U42/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/p_3_out
                         LUT2 (Prop_lut2_I0_O)        0.332     6.357 f  ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/digitRecognizer_fKfY_U42/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.902     7.259    ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/digitRecognizer_fKfY_U42/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/p_0_in
                         LUT6 (Prop_lut6_I5_O)        0.124     7.383 r  ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/digitRecognizer_fKfY_U42/digitRecognizer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=1, unplaced)         0.449     7.832    ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/digitRecognizer_fKfY_U42/tmp_34_fu_68_p2
                         LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/digitRecognizer_fKfY_U42/tmp_34_reg_141[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.956    ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/digitRecognizer_fKfY_U42_n_1
                         FDRE                                         r  ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/tmp_34_reg_141_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=6406, unset)         0.924     8.924    ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/ap_clk
                         FDRE                                         r  ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/tmp_34_reg_141_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_D)       -0.064     8.825    ih_loop_proc_U0/grp_dataflow_in_loop_ih_s_fu_104/p_nn_hls_src_digitRe_U0/tmp_34_reg_141_reg[0]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  0.869    




