// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FPGA_Acc_weight_load_reorg_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_142_3_VITIS_LOOP_143_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        buf_256b_1,
        buf_256b_0,
        zext_ln121,
        mul_ln130,
        sub_ln130,
        cmp43_mid1293,
        weight_buffer_address0,
        weight_buffer_ce0,
        weight_buffer_we0,
        weight_buffer_d0,
        weight_buffer1_address0,
        weight_buffer1_ce0,
        weight_buffer1_we0,
        weight_buffer1_d0,
        weight_buffer12_address0,
        weight_buffer12_ce0,
        weight_buffer12_we0,
        weight_buffer12_d0,
        weight_buffer13_address0,
        weight_buffer13_ce0,
        weight_buffer13_we0,
        weight_buffer13_d0,
        weight_buffer2_address0,
        weight_buffer2_ce0,
        weight_buffer2_we0,
        weight_buffer2_d0,
        weight_buffer24_address0,
        weight_buffer24_ce0,
        weight_buffer24_we0,
        weight_buffer24_d0,
        weight_buffer3_address0,
        weight_buffer3_ce0,
        weight_buffer3_we0,
        weight_buffer3_d0,
        weight_buffer35_address0,
        weight_buffer35_ce0,
        weight_buffer35_we0,
        weight_buffer35_d0,
        weight_buffer4_address0,
        weight_buffer4_ce0,
        weight_buffer4_we0,
        weight_buffer4_d0,
        weight_buffer46_address0,
        weight_buffer46_ce0,
        weight_buffer46_we0,
        weight_buffer46_d0,
        weight_buffer5_address0,
        weight_buffer5_ce0,
        weight_buffer5_we0,
        weight_buffer5_d0,
        weight_buffer57_address0,
        weight_buffer57_ce0,
        weight_buffer57_we0,
        weight_buffer57_d0,
        weight_buffer6_address0,
        weight_buffer6_ce0,
        weight_buffer6_we0,
        weight_buffer6_d0,
        weight_buffer68_address0,
        weight_buffer68_ce0,
        weight_buffer68_we0,
        weight_buffer68_d0,
        weight_buffer7_address0,
        weight_buffer7_ce0,
        weight_buffer7_we0,
        weight_buffer7_d0,
        weight_buffer79_address0,
        weight_buffer79_ce0,
        weight_buffer79_we0,
        weight_buffer79_d0,
        weight_buffer8_address0,
        weight_buffer8_ce0,
        weight_buffer8_we0,
        weight_buffer8_d0,
        weight_buffer810_address0,
        weight_buffer810_ce0,
        weight_buffer810_we0,
        weight_buffer810_d0,
        weight_buffer9_address0,
        weight_buffer9_ce0,
        weight_buffer9_we0,
        weight_buffer9_d0,
        weight_buffer911_address0,
        weight_buffer911_ce0,
        weight_buffer911_we0,
        weight_buffer911_d0,
        weight_buffer10_address0,
        weight_buffer10_ce0,
        weight_buffer10_we0,
        weight_buffer10_d0,
        weight_buffer1012_address0,
        weight_buffer1012_ce0,
        weight_buffer1012_we0,
        weight_buffer1012_d0,
        weight_buffer11_address0,
        weight_buffer11_ce0,
        weight_buffer11_we0,
        weight_buffer11_d0,
        weight_buffer1113_address0,
        weight_buffer1113_ce0,
        weight_buffer1113_we0,
        weight_buffer1113_d0,
        weight_buffer1214_address0,
        weight_buffer1214_ce0,
        weight_buffer1214_we0,
        weight_buffer1214_d0,
        weight_buffer1215_address0,
        weight_buffer1215_ce0,
        weight_buffer1215_we0,
        weight_buffer1215_d0,
        weight_buffer1316_address0,
        weight_buffer1316_ce0,
        weight_buffer1316_we0,
        weight_buffer1316_d0,
        weight_buffer1317_address0,
        weight_buffer1317_ce0,
        weight_buffer1317_we0,
        weight_buffer1317_d0,
        weight_buffer14_address0,
        weight_buffer14_ce0,
        weight_buffer14_we0,
        weight_buffer14_d0,
        weight_buffer1418_address0,
        weight_buffer1418_ce0,
        weight_buffer1418_we0,
        weight_buffer1418_d0,
        weight_buffer15_address0,
        weight_buffer15_ce0,
        weight_buffer15_we0,
        weight_buffer15_d0,
        weight_buffer1519_address0,
        weight_buffer1519_ce0,
        weight_buffer1519_we0,
        weight_buffer1519_d0,
        weight_buffer16_address0,
        weight_buffer16_ce0,
        weight_buffer16_we0,
        weight_buffer16_d0,
        weight_buffer1620_address0,
        weight_buffer1620_ce0,
        weight_buffer1620_we0,
        weight_buffer1620_d0,
        weight_buffer17_address0,
        weight_buffer17_ce0,
        weight_buffer17_we0,
        weight_buffer17_d0,
        weight_buffer1721_address0,
        weight_buffer1721_ce0,
        weight_buffer1721_we0,
        weight_buffer1721_d0,
        weight_buffer18_address0,
        weight_buffer18_ce0,
        weight_buffer18_we0,
        weight_buffer18_d0,
        weight_buffer1822_address0,
        weight_buffer1822_ce0,
        weight_buffer1822_we0,
        weight_buffer1822_d0,
        weight_buffer19_address0,
        weight_buffer19_ce0,
        weight_buffer19_we0,
        weight_buffer19_d0,
        weight_buffer1923_address0,
        weight_buffer1923_ce0,
        weight_buffer1923_we0,
        weight_buffer1923_d0,
        weight_buffer20_address0,
        weight_buffer20_ce0,
        weight_buffer20_we0,
        weight_buffer20_d0,
        weight_buffer2024_address0,
        weight_buffer2024_ce0,
        weight_buffer2024_we0,
        weight_buffer2024_d0,
        weight_buffer21_address0,
        weight_buffer21_ce0,
        weight_buffer21_we0,
        weight_buffer21_d0,
        weight_buffer2125_address0,
        weight_buffer2125_ce0,
        weight_buffer2125_we0,
        weight_buffer2125_d0,
        weight_buffer22_address0,
        weight_buffer22_ce0,
        weight_buffer22_we0,
        weight_buffer22_d0,
        weight_buffer2226_address0,
        weight_buffer2226_ce0,
        weight_buffer2226_we0,
        weight_buffer2226_d0,
        weight_buffer23_address0,
        weight_buffer23_ce0,
        weight_buffer23_we0,
        weight_buffer23_d0,
        weight_buffer2327_address0,
        weight_buffer2327_ce0,
        weight_buffer2327_we0,
        weight_buffer2327_d0,
        weight_buffer2428_address0,
        weight_buffer2428_ce0,
        weight_buffer2428_we0,
        weight_buffer2428_d0,
        weight_buffer2429_address0,
        weight_buffer2429_ce0,
        weight_buffer2429_we0,
        weight_buffer2429_d0,
        weight_buffer25_address0,
        weight_buffer25_ce0,
        weight_buffer25_we0,
        weight_buffer25_d0,
        weight_buffer2530_address0,
        weight_buffer2530_ce0,
        weight_buffer2530_we0,
        weight_buffer2530_d0,
        weight_buffer26_address0,
        weight_buffer26_ce0,
        weight_buffer26_we0,
        weight_buffer26_d0,
        weight_buffer2631_address0,
        weight_buffer2631_ce0,
        weight_buffer2631_we0,
        weight_buffer2631_d0,
        weight_buffer27_address0,
        weight_buffer27_ce0,
        weight_buffer27_we0,
        weight_buffer27_d0,
        weight_buffer2732_address0,
        weight_buffer2732_ce0,
        weight_buffer2732_we0,
        weight_buffer2732_d0,
        weight_buffer28_address0,
        weight_buffer28_ce0,
        weight_buffer28_we0,
        weight_buffer28_d0,
        weight_buffer2833_address0,
        weight_buffer2833_ce0,
        weight_buffer2833_we0,
        weight_buffer2833_d0,
        weight_buffer29_address0,
        weight_buffer29_ce0,
        weight_buffer29_we0,
        weight_buffer29_d0,
        weight_buffer2934_address0,
        weight_buffer2934_ce0,
        weight_buffer2934_we0,
        weight_buffer2934_d0,
        weight_buffer30_address0,
        weight_buffer30_ce0,
        weight_buffer30_we0,
        weight_buffer30_d0,
        weight_buffer3035_address0,
        weight_buffer3035_ce0,
        weight_buffer3035_we0,
        weight_buffer3035_d0,
        weight_buffer31_address0,
        weight_buffer31_ce0,
        weight_buffer31_we0,
        weight_buffer31_d0,
        weight_buffer3136_address0,
        weight_buffer3136_ce0,
        weight_buffer3136_we0,
        weight_buffer3136_d0,
        weight_buffer32_address0,
        weight_buffer32_ce0,
        weight_buffer32_we0,
        weight_buffer32_d0,
        weight_buffer3237_address0,
        weight_buffer3237_ce0,
        weight_buffer3237_we0,
        weight_buffer3237_d0,
        weight_buffer33_address0,
        weight_buffer33_ce0,
        weight_buffer33_we0,
        weight_buffer33_d0,
        weight_buffer3338_address0,
        weight_buffer3338_ce0,
        weight_buffer3338_we0,
        weight_buffer3338_d0,
        weight_buffer34_address0,
        weight_buffer34_ce0,
        weight_buffer34_we0,
        weight_buffer34_d0,
        weight_buffer3439_address0,
        weight_buffer3439_ce0,
        weight_buffer3439_we0,
        weight_buffer3439_d0,
        weight_buffer3540_address0,
        weight_buffer3540_ce0,
        weight_buffer3540_we0,
        weight_buffer3540_d0,
        weight_buffer3541_address0,
        weight_buffer3541_ce0,
        weight_buffer3541_we0,
        weight_buffer3541_d0,
        weight_buffer36_address0,
        weight_buffer36_ce0,
        weight_buffer36_we0,
        weight_buffer36_d0,
        weight_buffer3642_address0,
        weight_buffer3642_ce0,
        weight_buffer3642_we0,
        weight_buffer3642_d0,
        weight_buffer37_address0,
        weight_buffer37_ce0,
        weight_buffer37_we0,
        weight_buffer37_d0,
        weight_buffer3743_address0,
        weight_buffer3743_ce0,
        weight_buffer3743_we0,
        weight_buffer3743_d0,
        weight_buffer38_address0,
        weight_buffer38_ce0,
        weight_buffer38_we0,
        weight_buffer38_d0,
        weight_buffer3844_address0,
        weight_buffer3844_ce0,
        weight_buffer3844_we0,
        weight_buffer3844_d0,
        weight_buffer39_address0,
        weight_buffer39_ce0,
        weight_buffer39_we0,
        weight_buffer39_d0,
        weight_buffer3945_address0,
        weight_buffer3945_ce0,
        weight_buffer3945_we0,
        weight_buffer3945_d0,
        weight_buffer40_address0,
        weight_buffer40_ce0,
        weight_buffer40_we0,
        weight_buffer40_d0,
        weight_buffer4046_address0,
        weight_buffer4046_ce0,
        weight_buffer4046_we0,
        weight_buffer4046_d0,
        weight_buffer41_address0,
        weight_buffer41_ce0,
        weight_buffer41_we0,
        weight_buffer41_d0,
        weight_buffer4147_address0,
        weight_buffer4147_ce0,
        weight_buffer4147_we0,
        weight_buffer4147_d0,
        weight_buffer42_address0,
        weight_buffer42_ce0,
        weight_buffer42_we0,
        weight_buffer42_d0,
        weight_buffer4248_address0,
        weight_buffer4248_ce0,
        weight_buffer4248_we0,
        weight_buffer4248_d0,
        weight_buffer43_address0,
        weight_buffer43_ce0,
        weight_buffer43_we0,
        weight_buffer43_d0,
        weight_buffer4349_address0,
        weight_buffer4349_ce0,
        weight_buffer4349_we0,
        weight_buffer4349_d0,
        weight_buffer44_address0,
        weight_buffer44_ce0,
        weight_buffer44_we0,
        weight_buffer44_d0,
        weight_buffer4450_address0,
        weight_buffer4450_ce0,
        weight_buffer4450_we0,
        weight_buffer4450_d0,
        weight_buffer45_address0,
        weight_buffer45_ce0,
        weight_buffer45_we0,
        weight_buffer45_d0,
        weight_buffer4551_address0,
        weight_buffer4551_ce0,
        weight_buffer4551_we0,
        weight_buffer4551_d0,
        weight_buffer4652_address0,
        weight_buffer4652_ce0,
        weight_buffer4652_we0,
        weight_buffer4652_d0,
        weight_buffer4653_address0,
        weight_buffer4653_ce0,
        weight_buffer4653_we0,
        weight_buffer4653_d0,
        weight_buffer47_address0,
        weight_buffer47_ce0,
        weight_buffer47_we0,
        weight_buffer47_d0,
        weight_buffer4754_address0,
        weight_buffer4754_ce0,
        weight_buffer4754_we0,
        weight_buffer4754_d0,
        weight_buffer48_address0,
        weight_buffer48_ce0,
        weight_buffer48_we0,
        weight_buffer48_d0,
        weight_buffer4855_address0,
        weight_buffer4855_ce0,
        weight_buffer4855_we0,
        weight_buffer4855_d0,
        weight_buffer49_address0,
        weight_buffer49_ce0,
        weight_buffer49_we0,
        weight_buffer49_d0,
        weight_buffer4956_address0,
        weight_buffer4956_ce0,
        weight_buffer4956_we0,
        weight_buffer4956_d0,
        weight_buffer50_address0,
        weight_buffer50_ce0,
        weight_buffer50_we0,
        weight_buffer50_d0,
        weight_buffer5057_address0,
        weight_buffer5057_ce0,
        weight_buffer5057_we0,
        weight_buffer5057_d0,
        weight_buffer51_address0,
        weight_buffer51_ce0,
        weight_buffer51_we0,
        weight_buffer51_d0,
        weight_buffer5158_address0,
        weight_buffer5158_ce0,
        weight_buffer5158_we0,
        weight_buffer5158_d0,
        weight_buffer52_address0,
        weight_buffer52_ce0,
        weight_buffer52_we0,
        weight_buffer52_d0,
        weight_buffer5259_address0,
        weight_buffer5259_ce0,
        weight_buffer5259_we0,
        weight_buffer5259_d0,
        weight_buffer53_address0,
        weight_buffer53_ce0,
        weight_buffer53_we0,
        weight_buffer53_d0,
        weight_buffer5360_address0,
        weight_buffer5360_ce0,
        weight_buffer5360_we0,
        weight_buffer5360_d0,
        weight_buffer54_address0,
        weight_buffer54_ce0,
        weight_buffer54_we0,
        weight_buffer54_d0,
        weight_buffer5461_address0,
        weight_buffer5461_ce0,
        weight_buffer5461_we0,
        weight_buffer5461_d0,
        weight_buffer55_address0,
        weight_buffer55_ce0,
        weight_buffer55_we0,
        weight_buffer55_d0,
        weight_buffer5562_address0,
        weight_buffer5562_ce0,
        weight_buffer5562_we0,
        weight_buffer5562_d0,
        weight_buffer56_address0,
        weight_buffer56_ce0,
        weight_buffer56_we0,
        weight_buffer56_d0,
        weight_buffer5663_address0,
        weight_buffer5663_ce0,
        weight_buffer5663_we0,
        weight_buffer5663_d0,
        weight_buffer5764_address0,
        weight_buffer5764_ce0,
        weight_buffer5764_we0,
        weight_buffer5764_d0,
        weight_buffer5765_address0,
        weight_buffer5765_ce0,
        weight_buffer5765_we0,
        weight_buffer5765_d0,
        weight_buffer58_address0,
        weight_buffer58_ce0,
        weight_buffer58_we0,
        weight_buffer58_d0,
        weight_buffer5866_address0,
        weight_buffer5866_ce0,
        weight_buffer5866_we0,
        weight_buffer5866_d0,
        weight_buffer59_address0,
        weight_buffer59_ce0,
        weight_buffer59_we0,
        weight_buffer59_d0,
        weight_buffer5967_address0,
        weight_buffer5967_ce0,
        weight_buffer5967_we0,
        weight_buffer5967_d0,
        zext_ln122,
        local_buf_address0,
        local_buf_ce0,
        local_buf_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] buf_256b_1;
input  [15:0] buf_256b_0;
input  [7:0] zext_ln121;
input  [22:0] mul_ln130;
input  [14:0] sub_ln130;
input  [0:0] cmp43_mid1293;
output  [3:0] weight_buffer_address0;
output   weight_buffer_ce0;
output   weight_buffer_we0;
output  [15:0] weight_buffer_d0;
output  [3:0] weight_buffer1_address0;
output   weight_buffer1_ce0;
output   weight_buffer1_we0;
output  [15:0] weight_buffer1_d0;
output  [3:0] weight_buffer12_address0;
output   weight_buffer12_ce0;
output   weight_buffer12_we0;
output  [15:0] weight_buffer12_d0;
output  [3:0] weight_buffer13_address0;
output   weight_buffer13_ce0;
output   weight_buffer13_we0;
output  [15:0] weight_buffer13_d0;
output  [3:0] weight_buffer2_address0;
output   weight_buffer2_ce0;
output   weight_buffer2_we0;
output  [15:0] weight_buffer2_d0;
output  [3:0] weight_buffer24_address0;
output   weight_buffer24_ce0;
output   weight_buffer24_we0;
output  [15:0] weight_buffer24_d0;
output  [3:0] weight_buffer3_address0;
output   weight_buffer3_ce0;
output   weight_buffer3_we0;
output  [15:0] weight_buffer3_d0;
output  [3:0] weight_buffer35_address0;
output   weight_buffer35_ce0;
output   weight_buffer35_we0;
output  [15:0] weight_buffer35_d0;
output  [3:0] weight_buffer4_address0;
output   weight_buffer4_ce0;
output   weight_buffer4_we0;
output  [15:0] weight_buffer4_d0;
output  [3:0] weight_buffer46_address0;
output   weight_buffer46_ce0;
output   weight_buffer46_we0;
output  [15:0] weight_buffer46_d0;
output  [3:0] weight_buffer5_address0;
output   weight_buffer5_ce0;
output   weight_buffer5_we0;
output  [15:0] weight_buffer5_d0;
output  [3:0] weight_buffer57_address0;
output   weight_buffer57_ce0;
output   weight_buffer57_we0;
output  [15:0] weight_buffer57_d0;
output  [3:0] weight_buffer6_address0;
output   weight_buffer6_ce0;
output   weight_buffer6_we0;
output  [15:0] weight_buffer6_d0;
output  [3:0] weight_buffer68_address0;
output   weight_buffer68_ce0;
output   weight_buffer68_we0;
output  [15:0] weight_buffer68_d0;
output  [3:0] weight_buffer7_address0;
output   weight_buffer7_ce0;
output   weight_buffer7_we0;
output  [15:0] weight_buffer7_d0;
output  [3:0] weight_buffer79_address0;
output   weight_buffer79_ce0;
output   weight_buffer79_we0;
output  [15:0] weight_buffer79_d0;
output  [3:0] weight_buffer8_address0;
output   weight_buffer8_ce0;
output   weight_buffer8_we0;
output  [15:0] weight_buffer8_d0;
output  [3:0] weight_buffer810_address0;
output   weight_buffer810_ce0;
output   weight_buffer810_we0;
output  [15:0] weight_buffer810_d0;
output  [3:0] weight_buffer9_address0;
output   weight_buffer9_ce0;
output   weight_buffer9_we0;
output  [15:0] weight_buffer9_d0;
output  [3:0] weight_buffer911_address0;
output   weight_buffer911_ce0;
output   weight_buffer911_we0;
output  [15:0] weight_buffer911_d0;
output  [3:0] weight_buffer10_address0;
output   weight_buffer10_ce0;
output   weight_buffer10_we0;
output  [15:0] weight_buffer10_d0;
output  [3:0] weight_buffer1012_address0;
output   weight_buffer1012_ce0;
output   weight_buffer1012_we0;
output  [15:0] weight_buffer1012_d0;
output  [3:0] weight_buffer11_address0;
output   weight_buffer11_ce0;
output   weight_buffer11_we0;
output  [15:0] weight_buffer11_d0;
output  [3:0] weight_buffer1113_address0;
output   weight_buffer1113_ce0;
output   weight_buffer1113_we0;
output  [15:0] weight_buffer1113_d0;
output  [3:0] weight_buffer1214_address0;
output   weight_buffer1214_ce0;
output   weight_buffer1214_we0;
output  [15:0] weight_buffer1214_d0;
output  [3:0] weight_buffer1215_address0;
output   weight_buffer1215_ce0;
output   weight_buffer1215_we0;
output  [15:0] weight_buffer1215_d0;
output  [3:0] weight_buffer1316_address0;
output   weight_buffer1316_ce0;
output   weight_buffer1316_we0;
output  [15:0] weight_buffer1316_d0;
output  [3:0] weight_buffer1317_address0;
output   weight_buffer1317_ce0;
output   weight_buffer1317_we0;
output  [15:0] weight_buffer1317_d0;
output  [3:0] weight_buffer14_address0;
output   weight_buffer14_ce0;
output   weight_buffer14_we0;
output  [15:0] weight_buffer14_d0;
output  [3:0] weight_buffer1418_address0;
output   weight_buffer1418_ce0;
output   weight_buffer1418_we0;
output  [15:0] weight_buffer1418_d0;
output  [3:0] weight_buffer15_address0;
output   weight_buffer15_ce0;
output   weight_buffer15_we0;
output  [15:0] weight_buffer15_d0;
output  [3:0] weight_buffer1519_address0;
output   weight_buffer1519_ce0;
output   weight_buffer1519_we0;
output  [15:0] weight_buffer1519_d0;
output  [3:0] weight_buffer16_address0;
output   weight_buffer16_ce0;
output   weight_buffer16_we0;
output  [15:0] weight_buffer16_d0;
output  [3:0] weight_buffer1620_address0;
output   weight_buffer1620_ce0;
output   weight_buffer1620_we0;
output  [15:0] weight_buffer1620_d0;
output  [3:0] weight_buffer17_address0;
output   weight_buffer17_ce0;
output   weight_buffer17_we0;
output  [15:0] weight_buffer17_d0;
output  [3:0] weight_buffer1721_address0;
output   weight_buffer1721_ce0;
output   weight_buffer1721_we0;
output  [15:0] weight_buffer1721_d0;
output  [3:0] weight_buffer18_address0;
output   weight_buffer18_ce0;
output   weight_buffer18_we0;
output  [15:0] weight_buffer18_d0;
output  [3:0] weight_buffer1822_address0;
output   weight_buffer1822_ce0;
output   weight_buffer1822_we0;
output  [15:0] weight_buffer1822_d0;
output  [3:0] weight_buffer19_address0;
output   weight_buffer19_ce0;
output   weight_buffer19_we0;
output  [15:0] weight_buffer19_d0;
output  [3:0] weight_buffer1923_address0;
output   weight_buffer1923_ce0;
output   weight_buffer1923_we0;
output  [15:0] weight_buffer1923_d0;
output  [3:0] weight_buffer20_address0;
output   weight_buffer20_ce0;
output   weight_buffer20_we0;
output  [15:0] weight_buffer20_d0;
output  [3:0] weight_buffer2024_address0;
output   weight_buffer2024_ce0;
output   weight_buffer2024_we0;
output  [15:0] weight_buffer2024_d0;
output  [3:0] weight_buffer21_address0;
output   weight_buffer21_ce0;
output   weight_buffer21_we0;
output  [15:0] weight_buffer21_d0;
output  [3:0] weight_buffer2125_address0;
output   weight_buffer2125_ce0;
output   weight_buffer2125_we0;
output  [15:0] weight_buffer2125_d0;
output  [3:0] weight_buffer22_address0;
output   weight_buffer22_ce0;
output   weight_buffer22_we0;
output  [15:0] weight_buffer22_d0;
output  [3:0] weight_buffer2226_address0;
output   weight_buffer2226_ce0;
output   weight_buffer2226_we0;
output  [15:0] weight_buffer2226_d0;
output  [3:0] weight_buffer23_address0;
output   weight_buffer23_ce0;
output   weight_buffer23_we0;
output  [15:0] weight_buffer23_d0;
output  [3:0] weight_buffer2327_address0;
output   weight_buffer2327_ce0;
output   weight_buffer2327_we0;
output  [15:0] weight_buffer2327_d0;
output  [3:0] weight_buffer2428_address0;
output   weight_buffer2428_ce0;
output   weight_buffer2428_we0;
output  [15:0] weight_buffer2428_d0;
output  [3:0] weight_buffer2429_address0;
output   weight_buffer2429_ce0;
output   weight_buffer2429_we0;
output  [15:0] weight_buffer2429_d0;
output  [3:0] weight_buffer25_address0;
output   weight_buffer25_ce0;
output   weight_buffer25_we0;
output  [15:0] weight_buffer25_d0;
output  [3:0] weight_buffer2530_address0;
output   weight_buffer2530_ce0;
output   weight_buffer2530_we0;
output  [15:0] weight_buffer2530_d0;
output  [3:0] weight_buffer26_address0;
output   weight_buffer26_ce0;
output   weight_buffer26_we0;
output  [15:0] weight_buffer26_d0;
output  [3:0] weight_buffer2631_address0;
output   weight_buffer2631_ce0;
output   weight_buffer2631_we0;
output  [15:0] weight_buffer2631_d0;
output  [3:0] weight_buffer27_address0;
output   weight_buffer27_ce0;
output   weight_buffer27_we0;
output  [15:0] weight_buffer27_d0;
output  [3:0] weight_buffer2732_address0;
output   weight_buffer2732_ce0;
output   weight_buffer2732_we0;
output  [15:0] weight_buffer2732_d0;
output  [3:0] weight_buffer28_address0;
output   weight_buffer28_ce0;
output   weight_buffer28_we0;
output  [15:0] weight_buffer28_d0;
output  [3:0] weight_buffer2833_address0;
output   weight_buffer2833_ce0;
output   weight_buffer2833_we0;
output  [15:0] weight_buffer2833_d0;
output  [3:0] weight_buffer29_address0;
output   weight_buffer29_ce0;
output   weight_buffer29_we0;
output  [15:0] weight_buffer29_d0;
output  [3:0] weight_buffer2934_address0;
output   weight_buffer2934_ce0;
output   weight_buffer2934_we0;
output  [15:0] weight_buffer2934_d0;
output  [3:0] weight_buffer30_address0;
output   weight_buffer30_ce0;
output   weight_buffer30_we0;
output  [15:0] weight_buffer30_d0;
output  [3:0] weight_buffer3035_address0;
output   weight_buffer3035_ce0;
output   weight_buffer3035_we0;
output  [15:0] weight_buffer3035_d0;
output  [3:0] weight_buffer31_address0;
output   weight_buffer31_ce0;
output   weight_buffer31_we0;
output  [15:0] weight_buffer31_d0;
output  [3:0] weight_buffer3136_address0;
output   weight_buffer3136_ce0;
output   weight_buffer3136_we0;
output  [15:0] weight_buffer3136_d0;
output  [3:0] weight_buffer32_address0;
output   weight_buffer32_ce0;
output   weight_buffer32_we0;
output  [15:0] weight_buffer32_d0;
output  [3:0] weight_buffer3237_address0;
output   weight_buffer3237_ce0;
output   weight_buffer3237_we0;
output  [15:0] weight_buffer3237_d0;
output  [3:0] weight_buffer33_address0;
output   weight_buffer33_ce0;
output   weight_buffer33_we0;
output  [15:0] weight_buffer33_d0;
output  [3:0] weight_buffer3338_address0;
output   weight_buffer3338_ce0;
output   weight_buffer3338_we0;
output  [15:0] weight_buffer3338_d0;
output  [3:0] weight_buffer34_address0;
output   weight_buffer34_ce0;
output   weight_buffer34_we0;
output  [15:0] weight_buffer34_d0;
output  [3:0] weight_buffer3439_address0;
output   weight_buffer3439_ce0;
output   weight_buffer3439_we0;
output  [15:0] weight_buffer3439_d0;
output  [3:0] weight_buffer3540_address0;
output   weight_buffer3540_ce0;
output   weight_buffer3540_we0;
output  [15:0] weight_buffer3540_d0;
output  [3:0] weight_buffer3541_address0;
output   weight_buffer3541_ce0;
output   weight_buffer3541_we0;
output  [15:0] weight_buffer3541_d0;
output  [3:0] weight_buffer36_address0;
output   weight_buffer36_ce0;
output   weight_buffer36_we0;
output  [15:0] weight_buffer36_d0;
output  [3:0] weight_buffer3642_address0;
output   weight_buffer3642_ce0;
output   weight_buffer3642_we0;
output  [15:0] weight_buffer3642_d0;
output  [3:0] weight_buffer37_address0;
output   weight_buffer37_ce0;
output   weight_buffer37_we0;
output  [15:0] weight_buffer37_d0;
output  [3:0] weight_buffer3743_address0;
output   weight_buffer3743_ce0;
output   weight_buffer3743_we0;
output  [15:0] weight_buffer3743_d0;
output  [3:0] weight_buffer38_address0;
output   weight_buffer38_ce0;
output   weight_buffer38_we0;
output  [15:0] weight_buffer38_d0;
output  [3:0] weight_buffer3844_address0;
output   weight_buffer3844_ce0;
output   weight_buffer3844_we0;
output  [15:0] weight_buffer3844_d0;
output  [3:0] weight_buffer39_address0;
output   weight_buffer39_ce0;
output   weight_buffer39_we0;
output  [15:0] weight_buffer39_d0;
output  [3:0] weight_buffer3945_address0;
output   weight_buffer3945_ce0;
output   weight_buffer3945_we0;
output  [15:0] weight_buffer3945_d0;
output  [3:0] weight_buffer40_address0;
output   weight_buffer40_ce0;
output   weight_buffer40_we0;
output  [15:0] weight_buffer40_d0;
output  [3:0] weight_buffer4046_address0;
output   weight_buffer4046_ce0;
output   weight_buffer4046_we0;
output  [15:0] weight_buffer4046_d0;
output  [3:0] weight_buffer41_address0;
output   weight_buffer41_ce0;
output   weight_buffer41_we0;
output  [15:0] weight_buffer41_d0;
output  [3:0] weight_buffer4147_address0;
output   weight_buffer4147_ce0;
output   weight_buffer4147_we0;
output  [15:0] weight_buffer4147_d0;
output  [3:0] weight_buffer42_address0;
output   weight_buffer42_ce0;
output   weight_buffer42_we0;
output  [15:0] weight_buffer42_d0;
output  [3:0] weight_buffer4248_address0;
output   weight_buffer4248_ce0;
output   weight_buffer4248_we0;
output  [15:0] weight_buffer4248_d0;
output  [3:0] weight_buffer43_address0;
output   weight_buffer43_ce0;
output   weight_buffer43_we0;
output  [15:0] weight_buffer43_d0;
output  [3:0] weight_buffer4349_address0;
output   weight_buffer4349_ce0;
output   weight_buffer4349_we0;
output  [15:0] weight_buffer4349_d0;
output  [3:0] weight_buffer44_address0;
output   weight_buffer44_ce0;
output   weight_buffer44_we0;
output  [15:0] weight_buffer44_d0;
output  [3:0] weight_buffer4450_address0;
output   weight_buffer4450_ce0;
output   weight_buffer4450_we0;
output  [15:0] weight_buffer4450_d0;
output  [3:0] weight_buffer45_address0;
output   weight_buffer45_ce0;
output   weight_buffer45_we0;
output  [15:0] weight_buffer45_d0;
output  [3:0] weight_buffer4551_address0;
output   weight_buffer4551_ce0;
output   weight_buffer4551_we0;
output  [15:0] weight_buffer4551_d0;
output  [3:0] weight_buffer4652_address0;
output   weight_buffer4652_ce0;
output   weight_buffer4652_we0;
output  [15:0] weight_buffer4652_d0;
output  [3:0] weight_buffer4653_address0;
output   weight_buffer4653_ce0;
output   weight_buffer4653_we0;
output  [15:0] weight_buffer4653_d0;
output  [3:0] weight_buffer47_address0;
output   weight_buffer47_ce0;
output   weight_buffer47_we0;
output  [15:0] weight_buffer47_d0;
output  [3:0] weight_buffer4754_address0;
output   weight_buffer4754_ce0;
output   weight_buffer4754_we0;
output  [15:0] weight_buffer4754_d0;
output  [3:0] weight_buffer48_address0;
output   weight_buffer48_ce0;
output   weight_buffer48_we0;
output  [15:0] weight_buffer48_d0;
output  [3:0] weight_buffer4855_address0;
output   weight_buffer4855_ce0;
output   weight_buffer4855_we0;
output  [15:0] weight_buffer4855_d0;
output  [3:0] weight_buffer49_address0;
output   weight_buffer49_ce0;
output   weight_buffer49_we0;
output  [15:0] weight_buffer49_d0;
output  [3:0] weight_buffer4956_address0;
output   weight_buffer4956_ce0;
output   weight_buffer4956_we0;
output  [15:0] weight_buffer4956_d0;
output  [3:0] weight_buffer50_address0;
output   weight_buffer50_ce0;
output   weight_buffer50_we0;
output  [15:0] weight_buffer50_d0;
output  [3:0] weight_buffer5057_address0;
output   weight_buffer5057_ce0;
output   weight_buffer5057_we0;
output  [15:0] weight_buffer5057_d0;
output  [3:0] weight_buffer51_address0;
output   weight_buffer51_ce0;
output   weight_buffer51_we0;
output  [15:0] weight_buffer51_d0;
output  [3:0] weight_buffer5158_address0;
output   weight_buffer5158_ce0;
output   weight_buffer5158_we0;
output  [15:0] weight_buffer5158_d0;
output  [3:0] weight_buffer52_address0;
output   weight_buffer52_ce0;
output   weight_buffer52_we0;
output  [15:0] weight_buffer52_d0;
output  [3:0] weight_buffer5259_address0;
output   weight_buffer5259_ce0;
output   weight_buffer5259_we0;
output  [15:0] weight_buffer5259_d0;
output  [3:0] weight_buffer53_address0;
output   weight_buffer53_ce0;
output   weight_buffer53_we0;
output  [15:0] weight_buffer53_d0;
output  [3:0] weight_buffer5360_address0;
output   weight_buffer5360_ce0;
output   weight_buffer5360_we0;
output  [15:0] weight_buffer5360_d0;
output  [3:0] weight_buffer54_address0;
output   weight_buffer54_ce0;
output   weight_buffer54_we0;
output  [15:0] weight_buffer54_d0;
output  [3:0] weight_buffer5461_address0;
output   weight_buffer5461_ce0;
output   weight_buffer5461_we0;
output  [15:0] weight_buffer5461_d0;
output  [3:0] weight_buffer55_address0;
output   weight_buffer55_ce0;
output   weight_buffer55_we0;
output  [15:0] weight_buffer55_d0;
output  [3:0] weight_buffer5562_address0;
output   weight_buffer5562_ce0;
output   weight_buffer5562_we0;
output  [15:0] weight_buffer5562_d0;
output  [3:0] weight_buffer56_address0;
output   weight_buffer56_ce0;
output   weight_buffer56_we0;
output  [15:0] weight_buffer56_d0;
output  [3:0] weight_buffer5663_address0;
output   weight_buffer5663_ce0;
output   weight_buffer5663_we0;
output  [15:0] weight_buffer5663_d0;
output  [3:0] weight_buffer5764_address0;
output   weight_buffer5764_ce0;
output   weight_buffer5764_we0;
output  [15:0] weight_buffer5764_d0;
output  [3:0] weight_buffer5765_address0;
output   weight_buffer5765_ce0;
output   weight_buffer5765_we0;
output  [15:0] weight_buffer5765_d0;
output  [3:0] weight_buffer58_address0;
output   weight_buffer58_ce0;
output   weight_buffer58_we0;
output  [15:0] weight_buffer58_d0;
output  [3:0] weight_buffer5866_address0;
output   weight_buffer5866_ce0;
output   weight_buffer5866_we0;
output  [15:0] weight_buffer5866_d0;
output  [3:0] weight_buffer59_address0;
output   weight_buffer59_ce0;
output   weight_buffer59_we0;
output  [15:0] weight_buffer59_d0;
output  [3:0] weight_buffer5967_address0;
output   weight_buffer5967_ce0;
output   weight_buffer5967_we0;
output  [15:0] weight_buffer5967_d0;
input  [7:0] zext_ln122;
output  [9:0] local_buf_address0;
output   local_buf_ce0;
input  [31:0] local_buf_q0;

reg ap_idle;
reg weight_buffer_ce0;
reg weight_buffer_we0;
reg[15:0] weight_buffer_d0;
reg weight_buffer1_ce0;
reg weight_buffer1_we0;
reg[15:0] weight_buffer1_d0;
reg weight_buffer12_ce0;
reg weight_buffer12_we0;
reg[15:0] weight_buffer12_d0;
reg weight_buffer13_ce0;
reg weight_buffer13_we0;
reg[15:0] weight_buffer13_d0;
reg weight_buffer2_ce0;
reg weight_buffer2_we0;
reg[15:0] weight_buffer2_d0;
reg weight_buffer24_ce0;
reg weight_buffer24_we0;
reg[15:0] weight_buffer24_d0;
reg weight_buffer3_ce0;
reg weight_buffer3_we0;
reg[15:0] weight_buffer3_d0;
reg weight_buffer35_ce0;
reg weight_buffer35_we0;
reg[15:0] weight_buffer35_d0;
reg weight_buffer4_ce0;
reg weight_buffer4_we0;
reg[15:0] weight_buffer4_d0;
reg weight_buffer46_ce0;
reg weight_buffer46_we0;
reg[15:0] weight_buffer46_d0;
reg weight_buffer5_ce0;
reg weight_buffer5_we0;
reg[15:0] weight_buffer5_d0;
reg weight_buffer57_ce0;
reg weight_buffer57_we0;
reg[15:0] weight_buffer57_d0;
reg weight_buffer6_ce0;
reg weight_buffer6_we0;
reg[15:0] weight_buffer6_d0;
reg weight_buffer68_ce0;
reg weight_buffer68_we0;
reg[15:0] weight_buffer68_d0;
reg weight_buffer7_ce0;
reg weight_buffer7_we0;
reg[15:0] weight_buffer7_d0;
reg weight_buffer79_ce0;
reg weight_buffer79_we0;
reg[15:0] weight_buffer79_d0;
reg weight_buffer8_ce0;
reg weight_buffer8_we0;
reg[15:0] weight_buffer8_d0;
reg weight_buffer810_ce0;
reg weight_buffer810_we0;
reg[15:0] weight_buffer810_d0;
reg weight_buffer9_ce0;
reg weight_buffer9_we0;
reg[15:0] weight_buffer9_d0;
reg weight_buffer911_ce0;
reg weight_buffer911_we0;
reg[15:0] weight_buffer911_d0;
reg weight_buffer10_ce0;
reg weight_buffer10_we0;
reg[15:0] weight_buffer10_d0;
reg weight_buffer1012_ce0;
reg weight_buffer1012_we0;
reg[15:0] weight_buffer1012_d0;
reg weight_buffer11_ce0;
reg weight_buffer11_we0;
reg[15:0] weight_buffer11_d0;
reg weight_buffer1113_ce0;
reg weight_buffer1113_we0;
reg[15:0] weight_buffer1113_d0;
reg weight_buffer1214_ce0;
reg weight_buffer1214_we0;
reg[15:0] weight_buffer1214_d0;
reg weight_buffer1215_ce0;
reg weight_buffer1215_we0;
reg[15:0] weight_buffer1215_d0;
reg weight_buffer1316_ce0;
reg weight_buffer1316_we0;
reg[15:0] weight_buffer1316_d0;
reg weight_buffer1317_ce0;
reg weight_buffer1317_we0;
reg[15:0] weight_buffer1317_d0;
reg weight_buffer14_ce0;
reg weight_buffer14_we0;
reg[15:0] weight_buffer14_d0;
reg weight_buffer1418_ce0;
reg weight_buffer1418_we0;
reg[15:0] weight_buffer1418_d0;
reg weight_buffer15_ce0;
reg weight_buffer15_we0;
reg[15:0] weight_buffer15_d0;
reg weight_buffer1519_ce0;
reg weight_buffer1519_we0;
reg[15:0] weight_buffer1519_d0;
reg weight_buffer16_ce0;
reg weight_buffer16_we0;
reg[15:0] weight_buffer16_d0;
reg weight_buffer1620_ce0;
reg weight_buffer1620_we0;
reg[15:0] weight_buffer1620_d0;
reg weight_buffer17_ce0;
reg weight_buffer17_we0;
reg[15:0] weight_buffer17_d0;
reg weight_buffer1721_ce0;
reg weight_buffer1721_we0;
reg[15:0] weight_buffer1721_d0;
reg weight_buffer18_ce0;
reg weight_buffer18_we0;
reg[15:0] weight_buffer18_d0;
reg weight_buffer1822_ce0;
reg weight_buffer1822_we0;
reg[15:0] weight_buffer1822_d0;
reg weight_buffer19_ce0;
reg weight_buffer19_we0;
reg[15:0] weight_buffer19_d0;
reg weight_buffer1923_ce0;
reg weight_buffer1923_we0;
reg[15:0] weight_buffer1923_d0;
reg weight_buffer20_ce0;
reg weight_buffer20_we0;
reg[15:0] weight_buffer20_d0;
reg weight_buffer2024_ce0;
reg weight_buffer2024_we0;
reg[15:0] weight_buffer2024_d0;
reg weight_buffer21_ce0;
reg weight_buffer21_we0;
reg[15:0] weight_buffer21_d0;
reg weight_buffer2125_ce0;
reg weight_buffer2125_we0;
reg[15:0] weight_buffer2125_d0;
reg weight_buffer22_ce0;
reg weight_buffer22_we0;
reg[15:0] weight_buffer22_d0;
reg weight_buffer2226_ce0;
reg weight_buffer2226_we0;
reg[15:0] weight_buffer2226_d0;
reg weight_buffer23_ce0;
reg weight_buffer23_we0;
reg[15:0] weight_buffer23_d0;
reg weight_buffer2327_ce0;
reg weight_buffer2327_we0;
reg[15:0] weight_buffer2327_d0;
reg weight_buffer2428_ce0;
reg weight_buffer2428_we0;
reg[15:0] weight_buffer2428_d0;
reg weight_buffer2429_ce0;
reg weight_buffer2429_we0;
reg[15:0] weight_buffer2429_d0;
reg weight_buffer25_ce0;
reg weight_buffer25_we0;
reg[15:0] weight_buffer25_d0;
reg weight_buffer2530_ce0;
reg weight_buffer2530_we0;
reg[15:0] weight_buffer2530_d0;
reg weight_buffer26_ce0;
reg weight_buffer26_we0;
reg[15:0] weight_buffer26_d0;
reg weight_buffer2631_ce0;
reg weight_buffer2631_we0;
reg[15:0] weight_buffer2631_d0;
reg weight_buffer27_ce0;
reg weight_buffer27_we0;
reg[15:0] weight_buffer27_d0;
reg weight_buffer2732_ce0;
reg weight_buffer2732_we0;
reg[15:0] weight_buffer2732_d0;
reg weight_buffer28_ce0;
reg weight_buffer28_we0;
reg[15:0] weight_buffer28_d0;
reg weight_buffer2833_ce0;
reg weight_buffer2833_we0;
reg[15:0] weight_buffer2833_d0;
reg weight_buffer29_ce0;
reg weight_buffer29_we0;
reg[15:0] weight_buffer29_d0;
reg weight_buffer2934_ce0;
reg weight_buffer2934_we0;
reg[15:0] weight_buffer2934_d0;
reg weight_buffer30_ce0;
reg weight_buffer30_we0;
reg[15:0] weight_buffer30_d0;
reg weight_buffer3035_ce0;
reg weight_buffer3035_we0;
reg[15:0] weight_buffer3035_d0;
reg weight_buffer31_ce0;
reg weight_buffer31_we0;
reg[15:0] weight_buffer31_d0;
reg weight_buffer3136_ce0;
reg weight_buffer3136_we0;
reg[15:0] weight_buffer3136_d0;
reg weight_buffer32_ce0;
reg weight_buffer32_we0;
reg[15:0] weight_buffer32_d0;
reg weight_buffer3237_ce0;
reg weight_buffer3237_we0;
reg[15:0] weight_buffer3237_d0;
reg weight_buffer33_ce0;
reg weight_buffer33_we0;
reg[15:0] weight_buffer33_d0;
reg weight_buffer3338_ce0;
reg weight_buffer3338_we0;
reg[15:0] weight_buffer3338_d0;
reg weight_buffer34_ce0;
reg weight_buffer34_we0;
reg[15:0] weight_buffer34_d0;
reg weight_buffer3439_ce0;
reg weight_buffer3439_we0;
reg[15:0] weight_buffer3439_d0;
reg weight_buffer3540_ce0;
reg weight_buffer3540_we0;
reg[15:0] weight_buffer3540_d0;
reg weight_buffer3541_ce0;
reg weight_buffer3541_we0;
reg[15:0] weight_buffer3541_d0;
reg weight_buffer36_ce0;
reg weight_buffer36_we0;
reg[15:0] weight_buffer36_d0;
reg weight_buffer3642_ce0;
reg weight_buffer3642_we0;
reg[15:0] weight_buffer3642_d0;
reg weight_buffer37_ce0;
reg weight_buffer37_we0;
reg[15:0] weight_buffer37_d0;
reg weight_buffer3743_ce0;
reg weight_buffer3743_we0;
reg[15:0] weight_buffer3743_d0;
reg weight_buffer38_ce0;
reg weight_buffer38_we0;
reg[15:0] weight_buffer38_d0;
reg weight_buffer3844_ce0;
reg weight_buffer3844_we0;
reg[15:0] weight_buffer3844_d0;
reg weight_buffer39_ce0;
reg weight_buffer39_we0;
reg[15:0] weight_buffer39_d0;
reg weight_buffer3945_ce0;
reg weight_buffer3945_we0;
reg[15:0] weight_buffer3945_d0;
reg weight_buffer40_ce0;
reg weight_buffer40_we0;
reg[15:0] weight_buffer40_d0;
reg weight_buffer4046_ce0;
reg weight_buffer4046_we0;
reg[15:0] weight_buffer4046_d0;
reg weight_buffer41_ce0;
reg weight_buffer41_we0;
reg[15:0] weight_buffer41_d0;
reg weight_buffer4147_ce0;
reg weight_buffer4147_we0;
reg[15:0] weight_buffer4147_d0;
reg weight_buffer42_ce0;
reg weight_buffer42_we0;
reg[15:0] weight_buffer42_d0;
reg weight_buffer4248_ce0;
reg weight_buffer4248_we0;
reg[15:0] weight_buffer4248_d0;
reg weight_buffer43_ce0;
reg weight_buffer43_we0;
reg[15:0] weight_buffer43_d0;
reg weight_buffer4349_ce0;
reg weight_buffer4349_we0;
reg[15:0] weight_buffer4349_d0;
reg weight_buffer44_ce0;
reg weight_buffer44_we0;
reg[15:0] weight_buffer44_d0;
reg weight_buffer4450_ce0;
reg weight_buffer4450_we0;
reg[15:0] weight_buffer4450_d0;
reg weight_buffer45_ce0;
reg weight_buffer45_we0;
reg[15:0] weight_buffer45_d0;
reg weight_buffer4551_ce0;
reg weight_buffer4551_we0;
reg[15:0] weight_buffer4551_d0;
reg weight_buffer4652_ce0;
reg weight_buffer4652_we0;
reg[15:0] weight_buffer4652_d0;
reg weight_buffer4653_ce0;
reg weight_buffer4653_we0;
reg[15:0] weight_buffer4653_d0;
reg weight_buffer47_ce0;
reg weight_buffer47_we0;
reg[15:0] weight_buffer47_d0;
reg weight_buffer4754_ce0;
reg weight_buffer4754_we0;
reg[15:0] weight_buffer4754_d0;
reg weight_buffer48_ce0;
reg weight_buffer48_we0;
reg[15:0] weight_buffer48_d0;
reg weight_buffer4855_ce0;
reg weight_buffer4855_we0;
reg[15:0] weight_buffer4855_d0;
reg weight_buffer49_ce0;
reg weight_buffer49_we0;
reg[15:0] weight_buffer49_d0;
reg weight_buffer4956_ce0;
reg weight_buffer4956_we0;
reg[15:0] weight_buffer4956_d0;
reg weight_buffer50_ce0;
reg weight_buffer50_we0;
reg[15:0] weight_buffer50_d0;
reg weight_buffer5057_ce0;
reg weight_buffer5057_we0;
reg[15:0] weight_buffer5057_d0;
reg weight_buffer51_ce0;
reg weight_buffer51_we0;
reg[15:0] weight_buffer51_d0;
reg weight_buffer5158_ce0;
reg weight_buffer5158_we0;
reg[15:0] weight_buffer5158_d0;
reg weight_buffer52_ce0;
reg weight_buffer52_we0;
reg[15:0] weight_buffer52_d0;
reg weight_buffer5259_ce0;
reg weight_buffer5259_we0;
reg[15:0] weight_buffer5259_d0;
reg weight_buffer53_ce0;
reg weight_buffer53_we0;
reg[15:0] weight_buffer53_d0;
reg weight_buffer5360_ce0;
reg weight_buffer5360_we0;
reg[15:0] weight_buffer5360_d0;
reg weight_buffer54_ce0;
reg weight_buffer54_we0;
reg[15:0] weight_buffer54_d0;
reg weight_buffer5461_ce0;
reg weight_buffer5461_we0;
reg[15:0] weight_buffer5461_d0;
reg weight_buffer55_ce0;
reg weight_buffer55_we0;
reg[15:0] weight_buffer55_d0;
reg weight_buffer5562_ce0;
reg weight_buffer5562_we0;
reg[15:0] weight_buffer5562_d0;
reg weight_buffer56_ce0;
reg weight_buffer56_we0;
reg[15:0] weight_buffer56_d0;
reg weight_buffer5663_ce0;
reg weight_buffer5663_we0;
reg[15:0] weight_buffer5663_d0;
reg weight_buffer5764_ce0;
reg weight_buffer5764_we0;
reg[15:0] weight_buffer5764_d0;
reg weight_buffer5765_ce0;
reg weight_buffer5765_we0;
reg[15:0] weight_buffer5765_d0;
reg weight_buffer58_ce0;
reg weight_buffer58_we0;
reg[15:0] weight_buffer58_d0;
reg weight_buffer5866_ce0;
reg weight_buffer5866_we0;
reg[15:0] weight_buffer5866_d0;
reg weight_buffer59_ce0;
reg weight_buffer59_we0;
reg[15:0] weight_buffer59_d0;
reg weight_buffer5967_ce0;
reg weight_buffer5967_we0;
reg[15:0] weight_buffer5967_d0;
reg local_buf_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln138_fu_2287_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln138_reg_3056;
reg   [0:0] icmp_ln138_reg_3056_pp0_iter2_reg;
wire   [0:0] icmp_ln140_fu_2301_p2;
reg   [0:0] icmp_ln140_reg_3060;
reg   [0:0] icmp_ln140_reg_3060_pp0_iter2_reg;
wire   [0:0] xor_ln116_fu_2306_p2;
reg   [0:0] xor_ln116_reg_3071;
reg   [0:0] xor_ln116_reg_3071_pp0_iter2_reg;
wire   [0:0] icmp_ln142_fu_2342_p2;
reg   [0:0] icmp_ln142_reg_3077;
wire   [0:0] and_ln116_1_fu_2348_p2;
reg   [0:0] and_ln116_1_reg_3082;
wire   [0:0] or_ln116_fu_2353_p2;
reg   [0:0] or_ln116_reg_3090;
wire   [3:0] trunc_ln160_fu_2421_p1;
reg   [3:0] trunc_ln160_reg_3095;
wire   [1:0] trunc_ln160_1_fu_2425_p1;
reg   [1:0] trunc_ln160_1_reg_3100;
wire   [3:0] select_ln116_5_fu_2474_p3;
reg   [3:0] select_ln116_5_reg_3105;
wire   [0:0] select_ln116_6_fu_2481_p3;
reg   [0:0] select_ln116_6_reg_3110;
wire   [0:0] and_ln116_2_fu_2497_p2;
reg   [0:0] and_ln116_2_reg_3115;
wire   [5:0] add_ln142_fu_2510_p2;
reg   [5:0] add_ln142_reg_3120;
wire   [5:0] select_ln142_fu_2534_p3;
reg   [5:0] select_ln142_reg_3125;
reg   [5:0] select_ln142_reg_3125_pp0_iter4_reg;
wire   [0:0] trunc_ln146_fu_2542_p1;
reg   [0:0] trunc_ln146_reg_3129;
reg   [0:0] trunc_ln146_reg_3129_pp0_iter4_reg;
wire   [0:0] icmp_ln146_fu_2550_p2;
reg   [0:0] icmp_ln146_reg_3133;
wire   [3:0] add_ln160_fu_2593_p2;
reg   [3:0] add_ln160_reg_3138;
wire   [0:0] Enable_fu_2612_p2;
reg   [0:0] Enable_reg_3143;
wire   [0:0] trunc_ln149_fu_2620_p1;
reg   [0:0] trunc_ln149_reg_3147;
wire   [0:0] icmp_ln151_fu_2633_p2;
reg   [0:0] icmp_ln151_reg_3152;
reg    ap_condition_exit_pp0_iter3_stage0;
wire   [63:0] zext_ln154_fu_2647_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln160_fu_2668_p1;
reg   [1:0] t2_fu_450;
wire   [1:0] add_ln143_fu_2555_p2;
wire    ap_loop_init;
reg   [5:0] t1_fu_454;
reg   [7:0] indvar_flatten_fu_458;
wire   [7:0] select_ln142_1_fu_2367_p3;
reg   [7:0] t4_fu_462;
wire   [7:0] select_ln140_fu_2503_p3;
reg   [14:0] indvar_flatten263_fu_466;
wire   [14:0] select_ln140_1_fu_2321_p3;
reg   [7:0] t3_fu_470;
wire   [7:0] select_ln116_1_fu_2414_p3;
reg   [22:0] indvar_flatten301_fu_474;
wire   [22:0] add_ln138_fu_2292_p2;
reg   [15:0] lb_cnt_fu_478;
wire   [15:0] lb_cnt_1_fu_2652_p2;
reg   [15:0] buf_256b_0_1_fu_482;
wire   [15:0] buf_256b_0_2_fu_2924_p1;
reg   [15:0] buf_256b_1_2_fu_486;
reg   [7:0] cnt_fu_490;
wire   [7:0] cnt_1_fu_2627_p2;
wire   [15:0] select_ln149_fu_2797_p3;
wire   [14:0] add_ln140_1_fu_2315_p2;
wire   [7:0] add_ln142_1_fu_2361_p2;
wire   [7:0] t1_cast1_fu_2383_p1;
wire   [7:0] t3_2_fu_2401_p2;
wire   [3:0] trunc_ln116_fu_2429_p1;
wire   [0:0] cmp43_fu_2387_p2;
wire   [0:0] icmp_ln143_fu_2446_p2;
wire   [7:0] select_ln116_fu_2407_p3;
wire   [7:0] t4_2_fu_2457_p2;
wire   [3:0] trunc_ln116_1_fu_2470_p1;
wire   [3:0] select_ln116_2_fu_2433_p3;
wire   [0:0] select_ln116_3_fu_2440_p3;
wire   [0:0] xor_ln116_1_fu_2487_p2;
wire   [0:0] and_ln116_fu_2452_p2;
wire   [0:0] or_ln116_1_fu_2492_p2;
wire   [5:0] select_ln116_4_fu_2463_p3;
wire   [0:0] or_ln116_2_fu_2516_p2;
wire   [0:0] or_ln116_3_fu_2521_p2;
wire   [1:0] select_ln116_7_fu_2526_p3;
wire   [7:0] zext_ln146_fu_2546_p1;
wire   [3:0] tmp_5_cast_fu_2581_p3;
wire   [3:0] sub_ln160_fu_2588_p2;
wire   [7:0] add_ln142_cast_fu_2598_p1;
wire   [0:0] cmp43_mid1_fu_2601_p2;
wire   [0:0] select_ln116_8_fu_2606_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_2792;
reg    ap_condition_2798;
reg    ap_condition_2803;
reg    ap_condition_2807;
reg    ap_condition_2810;
reg    ap_condition_2813;
reg    ap_condition_2816;
reg    ap_condition_2819;
reg    ap_condition_2822;
reg    ap_condition_2825;
reg    ap_condition_2828;
reg    ap_condition_2831;
reg    ap_condition_2834;
reg    ap_condition_2837;
reg    ap_condition_2840;
reg    ap_condition_2843;
reg    ap_condition_2846;
reg    ap_condition_2849;
reg    ap_condition_2852;
reg    ap_condition_2855;
reg    ap_condition_2858;
reg    ap_condition_2861;
reg    ap_condition_2864;
reg    ap_condition_2867;
reg    ap_condition_2870;
reg    ap_condition_2873;
reg    ap_condition_2876;
reg    ap_condition_2879;
reg    ap_condition_2882;
reg    ap_condition_2885;
reg    ap_condition_2888;
reg    ap_condition_2891;
reg    ap_condition_2894;
reg    ap_condition_2897;
reg    ap_condition_2900;
reg    ap_condition_2903;
reg    ap_condition_2906;
reg    ap_condition_2909;
reg    ap_condition_2912;
reg    ap_condition_2915;
reg    ap_condition_2918;
reg    ap_condition_2921;
reg    ap_condition_2924;
reg    ap_condition_2927;
reg    ap_condition_2930;
reg    ap_condition_2933;
reg    ap_condition_2936;
reg    ap_condition_2939;
reg    ap_condition_2942;
reg    ap_condition_2945;
reg    ap_condition_2948;
reg    ap_condition_2951;
reg    ap_condition_2954;
reg    ap_condition_2957;
reg    ap_condition_2960;
reg    ap_condition_2963;
reg    ap_condition_2966;
reg    ap_condition_2969;
reg    ap_condition_2972;
reg    ap_condition_2975;
reg    ap_condition_2978;
reg    ap_condition_2981;
reg    ap_condition_2984;
reg    ap_condition_2987;
reg    ap_condition_2990;
reg    ap_condition_2993;
reg    ap_condition_2996;
reg    ap_condition_2999;
reg    ap_condition_3002;
reg    ap_condition_3005;
reg    ap_condition_3008;
reg    ap_condition_3011;
reg    ap_condition_3014;
reg    ap_condition_3017;
reg    ap_condition_3020;
reg    ap_condition_3023;
reg    ap_condition_3026;
reg    ap_condition_3029;
reg    ap_condition_3032;
reg    ap_condition_3035;
reg    ap_condition_3038;
reg    ap_condition_3041;
reg    ap_condition_3044;
reg    ap_condition_3047;
reg    ap_condition_3050;
reg    ap_condition_3053;
reg    ap_condition_3056;
reg    ap_condition_3059;
reg    ap_condition_3062;
reg    ap_condition_3065;
reg    ap_condition_3068;
reg    ap_condition_3071;
reg    ap_condition_3074;
reg    ap_condition_3077;
reg    ap_condition_3080;
reg    ap_condition_3083;
reg    ap_condition_3086;
reg    ap_condition_3089;
reg    ap_condition_3092;
reg    ap_condition_3095;
reg    ap_condition_3098;
reg    ap_condition_3101;
reg    ap_condition_3104;
reg    ap_condition_3107;
reg    ap_condition_3110;
reg    ap_condition_3113;
reg    ap_condition_3116;
reg    ap_condition_3119;
reg    ap_condition_3123;
reg    ap_condition_3126;
reg    ap_condition_2511;
reg    ap_condition_2522;
reg    ap_condition_2482;
reg    ap_condition_2498;
reg    ap_condition_3137;
reg    ap_condition_3140;
reg    ap_condition_3143;
reg    ap_condition_3146;
reg    ap_condition_3149;
reg    ap_condition_3152;
reg    ap_condition_3155;
reg    ap_condition_3158;
reg    ap_condition_3161;
reg    ap_condition_3164;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

FPGA_Acc_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter3_stage0)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            buf_256b_0_1_fu_482 <= buf_256b_0;
        end else if ((1'b1 == ap_condition_2792)) begin
            buf_256b_0_1_fu_482 <= buf_256b_0_2_fu_2924_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            buf_256b_1_2_fu_486 <= buf_256b_1;
        end else if ((1'b1 == ap_condition_2792)) begin
            buf_256b_1_2_fu_486 <= {{local_buf_q0[31:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((1'd1 == Enable_fu_2612_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln151_fu_2633_p2 == 1'd1)))) begin
        cnt_fu_490 <= 8'd0;
    end else if (((1'd1 == Enable_fu_2612_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln151_fu_2633_p2 == 1'd0))) begin
        cnt_fu_490 <= cnt_1_fu_2627_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten263_fu_466 <= 15'd0;
        end else if (((icmp_ln138_fu_2287_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten263_fu_466 <= select_ln140_1_fu_2321_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten301_fu_474 <= 23'd0;
        end else if (((icmp_ln138_fu_2287_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten301_fu_474 <= add_ln138_fu_2292_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            indvar_flatten_fu_458 <= 8'd0;
        end else if (((icmp_ln138_reg_3056 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            indvar_flatten_fu_458 <= select_ln142_1_fu_2367_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            lb_cnt_fu_478 <= 16'd1;
        end else if ((1'b1 == ap_condition_2798)) begin
            lb_cnt_fu_478 <= lb_cnt_1_fu_2652_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            t1_fu_454 <= 6'd0;
        end else if (((icmp_ln138_reg_3056_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            t1_fu_454 <= select_ln142_fu_2534_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            t2_fu_450 <= 2'd0;
        end else if (((icmp_ln138_reg_3056_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            t2_fu_450 <= add_ln143_fu_2555_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            t3_fu_470 <= 8'd0;
        end else if (((icmp_ln138_reg_3056_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            t3_fu_470 <= select_ln116_1_fu_2414_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            t4_fu_462 <= 8'd0;
        end else if (((icmp_ln138_reg_3056_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            t4_fu_462 <= select_ln140_fu_2503_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Enable_reg_3143 <= Enable_fu_2612_p2;
        add_ln160_reg_3138 <= add_ln160_fu_2593_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln138_reg_3056_pp0_iter2_reg <= icmp_ln138_reg_3056;
        icmp_ln140_reg_3060_pp0_iter2_reg <= icmp_ln140_reg_3060;
        select_ln142_reg_3125_pp0_iter4_reg <= select_ln142_reg_3125;
        trunc_ln146_reg_3129_pp0_iter4_reg <= trunc_ln146_reg_3129;
        xor_ln116_reg_3071_pp0_iter2_reg <= xor_ln116_reg_3071;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_reg_3056_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln142_reg_3120 <= add_ln142_fu_2510_p2;
        and_ln116_2_reg_3115 <= and_ln116_2_fu_2497_p2;
        icmp_ln146_reg_3133 <= icmp_ln146_fu_2550_p2;
        select_ln116_5_reg_3105 <= select_ln116_5_fu_2474_p3;
        select_ln116_6_reg_3110 <= select_ln116_6_fu_2481_p3;
        select_ln142_reg_3125 <= select_ln142_fu_2534_p3;
        trunc_ln146_reg_3129 <= trunc_ln146_fu_2542_p1;
        trunc_ln160_1_reg_3100 <= trunc_ln160_1_fu_2425_p1;
        trunc_ln160_reg_3095 <= trunc_ln160_fu_2421_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_reg_3056 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln116_1_reg_3082 <= and_ln116_1_fu_2348_p2;
        icmp_ln142_reg_3077 <= icmp_ln142_fu_2342_p2;
        or_ln116_reg_3090 <= or_ln116_fu_2353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln138_reg_3056 <= icmp_ln138_fu_2287_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_fu_2287_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln140_reg_3060 <= icmp_ln140_fu_2301_p2;
        xor_ln116_reg_3071 <= xor_ln116_fu_2306_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == Enable_fu_2612_p2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln151_reg_3152 <= icmp_ln151_fu_2633_p2;
        trunc_ln149_reg_3147 <= trunc_ln149_fu_2620_p1;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_2287_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln138_reg_3056_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        local_buf_ce0 = 1'b1;
    end else begin
        local_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd10)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd10)))) begin
        weight_buffer1012_ce0 = 1'b1;
    end else begin
        weight_buffer1012_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2803)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer1012_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer1012_d0 = 16'd0;
        end else begin
            weight_buffer1012_d0 = 'bx;
        end
    end else begin
        weight_buffer1012_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd10)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd10)))) begin
        weight_buffer1012_we0 = 1'b1;
    end else begin
        weight_buffer1012_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd10)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd10)))) begin
        weight_buffer10_ce0 = 1'b1;
    end else begin
        weight_buffer10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2807)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer10_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer10_d0 = 16'd0;
        end else begin
            weight_buffer10_d0 = 'bx;
        end
    end else begin
        weight_buffer10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd10)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd10)))) begin
        weight_buffer10_we0 = 1'b1;
    end else begin
        weight_buffer10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd11)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd11)))) begin
        weight_buffer1113_ce0 = 1'b1;
    end else begin
        weight_buffer1113_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2810)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer1113_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer1113_d0 = 16'd0;
        end else begin
            weight_buffer1113_d0 = 'bx;
        end
    end else begin
        weight_buffer1113_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd11)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd11)))) begin
        weight_buffer1113_we0 = 1'b1;
    end else begin
        weight_buffer1113_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd11)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd11)))) begin
        weight_buffer11_ce0 = 1'b1;
    end else begin
        weight_buffer11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2813)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer11_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer11_d0 = 16'd0;
        end else begin
            weight_buffer11_d0 = 'bx;
        end
    end else begin
        weight_buffer11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd11)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd11)))) begin
        weight_buffer11_we0 = 1'b1;
    end else begin
        weight_buffer11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd12)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd12)))) begin
        weight_buffer1214_ce0 = 1'b1;
    end else begin
        weight_buffer1214_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2816)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer1214_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer1214_d0 = 16'd0;
        end else begin
            weight_buffer1214_d0 = 'bx;
        end
    end else begin
        weight_buffer1214_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd12)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd12)))) begin
        weight_buffer1214_we0 = 1'b1;
    end else begin
        weight_buffer1214_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd12)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd12)))) begin
        weight_buffer1215_ce0 = 1'b1;
    end else begin
        weight_buffer1215_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2819)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer1215_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer1215_d0 = 16'd0;
        end else begin
            weight_buffer1215_d0 = 'bx;
        end
    end else begin
        weight_buffer1215_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd12)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd12)))) begin
        weight_buffer1215_we0 = 1'b1;
    end else begin
        weight_buffer1215_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd1)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd1)))) begin
        weight_buffer12_ce0 = 1'b1;
    end else begin
        weight_buffer12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2822)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer12_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer12_d0 = 16'd0;
        end else begin
            weight_buffer12_d0 = 'bx;
        end
    end else begin
        weight_buffer12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd1)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd1)))) begin
        weight_buffer12_we0 = 1'b1;
    end else begin
        weight_buffer12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd13)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd13)))) begin
        weight_buffer1316_ce0 = 1'b1;
    end else begin
        weight_buffer1316_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2825)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer1316_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer1316_d0 = 16'd0;
        end else begin
            weight_buffer1316_d0 = 'bx;
        end
    end else begin
        weight_buffer1316_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd13)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd13)))) begin
        weight_buffer1316_we0 = 1'b1;
    end else begin
        weight_buffer1316_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd13)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd13)))) begin
        weight_buffer1317_ce0 = 1'b1;
    end else begin
        weight_buffer1317_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2828)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer1317_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer1317_d0 = 16'd0;
        end else begin
            weight_buffer1317_d0 = 'bx;
        end
    end else begin
        weight_buffer1317_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd13)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd13)))) begin
        weight_buffer1317_we0 = 1'b1;
    end else begin
        weight_buffer1317_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd1)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd1)))) begin
        weight_buffer13_ce0 = 1'b1;
    end else begin
        weight_buffer13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2831)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer13_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer13_d0 = 16'd0;
        end else begin
            weight_buffer13_d0 = 'bx;
        end
    end else begin
        weight_buffer13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd1)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd1)))) begin
        weight_buffer13_we0 = 1'b1;
    end else begin
        weight_buffer13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd14)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd14)))) begin
        weight_buffer1418_ce0 = 1'b1;
    end else begin
        weight_buffer1418_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2834)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer1418_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer1418_d0 = 16'd0;
        end else begin
            weight_buffer1418_d0 = 'bx;
        end
    end else begin
        weight_buffer1418_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd14)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd14)))) begin
        weight_buffer1418_we0 = 1'b1;
    end else begin
        weight_buffer1418_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd14)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd14)))) begin
        weight_buffer14_ce0 = 1'b1;
    end else begin
        weight_buffer14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2837)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer14_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer14_d0 = 16'd0;
        end else begin
            weight_buffer14_d0 = 'bx;
        end
    end else begin
        weight_buffer14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd14)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd14)))) begin
        weight_buffer14_we0 = 1'b1;
    end else begin
        weight_buffer14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd15)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd15)))) begin
        weight_buffer1519_ce0 = 1'b1;
    end else begin
        weight_buffer1519_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2840)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer1519_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer1519_d0 = 16'd0;
        end else begin
            weight_buffer1519_d0 = 'bx;
        end
    end else begin
        weight_buffer1519_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd15)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd15)))) begin
        weight_buffer1519_we0 = 1'b1;
    end else begin
        weight_buffer1519_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd15)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd15)))) begin
        weight_buffer15_ce0 = 1'b1;
    end else begin
        weight_buffer15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2843)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer15_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer15_d0 = 16'd0;
        end else begin
            weight_buffer15_d0 = 'bx;
        end
    end else begin
        weight_buffer15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd15)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd15)))) begin
        weight_buffer15_we0 = 1'b1;
    end else begin
        weight_buffer15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd16)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd16)))) begin
        weight_buffer1620_ce0 = 1'b1;
    end else begin
        weight_buffer1620_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2846)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer1620_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer1620_d0 = 16'd0;
        end else begin
            weight_buffer1620_d0 = 'bx;
        end
    end else begin
        weight_buffer1620_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd16)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd16)))) begin
        weight_buffer1620_we0 = 1'b1;
    end else begin
        weight_buffer1620_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd16)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd16)))) begin
        weight_buffer16_ce0 = 1'b1;
    end else begin
        weight_buffer16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2849)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer16_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer16_d0 = 16'd0;
        end else begin
            weight_buffer16_d0 = 'bx;
        end
    end else begin
        weight_buffer16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd16)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd16)))) begin
        weight_buffer16_we0 = 1'b1;
    end else begin
        weight_buffer16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd17)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd17)))) begin
        weight_buffer1721_ce0 = 1'b1;
    end else begin
        weight_buffer1721_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2852)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer1721_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer1721_d0 = 16'd0;
        end else begin
            weight_buffer1721_d0 = 'bx;
        end
    end else begin
        weight_buffer1721_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd17)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd17)))) begin
        weight_buffer1721_we0 = 1'b1;
    end else begin
        weight_buffer1721_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd17)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd17)))) begin
        weight_buffer17_ce0 = 1'b1;
    end else begin
        weight_buffer17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2855)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer17_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer17_d0 = 16'd0;
        end else begin
            weight_buffer17_d0 = 'bx;
        end
    end else begin
        weight_buffer17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd17)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd17)))) begin
        weight_buffer17_we0 = 1'b1;
    end else begin
        weight_buffer17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd18)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd18)))) begin
        weight_buffer1822_ce0 = 1'b1;
    end else begin
        weight_buffer1822_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2858)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer1822_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer1822_d0 = 16'd0;
        end else begin
            weight_buffer1822_d0 = 'bx;
        end
    end else begin
        weight_buffer1822_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd18)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd18)))) begin
        weight_buffer1822_we0 = 1'b1;
    end else begin
        weight_buffer1822_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd18)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd18)))) begin
        weight_buffer18_ce0 = 1'b1;
    end else begin
        weight_buffer18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2861)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer18_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer18_d0 = 16'd0;
        end else begin
            weight_buffer18_d0 = 'bx;
        end
    end else begin
        weight_buffer18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd18)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd18)))) begin
        weight_buffer18_we0 = 1'b1;
    end else begin
        weight_buffer18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd19)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd19)))) begin
        weight_buffer1923_ce0 = 1'b1;
    end else begin
        weight_buffer1923_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2864)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer1923_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer1923_d0 = 16'd0;
        end else begin
            weight_buffer1923_d0 = 'bx;
        end
    end else begin
        weight_buffer1923_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd19)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd19)))) begin
        weight_buffer1923_we0 = 1'b1;
    end else begin
        weight_buffer1923_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd19)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd19)))) begin
        weight_buffer19_ce0 = 1'b1;
    end else begin
        weight_buffer19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2867)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer19_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer19_d0 = 16'd0;
        end else begin
            weight_buffer19_d0 = 'bx;
        end
    end else begin
        weight_buffer19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd19)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd19)))) begin
        weight_buffer19_we0 = 1'b1;
    end else begin
        weight_buffer19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd0)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd0)))) begin
        weight_buffer1_ce0 = 1'b1;
    end else begin
        weight_buffer1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2870)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer1_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer1_d0 = 16'd0;
        end else begin
            weight_buffer1_d0 = 'bx;
        end
    end else begin
        weight_buffer1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd0)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd0)))) begin
        weight_buffer1_we0 = 1'b1;
    end else begin
        weight_buffer1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd20)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd20)))) begin
        weight_buffer2024_ce0 = 1'b1;
    end else begin
        weight_buffer2024_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2873)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer2024_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer2024_d0 = 16'd0;
        end else begin
            weight_buffer2024_d0 = 'bx;
        end
    end else begin
        weight_buffer2024_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd20)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd20)))) begin
        weight_buffer2024_we0 = 1'b1;
    end else begin
        weight_buffer2024_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd20)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd20)))) begin
        weight_buffer20_ce0 = 1'b1;
    end else begin
        weight_buffer20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2876)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer20_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer20_d0 = 16'd0;
        end else begin
            weight_buffer20_d0 = 'bx;
        end
    end else begin
        weight_buffer20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd20)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd20)))) begin
        weight_buffer20_we0 = 1'b1;
    end else begin
        weight_buffer20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd21)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd21)))) begin
        weight_buffer2125_ce0 = 1'b1;
    end else begin
        weight_buffer2125_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2879)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer2125_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer2125_d0 = 16'd0;
        end else begin
            weight_buffer2125_d0 = 'bx;
        end
    end else begin
        weight_buffer2125_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd21)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd21)))) begin
        weight_buffer2125_we0 = 1'b1;
    end else begin
        weight_buffer2125_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd21)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd21)))) begin
        weight_buffer21_ce0 = 1'b1;
    end else begin
        weight_buffer21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2882)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer21_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer21_d0 = 16'd0;
        end else begin
            weight_buffer21_d0 = 'bx;
        end
    end else begin
        weight_buffer21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd21)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd21)))) begin
        weight_buffer21_we0 = 1'b1;
    end else begin
        weight_buffer21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd22)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd22)))) begin
        weight_buffer2226_ce0 = 1'b1;
    end else begin
        weight_buffer2226_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2885)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer2226_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer2226_d0 = 16'd0;
        end else begin
            weight_buffer2226_d0 = 'bx;
        end
    end else begin
        weight_buffer2226_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd22)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd22)))) begin
        weight_buffer2226_we0 = 1'b1;
    end else begin
        weight_buffer2226_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd22)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd22)))) begin
        weight_buffer22_ce0 = 1'b1;
    end else begin
        weight_buffer22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2888)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer22_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer22_d0 = 16'd0;
        end else begin
            weight_buffer22_d0 = 'bx;
        end
    end else begin
        weight_buffer22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd22)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd22)))) begin
        weight_buffer22_we0 = 1'b1;
    end else begin
        weight_buffer22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd23)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd23)))) begin
        weight_buffer2327_ce0 = 1'b1;
    end else begin
        weight_buffer2327_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2891)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer2327_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer2327_d0 = 16'd0;
        end else begin
            weight_buffer2327_d0 = 'bx;
        end
    end else begin
        weight_buffer2327_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd23)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd23)))) begin
        weight_buffer2327_we0 = 1'b1;
    end else begin
        weight_buffer2327_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd23)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd23)))) begin
        weight_buffer23_ce0 = 1'b1;
    end else begin
        weight_buffer23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2894)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer23_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer23_d0 = 16'd0;
        end else begin
            weight_buffer23_d0 = 'bx;
        end
    end else begin
        weight_buffer23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd23)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd23)))) begin
        weight_buffer23_we0 = 1'b1;
    end else begin
        weight_buffer23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd24)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd24)))) begin
        weight_buffer2428_ce0 = 1'b1;
    end else begin
        weight_buffer2428_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2897)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer2428_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer2428_d0 = 16'd0;
        end else begin
            weight_buffer2428_d0 = 'bx;
        end
    end else begin
        weight_buffer2428_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd24)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd24)))) begin
        weight_buffer2428_we0 = 1'b1;
    end else begin
        weight_buffer2428_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd24)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd24)))) begin
        weight_buffer2429_ce0 = 1'b1;
    end else begin
        weight_buffer2429_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2900)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer2429_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer2429_d0 = 16'd0;
        end else begin
            weight_buffer2429_d0 = 'bx;
        end
    end else begin
        weight_buffer2429_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd24)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd24)))) begin
        weight_buffer2429_we0 = 1'b1;
    end else begin
        weight_buffer2429_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd2)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd2)))) begin
        weight_buffer24_ce0 = 1'b1;
    end else begin
        weight_buffer24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2903)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer24_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer24_d0 = 16'd0;
        end else begin
            weight_buffer24_d0 = 'bx;
        end
    end else begin
        weight_buffer24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd2)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd2)))) begin
        weight_buffer24_we0 = 1'b1;
    end else begin
        weight_buffer24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd25)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd25)))) begin
        weight_buffer2530_ce0 = 1'b1;
    end else begin
        weight_buffer2530_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2906)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer2530_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer2530_d0 = 16'd0;
        end else begin
            weight_buffer2530_d0 = 'bx;
        end
    end else begin
        weight_buffer2530_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd25)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd25)))) begin
        weight_buffer2530_we0 = 1'b1;
    end else begin
        weight_buffer2530_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd25)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd25)))) begin
        weight_buffer25_ce0 = 1'b1;
    end else begin
        weight_buffer25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2909)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer25_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer25_d0 = 16'd0;
        end else begin
            weight_buffer25_d0 = 'bx;
        end
    end else begin
        weight_buffer25_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd25)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd25)))) begin
        weight_buffer25_we0 = 1'b1;
    end else begin
        weight_buffer25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd26)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd26)))) begin
        weight_buffer2631_ce0 = 1'b1;
    end else begin
        weight_buffer2631_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2912)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer2631_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer2631_d0 = 16'd0;
        end else begin
            weight_buffer2631_d0 = 'bx;
        end
    end else begin
        weight_buffer2631_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd26)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd26)))) begin
        weight_buffer2631_we0 = 1'b1;
    end else begin
        weight_buffer2631_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd26)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd26)))) begin
        weight_buffer26_ce0 = 1'b1;
    end else begin
        weight_buffer26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2915)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer26_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer26_d0 = 16'd0;
        end else begin
            weight_buffer26_d0 = 'bx;
        end
    end else begin
        weight_buffer26_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd26)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd26)))) begin
        weight_buffer26_we0 = 1'b1;
    end else begin
        weight_buffer26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd27)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd27)))) begin
        weight_buffer2732_ce0 = 1'b1;
    end else begin
        weight_buffer2732_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2918)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer2732_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer2732_d0 = 16'd0;
        end else begin
            weight_buffer2732_d0 = 'bx;
        end
    end else begin
        weight_buffer2732_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd27)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd27)))) begin
        weight_buffer2732_we0 = 1'b1;
    end else begin
        weight_buffer2732_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd27)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd27)))) begin
        weight_buffer27_ce0 = 1'b1;
    end else begin
        weight_buffer27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2921)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer27_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer27_d0 = 16'd0;
        end else begin
            weight_buffer27_d0 = 'bx;
        end
    end else begin
        weight_buffer27_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd27)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd27)))) begin
        weight_buffer27_we0 = 1'b1;
    end else begin
        weight_buffer27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd28)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd28)))) begin
        weight_buffer2833_ce0 = 1'b1;
    end else begin
        weight_buffer2833_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2924)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer2833_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer2833_d0 = 16'd0;
        end else begin
            weight_buffer2833_d0 = 'bx;
        end
    end else begin
        weight_buffer2833_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd28)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd28)))) begin
        weight_buffer2833_we0 = 1'b1;
    end else begin
        weight_buffer2833_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd28)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd28)))) begin
        weight_buffer28_ce0 = 1'b1;
    end else begin
        weight_buffer28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2927)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer28_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer28_d0 = 16'd0;
        end else begin
            weight_buffer28_d0 = 'bx;
        end
    end else begin
        weight_buffer28_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd28)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd28)))) begin
        weight_buffer28_we0 = 1'b1;
    end else begin
        weight_buffer28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd29)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd29)))) begin
        weight_buffer2934_ce0 = 1'b1;
    end else begin
        weight_buffer2934_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2930)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer2934_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer2934_d0 = 16'd0;
        end else begin
            weight_buffer2934_d0 = 'bx;
        end
    end else begin
        weight_buffer2934_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd29)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd29)))) begin
        weight_buffer2934_we0 = 1'b1;
    end else begin
        weight_buffer2934_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd29)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd29)))) begin
        weight_buffer29_ce0 = 1'b1;
    end else begin
        weight_buffer29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2933)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer29_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer29_d0 = 16'd0;
        end else begin
            weight_buffer29_d0 = 'bx;
        end
    end else begin
        weight_buffer29_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd29)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd29)))) begin
        weight_buffer29_we0 = 1'b1;
    end else begin
        weight_buffer29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd2)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd2)))) begin
        weight_buffer2_ce0 = 1'b1;
    end else begin
        weight_buffer2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2936)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer2_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer2_d0 = 16'd0;
        end else begin
            weight_buffer2_d0 = 'bx;
        end
    end else begin
        weight_buffer2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd2)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd2)))) begin
        weight_buffer2_we0 = 1'b1;
    end else begin
        weight_buffer2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd30)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd30)))) begin
        weight_buffer3035_ce0 = 1'b1;
    end else begin
        weight_buffer3035_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2939)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer3035_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer3035_d0 = 16'd0;
        end else begin
            weight_buffer3035_d0 = 'bx;
        end
    end else begin
        weight_buffer3035_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd30)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd30)))) begin
        weight_buffer3035_we0 = 1'b1;
    end else begin
        weight_buffer3035_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd30)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd30)))) begin
        weight_buffer30_ce0 = 1'b1;
    end else begin
        weight_buffer30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2942)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer30_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer30_d0 = 16'd0;
        end else begin
            weight_buffer30_d0 = 'bx;
        end
    end else begin
        weight_buffer30_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd30)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd30)))) begin
        weight_buffer30_we0 = 1'b1;
    end else begin
        weight_buffer30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd31)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd31)))) begin
        weight_buffer3136_ce0 = 1'b1;
    end else begin
        weight_buffer3136_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2945)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer3136_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer3136_d0 = 16'd0;
        end else begin
            weight_buffer3136_d0 = 'bx;
        end
    end else begin
        weight_buffer3136_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd31)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd31)))) begin
        weight_buffer3136_we0 = 1'b1;
    end else begin
        weight_buffer3136_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd31)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd31)))) begin
        weight_buffer31_ce0 = 1'b1;
    end else begin
        weight_buffer31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2948)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer31_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer31_d0 = 16'd0;
        end else begin
            weight_buffer31_d0 = 'bx;
        end
    end else begin
        weight_buffer31_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd31)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd31)))) begin
        weight_buffer31_we0 = 1'b1;
    end else begin
        weight_buffer31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd32)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd32)))) begin
        weight_buffer3237_ce0 = 1'b1;
    end else begin
        weight_buffer3237_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2951)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer3237_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer3237_d0 = 16'd0;
        end else begin
            weight_buffer3237_d0 = 'bx;
        end
    end else begin
        weight_buffer3237_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd32)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd32)))) begin
        weight_buffer3237_we0 = 1'b1;
    end else begin
        weight_buffer3237_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd32)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd32)))) begin
        weight_buffer32_ce0 = 1'b1;
    end else begin
        weight_buffer32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2954)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer32_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer32_d0 = 16'd0;
        end else begin
            weight_buffer32_d0 = 'bx;
        end
    end else begin
        weight_buffer32_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd32)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd32)))) begin
        weight_buffer32_we0 = 1'b1;
    end else begin
        weight_buffer32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd33)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd33)))) begin
        weight_buffer3338_ce0 = 1'b1;
    end else begin
        weight_buffer3338_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2957)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer3338_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer3338_d0 = 16'd0;
        end else begin
            weight_buffer3338_d0 = 'bx;
        end
    end else begin
        weight_buffer3338_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd33)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd33)))) begin
        weight_buffer3338_we0 = 1'b1;
    end else begin
        weight_buffer3338_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd33)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd33)))) begin
        weight_buffer33_ce0 = 1'b1;
    end else begin
        weight_buffer33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2960)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer33_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer33_d0 = 16'd0;
        end else begin
            weight_buffer33_d0 = 'bx;
        end
    end else begin
        weight_buffer33_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd33)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd33)))) begin
        weight_buffer33_we0 = 1'b1;
    end else begin
        weight_buffer33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd34)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd34)))) begin
        weight_buffer3439_ce0 = 1'b1;
    end else begin
        weight_buffer3439_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2963)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer3439_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer3439_d0 = 16'd0;
        end else begin
            weight_buffer3439_d0 = 'bx;
        end
    end else begin
        weight_buffer3439_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd34)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd34)))) begin
        weight_buffer3439_we0 = 1'b1;
    end else begin
        weight_buffer3439_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd34)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd34)))) begin
        weight_buffer34_ce0 = 1'b1;
    end else begin
        weight_buffer34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2966)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer34_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer34_d0 = 16'd0;
        end else begin
            weight_buffer34_d0 = 'bx;
        end
    end else begin
        weight_buffer34_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd34)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd34)))) begin
        weight_buffer34_we0 = 1'b1;
    end else begin
        weight_buffer34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd35)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd35)))) begin
        weight_buffer3540_ce0 = 1'b1;
    end else begin
        weight_buffer3540_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2969)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer3540_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer3540_d0 = 16'd0;
        end else begin
            weight_buffer3540_d0 = 'bx;
        end
    end else begin
        weight_buffer3540_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd35)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd35)))) begin
        weight_buffer3540_we0 = 1'b1;
    end else begin
        weight_buffer3540_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd35)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd35)))) begin
        weight_buffer3541_ce0 = 1'b1;
    end else begin
        weight_buffer3541_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2972)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer3541_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer3541_d0 = 16'd0;
        end else begin
            weight_buffer3541_d0 = 'bx;
        end
    end else begin
        weight_buffer3541_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd35)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd35)))) begin
        weight_buffer3541_we0 = 1'b1;
    end else begin
        weight_buffer3541_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd3)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd3)))) begin
        weight_buffer35_ce0 = 1'b1;
    end else begin
        weight_buffer35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2975)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer35_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer35_d0 = 16'd0;
        end else begin
            weight_buffer35_d0 = 'bx;
        end
    end else begin
        weight_buffer35_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd3)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd3)))) begin
        weight_buffer35_we0 = 1'b1;
    end else begin
        weight_buffer35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd36)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd36)))) begin
        weight_buffer3642_ce0 = 1'b1;
    end else begin
        weight_buffer3642_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2978)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer3642_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer3642_d0 = 16'd0;
        end else begin
            weight_buffer3642_d0 = 'bx;
        end
    end else begin
        weight_buffer3642_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd36)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd36)))) begin
        weight_buffer3642_we0 = 1'b1;
    end else begin
        weight_buffer3642_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd36)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd36)))) begin
        weight_buffer36_ce0 = 1'b1;
    end else begin
        weight_buffer36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2981)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer36_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer36_d0 = 16'd0;
        end else begin
            weight_buffer36_d0 = 'bx;
        end
    end else begin
        weight_buffer36_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd36)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd36)))) begin
        weight_buffer36_we0 = 1'b1;
    end else begin
        weight_buffer36_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd37)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd37)))) begin
        weight_buffer3743_ce0 = 1'b1;
    end else begin
        weight_buffer3743_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2984)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer3743_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer3743_d0 = 16'd0;
        end else begin
            weight_buffer3743_d0 = 'bx;
        end
    end else begin
        weight_buffer3743_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd37)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd37)))) begin
        weight_buffer3743_we0 = 1'b1;
    end else begin
        weight_buffer3743_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd37)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd37)))) begin
        weight_buffer37_ce0 = 1'b1;
    end else begin
        weight_buffer37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2987)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer37_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer37_d0 = 16'd0;
        end else begin
            weight_buffer37_d0 = 'bx;
        end
    end else begin
        weight_buffer37_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd37)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd37)))) begin
        weight_buffer37_we0 = 1'b1;
    end else begin
        weight_buffer37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd38)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd38)))) begin
        weight_buffer3844_ce0 = 1'b1;
    end else begin
        weight_buffer3844_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2990)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer3844_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer3844_d0 = 16'd0;
        end else begin
            weight_buffer3844_d0 = 'bx;
        end
    end else begin
        weight_buffer3844_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd38)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd38)))) begin
        weight_buffer3844_we0 = 1'b1;
    end else begin
        weight_buffer3844_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd38)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd38)))) begin
        weight_buffer38_ce0 = 1'b1;
    end else begin
        weight_buffer38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2993)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer38_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer38_d0 = 16'd0;
        end else begin
            weight_buffer38_d0 = 'bx;
        end
    end else begin
        weight_buffer38_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd38)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd38)))) begin
        weight_buffer38_we0 = 1'b1;
    end else begin
        weight_buffer38_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd39)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd39)))) begin
        weight_buffer3945_ce0 = 1'b1;
    end else begin
        weight_buffer3945_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2996)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer3945_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer3945_d0 = 16'd0;
        end else begin
            weight_buffer3945_d0 = 'bx;
        end
    end else begin
        weight_buffer3945_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd39)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd39)))) begin
        weight_buffer3945_we0 = 1'b1;
    end else begin
        weight_buffer3945_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd39)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd39)))) begin
        weight_buffer39_ce0 = 1'b1;
    end else begin
        weight_buffer39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2999)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer39_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer39_d0 = 16'd0;
        end else begin
            weight_buffer39_d0 = 'bx;
        end
    end else begin
        weight_buffer39_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd39)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd39)))) begin
        weight_buffer39_we0 = 1'b1;
    end else begin
        weight_buffer39_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd3)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd3)))) begin
        weight_buffer3_ce0 = 1'b1;
    end else begin
        weight_buffer3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3002)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer3_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer3_d0 = 16'd0;
        end else begin
            weight_buffer3_d0 = 'bx;
        end
    end else begin
        weight_buffer3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd3)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd3)))) begin
        weight_buffer3_we0 = 1'b1;
    end else begin
        weight_buffer3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd40)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd40)))) begin
        weight_buffer4046_ce0 = 1'b1;
    end else begin
        weight_buffer4046_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3005)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer4046_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer4046_d0 = 16'd0;
        end else begin
            weight_buffer4046_d0 = 'bx;
        end
    end else begin
        weight_buffer4046_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd40)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd40)))) begin
        weight_buffer4046_we0 = 1'b1;
    end else begin
        weight_buffer4046_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd40)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd40)))) begin
        weight_buffer40_ce0 = 1'b1;
    end else begin
        weight_buffer40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3008)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer40_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer40_d0 = 16'd0;
        end else begin
            weight_buffer40_d0 = 'bx;
        end
    end else begin
        weight_buffer40_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd40)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd40)))) begin
        weight_buffer40_we0 = 1'b1;
    end else begin
        weight_buffer40_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd41)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd41)))) begin
        weight_buffer4147_ce0 = 1'b1;
    end else begin
        weight_buffer4147_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3011)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer4147_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer4147_d0 = 16'd0;
        end else begin
            weight_buffer4147_d0 = 'bx;
        end
    end else begin
        weight_buffer4147_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd41)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd41)))) begin
        weight_buffer4147_we0 = 1'b1;
    end else begin
        weight_buffer4147_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd41)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd41)))) begin
        weight_buffer41_ce0 = 1'b1;
    end else begin
        weight_buffer41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3014)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer41_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer41_d0 = 16'd0;
        end else begin
            weight_buffer41_d0 = 'bx;
        end
    end else begin
        weight_buffer41_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd41)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd41)))) begin
        weight_buffer41_we0 = 1'b1;
    end else begin
        weight_buffer41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd42)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd42)))) begin
        weight_buffer4248_ce0 = 1'b1;
    end else begin
        weight_buffer4248_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3017)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer4248_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer4248_d0 = 16'd0;
        end else begin
            weight_buffer4248_d0 = 'bx;
        end
    end else begin
        weight_buffer4248_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd42)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd42)))) begin
        weight_buffer4248_we0 = 1'b1;
    end else begin
        weight_buffer4248_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd42)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd42)))) begin
        weight_buffer42_ce0 = 1'b1;
    end else begin
        weight_buffer42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3020)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer42_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer42_d0 = 16'd0;
        end else begin
            weight_buffer42_d0 = 'bx;
        end
    end else begin
        weight_buffer42_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd42)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd42)))) begin
        weight_buffer42_we0 = 1'b1;
    end else begin
        weight_buffer42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd43)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd43)))) begin
        weight_buffer4349_ce0 = 1'b1;
    end else begin
        weight_buffer4349_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3023)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer4349_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer4349_d0 = 16'd0;
        end else begin
            weight_buffer4349_d0 = 'bx;
        end
    end else begin
        weight_buffer4349_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd43)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd43)))) begin
        weight_buffer4349_we0 = 1'b1;
    end else begin
        weight_buffer4349_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd43)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd43)))) begin
        weight_buffer43_ce0 = 1'b1;
    end else begin
        weight_buffer43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3026)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer43_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer43_d0 = 16'd0;
        end else begin
            weight_buffer43_d0 = 'bx;
        end
    end else begin
        weight_buffer43_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd43)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd43)))) begin
        weight_buffer43_we0 = 1'b1;
    end else begin
        weight_buffer43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd44)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd44)))) begin
        weight_buffer4450_ce0 = 1'b1;
    end else begin
        weight_buffer4450_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3029)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer4450_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer4450_d0 = 16'd0;
        end else begin
            weight_buffer4450_d0 = 'bx;
        end
    end else begin
        weight_buffer4450_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd44)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd44)))) begin
        weight_buffer4450_we0 = 1'b1;
    end else begin
        weight_buffer4450_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd44)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd44)))) begin
        weight_buffer44_ce0 = 1'b1;
    end else begin
        weight_buffer44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3032)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer44_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer44_d0 = 16'd0;
        end else begin
            weight_buffer44_d0 = 'bx;
        end
    end else begin
        weight_buffer44_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd44)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd44)))) begin
        weight_buffer44_we0 = 1'b1;
    end else begin
        weight_buffer44_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd45)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd45)))) begin
        weight_buffer4551_ce0 = 1'b1;
    end else begin
        weight_buffer4551_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3035)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer4551_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer4551_d0 = 16'd0;
        end else begin
            weight_buffer4551_d0 = 'bx;
        end
    end else begin
        weight_buffer4551_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd45)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd45)))) begin
        weight_buffer4551_we0 = 1'b1;
    end else begin
        weight_buffer4551_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd45)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd45)))) begin
        weight_buffer45_ce0 = 1'b1;
    end else begin
        weight_buffer45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3038)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer45_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer45_d0 = 16'd0;
        end else begin
            weight_buffer45_d0 = 'bx;
        end
    end else begin
        weight_buffer45_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd45)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd45)))) begin
        weight_buffer45_we0 = 1'b1;
    end else begin
        weight_buffer45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd46)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd46)))) begin
        weight_buffer4652_ce0 = 1'b1;
    end else begin
        weight_buffer4652_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3041)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer4652_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer4652_d0 = 16'd0;
        end else begin
            weight_buffer4652_d0 = 'bx;
        end
    end else begin
        weight_buffer4652_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd46)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd46)))) begin
        weight_buffer4652_we0 = 1'b1;
    end else begin
        weight_buffer4652_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd46)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd46)))) begin
        weight_buffer4653_ce0 = 1'b1;
    end else begin
        weight_buffer4653_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3044)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer4653_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer4653_d0 = 16'd0;
        end else begin
            weight_buffer4653_d0 = 'bx;
        end
    end else begin
        weight_buffer4653_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd46)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd46)))) begin
        weight_buffer4653_we0 = 1'b1;
    end else begin
        weight_buffer4653_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd4)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd4)))) begin
        weight_buffer46_ce0 = 1'b1;
    end else begin
        weight_buffer46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3047)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer46_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer46_d0 = 16'd0;
        end else begin
            weight_buffer46_d0 = 'bx;
        end
    end else begin
        weight_buffer46_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd4)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd4)))) begin
        weight_buffer46_we0 = 1'b1;
    end else begin
        weight_buffer46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd47)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd47)))) begin
        weight_buffer4754_ce0 = 1'b1;
    end else begin
        weight_buffer4754_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3050)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer4754_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer4754_d0 = 16'd0;
        end else begin
            weight_buffer4754_d0 = 'bx;
        end
    end else begin
        weight_buffer4754_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd47)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd47)))) begin
        weight_buffer4754_we0 = 1'b1;
    end else begin
        weight_buffer4754_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd47)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd47)))) begin
        weight_buffer47_ce0 = 1'b1;
    end else begin
        weight_buffer47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3053)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer47_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer47_d0 = 16'd0;
        end else begin
            weight_buffer47_d0 = 'bx;
        end
    end else begin
        weight_buffer47_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd47)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd47)))) begin
        weight_buffer47_we0 = 1'b1;
    end else begin
        weight_buffer47_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd48)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd48)))) begin
        weight_buffer4855_ce0 = 1'b1;
    end else begin
        weight_buffer4855_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3056)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer4855_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer4855_d0 = 16'd0;
        end else begin
            weight_buffer4855_d0 = 'bx;
        end
    end else begin
        weight_buffer4855_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd48)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd48)))) begin
        weight_buffer4855_we0 = 1'b1;
    end else begin
        weight_buffer4855_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd48)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd48)))) begin
        weight_buffer48_ce0 = 1'b1;
    end else begin
        weight_buffer48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3059)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer48_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer48_d0 = 16'd0;
        end else begin
            weight_buffer48_d0 = 'bx;
        end
    end else begin
        weight_buffer48_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd48)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd48)))) begin
        weight_buffer48_we0 = 1'b1;
    end else begin
        weight_buffer48_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd49)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd49)))) begin
        weight_buffer4956_ce0 = 1'b1;
    end else begin
        weight_buffer4956_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3062)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer4956_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer4956_d0 = 16'd0;
        end else begin
            weight_buffer4956_d0 = 'bx;
        end
    end else begin
        weight_buffer4956_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd49)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd49)))) begin
        weight_buffer4956_we0 = 1'b1;
    end else begin
        weight_buffer4956_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd49)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd49)))) begin
        weight_buffer49_ce0 = 1'b1;
    end else begin
        weight_buffer49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3065)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer49_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer49_d0 = 16'd0;
        end else begin
            weight_buffer49_d0 = 'bx;
        end
    end else begin
        weight_buffer49_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd49)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd49)))) begin
        weight_buffer49_we0 = 1'b1;
    end else begin
        weight_buffer49_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd4)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd4)))) begin
        weight_buffer4_ce0 = 1'b1;
    end else begin
        weight_buffer4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3068)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer4_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer4_d0 = 16'd0;
        end else begin
            weight_buffer4_d0 = 'bx;
        end
    end else begin
        weight_buffer4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd4)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd4)))) begin
        weight_buffer4_we0 = 1'b1;
    end else begin
        weight_buffer4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd50)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd50)))) begin
        weight_buffer5057_ce0 = 1'b1;
    end else begin
        weight_buffer5057_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3071)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer5057_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer5057_d0 = 16'd0;
        end else begin
            weight_buffer5057_d0 = 'bx;
        end
    end else begin
        weight_buffer5057_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd50)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd50)))) begin
        weight_buffer5057_we0 = 1'b1;
    end else begin
        weight_buffer5057_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd50)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd50)))) begin
        weight_buffer50_ce0 = 1'b1;
    end else begin
        weight_buffer50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3074)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer50_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer50_d0 = 16'd0;
        end else begin
            weight_buffer50_d0 = 'bx;
        end
    end else begin
        weight_buffer50_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd50)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd50)))) begin
        weight_buffer50_we0 = 1'b1;
    end else begin
        weight_buffer50_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd51)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd51)))) begin
        weight_buffer5158_ce0 = 1'b1;
    end else begin
        weight_buffer5158_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3077)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer5158_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer5158_d0 = 16'd0;
        end else begin
            weight_buffer5158_d0 = 'bx;
        end
    end else begin
        weight_buffer5158_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd51)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd51)))) begin
        weight_buffer5158_we0 = 1'b1;
    end else begin
        weight_buffer5158_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd51)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd51)))) begin
        weight_buffer51_ce0 = 1'b1;
    end else begin
        weight_buffer51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3080)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer51_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer51_d0 = 16'd0;
        end else begin
            weight_buffer51_d0 = 'bx;
        end
    end else begin
        weight_buffer51_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd51)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd51)))) begin
        weight_buffer51_we0 = 1'b1;
    end else begin
        weight_buffer51_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd52)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd52)))) begin
        weight_buffer5259_ce0 = 1'b1;
    end else begin
        weight_buffer5259_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3083)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer5259_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer5259_d0 = 16'd0;
        end else begin
            weight_buffer5259_d0 = 'bx;
        end
    end else begin
        weight_buffer5259_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd52)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd52)))) begin
        weight_buffer5259_we0 = 1'b1;
    end else begin
        weight_buffer5259_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd52)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd52)))) begin
        weight_buffer52_ce0 = 1'b1;
    end else begin
        weight_buffer52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3086)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer52_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer52_d0 = 16'd0;
        end else begin
            weight_buffer52_d0 = 'bx;
        end
    end else begin
        weight_buffer52_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd52)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd52)))) begin
        weight_buffer52_we0 = 1'b1;
    end else begin
        weight_buffer52_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd53)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd53)))) begin
        weight_buffer5360_ce0 = 1'b1;
    end else begin
        weight_buffer5360_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3089)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer5360_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer5360_d0 = 16'd0;
        end else begin
            weight_buffer5360_d0 = 'bx;
        end
    end else begin
        weight_buffer5360_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd53)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd53)))) begin
        weight_buffer5360_we0 = 1'b1;
    end else begin
        weight_buffer5360_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd53)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd53)))) begin
        weight_buffer53_ce0 = 1'b1;
    end else begin
        weight_buffer53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3092)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer53_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer53_d0 = 16'd0;
        end else begin
            weight_buffer53_d0 = 'bx;
        end
    end else begin
        weight_buffer53_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd53)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd53)))) begin
        weight_buffer53_we0 = 1'b1;
    end else begin
        weight_buffer53_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd54)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd54)))) begin
        weight_buffer5461_ce0 = 1'b1;
    end else begin
        weight_buffer5461_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3095)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer5461_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer5461_d0 = 16'd0;
        end else begin
            weight_buffer5461_d0 = 'bx;
        end
    end else begin
        weight_buffer5461_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd54)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd54)))) begin
        weight_buffer5461_we0 = 1'b1;
    end else begin
        weight_buffer5461_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd54)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd54)))) begin
        weight_buffer54_ce0 = 1'b1;
    end else begin
        weight_buffer54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3098)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer54_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer54_d0 = 16'd0;
        end else begin
            weight_buffer54_d0 = 'bx;
        end
    end else begin
        weight_buffer54_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd54)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd54)))) begin
        weight_buffer54_we0 = 1'b1;
    end else begin
        weight_buffer54_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd55)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd55)))) begin
        weight_buffer5562_ce0 = 1'b1;
    end else begin
        weight_buffer5562_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3101)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer5562_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer5562_d0 = 16'd0;
        end else begin
            weight_buffer5562_d0 = 'bx;
        end
    end else begin
        weight_buffer5562_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd55)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd55)))) begin
        weight_buffer5562_we0 = 1'b1;
    end else begin
        weight_buffer5562_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd55)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd55)))) begin
        weight_buffer55_ce0 = 1'b1;
    end else begin
        weight_buffer55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3104)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer55_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer55_d0 = 16'd0;
        end else begin
            weight_buffer55_d0 = 'bx;
        end
    end else begin
        weight_buffer55_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd55)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd55)))) begin
        weight_buffer55_we0 = 1'b1;
    end else begin
        weight_buffer55_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd56)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd56)))) begin
        weight_buffer5663_ce0 = 1'b1;
    end else begin
        weight_buffer5663_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3107)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer5663_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer5663_d0 = 16'd0;
        end else begin
            weight_buffer5663_d0 = 'bx;
        end
    end else begin
        weight_buffer5663_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd56)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd56)))) begin
        weight_buffer5663_we0 = 1'b1;
    end else begin
        weight_buffer5663_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd56)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd56)))) begin
        weight_buffer56_ce0 = 1'b1;
    end else begin
        weight_buffer56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3110)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer56_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer56_d0 = 16'd0;
        end else begin
            weight_buffer56_d0 = 'bx;
        end
    end else begin
        weight_buffer56_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd56)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd56)))) begin
        weight_buffer56_we0 = 1'b1;
    end else begin
        weight_buffer56_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd57)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd57)))) begin
        weight_buffer5764_ce0 = 1'b1;
    end else begin
        weight_buffer5764_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3113)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer5764_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer5764_d0 = 16'd0;
        end else begin
            weight_buffer5764_d0 = 'bx;
        end
    end else begin
        weight_buffer5764_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd57)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd57)))) begin
        weight_buffer5764_we0 = 1'b1;
    end else begin
        weight_buffer5764_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd57)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd57)))) begin
        weight_buffer5765_ce0 = 1'b1;
    end else begin
        weight_buffer5765_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3116)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer5765_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer5765_d0 = 16'd0;
        end else begin
            weight_buffer5765_d0 = 'bx;
        end
    end else begin
        weight_buffer5765_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd57)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd57)))) begin
        weight_buffer5765_we0 = 1'b1;
    end else begin
        weight_buffer5765_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd5)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd5)))) begin
        weight_buffer57_ce0 = 1'b1;
    end else begin
        weight_buffer57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3119)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer57_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer57_d0 = 16'd0;
        end else begin
            weight_buffer57_d0 = 'bx;
        end
    end else begin
        weight_buffer57_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd5)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd5)))) begin
        weight_buffer57_we0 = 1'b1;
    end else begin
        weight_buffer57_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd58)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd58)))) begin
        weight_buffer5866_ce0 = 1'b1;
    end else begin
        weight_buffer5866_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3123)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer5866_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer5866_d0 = 16'd0;
        end else begin
            weight_buffer5866_d0 = 'bx;
        end
    end else begin
        weight_buffer5866_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd58)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd58)))) begin
        weight_buffer5866_we0 = 1'b1;
    end else begin
        weight_buffer5866_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd58)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd58)))) begin
        weight_buffer58_ce0 = 1'b1;
    end else begin
        weight_buffer58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3126)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer58_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer58_d0 = 16'd0;
        end else begin
            weight_buffer58_d0 = 'bx;
        end
    end else begin
        weight_buffer58_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd58)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd58)))) begin
        weight_buffer58_we0 = 1'b1;
    end else begin
        weight_buffer58_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & ((((((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd62)) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd63))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd61))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd60))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd59)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & ((((((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd62)) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd63))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd61))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd60))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd59)))))) begin
        weight_buffer5967_ce0 = 1'b1;
    end else begin
        weight_buffer5967_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((1'b1 == ap_condition_2522)) begin
            weight_buffer5967_d0 = select_ln149_fu_2797_p3;
        end else if ((1'b1 == ap_condition_2511)) begin
            weight_buffer5967_d0 = 16'd0;
        end else begin
            weight_buffer5967_d0 = 'bx;
        end
    end else begin
        weight_buffer5967_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & ((((((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd62)) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd63))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd61))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd60))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd59)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & ((((((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd62)) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd63))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd61))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd60))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd59)))))) begin
        weight_buffer5967_we0 = 1'b1;
    end else begin
        weight_buffer5967_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & ((((((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd62)) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd63))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd61))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd60))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd59)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & ((((((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd62)) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd63))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd61))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd60))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd59)))))) begin
        weight_buffer59_ce0 = 1'b1;
    end else begin
        weight_buffer59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((1'b1 == ap_condition_2498)) begin
            weight_buffer59_d0 = select_ln149_fu_2797_p3;
        end else if ((1'b1 == ap_condition_2482)) begin
            weight_buffer59_d0 = 16'd0;
        end else begin
            weight_buffer59_d0 = 'bx;
        end
    end else begin
        weight_buffer59_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & ((((((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd62)) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd63))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd61))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd60))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd59)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & ((((((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd62)) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd63))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd61))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd60))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd59)))))) begin
        weight_buffer59_we0 = 1'b1;
    end else begin
        weight_buffer59_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd5)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd5)))) begin
        weight_buffer5_ce0 = 1'b1;
    end else begin
        weight_buffer5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3137)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer5_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer5_d0 = 16'd0;
        end else begin
            weight_buffer5_d0 = 'bx;
        end
    end else begin
        weight_buffer5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd5)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd5)))) begin
        weight_buffer5_we0 = 1'b1;
    end else begin
        weight_buffer5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd6)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd6)))) begin
        weight_buffer68_ce0 = 1'b1;
    end else begin
        weight_buffer68_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3140)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer68_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer68_d0 = 16'd0;
        end else begin
            weight_buffer68_d0 = 'bx;
        end
    end else begin
        weight_buffer68_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd6)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd6)))) begin
        weight_buffer68_we0 = 1'b1;
    end else begin
        weight_buffer68_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd6)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd6)))) begin
        weight_buffer6_ce0 = 1'b1;
    end else begin
        weight_buffer6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3143)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer6_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer6_d0 = 16'd0;
        end else begin
            weight_buffer6_d0 = 'bx;
        end
    end else begin
        weight_buffer6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd6)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd6)))) begin
        weight_buffer6_we0 = 1'b1;
    end else begin
        weight_buffer6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd7)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd7)))) begin
        weight_buffer79_ce0 = 1'b1;
    end else begin
        weight_buffer79_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3146)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer79_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer79_d0 = 16'd0;
        end else begin
            weight_buffer79_d0 = 'bx;
        end
    end else begin
        weight_buffer79_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd7)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd7)))) begin
        weight_buffer79_we0 = 1'b1;
    end else begin
        weight_buffer79_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd7)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd7)))) begin
        weight_buffer7_ce0 = 1'b1;
    end else begin
        weight_buffer7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3149)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer7_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer7_d0 = 16'd0;
        end else begin
            weight_buffer7_d0 = 'bx;
        end
    end else begin
        weight_buffer7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd7)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd7)))) begin
        weight_buffer7_we0 = 1'b1;
    end else begin
        weight_buffer7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd8)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd8)))) begin
        weight_buffer810_ce0 = 1'b1;
    end else begin
        weight_buffer810_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3152)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer810_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer810_d0 = 16'd0;
        end else begin
            weight_buffer810_d0 = 'bx;
        end
    end else begin
        weight_buffer810_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd8)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd8)))) begin
        weight_buffer810_we0 = 1'b1;
    end else begin
        weight_buffer810_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd8)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd8)))) begin
        weight_buffer8_ce0 = 1'b1;
    end else begin
        weight_buffer8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3155)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer8_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer8_d0 = 16'd0;
        end else begin
            weight_buffer8_d0 = 'bx;
        end
    end else begin
        weight_buffer8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd8)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd8)))) begin
        weight_buffer8_we0 = 1'b1;
    end else begin
        weight_buffer8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd9)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd9)))) begin
        weight_buffer911_ce0 = 1'b1;
    end else begin
        weight_buffer911_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3158)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer911_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer911_d0 = 16'd0;
        end else begin
            weight_buffer911_d0 = 'bx;
        end
    end else begin
        weight_buffer911_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd9)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd9)))) begin
        weight_buffer911_we0 = 1'b1;
    end else begin
        weight_buffer911_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd9)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd9)))) begin
        weight_buffer9_ce0 = 1'b1;
    end else begin
        weight_buffer9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3161)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer9_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer9_d0 = 16'd0;
        end else begin
            weight_buffer9_d0 = 'bx;
        end
    end else begin
        weight_buffer9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd9)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd9)))) begin
        weight_buffer9_we0 = 1'b1;
    end else begin
        weight_buffer9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd0)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd0)))) begin
        weight_buffer_ce0 = 1'b1;
    end else begin
        weight_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3164)) begin
        if ((1'd1 == Enable_reg_3143)) begin
            weight_buffer_d0 = select_ln149_fu_2797_p3;
        end else if ((1'd0 == Enable_reg_3143)) begin
            weight_buffer_d0 = 16'd0;
        end else begin
            weight_buffer_d0 = 'bx;
        end
    end else begin
        weight_buffer_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd0)) | ((1'd1 == Enable_reg_3143) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd0)))) begin
        weight_buffer_we0 = 1'b1;
    end else begin
        weight_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Enable_fu_2612_p2 = (select_ln116_8_fu_2606_p3 & icmp_ln146_reg_3133);

assign add_ln138_fu_2292_p2 = (indvar_flatten301_fu_474 + 23'd1);

assign add_ln140_1_fu_2315_p2 = (indvar_flatten263_fu_466 + 15'd1);

assign add_ln142_1_fu_2361_p2 = (indvar_flatten_fu_458 + 8'd1);

assign add_ln142_cast_fu_2598_p1 = add_ln142_reg_3120;

assign add_ln142_fu_2510_p2 = (select_ln116_4_fu_2463_p3 + 6'd1);

assign add_ln143_fu_2555_p2 = (select_ln116_7_fu_2526_p3 + 2'd1);

assign add_ln160_fu_2593_p2 = (sub_ln160_fu_2588_p2 + select_ln116_5_reg_3105);

assign and_ln116_1_fu_2348_p2 = (xor_ln116_reg_3071 & icmp_ln142_fu_2342_p2);

assign and_ln116_2_fu_2497_p2 = (or_ln116_1_fu_2492_p2 & and_ln116_fu_2452_p2);

assign and_ln116_fu_2452_p2 = (xor_ln116_reg_3071_pp0_iter2_reg & icmp_ln143_fu_2446_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2482 = ((((((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd62)) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd63))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd61))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd60))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd59)));
end

always @ (*) begin
    ap_condition_2498 = ((((((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd62)) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd63))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd61))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd60))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd59)));
end

always @ (*) begin
    ap_condition_2511 = ((((((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd62)) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd63))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd61))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd60))) | ((1'd0 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd59)));
end

always @ (*) begin
    ap_condition_2522 = ((((((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd62)) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd63))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd61))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd60))) | ((1'd1 == Enable_reg_3143) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd59)));
end

always @ (*) begin
    ap_condition_2792 = ((1'd1 == Enable_reg_3143) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln151_reg_3152 == 1'd1));
end

always @ (*) begin
    ap_condition_2798 = ((1'd1 == Enable_fu_2612_p2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln151_fu_2633_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2803 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd10));
end

always @ (*) begin
    ap_condition_2807 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd10));
end

always @ (*) begin
    ap_condition_2810 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd11));
end

always @ (*) begin
    ap_condition_2813 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd11));
end

always @ (*) begin
    ap_condition_2816 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd12));
end

always @ (*) begin
    ap_condition_2819 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd12));
end

always @ (*) begin
    ap_condition_2822 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd1));
end

always @ (*) begin
    ap_condition_2825 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd13));
end

always @ (*) begin
    ap_condition_2828 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd13));
end

always @ (*) begin
    ap_condition_2831 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd1));
end

always @ (*) begin
    ap_condition_2834 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd14));
end

always @ (*) begin
    ap_condition_2837 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd14));
end

always @ (*) begin
    ap_condition_2840 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd15));
end

always @ (*) begin
    ap_condition_2843 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd15));
end

always @ (*) begin
    ap_condition_2846 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd16));
end

always @ (*) begin
    ap_condition_2849 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd16));
end

always @ (*) begin
    ap_condition_2852 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd17));
end

always @ (*) begin
    ap_condition_2855 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd17));
end

always @ (*) begin
    ap_condition_2858 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd18));
end

always @ (*) begin
    ap_condition_2861 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd18));
end

always @ (*) begin
    ap_condition_2864 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd19));
end

always @ (*) begin
    ap_condition_2867 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd19));
end

always @ (*) begin
    ap_condition_2870 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd0));
end

always @ (*) begin
    ap_condition_2873 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd20));
end

always @ (*) begin
    ap_condition_2876 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd20));
end

always @ (*) begin
    ap_condition_2879 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd21));
end

always @ (*) begin
    ap_condition_2882 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd21));
end

always @ (*) begin
    ap_condition_2885 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd22));
end

always @ (*) begin
    ap_condition_2888 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd22));
end

always @ (*) begin
    ap_condition_2891 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd23));
end

always @ (*) begin
    ap_condition_2894 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd23));
end

always @ (*) begin
    ap_condition_2897 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd24));
end

always @ (*) begin
    ap_condition_2900 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd24));
end

always @ (*) begin
    ap_condition_2903 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd2));
end

always @ (*) begin
    ap_condition_2906 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd25));
end

always @ (*) begin
    ap_condition_2909 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd25));
end

always @ (*) begin
    ap_condition_2912 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd26));
end

always @ (*) begin
    ap_condition_2915 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd26));
end

always @ (*) begin
    ap_condition_2918 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd27));
end

always @ (*) begin
    ap_condition_2921 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd27));
end

always @ (*) begin
    ap_condition_2924 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd28));
end

always @ (*) begin
    ap_condition_2927 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd28));
end

always @ (*) begin
    ap_condition_2930 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd29));
end

always @ (*) begin
    ap_condition_2933 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd29));
end

always @ (*) begin
    ap_condition_2936 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd2));
end

always @ (*) begin
    ap_condition_2939 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd30));
end

always @ (*) begin
    ap_condition_2942 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd30));
end

always @ (*) begin
    ap_condition_2945 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd31));
end

always @ (*) begin
    ap_condition_2948 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd31));
end

always @ (*) begin
    ap_condition_2951 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd32));
end

always @ (*) begin
    ap_condition_2954 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd32));
end

always @ (*) begin
    ap_condition_2957 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd33));
end

always @ (*) begin
    ap_condition_2960 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd33));
end

always @ (*) begin
    ap_condition_2963 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd34));
end

always @ (*) begin
    ap_condition_2966 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd34));
end

always @ (*) begin
    ap_condition_2969 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd35));
end

always @ (*) begin
    ap_condition_2972 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd35));
end

always @ (*) begin
    ap_condition_2975 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd3));
end

always @ (*) begin
    ap_condition_2978 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd36));
end

always @ (*) begin
    ap_condition_2981 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd36));
end

always @ (*) begin
    ap_condition_2984 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd37));
end

always @ (*) begin
    ap_condition_2987 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd37));
end

always @ (*) begin
    ap_condition_2990 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd38));
end

always @ (*) begin
    ap_condition_2993 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd38));
end

always @ (*) begin
    ap_condition_2996 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd39));
end

always @ (*) begin
    ap_condition_2999 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd39));
end

always @ (*) begin
    ap_condition_3002 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd3));
end

always @ (*) begin
    ap_condition_3005 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd40));
end

always @ (*) begin
    ap_condition_3008 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd40));
end

always @ (*) begin
    ap_condition_3011 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd41));
end

always @ (*) begin
    ap_condition_3014 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd41));
end

always @ (*) begin
    ap_condition_3017 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd42));
end

always @ (*) begin
    ap_condition_3020 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd42));
end

always @ (*) begin
    ap_condition_3023 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd43));
end

always @ (*) begin
    ap_condition_3026 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd43));
end

always @ (*) begin
    ap_condition_3029 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd44));
end

always @ (*) begin
    ap_condition_3032 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd44));
end

always @ (*) begin
    ap_condition_3035 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd45));
end

always @ (*) begin
    ap_condition_3038 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd45));
end

always @ (*) begin
    ap_condition_3041 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd46));
end

always @ (*) begin
    ap_condition_3044 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd46));
end

always @ (*) begin
    ap_condition_3047 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd4));
end

always @ (*) begin
    ap_condition_3050 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd47));
end

always @ (*) begin
    ap_condition_3053 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd47));
end

always @ (*) begin
    ap_condition_3056 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd48));
end

always @ (*) begin
    ap_condition_3059 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd48));
end

always @ (*) begin
    ap_condition_3062 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd49));
end

always @ (*) begin
    ap_condition_3065 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd49));
end

always @ (*) begin
    ap_condition_3068 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd4));
end

always @ (*) begin
    ap_condition_3071 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd50));
end

always @ (*) begin
    ap_condition_3074 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd50));
end

always @ (*) begin
    ap_condition_3077 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd51));
end

always @ (*) begin
    ap_condition_3080 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd51));
end

always @ (*) begin
    ap_condition_3083 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd52));
end

always @ (*) begin
    ap_condition_3086 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd52));
end

always @ (*) begin
    ap_condition_3089 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd53));
end

always @ (*) begin
    ap_condition_3092 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd53));
end

always @ (*) begin
    ap_condition_3095 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd54));
end

always @ (*) begin
    ap_condition_3098 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd54));
end

always @ (*) begin
    ap_condition_3101 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd55));
end

always @ (*) begin
    ap_condition_3104 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd55));
end

always @ (*) begin
    ap_condition_3107 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd56));
end

always @ (*) begin
    ap_condition_3110 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd56));
end

always @ (*) begin
    ap_condition_3113 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd57));
end

always @ (*) begin
    ap_condition_3116 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd57));
end

always @ (*) begin
    ap_condition_3119 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd5));
end

always @ (*) begin
    ap_condition_3123 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd58));
end

always @ (*) begin
    ap_condition_3126 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd58));
end

always @ (*) begin
    ap_condition_3137 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd5));
end

always @ (*) begin
    ap_condition_3140 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd6));
end

always @ (*) begin
    ap_condition_3143 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd6));
end

always @ (*) begin
    ap_condition_3146 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd7));
end

always @ (*) begin
    ap_condition_3149 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd7));
end

always @ (*) begin
    ap_condition_3152 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd8));
end

always @ (*) begin
    ap_condition_3155 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd8));
end

always @ (*) begin
    ap_condition_3158 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd1) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd9));
end

always @ (*) begin
    ap_condition_3161 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd9));
end

always @ (*) begin
    ap_condition_3164 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln146_reg_3129_pp0_iter4_reg == 1'd0) & (select_ln142_reg_3125_pp0_iter4_reg == 6'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign buf_256b_0_2_fu_2924_p1 = local_buf_q0[15:0];

assign cmp43_fu_2387_p2 = ((t1_cast1_fu_2383_p1 < zext_ln121) ? 1'b1 : 1'b0);

assign cmp43_mid1_fu_2601_p2 = ((add_ln142_cast_fu_2598_p1 < zext_ln121) ? 1'b1 : 1'b0);

assign cnt_1_fu_2627_p2 = (cnt_fu_490 + 8'd1);

assign icmp_ln138_fu_2287_p2 = ((indvar_flatten301_fu_474 == mul_ln130) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_2301_p2 = ((indvar_flatten263_fu_466 == sub_ln130) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_2342_p2 = ((indvar_flatten_fu_458 == 8'd120) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_2446_p2 = ((t2_fu_450 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln146_fu_2550_p2 = ((zext_ln146_fu_2546_p1 < zext_ln122) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_2633_p2 = ((cnt_1_fu_2627_p2 == 8'd2) ? 1'b1 : 1'b0);

assign lb_cnt_1_fu_2652_p2 = (lb_cnt_fu_478 + 16'd1);

assign local_buf_address0 = zext_ln154_fu_2647_p1;

assign or_ln116_1_fu_2492_p2 = (xor_ln116_1_fu_2487_p2 | icmp_ln140_reg_3060_pp0_iter2_reg);

assign or_ln116_2_fu_2516_p2 = (and_ln116_2_fu_2497_p2 | and_ln116_1_reg_3082);

assign or_ln116_3_fu_2521_p2 = (or_ln116_2_fu_2516_p2 | icmp_ln140_reg_3060_pp0_iter2_reg);

assign or_ln116_fu_2353_p2 = (icmp_ln140_reg_3060 | and_ln116_1_fu_2348_p2);

assign select_ln116_1_fu_2414_p3 = ((icmp_ln140_reg_3060_pp0_iter2_reg[0:0] == 1'b1) ? t3_2_fu_2401_p2 : t3_fu_470);

assign select_ln116_2_fu_2433_p3 = ((icmp_ln140_reg_3060_pp0_iter2_reg[0:0] == 1'b1) ? 4'd0 : trunc_ln116_fu_2429_p1);

assign select_ln116_3_fu_2440_p3 = ((icmp_ln140_reg_3060_pp0_iter2_reg[0:0] == 1'b1) ? cmp43_mid1293 : cmp43_fu_2387_p2);

assign select_ln116_4_fu_2463_p3 = ((or_ln116_reg_3090[0:0] == 1'b1) ? 6'd0 : t1_fu_454);

assign select_ln116_5_fu_2474_p3 = ((and_ln116_1_reg_3082[0:0] == 1'b1) ? trunc_ln116_1_fu_2470_p1 : select_ln116_2_fu_2433_p3);

assign select_ln116_6_fu_2481_p3 = ((and_ln116_1_reg_3082[0:0] == 1'b1) ? cmp43_mid1293 : select_ln116_3_fu_2440_p3);

assign select_ln116_7_fu_2526_p3 = ((or_ln116_3_fu_2521_p2[0:0] == 1'b1) ? 2'd0 : t2_fu_450);

assign select_ln116_8_fu_2606_p3 = ((and_ln116_2_reg_3115[0:0] == 1'b1) ? cmp43_mid1_fu_2601_p2 : select_ln116_6_reg_3110);

assign select_ln116_fu_2407_p3 = ((icmp_ln140_reg_3060_pp0_iter2_reg[0:0] == 1'b1) ? 8'd0 : t4_fu_462);

assign select_ln140_1_fu_2321_p3 = ((icmp_ln140_fu_2301_p2[0:0] == 1'b1) ? 15'd1 : add_ln140_1_fu_2315_p2);

assign select_ln140_fu_2503_p3 = ((and_ln116_1_reg_3082[0:0] == 1'b1) ? t4_2_fu_2457_p2 : select_ln116_fu_2407_p3);

assign select_ln142_1_fu_2367_p3 = ((or_ln116_fu_2353_p2[0:0] == 1'b1) ? 8'd1 : add_ln142_1_fu_2361_p2);

assign select_ln142_fu_2534_p3 = ((and_ln116_2_fu_2497_p2[0:0] == 1'b1) ? add_ln142_fu_2510_p2 : select_ln116_4_fu_2463_p3);

assign select_ln149_fu_2797_p3 = ((trunc_ln149_reg_3147[0:0] == 1'b1) ? buf_256b_1_2_fu_486 : buf_256b_0_1_fu_482);

assign sub_ln160_fu_2588_p2 = (tmp_5_cast_fu_2581_p3 - trunc_ln160_reg_3095);

assign t1_cast1_fu_2383_p1 = t1_fu_454;

assign t3_2_fu_2401_p2 = (t3_fu_470 + 8'd1);

assign t4_2_fu_2457_p2 = (select_ln116_fu_2407_p3 + 8'd1);

assign tmp_5_cast_fu_2581_p3 = {{trunc_ln160_1_reg_3100}, {2'd0}};

assign trunc_ln116_1_fu_2470_p1 = t4_2_fu_2457_p2[3:0];

assign trunc_ln116_fu_2429_p1 = t4_fu_462[3:0];

assign trunc_ln146_fu_2542_p1 = select_ln116_7_fu_2526_p3[0:0];

assign trunc_ln149_fu_2620_p1 = cnt_fu_490[0:0];

assign trunc_ln160_1_fu_2425_p1 = select_ln116_1_fu_2414_p3[1:0];

assign trunc_ln160_fu_2421_p1 = select_ln116_1_fu_2414_p3[3:0];

assign weight_buffer1012_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer10_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer1113_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer11_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer1214_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer1215_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer12_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer1316_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer1317_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer13_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer1418_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer14_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer1519_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer15_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer1620_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer16_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer1721_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer17_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer1822_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer18_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer1923_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer19_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer1_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer2024_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer20_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer2125_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer21_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer2226_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer22_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer2327_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer23_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer2428_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer2429_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer24_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer2530_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer25_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer2631_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer26_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer2732_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer27_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer2833_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer28_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer2934_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer29_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer2_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer3035_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer30_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer3136_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer31_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer3237_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer32_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer3338_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer33_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer3439_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer34_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer3540_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer3541_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer35_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer3642_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer36_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer3743_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer37_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer3844_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer38_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer3945_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer39_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer3_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer4046_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer40_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer4147_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer41_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer4248_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer42_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer4349_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer43_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer4450_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer44_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer4551_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer45_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer4652_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer4653_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer46_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer4754_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer47_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer4855_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer48_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer4956_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer49_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer4_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer5057_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer50_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer5158_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer51_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer5259_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer52_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer5360_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer53_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer5461_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer54_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer5562_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer55_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer5663_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer56_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer5764_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer5765_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer57_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer5866_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer58_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer5967_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer59_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer5_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer68_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer6_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer79_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer7_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer810_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer8_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer911_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer9_address0 = zext_ln160_fu_2668_p1;

assign weight_buffer_address0 = zext_ln160_fu_2668_p1;

assign xor_ln116_1_fu_2487_p2 = (icmp_ln142_reg_3077 ^ 1'd1);

assign xor_ln116_fu_2306_p2 = (icmp_ln140_fu_2301_p2 ^ 1'd1);

assign zext_ln146_fu_2546_p1 = trunc_ln146_fu_2542_p1;

assign zext_ln154_fu_2647_p1 = lb_cnt_fu_478;

assign zext_ln160_fu_2668_p1 = add_ln160_reg_3138;

endmodule //FPGA_Acc_weight_load_reorg_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_142_3_VITIS_LOOP_143_4
