// Seed: 2961876743
module module_0;
  assign module_1.type_25 = 0;
  tri0 id_3;
  assign id_3 = id_2++ < 1;
  uwire id_4;
  wire  id_5;
  id_6(
      .id_0(id_3 == id_4), .id_1(id_2), .id_2(id_2 + 1), .id_3(1)
  );
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input tri id_2,
    input tri0 id_3,
    output tri id_4,
    output supply1 id_5,
    input wire id_6,
    input tri id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wire id_11,
    output wire id_12,
    input wire id_13,
    output wor id_14,
    input supply1 id_15
);
  id_17 :
  assert property (@(posedge id_15) 1)
  else $display(1, 1);
  tri id_18;
  assign id_1 = 1 == 1 ? ~id_18 : (1);
  wire id_19;
  wire id_20;
  module_0 modCall_1 ();
  id_21(
      .id_0(1'b0)
  );
  xor primCall (
      id_1,
      id_10,
      id_11,
      id_13,
      id_15,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_3,
      id_6,
      id_7,
      id_8,
      id_9
  );
endmodule
