0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 9/Lab 9/Lab 9.srcs/sim_1/new/register_test.sv,1585787251,systemVerilog,,,,register_test,,,,,,,,
C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/register.sv,1585787214,systemVerilog,,C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 9/Lab 9/Lab 9.srcs/sim_1/new/register_test.sv,,register,,,,,,,,
