// Seed: 1514183717
module module_0;
endmodule
module module_1;
  assign id_1 = 1;
  assign id_1 = 1;
  reg  id_2;
  wire id_3, id_4 = 1 * id_2;
  timeunit 1ps / 1ps;
  assign id_4 = 1;
  assign id_4 = 1'b0;
  wire id_5;
  always
    if (1) #1 id_2 <= 1'b0;
    else begin
      if ($display(id_2));
    end
  id_6(
      .id_0(id_3),
      .id_1(id_3),
      .id_2(1),
      .id_3(1 - id_1),
      .id_4(1),
      .id_5(~1),
      .id_6(1'b0),
      .id_7(id_4.id_3),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(1),
      .id_12(1'b0 == id_1),
      .id_13(id_4.id_1),
      .id_14(id_2),
      .sum(1),
      .id_15(),
      .id_16((id_1)),
      .id_17(id_2),
      .id_18(1),
      .id_19(id_1),
      .id_20(1),
      .id_21(1),
      .id_22(1 < id_1 - 1),
      .id_23(1),
      .id_24(id_4)
  );
  initial begin
    id_2 <= 1;
  end
  wire id_7, id_8;
  wire id_9;
  tri1 id_10, id_11;
  assign id_4 = 1;
  assign id_3 = 1 ? 1'h0 : id_1;
  always $display;
  wire id_12;
  assign id_4  = 1;
  module_0();
  assign id_11 = 1;
endmodule
