INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/CPE 333 - Lab 0/CPE 333 - Lab 0.srcs/sources_1/new/ALU_32b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/CPE 333 - Lab 0/CPE 333 - Lab 0.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
