#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Apr 27 11:44:06 2016
# Process ID: 9384
# Log file: C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/vivado.log
# Journal file: C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/pong.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 661.695 ; gain = 108.188
reset_run synth_1
launch_runs impl_1
[Wed Apr 27 11:46:42 2016] Launched synth_1...
Run output will be captured here: C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/pong.runs/synth_1/runme.log
[Wed Apr 27 11:46:42 2016] Launched impl_1...
Run output will be captured here: C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/pong.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Apr 27 11:52:32 2016] Launched synth_1...
Run output will be captured here: C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/pong.runs/synth_1/runme.log
[Wed Apr 27 11:52:32 2016] Launched impl_1...
Run output will be captured here: C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/pong.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Apr 27 11:53:22 2016] Launched synth_1...
Run output will be captured here: C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/pong.runs/synth_1/runme.log
[Wed Apr 27 11:53:22 2016] Launched impl_1...
Run output will be captured here: C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/pong.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/.Xil/Vivado-9384-LAPTOP-OVUNSOBF/dcp/pong.xdc]
Finished Parsing XDC File [C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/.Xil/Vivado-9384-LAPTOP-OVUNSOBF/dcp/pong.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 937.648 ; gain = 0.008
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 937.648 ; gain = 0.008
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1052.469 ; gain = 337.973
launch_runs impl_1 -to_step write_bitstream
[Wed Apr 27 11:56:39 2016] Launched impl_1...
Run output will be captured here: C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/pong.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Wed Apr 27 12:40:37 2016] Launched impl_1...
Run output will be captured here: C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/pong.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1409.625 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292744431A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292744431A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744431A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/pong.runs/impl_1/pong.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/pong.runs/impl_1/pong.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Nexys4DDR-210292744431A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210292744431A
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/pong.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/aidan/Documents/school/ee454/ee454edgeDetector/pong/pong.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Apr 27 16:53:21 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 27 16:53:22 2016...
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 16:53:46 2016...
